ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TI1_Config,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	TI1_Config:
  26              	.LVL0:
  27              	.LFB211:
  28              		.file 1 "STM32F4xx_LIB/periph/src/stm32f4xx_tim.c"
   1:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
   2:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ******************************************************************************
   3:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @version V1.8.1
   6:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @date    27-January-2022
   7:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + TimeBase management
  10:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Output Compare management
  11:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Input Capture management
  12:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Advanced-control timers (TIM1 and TIM8) specific features  
  13:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Interrupts, DMA and flags management
  14:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Clocks management
  15:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Synchronization management
  16:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Specific interface management
  17:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            + Specific remapping management      
  18:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *              
  19:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   @verbatim   
  20:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
  21:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                    #####  How to use this driver #####
  22:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
  23:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..]
  24:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     This driver provides functions to configure and program the TIM 
  25:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     of all STM32F4xx devices.
  26:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     These functions are split in 9 groups: 
  27:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      
  28:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM TimeBase management: this group includes all needed functions 
  29:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           to configure the TM Timebase unit:
  30:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set/Get Prescaler
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 2


  31:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set/Get Autoreload  
  32:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Counter modes configuration
  33:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set Clock division  
  34:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the One Pulse mode
  35:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Update Request Configuration
  36:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Update Disable Configuration
  37:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Auto-Preload Configuration 
  38:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Enable/Disable the counter     
  39:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                    
  40:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM Output Compare management: this group includes all needed 
  41:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in Output 
  42:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           compare mode: 
  43:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Configure each channel, independently, in Output Compare mode
  44:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the output compare modes
  45:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the Polarities of each channel
  46:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set/Get the Capture/Compare register values
  47:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the Output Compare Fast mode 
  48:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the Output Compare Forced mode  
  49:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Output Compare-Preload Configuration 
  50:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Clear Output Compare Reference
  51:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the OCREF Clear signal
  52:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Enable/Disable the Capture/Compare Channels    
  53:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                      
  54:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM Input Capture management: this group includes all needed 
  55:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           functions to configure the Capture/Compare unit used in 
  56:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           Input Capture mode:
  57:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Configure each channel in input capture mode
  58:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Configure Channel1/2 in PWM Input mode
  59:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set the Input Capture Prescaler
  60:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Get the Capture/Compare values      
  61:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                      
  62:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Advanced-control timers (TIM1 and TIM8) specific features
  63:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Configures the Break input, dead time, Lock level, the OSSI,
  64:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              the OSSR State and the AOE(automatic output enable)
  65:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Enable/Disable the TIM peripheral Main Outputs
  66:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the Commutation event
  67:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Set/Reset the Capture Compare Preload Control bit
  68:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                                 
  69:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM interrupts, DMA and flags management
  70:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Enable/Disable interrupt sources
  71:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Get flags status
  72:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Clear flags/ Pending bits
  73:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Enable/Disable DMA requests 
  74:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Configure DMA burst mode
  75:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select CaptureCompare DMA request  
  76:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                 
  77:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM clocks management: this group includes all needed functions 
  78:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           to configure the clock controller unit:
  79:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select internal/External clock
  80:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****            
  82:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM synchronization management: this group includes all needed 
  83:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           functions to configure the Synchronization unit:
  84:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select Input Trigger  
  85:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select Output Trigger  
  86:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select Master Slave Mode 
  87:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) ETR Configuration when used as external trigger   
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 3


  88:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
  89:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM specific interface management, this group includes all 
  90:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           needed functions to use the specific TIM interface:
  91:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Encoder Interface Configuration
  92:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Select Hall Sensor   
  93:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****            
  94:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) TIM specific remapping management includes the Remapping 
  95:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           configuration of specific timers               
  96:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      
  97:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   @endverbatim    
  98:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ******************************************************************************
  99:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @attention
 100:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
 101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * Copyright (c) 2016 STMicroelectronics.
 102:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * All rights reserved.
 103:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
 104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
 105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * in the root directory of this software component.
 106:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 107:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
 108:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ******************************************************************************
 109:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 110:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 111:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 112:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 113:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 114:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 115:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
 117:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM 
 120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief TIM driver modules
 121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
 122:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 125:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 126:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 128:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 131:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 132:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 134:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 135:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 136:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 137:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 138:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 139:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 140:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 141:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 142:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 143:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 4


 145:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 146:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 149:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 150:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
 151:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 152:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 154:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 155:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
 156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
 157:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
 158:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                      ##### TimeBase management functions #####
 159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
 160:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 161:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      
 162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Timing(Time base) Mode #####
 163:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
 164:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..] 
 165:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 166:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 167:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                     
 169:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.
 170:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 172:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           with the corresponding configuration
 173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
 174:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable the NVIC if you need to generate the update interrupt. 
 175:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
 176:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 177:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 178:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 179:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              
 180:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        -@- All other functions can be used separately to modify, if needed,
 181:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****            a specific feature of the Timer. 
 182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 183:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
 184:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
 185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 186:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 187:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 189:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 190:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 192:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 193:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 195:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 196:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 197:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIMx == TIM1)
 199:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 201:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 5


 202:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   } 
 203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
 204:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 206:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 207:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
 209:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 211:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 212:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
 214:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 217:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 222:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 224:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {    
 225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 226:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 232:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 234:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 237:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 241:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    }  
 243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 251:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 252:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 254:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 256:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 257:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 6


 259:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {       
 260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 263:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
 264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 266:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     {     
 267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 268:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     }   
 270:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 273:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 274:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 276:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 277:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 279:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 280:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 281:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 282:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 283:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 284:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 285:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 288:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 291:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 294:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 295:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 296:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 299:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 300:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 302:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 303:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the clock division */
 304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 306:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 309:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 310:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Autoreload value */
 311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 312:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 315:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 7


 316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 317:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 318:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 320:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 322:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 323:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediately */
 324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 326:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 328:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 329:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         structure which will be initialized.
 331:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 332:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 334:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 335:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 341:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 342:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 343:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 344:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 345:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 346:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 347:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 348:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 349:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 350:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
 351:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 352:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 353:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 354:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 355:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 356:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 358:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 359:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 360:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 361:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 362:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 363:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 364:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 365:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 367:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 368:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 369:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 370:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 371:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 372:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 8


 373:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 374:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 376:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 377:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 378:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 379:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 381:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 382:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 383:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 385:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 386:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 387:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 388:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 389:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 390:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 391:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 392:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 393:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 395:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 396:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 397:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 398:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 399:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 400:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 401:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 402:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 403:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 404:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 405:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 406:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 407:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 408:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 409:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 411:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 412:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 413:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 414:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 415:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 416:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 417:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 419:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 420:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 421:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 422:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 423:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 425:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 426:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 427:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 428:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 429:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Counter Register value
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 9


 430:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 431:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 432:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 433:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 434:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 435:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 436:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->CNT;
 438:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 439:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 440:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 441:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 442:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 443:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 445:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 447:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 449:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 450:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->PSC;
 452:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 453:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 455:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 456:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 457:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 458:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 459:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 460:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 461:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 462:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 463:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 464:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 465:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 466:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 467:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 468:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 469:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 471:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 472:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
 473:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 474:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 476:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 478:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 479:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 480:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 481:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 482:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 483:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 485:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 486:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 10


 487:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 488:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 489:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 490:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 491:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 492:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 493:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 494:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 495:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 496:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 497:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 498:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the URS Bit */
 499:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 500:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 501:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
 502:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 503:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 505:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 506:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 508:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 509:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 510:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 511:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 512:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 514:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 515:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 518:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 519:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 520:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 521:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 522:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 524:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 525:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 526:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
 527:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 528:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 530:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 531:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 532:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 533:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 534:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 535:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 536:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 537:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 538:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 539:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 540:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 541:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 542:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 543:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 11


 544:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 546:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 547:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 548:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 549:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 550:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 551:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 552:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 554:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 555:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 556:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 557:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 558:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 559:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 560:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 561:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 562:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 563:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 564:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 565:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 566:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 567:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 569:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 570:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 572:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 573:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 574:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the CKD value */
 575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 576:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 577:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 578:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 579:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 580:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 581:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 582:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 583:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 584:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 585:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 586:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 587:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 589:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 590:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 593:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 595:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 596:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
 597:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 598:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 599:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 600:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 12


 601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 602:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 603:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
 604:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 605:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 606:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 607:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 608:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
 609:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
 610:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
 611:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****               ##### Output Compare management functions #####
 612:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
 613:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 614:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       
 615:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         ##### TIM Driver: how to use it in Output Compare Mode #####
 616:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
 617:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..] 
 618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     To use the Timer in Output Compare mode, the following steps are mandatory:
 619:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 620:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
 621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           function
 622:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 623:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
 624:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 625:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver, 
 626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) if needed, else the Timer will run with the default configuration:
 627:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****             Autoreload value = 0xFFFF
 628:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
 629:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
 630:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
 631:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
 632:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Fill the TIM_OCInitStruct with the desired parameters including:
 633:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) The TIM Output Compare mode: TIM_OCMode
 634:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Output State: TIM_OutputState
 635:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Pulse value: TIM_Pulse
 636:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Output Compare Polarity : TIM_OCPolarity
 637:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 638:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired 
 639:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           channel with the corresponding configuration
 640:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 641:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 642:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
 643:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
 644:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           a specific feature of the Timer. 
 645:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
 646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       -@- In case of PWM mode, this function is mandatory:
 647:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 648:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****               
 649:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       -@- If the corresponding interrupt or DMA request are needed, the user should:
 650:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (+@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (+@) Enable the corresponding interrupt (or DMA request) using the function 
 652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 653:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 654:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
 655:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
 656:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 657:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 13


 658:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 659:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 660:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 661:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 662:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 663:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 664:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 665:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 666:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 667:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 668:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 669:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 670:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 671:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 672:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 673:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 674:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 675:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 676:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 678:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 680:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 681:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 683:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 684:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 685:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 686:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 687:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 688:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 689:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 690:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 692:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 693:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 694:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 695:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 697:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 698:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output State */
 699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 700:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 702:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 703:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 704:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 707:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 708:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 710:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 712:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 713:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 714:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 14


 715:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 717:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 718:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 719:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 720:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 722:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 724:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 725:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 727:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 728:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 730:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 731:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 734:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 735:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 737:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 739:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 740:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 741:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 742:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
 743:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 744:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 745:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 746:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 747:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 749:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 750:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 751:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 752:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 753:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 754:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 755:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 756:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 757:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 758:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 759:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 761:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 762:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 764:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 765:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 766:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 767:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 768:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 771:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 15


 772:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 774:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 775:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 777:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 779:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 780:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output State */
 781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 782:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 784:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 785:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 786:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 787:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 789:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 790:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 792:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 796:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 797:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 799:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 800:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 801:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 802:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 804:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 806:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 807:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 808:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 809:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 810:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 812:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 813:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 815:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 817:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 819:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 820:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 822:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 823:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 825:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 826:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 827:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 828:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 16


 829:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 830:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 831:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 832:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 833:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 834:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 835:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 836:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 837:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 838:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 839:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 840:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 841:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 842:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 843:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 844:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 845:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 846:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 847:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 848:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 849:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 850:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 851:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 852:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 854:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 855:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 856:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 857:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 859:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 860:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output State */
 861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 862:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 864:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 865:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 866:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 867:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 868:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 869:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 870:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 871:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 872:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 874:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 875:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 876:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 877:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 879:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 880:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 881:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 882:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 884:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 17


 886:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 887:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 888:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 889:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 890:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 892:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 893:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 895:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 896:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 899:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 901:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 903:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 904:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 905:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 906:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 907:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 908:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 910:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 911:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 912:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 913:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 914:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 916:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 917:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 918:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 920:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 921:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 922:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 923:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 925:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 926:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 927:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 928:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 929:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 930:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 932:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 933:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 936:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 938:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 940:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 941:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output State */
 942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 18


 943:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 945:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 946:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 947:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 948:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 949:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 951:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 952:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 954:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 957:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 958:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 960:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 961:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 964:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 965:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 966:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 967:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 968:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         be initialized.
 969:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
 970:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
 971:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 972:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 973:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 975:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 980:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 981:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 983:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 984:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 985:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 987:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 988:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 989:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 990:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 991:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 992:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 993:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
 995:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
 996:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
 997:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
 998:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
 999:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 19


1000:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1001:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1002:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1003:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1004:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1005:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1006:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1007:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint32_t tmp = 0;
1010:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
1011:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1012:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1013:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1015:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1017:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
1018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
1019:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
1021:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
1024:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
1026:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1027:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
1028:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1029:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1030:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
1031:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
1032:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
1034:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1035:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
1036:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
1038:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1039:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1040:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
1041:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
1042:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
1044:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1045:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1046:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1047:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1048:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1049:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1050:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1051:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1052:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1053:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1054:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1055:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1056:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 20


1057:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1058:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1059:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
1060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1061:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1062:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1063:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1064:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1065:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1066:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1067:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1068:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1069:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1070:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1071:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1072:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1073:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
1076:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1077:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1078:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1079:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1080:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1081:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1082:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1083:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1084:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1085:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1086:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1088:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1089:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
1091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1092:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1093:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1094:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1096:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1097:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1099:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1100:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1102:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1103:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
1106:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1107:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1108:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1109:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1110:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1111:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1112:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1113:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 21


1114:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1115:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1117:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1122:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1125:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1126:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
1128:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1131:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1132:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1134:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1135:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1136:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1137:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1138:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1139:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1140:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1141:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1142:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1143:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1145:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1146:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1149:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1150:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1151:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1152:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1154:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1155:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
1157:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1158:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1160:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1161:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1163:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1164:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1165:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1166:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1167:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1169:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1170:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 22


1171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1172:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1174:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1175:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1176:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1177:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1178:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1179:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1180:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1181:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1183:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1184:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
1186:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1187:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1189:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1190:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1192:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1193:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1195:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1196:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1197:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1199:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1201:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1202:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1204:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1206:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1207:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1209:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1211:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1212:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
1214:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1217:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1222:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1224:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1226:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 23


1228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1232:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1234:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1237:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1241:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
1243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1251:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1252:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1254:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1256:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1257:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1259:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1263:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1266:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1268:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1270:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
1273:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1274:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1276:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1277:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1279:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1280:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1281:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1282:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1283:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1284:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 24


1285:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1288:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1291:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1294:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1295:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1296:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1299:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1300:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
1302:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1303:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1306:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1309:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1310:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1312:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1315:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1317:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1318:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1320:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1322:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1323:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1326:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1328:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1329:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
1331:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1332:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1334:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1335:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1341:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 25


1342:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1343:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1344:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1345:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1346:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1347:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1348:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1349:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1350:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1351:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1352:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1353:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1354:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1355:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1356:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1358:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1359:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1360:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
1361:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1362:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1363:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
1364:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1365:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1367:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1368:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1369:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1370:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1371:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1372:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1373:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1374:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1376:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1377:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1378:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1379:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1381:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1382:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1383:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1385:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1386:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1387:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1388:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1389:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1390:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1391:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
1392:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1393:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1395:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1396:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1397:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1398:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 26


1399:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1400:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1401:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1402:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1403:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1404:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1405:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1406:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1407:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1408:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1409:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1411:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1412:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
1413:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1414:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1415:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1416:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1417:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1419:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1420:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1421:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
1422:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1423:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
1425:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1426:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1427:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1428:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1429:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1430:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1431:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1432:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1433:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1434:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1435:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1436:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1438:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1439:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1440:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1441:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1442:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1443:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1445:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1447:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1449:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1450:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
1452:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1453:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1455:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 27


1456:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1457:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1458:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1459:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1460:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1461:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1462:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1463:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1464:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1465:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1466:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1467:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1468:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1469:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1471:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1472:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1473:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1474:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1476:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1478:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1479:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1480:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
1481:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1482:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1483:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
1484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1485:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1486:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1487:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1488:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1489:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1490:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1491:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1492:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1493:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1494:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1495:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1496:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1497:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1498:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1499:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1500:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1501:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1502:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1503:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1505:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1506:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1508:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1509:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1510:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
1511:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1512:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 28


1513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1514:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1515:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1518:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1519:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1520:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1521:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1522:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1524:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1525:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1526:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1527:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1528:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1530:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1531:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1532:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1533:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1534:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1535:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1536:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1537:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1538:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1539:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
1540:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1541:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1542:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
1543:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1544:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1546:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1547:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1548:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1549:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1550:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1551:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1552:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1554:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1555:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1556:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1557:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1558:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1559:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1560:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1561:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1562:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1564:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1565:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1566:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1567:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
1569:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 29


1570:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1572:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1573:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1574:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1576:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1577:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1578:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1579:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1580:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1581:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1582:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1583:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1584:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1585:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1586:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1587:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1589:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1590:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1593:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1595:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1596:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1597:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
1598:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
1599:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1600:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1602:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1603:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1604:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1605:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1606:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1607:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1608:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1609:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1610:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1611:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1612:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1613:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1614:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1615:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1616:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1617:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1619:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
1620:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1622:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1623:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
1624:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
1625:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 30


1627:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1628:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1629:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1630:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1631:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1632:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1633:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1634:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1635:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1636:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1637:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1638:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1639:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1640:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1641:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1642:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1643:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1644:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1645:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1647:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1648:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1649:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1650:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
1652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1653:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1654:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1655:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1656:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1657:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1658:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1659:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1660:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1661:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1662:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1663:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1664:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1665:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1666:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1667:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1668:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1669:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1670:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1671:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1672:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1673:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1674:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
1675:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1676:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1678:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
1679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1680:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1681:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1683:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 31


1684:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1685:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1686:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1687:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1688:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1689:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1690:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1692:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1693:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1694:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1695:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1697:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1698:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1700:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1702:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1703:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1704:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
1706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1707:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1708:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1710:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1712:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1713:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1714:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1715:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1717:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1718:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1719:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1720:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1722:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1724:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
1725:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1727:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1728:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
1729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1730:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1731:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
1733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1734:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1735:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1737:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1739:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1740:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 32


1741:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1742:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1743:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1744:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1745:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1746:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1747:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1749:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1750:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
1751:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1752:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1753:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1754:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1755:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1756:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
1757:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1758:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1759:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
1760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1761:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1762:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
1764:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1765:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1766:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1767:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1768:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1771:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1772:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1774:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1775:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1777:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1779:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1780:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1782:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1784:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1785:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1786:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1787:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
1789:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1790:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1792:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1796:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1797:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 33


1798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1799:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1800:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1801:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1802:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1804:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1806:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1807:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1808:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1809:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1810:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
1812:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1813:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1815:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1817:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
1819:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1820:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
1822:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1823:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
1825:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1826:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1827:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
1828:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1829:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1830:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1831:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1832:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
1833:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
1834:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
1835:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                   ##### Input Capture management functions #####
1836:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
1837:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****          
1838:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****             ##### TIM Driver: how to use it in Input Capture Mode #####
1839:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
1840:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..]    
1841:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     To use the Timer in Input Capture mode, the following steps are mandatory:
1842:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1843:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
1844:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           function
1845:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1846:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
1847:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1848:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver,
1849:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1850:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Autoreload value = 0xFFFF
1851:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Prescaler value = 0x0000
1852:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Counter mode = Up counting
1853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) Clock Division = TIM_CKD_DIV1
1854:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 34


1855:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Fill the TIM_ICInitStruct with the desired parameters including:
1856:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Channel: TIM_Channel
1857:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Input Capture polarity: TIM_ICPolarity
1858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Input Capture selection: TIM_ICSelection
1859:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Input Capture Prescaler: TIM_ICPrescaler
1860:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) TIM Input Capture filter value: TIM_ICFilter
1861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1862:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel 
1863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           with the corresponding configuration and to measure only frequency 
1864:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           or duty cycle of the input signal, or, Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) 
1865:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           to configure the desired channels with the corresponding configuration 
1866:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           and to measure the frequency and the duty cycle of the input signal
1867:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
1868:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable the NVIC or the DMA to read the measured frequency. 
1869:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
1870:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable the corresponding interrupt (or DMA request) to read the Captured 
1871:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx) 
1872:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1874:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1875:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1876:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Use TIM_GetCapturex(TIMx); to read the captured value.
1877:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****        
1878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       -@- All other functions can be used separately to modify, if needed,
1879:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           a specific feature of the Timer. 
1880:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1881:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
1882:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
1883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1884:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1886:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1887:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1888:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1889:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1890:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1892:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1893:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1895:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1896:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1899:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1901:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
1902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1903:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1904:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
1905:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1906:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1907:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1908:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1910:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1911:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 35


1912:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1913:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
1914:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1916:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1917:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1918:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1920:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1921:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
1922:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1923:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI3 Configuration */
1924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1925:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
1926:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1927:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1928:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1929:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1930:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
1932:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1933:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI4 Configuration */
1934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1936:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1938:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1940:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1941:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1943:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1945:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1946:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         be initialized.
1947:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1948:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1949:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1951:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
1952:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
1953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
1954:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
1955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
1956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
1957:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
1958:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
1960:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1961:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
1964:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1965:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1966:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
1967:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
1968:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 36


1969:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
1970:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
1971:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
1972:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1973:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
1974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1975:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
1976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
1978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
1980:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1981:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
1982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1983:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
1984:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1985:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
1987:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1988:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
1989:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1990:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
1991:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1992:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
1993:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
1994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1995:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
1996:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
1997:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
1998:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1999:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2000:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2001:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2002:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2003:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2004:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2005:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2006:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2007:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
2008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
2010:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
2011:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2012:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2013:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
2014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2015:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2017:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2019:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2021:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2024:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 37


2026:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2027:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2028:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2029:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2030:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2031:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->CCR1;
2032:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2034:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2035:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2036:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
2038:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2039:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2040:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2041:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2042:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2044:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2045:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2046:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->CCR2;
2047:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2048:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2049:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2050:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2051:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2052:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2053:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2054:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2055:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2056:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2057:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2058:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2059:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->CCR3;
2061:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2062:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2063:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2064:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2065:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2066:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2067:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2068:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2069:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2070:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2071:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2072:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2073:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return TIMx->CCR4;
2075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2076:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2077:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2078:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2079:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2080:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2081:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2082:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 38


2083:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2084:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2085:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2086:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2088:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2089:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2092:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2093:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2094:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
2096:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2097:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2099:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2100:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2102:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2103:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
2105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2106:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2107:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2108:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2109:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2110:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2111:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2112:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2113:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2114:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2115:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2117:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
2121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2122:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2125:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2126:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2128:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2131:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2132:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2134:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2135:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2136:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2137:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2138:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2139:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 39


2140:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2141:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2142:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2143:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
2145:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2146:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2149:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2150:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2151:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2152:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2154:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2155:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2157:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2158:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2160:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2161:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {  
2163:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2164:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2165:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2166:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2167:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
2169:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2170:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2172:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2174:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
2175:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2176:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2177:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2178:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2179:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
2180:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
2181:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       ##### Advanced-control timers (TIM1 and TIM8) specific features #####
2183:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
2184:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         
2185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              ##### TIM Driver: how to use the Break feature #####
2186:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2187:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..] 
2188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2189:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                          
2190:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2192:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           AOE(automatic output enable).
2193:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                
2194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2195:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
2196:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 40


2197:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
2198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Once the break even occurs, the Timer's output signals are put in reset
2199:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2201:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2202:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
2203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
2204:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2206:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2207:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2209:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2211:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2212:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2214:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2217:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2222:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2224:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2226:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
2228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
2229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
2230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
2231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2232:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2234:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         will be initialized.
2237:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2241:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
2242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
2243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
2244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
2245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
2246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
2247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
2248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
2249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2251:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2252:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 41


2254:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2256:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2257:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2259:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2263:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2266:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
2268:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2270:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
2273:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
2274:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2276:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2277:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2279:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2280:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2281:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2282:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2283:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2284:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2285:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2288:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2291:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the COM Bit */
2292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
2293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2294:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2295:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2296:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
2298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2299:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2300:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2302:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2303:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2306:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2309:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** { 
2310:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 42


2311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2312:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2315:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
2317:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2318:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2320:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
2322:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2323:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
2326:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2328:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2329:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
2331:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
2332:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           ##### Interrupts, DMA and flags management functions #####
2334:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
2335:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
2337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
2338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2341:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2342:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2343:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2344:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2345:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2346:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2347:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2348:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2349:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2350:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2351:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2352:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2353:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *  
2354:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2355:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2356:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2358:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2359:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2360:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *        
2361:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2362:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2363:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2364:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2365:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {  
2367:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 43


2368:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2369:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2370:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2371:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2372:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2373:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2374:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
2376:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2377:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2378:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2379:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
2381:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2382:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2383:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2385:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2386:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2387:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2388:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2389:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2390:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2391:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2392:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2393:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2395:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2396:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2397:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * 
2398:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2399:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2400:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *        
2401:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2402:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2403:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2404:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** { 
2405:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2406:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2407:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2408:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
2409:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the event sources */
2410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
2411:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2412:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2413:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2414:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2415:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2416:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2417:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2419:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2420:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2421:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2422:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2423:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 44


2425:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2426:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2427:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2428:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2429:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2430:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2431:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2432:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2433:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2434:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2435:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2436:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** { 
2438:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2439:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2440:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2441:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2442:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2443:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2445:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     bitstatus = SET;
2447:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2449:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2450:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     bitstatus = RESET;
2451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2452:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return bitstatus;
2453:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2455:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2456:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2457:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2458:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2459:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2460:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2461:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2462:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2463:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2464:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2465:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2466:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2467:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2468:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2469:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2471:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2472:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2473:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2474:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *    
2476:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2478:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2479:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {  
2480:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2481:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 45


2482:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
2483:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Clear the flags */
2484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2485:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2486:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2487:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2488:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2489:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2490:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2491:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2492:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2493:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2494:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2495:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2496:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2497:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2498:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2499:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2500:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2501:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2502:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2503:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *     
2504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2505:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2506:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2508:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
2509:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2510:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2511:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2512:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
2514:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2515:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2518:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2519:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     bitstatus = SET;
2520:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2521:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2522:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     bitstatus = RESET;
2524:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2525:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   return bitstatus;
2526:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2527:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2528:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2530:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2531:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2532:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2533:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2534:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2535:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2536:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2537:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2538:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 46


2539:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2540:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2541:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2542:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2543:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2544:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *      
2545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2546:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2547:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2548:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2549:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2550:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2551:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2552:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2554:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2555:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2556:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2557:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2558:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2559:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2560:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2561:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2562:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2563:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2564:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2565:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2566:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2567:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2569:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2570:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2572:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2573:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2574:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2576:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2577:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2578:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2579:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2580:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2581:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2582:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2583:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2584:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2585:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2586:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2587:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2589:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2590:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
2593:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2595:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 47


2596:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2597:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2598:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2599:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2600:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2602:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2603:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2604:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2605:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2606:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2607:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2608:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2609:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2610:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2611:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2612:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** { 
2613:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2614:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2615:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2616:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2617:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2619:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2620:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
2622:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2623:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2624:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2625:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
2627:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2628:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2629:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2630:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2631:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2632:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2633:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2634:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2635:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2636:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2637:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2638:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2639:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2640:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2641:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2642:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2643:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
2644:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2645:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
2647:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2648:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2649:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2650:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
2652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 48


2653:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2654:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2655:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
2656:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2657:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2658:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2659:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2660:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
2661:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
2662:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2663:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                   ##### Clocks management functions #####
2664:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
2665:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2666:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
2667:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
2668:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2669:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2670:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2671:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2672:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2673:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
2674:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2675:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2676:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2678:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2680:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2681:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
2683:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2684:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2685:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2686:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2687:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2688:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
2689:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2690:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2692:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2693:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2694:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2695:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2697:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2698:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2700:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2702:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2703:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2704:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
2705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2707:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2708:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 49


2710:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2712:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2713:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2714:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2715:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2717:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2718:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2719:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2720:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2722:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2724:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2725:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2727:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2728:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2730:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2731:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2734:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2735:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
2737:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2739:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2740:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
2741:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
2742:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2743:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
2744:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Trigger source */
2745:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
2746:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2747:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2749:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2750:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2751:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2752:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2753:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2754:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2755:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2756:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2757:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2758:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2759:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2761:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2762:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2764:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2765:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2766:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 50


2767:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2768:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2771:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2772:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2774:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2775:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2777:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2779:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2780:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2782:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2784:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
2785:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2786:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2787:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
2788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2789:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2790:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
2792:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2796:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2797:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2799:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2800:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2801:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2802:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2804:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2806:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2807:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2808:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2809:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2810:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2812:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2813:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2815:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2817:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2819:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2820:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2822:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2823:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 51


2824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2825:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2826:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2827:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
2828:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2829:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2830:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
2831:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2832:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2833:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2834:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2835:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
2836:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
2837:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2838:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                 ##### Synchronization management functions #####
2839:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
2840:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                          
2841:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           ##### TIM Driver: how to use it in synchronization Mode #####
2842:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
2843:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..] 
2844:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
2845:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *** Case of two/several Timers ***
2846:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     ==================================
2847:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..]
2848:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the Master Timers using the following functions:
2849:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2850:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2851:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2852:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2854:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****           
2855:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     *** Case of Timers and external trigger(ETR pin) ***
2856:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     ====================================================
2857:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     [..]           
2858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the External trigger using this function:
2859:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTR
2860:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       (#) Configure the Slave Timers using the following functions: 
2862:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****         (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2865:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
2866:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
2867:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2868:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2869:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2870:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 52


2881:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2884:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2887:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
2888:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2889:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2890:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2893:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
2895:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2896:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
2898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2899:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
2901:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
2904:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2905:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2906:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2907:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *     
2910:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2913:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *  - For all TIMx
2914:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2918:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *
2926:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2927:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2928:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2930:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
2936:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 53


2938:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2940:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2941:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2951:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2952:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2954:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2958:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
2960:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2961:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2964:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2965:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2966:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
2974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
2975:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
2977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
2978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2981:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
2983:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
2984:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
2987:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
2988:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
2989:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 54


2995:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2997:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3004:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3005:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
3008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3010:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
3011:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3017:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
3020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3021:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
3023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3024:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3026:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
3027:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3028:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
3029:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3030:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3031:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
3034:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
3035:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
3036:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****             ##### Specific interface management functions #####
3037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
3038:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3039:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
3040:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
3041:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3042:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3044:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
3047:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 55


3052:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3062:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3063:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
3066:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
3067:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
3068:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
3069:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
3070:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
3071:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3076:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
3078:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3079:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
3081:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3082:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
3084:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3085:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
3087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
3088:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3089:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
3091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
3092:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3093:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
3096:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3097:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
3099:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3100:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
3102:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3103:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
3105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
3106:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3107:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3108:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 56


3109:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
3111:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3114:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3115:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
3117:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
3118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
3122:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
3123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
3125:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
3126:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   else
3127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
3128:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
3130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
3131:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
3132:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
3134:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3135:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3136:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  *
3139:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @verbatim   
3140:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================
3141:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****               ##### Specific remapping management function #####
3142:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  ===============================================================================  
3143:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** @endverbatim
3145:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @{
3146:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3149:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trigger output.
3155:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3165:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 57


3166:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
3168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  /* Check the parameters */
3169:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3172:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
3174:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
3175:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3176:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @}
3177:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3178:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3179:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3180:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3196:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3197:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
  29              		.loc 1 3199 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 3199 1 is_stmt 0 view .LVU1
  35 0000 30B4     		push	{r4, r5}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 5, -4
3200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
  40              		.loc 1 3200 3 is_stmt 1 view .LVU2
  41              	.LVL1:
3201:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3202:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  42              		.loc 1 3203 3 view .LVU3
  43              		.loc 1 3203 14 is_stmt 0 view .LVU4
  44 0002 048C     		ldrh	r4, [r0, #32]
  45 0004 A4B2     		uxth	r4, r4
  46 0006 24F00104 		bic	r4, r4, #1
  47 000a A4B2     		uxth	r4, r4
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 58


  48 000c 0484     		strh	r4, [r0, #32]	@ movhi
3204:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
  49              		.loc 1 3204 3 is_stmt 1 view .LVU5
  50              		.loc 1 3204 12 is_stmt 0 view .LVU6
  51 000e 058B     		ldrh	r5, [r0, #24]
  52 0010 ADB2     		uxth	r5, r5
  53              	.LVL2:
3205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
  54              		.loc 1 3205 3 is_stmt 1 view .LVU7
  55              		.loc 1 3205 11 is_stmt 0 view .LVU8
  56 0012 048C     		ldrh	r4, [r0, #32]
  57 0014 A4B2     		uxth	r4, r4
  58              	.LVL3:
3206:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3207:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  59              		.loc 1 3208 3 is_stmt 1 view .LVU9
  60              		.loc 1 3208 12 is_stmt 0 view .LVU10
  61 0016 25F0F305 		bic	r5, r5, #243
  62              	.LVL4:
3209:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  63              		.loc 1 3209 3 is_stmt 1 view .LVU11
  64              		.loc 1 3209 44 is_stmt 0 view .LVU12
  65 001a 1B01     		lsls	r3, r3, #4
  66              	.LVL5:
  67              		.loc 1 3209 44 view .LVU13
  68 001c 9BB2     		uxth	r3, r3
  69              		.loc 1 3209 15 view .LVU14
  70 001e 1343     		orrs	r3, r3, r2
  71              		.loc 1 3209 12 view .LVU15
  72 0020 1D43     		orrs	r5, r5, r3
  73              	.LVL6:
3210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3211:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  74              		.loc 1 3212 3 is_stmt 1 view .LVU16
  75              		.loc 1 3212 11 is_stmt 0 view .LVU17
  76 0022 24F00A04 		bic	r4, r4, #10
  77              	.LVL7:
3213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  78              		.loc 1 3213 3 is_stmt 1 view .LVU18
  79              		.loc 1 3213 11 is_stmt 0 view .LVU19
  80 0026 0C43     		orrs	r4, r4, r1
  81              	.LVL8:
  82              		.loc 1 3213 11 view .LVU20
  83 0028 44F00104 		orr	r4, r4, #1
  84              	.LVL9:
3214:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
  85              		.loc 1 3216 3 is_stmt 1 view .LVU21
  86              		.loc 1 3216 15 is_stmt 0 view .LVU22
  87 002c 0583     		strh	r5, [r0, #24]	@ movhi
3217:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
  88              		.loc 1 3217 3 is_stmt 1 view .LVU23
  89              		.loc 1 3217 14 is_stmt 0 view .LVU24
  90 002e 0484     		strh	r4, [r0, #32]	@ movhi
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 59


3218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
  91              		.loc 1 3218 1 view .LVU25
  92 0030 30BC     		pop	{r4, r5}
  93              	.LCFI1:
  94              		.cfi_restore 5
  95              		.cfi_restore 4
  96              		.cfi_def_cfa_offset 0
  97              	.LVL10:
  98              		.loc 1 3218 1 view .LVU26
  99 0032 7047     		bx	lr
 100              		.cfi_endproc
 101              	.LFE211:
 103              		.section	.text.TI2_Config,"ax",%progbits
 104              		.align	1
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	TI2_Config:
 111              	.LVL11:
 112              	.LFB212:
3219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *         peripheral.
3224:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3237:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 113              		.loc 1 3240 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118              		.loc 1 3240 1 is_stmt 0 view .LVU28
 119 0000 30B4     		push	{r4, r5}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 4, -8
 123              		.cfi_offset 5, -4
3241:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 124              		.loc 1 3241 3 is_stmt 1 view .LVU29
 125              	.LVL12:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 60


3242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 126              		.loc 1 3244 3 view .LVU30
 127              		.loc 1 3244 14 is_stmt 0 view .LVU31
 128 0002 058C     		ldrh	r5, [r0, #32]
 129 0004 ADB2     		uxth	r5, r5
 130 0006 25F01005 		bic	r5, r5, #16
 131 000a ADB2     		uxth	r5, r5
 132 000c 0584     		strh	r5, [r0, #32]	@ movhi
3245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 133              		.loc 1 3245 3 is_stmt 1 view .LVU32
 134              		.loc 1 3245 12 is_stmt 0 view .LVU33
 135 000e 058B     		ldrh	r5, [r0, #24]
 136              	.LVL13:
3246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 137              		.loc 1 3246 3 is_stmt 1 view .LVU34
 138              		.loc 1 3246 11 is_stmt 0 view .LVU35
 139 0010 048C     		ldrh	r4, [r0, #32]
 140 0012 A4B2     		uxth	r4, r4
 141              	.LVL14:
3247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 142              		.loc 1 3247 3 is_stmt 1 view .LVU36
 143              		.loc 1 3247 7 is_stmt 0 view .LVU37
 144 0014 0901     		lsls	r1, r1, #4
 145              	.LVL15:
 146              		.loc 1 3247 7 view .LVU38
 147 0016 89B2     		uxth	r1, r1
 148              	.LVL16:
3248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 149              		.loc 1 3250 3 is_stmt 1 view .LVU39
 150              		.loc 1 3250 12 is_stmt 0 view .LVU40
 151 0018 25F44075 		bic	r5, r5, #768
 152              	.LVL17:
 153              		.loc 1 3250 12 view .LVU41
 154 001c 2D05     		lsls	r5, r5, #20
 155 001e 2D0D     		lsrs	r5, r5, #20
 156              	.LVL18:
3251:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 157              		.loc 1 3251 3 is_stmt 1 view .LVU42
 158              		.loc 1 3251 15 is_stmt 0 view .LVU43
 159 0020 1B03     		lsls	r3, r3, #12
 160              	.LVL19:
 161              		.loc 1 3251 15 view .LVU44
 162 0022 9BB2     		uxth	r3, r3
 163              		.loc 1 3251 12 view .LVU45
 164 0024 2B43     		orrs	r3, r3, r5
 165              	.LVL20:
3252:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 166              		.loc 1 3252 3 is_stmt 1 view .LVU46
 167              		.loc 1 3252 15 is_stmt 0 view .LVU47
 168 0026 1202     		lsls	r2, r2, #8
 169              	.LVL21:
 170              		.loc 1 3252 15 view .LVU48
 171 0028 92B2     		uxth	r2, r2
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 61


 172              		.loc 1 3252 12 view .LVU49
 173 002a 1A43     		orrs	r2, r2, r3
 174              	.LVL22:
3253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3254:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 175              		.loc 1 3255 3 is_stmt 1 view .LVU50
 176              		.loc 1 3255 11 is_stmt 0 view .LVU51
 177 002c 24F0A004 		bic	r4, r4, #160
 178              	.LVL23:
3256:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 179              		.loc 1 3256 3 is_stmt 1 view .LVU52
 180              		.loc 1 3256 11 is_stmt 0 view .LVU53
 181 0030 0C43     		orrs	r4, r4, r1
 182              	.LVL24:
 183              		.loc 1 3256 11 view .LVU54
 184 0032 44F01004 		orr	r4, r4, #16
 185              	.LVL25:
3257:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 186              		.loc 1 3259 3 is_stmt 1 view .LVU55
 187              		.loc 1 3259 15 is_stmt 0 view .LVU56
 188 0036 0283     		strh	r2, [r0, #24]	@ movhi
3260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 189              		.loc 1 3260 3 is_stmt 1 view .LVU57
 190              		.loc 1 3260 14 is_stmt 0 view .LVU58
 191 0038 0484     		strh	r4, [r0, #32]	@ movhi
3261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 192              		.loc 1 3261 1 view .LVU59
 193 003a 30BC     		pop	{r4, r5}
 194              	.LCFI3:
 195              		.cfi_restore 5
 196              		.cfi_restore 4
 197              		.cfi_def_cfa_offset 0
 198              	.LVL26:
 199              		.loc 1 3261 1 view .LVU60
 200 003c 7047     		bx	lr
 201              		.cfi_endproc
 202              	.LFE212:
 204              		.section	.text.TI3_Config,"ax",%progbits
 205              		.align	1
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 209              		.fpu fpv4-sp-d16
 211              	TI3_Config:
 212              	.LVL27:
 213              	.LFB213:
3262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3263:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 62


3270:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3279:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3280:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 214              		.loc 1 3282 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 219              		.loc 1 3282 1 is_stmt 0 view .LVU62
 220 0000 70B4     		push	{r4, r5, r6}
 221              	.LCFI4:
 222              		.cfi_def_cfa_offset 12
 223              		.cfi_offset 4, -12
 224              		.cfi_offset 5, -8
 225              		.cfi_offset 6, -4
3283:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 226              		.loc 1 3283 3 is_stmt 1 view .LVU63
 227              	.LVL28:
3284:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3285:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 228              		.loc 1 3286 3 view .LVU64
 229              		.loc 1 3286 14 is_stmt 0 view .LVU65
 230 0002 068C     		ldrh	r6, [r0, #32]
 231 0004 B6B2     		uxth	r6, r6
 232 0006 26F48076 		bic	r6, r6, #256
 233 000a B6B2     		uxth	r6, r6
 234 000c 0684     		strh	r6, [r0, #32]	@ movhi
3287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 235              		.loc 1 3287 3 is_stmt 1 view .LVU66
 236              		.loc 1 3287 12 is_stmt 0 view .LVU67
 237 000e 858B     		ldrh	r5, [r0, #28]
 238 0010 ADB2     		uxth	r5, r5
 239              	.LVL29:
3288:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 240              		.loc 1 3288 3 is_stmt 1 view .LVU68
 241              		.loc 1 3288 11 is_stmt 0 view .LVU69
 242 0012 048C     		ldrh	r4, [r0, #32]
 243 0014 A4B2     		uxth	r4, r4
 244              	.LVL30:
3289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 245              		.loc 1 3289 3 is_stmt 1 view .LVU70
 246              		.loc 1 3289 7 is_stmt 0 view .LVU71
 247 0016 0902     		lsls	r1, r1, #8
 248              	.LVL31:
 249              		.loc 1 3289 7 view .LVU72
 250 0018 89B2     		uxth	r1, r1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 63


 251              	.LVL32:
3290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3291:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 252              		.loc 1 3292 3 is_stmt 1 view .LVU73
 253              		.loc 1 3292 12 is_stmt 0 view .LVU74
 254 001a 25F0F305 		bic	r5, r5, #243
 255              	.LVL33:
3293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 256              		.loc 1 3293 3 is_stmt 1 view .LVU75
 257              		.loc 1 3293 44 is_stmt 0 view .LVU76
 258 001e 1B01     		lsls	r3, r3, #4
 259              	.LVL34:
 260              		.loc 1 3293 44 view .LVU77
 261 0020 9BB2     		uxth	r3, r3
 262              		.loc 1 3293 15 view .LVU78
 263 0022 1343     		orrs	r3, r3, r2
 264              		.loc 1 3293 12 view .LVU79
 265 0024 1D43     		orrs	r5, r5, r3
 266              	.LVL35:
3294:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3295:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3296:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 267              		.loc 1 3296 3 is_stmt 1 view .LVU80
 268              		.loc 1 3296 11 is_stmt 0 view .LVU81
 269 0026 24F42064 		bic	r4, r4, #2560
 270              	.LVL36:
3297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 271              		.loc 1 3297 3 is_stmt 1 view .LVU82
 272              		.loc 1 3297 11 is_stmt 0 view .LVU83
 273 002a 0C43     		orrs	r4, r4, r1
 274              	.LVL37:
 275              		.loc 1 3297 11 view .LVU84
 276 002c 44F48074 		orr	r4, r4, #256
 277              	.LVL38:
3298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3299:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 278              		.loc 1 3300 3 is_stmt 1 view .LVU85
 279              		.loc 1 3300 15 is_stmt 0 view .LVU86
 280 0030 8583     		strh	r5, [r0, #28]	@ movhi
3301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 281              		.loc 1 3301 3 is_stmt 1 view .LVU87
 282              		.loc 1 3301 14 is_stmt 0 view .LVU88
 283 0032 0484     		strh	r4, [r0, #32]	@ movhi
3302:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 284              		.loc 1 3302 1 view .LVU89
 285 0034 70BC     		pop	{r4, r5, r6}
 286              	.LCFI5:
 287              		.cfi_restore 6
 288              		.cfi_restore 5
 289              		.cfi_restore 4
 290              		.cfi_def_cfa_offset 0
 291              	.LVL39:
 292              		.loc 1 3302 1 view .LVU90
 293 0036 7047     		bx	lr
 294              		.cfi_endproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 64


 295              	.LFE213:
 297              		.section	.text.TI4_Config,"ax",%progbits
 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 302              		.fpu fpv4-sp-d16
 304              	TI4_Config:
 305              	.LVL40:
 306              	.LFB214:
3303:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
3305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   * @retval None
3320:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   */
3321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3322:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** {
 307              		.loc 1 3323 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              		@ link register save eliminated.
 312              		.loc 1 3323 1 is_stmt 0 view .LVU92
 313 0000 30B4     		push	{r4, r5}
 314              	.LCFI6:
 315              		.cfi_def_cfa_offset 8
 316              		.cfi_offset 4, -8
 317              		.cfi_offset 5, -4
3324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 318              		.loc 1 3324 3 is_stmt 1 view .LVU93
 319              	.LVL41:
3325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3326:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 320              		.loc 1 3327 3 view .LVU94
 321              		.loc 1 3327 14 is_stmt 0 view .LVU95
 322 0002 048C     		ldrh	r4, [r0, #32]
 323 0004 A4B2     		uxth	r4, r4
 324 0006 24F48054 		bic	r4, r4, #4096
 325 000a A4B2     		uxth	r4, r4
 326 000c 0484     		strh	r4, [r0, #32]	@ movhi
3328:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 327              		.loc 1 3328 3 is_stmt 1 view .LVU96
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 65


 328              		.loc 1 3328 12 is_stmt 0 view .LVU97
 329 000e 858B     		ldrh	r5, [r0, #28]
 330              	.LVL42:
3329:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 331              		.loc 1 3329 3 is_stmt 1 view .LVU98
 332              		.loc 1 3329 11 is_stmt 0 view .LVU99
 333 0010 048C     		ldrh	r4, [r0, #32]
 334              	.LVL43:
3330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 335              		.loc 1 3330 3 is_stmt 1 view .LVU100
 336              		.loc 1 3330 7 is_stmt 0 view .LVU101
 337 0012 0903     		lsls	r1, r1, #12
 338              	.LVL44:
 339              		.loc 1 3330 7 view .LVU102
 340 0014 89B2     		uxth	r1, r1
 341              	.LVL45:
3331:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3332:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 342              		.loc 1 3333 3 is_stmt 1 view .LVU103
 343              		.loc 1 3333 12 is_stmt 0 view .LVU104
 344 0016 25F44075 		bic	r5, r5, #768
 345              	.LVL46:
 346              		.loc 1 3333 12 view .LVU105
 347 001a 2D05     		lsls	r5, r5, #20
 348 001c 2D0D     		lsrs	r5, r5, #20
 349              	.LVL47:
3334:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 350              		.loc 1 3334 3 is_stmt 1 view .LVU106
 351              		.loc 1 3334 15 is_stmt 0 view .LVU107
 352 001e 1202     		lsls	r2, r2, #8
 353              	.LVL48:
 354              		.loc 1 3334 15 view .LVU108
 355 0020 92B2     		uxth	r2, r2
 356              		.loc 1 3334 12 view .LVU109
 357 0022 2A43     		orrs	r2, r2, r5
 358              	.LVL49:
3335:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 359              		.loc 1 3335 3 is_stmt 1 view .LVU110
 360              		.loc 1 3335 15 is_stmt 0 view .LVU111
 361 0024 1B03     		lsls	r3, r3, #12
 362              	.LVL50:
 363              		.loc 1 3335 15 view .LVU112
 364 0026 9BB2     		uxth	r3, r3
 365              		.loc 1 3335 12 view .LVU113
 366 0028 1343     		orrs	r3, r3, r2
 367              	.LVL51:
3336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 368              		.loc 1 3338 3 is_stmt 1 view .LVU114
 369              		.loc 1 3338 11 is_stmt 0 view .LVU115
 370 002a 24F40054 		bic	r4, r4, #8192
 371              	.LVL52:
 372              		.loc 1 3338 11 view .LVU116
 373 002e 6404     		lsls	r4, r4, #17
 374 0030 640C     		lsrs	r4, r4, #17
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 66


 375              	.LVL53:
3339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 376              		.loc 1 3339 3 is_stmt 1 view .LVU117
 377              		.loc 1 3339 11 is_stmt 0 view .LVU118
 378 0032 2143     		orrs	r1, r1, r4
 379              	.LVL54:
 380              		.loc 1 3339 11 view .LVU119
 381 0034 41F48051 		orr	r1, r1, #4096
 382              	.LVL55:
3340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
3341:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 383              		.loc 1 3342 3 is_stmt 1 view .LVU120
 384              		.loc 1 3342 15 is_stmt 0 view .LVU121
 385 0038 8383     		strh	r3, [r0, #28]	@ movhi
3343:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 386              		.loc 1 3343 3 is_stmt 1 view .LVU122
 387              		.loc 1 3343 14 is_stmt 0 view .LVU123
 388 003a 0184     		strh	r1, [r0, #32]	@ movhi
3344:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 389              		.loc 1 3344 1 view .LVU124
 390 003c 30BC     		pop	{r4, r5}
 391              	.LCFI7:
 392              		.cfi_restore 5
 393              		.cfi_restore 4
 394              		.cfi_def_cfa_offset 0
 395 003e 7047     		bx	lr
 396              		.cfi_endproc
 397              	.LFE214:
 399              		.section	.text.TIM_DeInit,"ax",%progbits
 400              		.align	1
 401              		.global	TIM_DeInit
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	TIM_DeInit:
 408              	.LVL56:
 409              	.LFB123:
 194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 410              		.loc 1 194 1 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 194:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 414              		.loc 1 194 1 is_stmt 0 view .LVU126
 415 0000 08B5     		push	{r3, lr}
 416              	.LCFI8:
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 3, -8
 419              		.cfi_offset 14, -4
 196:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 420              		.loc 1 196 3 is_stmt 1 view .LVU127
 198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 421              		.loc 1 198 3 view .LVU128
 198:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 422              		.loc 1 198 6 is_stmt 0 view .LVU129
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 67


 423 0002 584B     		ldr	r3, .L38
 424 0004 9842     		cmp	r0, r3
 425 0006 31D0     		beq	.L25
 203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 426              		.loc 1 203 8 is_stmt 1 view .LVU130
 203:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 427              		.loc 1 203 11 is_stmt 0 view .LVU131
 428 0008 B0F1804F 		cmp	r0, #1073741824
 429 000c 37D0     		beq	.L26
 208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 430              		.loc 1 208 8 is_stmt 1 view .LVU132
 208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 431              		.loc 1 208 11 is_stmt 0 view .LVU133
 432 000e 564B     		ldr	r3, .L38+4
 433 0010 9842     		cmp	r0, r3
 434 0012 3DD0     		beq	.L27
 213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 435              		.loc 1 213 8 is_stmt 1 view .LVU134
 213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   { 
 436              		.loc 1 213 11 is_stmt 0 view .LVU135
 437 0014 554B     		ldr	r3, .L38+8
 438 0016 9842     		cmp	r0, r3
 439 0018 43D0     		beq	.L28
 218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 440              		.loc 1 218 8 is_stmt 1 view .LVU136
 218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 441              		.loc 1 218 11 is_stmt 0 view .LVU137
 442 001a 554B     		ldr	r3, .L38+12
 443 001c 9842     		cmp	r0, r3
 444 001e 49D0     		beq	.L29
 223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {    
 445              		.loc 1 223 8 is_stmt 1 view .LVU138
 223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {    
 446              		.loc 1 223 11 is_stmt 0 view .LVU139
 447 0020 544B     		ldr	r3, .L38+16
 448 0022 9842     		cmp	r0, r3
 449 0024 4FD0     		beq	.L30
 228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 450              		.loc 1 228 8 is_stmt 1 view .LVU140
 228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 451              		.loc 1 228 11 is_stmt 0 view .LVU141
 452 0026 544B     		ldr	r3, .L38+20
 453 0028 9842     		cmp	r0, r3
 454 002a 55D0     		beq	.L31
 233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 455              		.loc 1 233 8 is_stmt 1 view .LVU142
 233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 456              		.loc 1 233 11 is_stmt 0 view .LVU143
 457 002c 534B     		ldr	r3, .L38+24
 458 002e 9842     		cmp	r0, r3
 459 0030 5BD0     		beq	.L32
 238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 460              		.loc 1 238 8 is_stmt 1 view .LVU144
 238:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 461              		.loc 1 238 11 is_stmt 0 view .LVU145
 462 0032 534B     		ldr	r3, .L38+28
 463 0034 9842     		cmp	r0, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 68


 464 0036 61D0     		beq	.L33
 243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 465              		.loc 1 243 8 is_stmt 1 view .LVU146
 243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 466              		.loc 1 243 11 is_stmt 0 view .LVU147
 467 0038 524B     		ldr	r3, .L38+32
 468 003a 9842     		cmp	r0, r3
 469 003c 69D0     		beq	.L34
 248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 470              		.loc 1 248 8 is_stmt 1 view .LVU148
 248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {     
 471              		.loc 1 248 11 is_stmt 0 view .LVU149
 472 003e 524B     		ldr	r3, .L38+36
 473 0040 9842     		cmp	r0, r3
 474 0042 71D0     		beq	.L35
 253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 475              		.loc 1 253 8 is_stmt 1 view .LVU150
 253:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {      
 476              		.loc 1 253 11 is_stmt 0 view .LVU151
 477 0044 514B     		ldr	r3, .L38+40
 478 0046 9842     		cmp	r0, r3
 479 0048 79D0     		beq	.L36
 258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {       
 480              		.loc 1 258 8 is_stmt 1 view .LVU152
 258:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {       
 481              		.loc 1 258 11 is_stmt 0 view .LVU153
 482 004a 514B     		ldr	r3, .L38+44
 483 004c 9842     		cmp	r0, r3
 484 004e 7FD0     		beq	.L37
 265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     {     
 485              		.loc 1 265 5 is_stmt 1 view .LVU154
 265:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     {     
 486              		.loc 1 265 8 is_stmt 0 view .LVU155
 487 0050 504B     		ldr	r3, .L38+48
 488 0052 9842     		cmp	r0, r3
 489 0054 12D1     		bne	.L9
 267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 490              		.loc 1 267 7 is_stmt 1 view .LVU156
 491 0056 0121     		movs	r1, #1
 492 0058 4FF48070 		mov	r0, #256
 493              	.LVL57:
 267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 494              		.loc 1 267 7 is_stmt 0 view .LVU157
 495 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 496              	.LVL58:
 268:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     }   
 497              		.loc 1 268 7 is_stmt 1 view .LVU158
 498 0060 0021     		movs	r1, #0
 499 0062 4FF48070 		mov	r0, #256
 500 0066 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 501              	.LVL59:
 271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 502              		.loc 1 271 1 is_stmt 0 view .LVU159
 503 006a 07E0     		b	.L9
 504              	.LVL60:
 505              	.L25:
 200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 69


 506              		.loc 1 200 5 is_stmt 1 view .LVU160
 507 006c 0121     		movs	r1, #1
 508 006e 0846     		mov	r0, r1
 509              	.LVL61:
 200:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 510              		.loc 1 200 5 is_stmt 0 view .LVU161
 511 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 512              	.LVL62:
 201:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   } 
 513              		.loc 1 201 5 is_stmt 1 view .LVU162
 514 0074 0021     		movs	r1, #0
 515 0076 0120     		movs	r0, #1
 516 0078 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 517              	.LVL63:
 518              	.L9:
 271:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 519              		.loc 1 271 1 is_stmt 0 view .LVU163
 520 007c 08BD     		pop	{r3, pc}
 521              	.LVL64:
 522              	.L26:
 205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 523              		.loc 1 205 5 is_stmt 1 view .LVU164
 524 007e 0121     		movs	r1, #1
 525 0080 0846     		mov	r0, r1
 526              	.LVL65:
 205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 527              		.loc 1 205 5 is_stmt 0 view .LVU165
 528 0082 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 529              	.LVL66:
 206:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 530              		.loc 1 206 5 is_stmt 1 view .LVU166
 531 0086 0021     		movs	r1, #0
 532 0088 0120     		movs	r0, #1
 533 008a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 534              	.LVL67:
 535 008e F5E7     		b	.L9
 536              	.LVL68:
 537              	.L27:
 210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 538              		.loc 1 210 5 view .LVU167
 539 0090 0121     		movs	r1, #1
 540 0092 0220     		movs	r0, #2
 541              	.LVL69:
 210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 542              		.loc 1 210 5 is_stmt 0 view .LVU168
 543 0094 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 544              	.LVL70:
 211:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 545              		.loc 1 211 5 is_stmt 1 view .LVU169
 546 0098 0021     		movs	r1, #0
 547 009a 0220     		movs	r0, #2
 548 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 549              	.LVL71:
 550 00a0 ECE7     		b	.L9
 551              	.LVL72:
 552              	.L28:
 215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 70


 553              		.loc 1 215 5 view .LVU170
 554 00a2 0121     		movs	r1, #1
 555 00a4 0420     		movs	r0, #4
 556              	.LVL73:
 215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 557              		.loc 1 215 5 is_stmt 0 view .LVU171
 558 00a6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 559              	.LVL74:
 216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 560              		.loc 1 216 5 is_stmt 1 view .LVU172
 561 00aa 0021     		movs	r1, #0
 562 00ac 0420     		movs	r0, #4
 563 00ae FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 564              	.LVL75:
 565 00b2 E3E7     		b	.L9
 566              	.LVL76:
 567              	.L29:
 220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 568              		.loc 1 220 5 view .LVU173
 569 00b4 0121     		movs	r1, #1
 570 00b6 0820     		movs	r0, #8
 571              	.LVL77:
 220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 572              		.loc 1 220 5 is_stmt 0 view .LVU174
 573 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 574              	.LVL78:
 221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 575              		.loc 1 221 5 is_stmt 1 view .LVU175
 576 00bc 0021     		movs	r1, #0
 577 00be 0820     		movs	r0, #8
 578 00c0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 579              	.LVL79:
 580 00c4 DAE7     		b	.L9
 581              	.LVL80:
 582              	.L30:
 225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 583              		.loc 1 225 5 view .LVU176
 584 00c6 0121     		movs	r1, #1
 585 00c8 1020     		movs	r0, #16
 586              	.LVL81:
 225:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 587              		.loc 1 225 5 is_stmt 0 view .LVU177
 588 00ca FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 589              	.LVL82:
 226:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 590              		.loc 1 226 5 is_stmt 1 view .LVU178
 591 00ce 0021     		movs	r1, #0
 592 00d0 1020     		movs	r0, #16
 593 00d2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 594              	.LVL83:
 595 00d6 D1E7     		b	.L9
 596              	.LVL84:
 597              	.L31:
 230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 598              		.loc 1 230 5 view .LVU179
 599 00d8 0121     		movs	r1, #1
 600 00da 2020     		movs	r0, #32
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 71


 601              	.LVL85:
 230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 602              		.loc 1 230 5 is_stmt 0 view .LVU180
 603 00dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 604              	.LVL86:
 231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 605              		.loc 1 231 5 is_stmt 1 view .LVU181
 606 00e0 0021     		movs	r1, #0
 607 00e2 2020     		movs	r0, #32
 608 00e4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 609              	.LVL87:
 610 00e8 C8E7     		b	.L9
 611              	.LVL88:
 612              	.L32:
 235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 613              		.loc 1 235 5 view .LVU182
 614 00ea 0121     		movs	r1, #1
 615 00ec 0220     		movs	r0, #2
 616              	.LVL89:
 235:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 617              		.loc 1 235 5 is_stmt 0 view .LVU183
 618 00ee FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 619              	.LVL90:
 236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 620              		.loc 1 236 5 is_stmt 1 view .LVU184
 621 00f2 0021     		movs	r1, #0
 622 00f4 0220     		movs	r0, #2
 623 00f6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 624              	.LVL91:
 625 00fa BFE7     		b	.L9
 626              	.LVL92:
 627              	.L33:
 240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 628              		.loc 1 240 5 view .LVU185
 629 00fc 0121     		movs	r1, #1
 630 00fe 4FF48030 		mov	r0, #65536
 631              	.LVL93:
 240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 632              		.loc 1 240 5 is_stmt 0 view .LVU186
 633 0102 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 634              	.LVL94:
 241:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    }  
 635              		.loc 1 241 5 is_stmt 1 view .LVU187
 636 0106 0021     		movs	r1, #0
 637 0108 4FF48030 		mov	r0, #65536
 638 010c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 639              	.LVL95:
 640 0110 B4E7     		b	.L9
 641              	.LVL96:
 642              	.L34:
 245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 643              		.loc 1 245 5 view .LVU188
 644 0112 0121     		movs	r1, #1
 645 0114 4FF40030 		mov	r0, #131072
 646              	.LVL97:
 245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 647              		.loc 1 245 5 is_stmt 0 view .LVU189
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 72


 648 0118 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 649              	.LVL98:
 246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 650              		.loc 1 246 5 is_stmt 1 view .LVU190
 651 011c 0021     		movs	r1, #0
 652 011e 4FF40030 		mov	r0, #131072
 653 0122 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 654              	.LVL99:
 655 0126 A9E7     		b	.L9
 656              	.LVL100:
 657              	.L35:
 250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 658              		.loc 1 250 5 view .LVU191
 659 0128 0121     		movs	r1, #1
 660 012a 4FF48020 		mov	r0, #262144
 661              	.LVL101:
 250:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 662              		.loc 1 250 5 is_stmt 0 view .LVU192
 663 012e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 664              	.LVL102:
 251:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 665              		.loc 1 251 5 is_stmt 1 view .LVU193
 666 0132 0021     		movs	r1, #0
 667 0134 4FF48020 		mov	r0, #262144
 668 0138 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 669              	.LVL103:
 670 013c 9EE7     		b	.L9
 671              	.LVL104:
 672              	.L36:
 255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 673              		.loc 1 255 5 view .LVU194
 674 013e 0121     		movs	r1, #1
 675 0140 4020     		movs	r0, #64
 676              	.LVL105:
 255:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 677              		.loc 1 255 5 is_stmt 0 view .LVU195
 678 0142 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 679              	.LVL106:
 256:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 680              		.loc 1 256 5 is_stmt 1 view .LVU196
 681 0146 0021     		movs	r1, #0
 682 0148 4020     		movs	r0, #64
 683 014a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 684              	.LVL107:
 685 014e 95E7     		b	.L9
 686              	.LVL108:
 687              	.L37:
 260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 688              		.loc 1 260 5 view .LVU197
 689 0150 0121     		movs	r1, #1
 690 0152 8020     		movs	r0, #128
 691              	.LVL109:
 260:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 692              		.loc 1 260 5 is_stmt 0 view .LVU198
 693 0154 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 694              	.LVL110:
 261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 73


 695              		.loc 1 261 5 is_stmt 1 view .LVU199
 696 0158 0021     		movs	r1, #0
 697 015a 8020     		movs	r0, #128
 698 015c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 699              	.LVL111:
 700 0160 8CE7     		b	.L9
 701              	.L39:
 702 0162 00BF     		.align	2
 703              	.L38:
 704 0164 00000140 		.word	1073807360
 705 0168 00040040 		.word	1073742848
 706 016c 00080040 		.word	1073743872
 707 0170 000C0040 		.word	1073744896
 708 0174 00100040 		.word	1073745920
 709 0178 00140040 		.word	1073746944
 710 017c 00040140 		.word	1073808384
 711 0180 00400140 		.word	1073823744
 712 0184 00440140 		.word	1073824768
 713 0188 00480140 		.word	1073825792
 714 018c 00180040 		.word	1073747968
 715 0190 001C0040 		.word	1073748992
 716 0194 00200040 		.word	1073750016
 717              		.cfi_endproc
 718              	.LFE123:
 720              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 721              		.align	1
 722              		.global	TIM_TimeBaseInit
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	TIM_TimeBaseInit:
 729              	.LVL112:
 730              	.LFB124:
 282:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 731              		.loc 1 282 1 view -0
 732              		.cfi_startproc
 733              		@ args = 0, pretend = 0, frame = 0
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		@ link register save eliminated.
 283:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 736              		.loc 1 283 3 view .LVU201
 286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 737              		.loc 1 286 3 view .LVU202
 287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 738              		.loc 1 287 3 view .LVU203
 288:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 739              		.loc 1 288 3 view .LVU204
 290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 740              		.loc 1 290 3 view .LVU205
 290:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 741              		.loc 1 290 10 is_stmt 0 view .LVU206
 742 0000 0388     		ldrh	r3, [r0]
 743 0002 9BB2     		uxth	r3, r3
 744              	.LVL113:
 292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 745              		.loc 1 292 3 is_stmt 1 view .LVU207
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 74


 292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 746              		.loc 1 292 5 is_stmt 0 view .LVU208
 747 0004 1B4A     		ldr	r2, .L46
 748 0006 9042     		cmp	r0, r2
 749 0008 12D0     		beq	.L41
 292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 750              		.loc 1 292 21 discriminator 1 view .LVU209
 751 000a 02F58062 		add	r2, r2, #1024
 752 000e 9042     		cmp	r0, r2
 753 0010 0ED0     		beq	.L41
 292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 754              		.loc 1 292 38 discriminator 2 view .LVU210
 755 0012 B0F1804F 		cmp	r0, #1073741824
 756 0016 0BD0     		beq	.L41
 293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 757              		.loc 1 293 21 view .LVU211
 758 0018 A2F58032 		sub	r2, r2, #65536
 759 001c 9042     		cmp	r0, r2
 760 001e 07D0     		beq	.L41
 293:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 761              		.loc 1 293 38 discriminator 1 view .LVU212
 762 0020 02F58062 		add	r2, r2, #1024
 763 0024 9042     		cmp	r0, r2
 764 0026 03D0     		beq	.L41
 294:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 765              		.loc 1 294 21 view .LVU213
 766 0028 02F58062 		add	r2, r2, #1024
 767 002c 9042     		cmp	r0, r2
 768 002e 03D1     		bne	.L42
 769              	.L41:
 297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 770              		.loc 1 297 5 is_stmt 1 view .LVU214
 297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 771              		.loc 1 297 12 is_stmt 0 view .LVU215
 772 0030 23F07003 		bic	r3, r3, #112
 773              	.LVL114:
 298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 774              		.loc 1 298 5 is_stmt 1 view .LVU216
 298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 775              		.loc 1 298 47 is_stmt 0 view .LVU217
 776 0034 4A88     		ldrh	r2, [r1, #2]
 298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 777              		.loc 1 298 12 view .LVU218
 778 0036 1343     		orrs	r3, r3, r2
 779              	.LVL115:
 780              	.L42:
 301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 781              		.loc 1 301 3 is_stmt 1 view .LVU219
 301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 782              		.loc 1 301 5 is_stmt 0 view .LVU220
 783 0038 0F4A     		ldr	r2, .L46+4
 784 003a 9042     		cmp	r0, r2
 785 003c 08D0     		beq	.L43
 301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 786              		.loc 1 301 21 discriminator 1 view .LVU221
 787 003e 02F58062 		add	r2, r2, #1024
 788 0042 9042     		cmp	r0, r2
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 75


 789 0044 04D0     		beq	.L43
 304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 790              		.loc 1 304 5 is_stmt 1 view .LVU222
 304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 791              		.loc 1 304 12 is_stmt 0 view .LVU223
 792 0046 23F44073 		bic	r3, r3, #768
 793              	.LVL116:
 304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 794              		.loc 1 304 12 view .LVU224
 795 004a 9BB2     		uxth	r3, r3
 796              	.LVL117:
 305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 797              		.loc 1 305 5 is_stmt 1 view .LVU225
 305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 798              		.loc 1 305 47 is_stmt 0 view .LVU226
 799 004c 0A89     		ldrh	r2, [r1, #8]
 305:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 800              		.loc 1 305 12 view .LVU227
 801 004e 1343     		orrs	r3, r3, r2
 802              	.LVL118:
 803              	.L43:
 308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 804              		.loc 1 308 3 is_stmt 1 view .LVU228
 308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 805              		.loc 1 308 13 is_stmt 0 view .LVU229
 806 0050 0380     		strh	r3, [r0]	@ movhi
 311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 807              		.loc 1 311 3 is_stmt 1 view .LVU230
 311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 808              		.loc 1 311 37 is_stmt 0 view .LVU231
 809 0052 4B68     		ldr	r3, [r1, #4]
 810              	.LVL119:
 311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 811              		.loc 1 311 13 view .LVU232
 812 0054 C362     		str	r3, [r0, #44]
 813              	.LVL120:
 314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 814              		.loc 1 314 3 is_stmt 1 view .LVU233
 314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 815              		.loc 1 314 37 is_stmt 0 view .LVU234
 816 0056 0B88     		ldrh	r3, [r1]
 314:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 817              		.loc 1 314 13 view .LVU235
 818 0058 0385     		strh	r3, [r0, #40]	@ movhi
 316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 819              		.loc 1 316 3 is_stmt 1 view .LVU236
 316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 820              		.loc 1 316 6 is_stmt 0 view .LVU237
 821 005a 064B     		ldr	r3, .L46
 822 005c 9842     		cmp	r0, r3
 823 005e 03D0     		beq	.L44
 316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 824              		.loc 1 316 22 discriminator 1 view .LVU238
 825 0060 03F58063 		add	r3, r3, #1024
 826 0064 9842     		cmp	r0, r3
 827 0066 01D1     		bne	.L45
 828              	.L44:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 76


 319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 829              		.loc 1 319 5 is_stmt 1 view .LVU239
 319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 830              		.loc 1 319 39 is_stmt 0 view .LVU240
 831 0068 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 319:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 832              		.loc 1 319 15 view .LVU241
 833 006a 0386     		strh	r3, [r0, #48]	@ movhi
 834              	.L45:
 324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 835              		.loc 1 324 3 is_stmt 1 view .LVU242
 324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 836              		.loc 1 324 13 is_stmt 0 view .LVU243
 837 006c 0123     		movs	r3, #1
 838 006e 8382     		strh	r3, [r0, #20]	@ movhi
 325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 839              		.loc 1 325 1 view .LVU244
 840 0070 7047     		bx	lr
 841              	.L47:
 842 0072 00BF     		.align	2
 843              	.L46:
 844 0074 00000140 		.word	1073807360
 845 0078 00100040 		.word	1073745920
 846              		.cfi_endproc
 847              	.LFE124:
 849              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 850              		.align	1
 851              		.global	TIM_TimeBaseStructInit
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 855              		.fpu fpv4-sp-d16
 857              	TIM_TimeBaseStructInit:
 858              	.LVL121:
 859              	.LFB125:
 334:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 860              		.loc 1 334 1 is_stmt 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 865              		.loc 1 336 3 view .LVU246
 336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 866              		.loc 1 336 38 is_stmt 0 view .LVU247
 867 0000 4FF0FF33 		mov	r3, #-1
 868 0004 4360     		str	r3, [r0, #4]
 337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 869              		.loc 1 337 3 is_stmt 1 view .LVU248
 337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 870              		.loc 1 337 41 is_stmt 0 view .LVU249
 871 0006 0023     		movs	r3, #0
 872 0008 0380     		strh	r3, [r0]	@ movhi
 338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 873              		.loc 1 338 3 is_stmt 1 view .LVU250
 338:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 874              		.loc 1 338 45 is_stmt 0 view .LVU251
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 77


 875 000a 0381     		strh	r3, [r0, #8]	@ movhi
 339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 876              		.loc 1 339 3 is_stmt 1 view .LVU252
 339:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 877              		.loc 1 339 43 is_stmt 0 view .LVU253
 878 000c 4380     		strh	r3, [r0, #2]	@ movhi
 340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 879              		.loc 1 340 3 is_stmt 1 view .LVU254
 340:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 880              		.loc 1 340 49 is_stmt 0 view .LVU255
 881 000e 8372     		strb	r3, [r0, #10]
 341:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 882              		.loc 1 341 1 view .LVU256
 883 0010 7047     		bx	lr
 884              		.cfi_endproc
 885              	.LFE125:
 887              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 888              		.align	1
 889              		.global	TIM_PrescalerConfig
 890              		.syntax unified
 891              		.thumb
 892              		.thumb_func
 893              		.fpu fpv4-sp-d16
 895              	TIM_PrescalerConfig:
 896              	.LVL122:
 897              	.LFB126:
 354:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 898              		.loc 1 354 1 is_stmt 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 902              		@ link register save eliminated.
 356:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 903              		.loc 1 356 3 view .LVU258
 357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 904              		.loc 1 357 3 view .LVU259
 359:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 905              		.loc 1 359 3 view .LVU260
 359:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 906              		.loc 1 359 13 is_stmt 0 view .LVU261
 907 0000 0185     		strh	r1, [r0, #40]	@ movhi
 361:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 908              		.loc 1 361 3 is_stmt 1 view .LVU262
 361:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 909              		.loc 1 361 13 is_stmt 0 view .LVU263
 910 0002 8282     		strh	r2, [r0, #20]	@ movhi
 362:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 911              		.loc 1 362 1 view .LVU264
 912 0004 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE126:
 916              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 917              		.align	1
 918              		.global	TIM_CounterModeConfig
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 78


 922              		.fpu fpv4-sp-d16
 924              	TIM_CounterModeConfig:
 925              	.LVL123:
 926              	.LFB127:
 377:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 927              		.loc 1 377 1 is_stmt 1 view -0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 378:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 932              		.loc 1 378 3 view .LVU266
 381:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 933              		.loc 1 381 3 view .LVU267
 382:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 934              		.loc 1 382 3 view .LVU268
 384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 935              		.loc 1 384 3 view .LVU269
 384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 936              		.loc 1 384 10 is_stmt 0 view .LVU270
 937 0000 0388     		ldrh	r3, [r0]
 938 0002 9BB2     		uxth	r3, r3
 939              	.LVL124:
 387:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 940              		.loc 1 387 3 is_stmt 1 view .LVU271
 387:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 941              		.loc 1 387 10 is_stmt 0 view .LVU272
 942 0004 23F07003 		bic	r3, r3, #112
 943              	.LVL125:
 390:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 944              		.loc 1 390 3 is_stmt 1 view .LVU273
 390:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 945              		.loc 1 390 10 is_stmt 0 view .LVU274
 946 0008 0B43     		orrs	r3, r3, r1
 947              	.LVL126:
 393:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 948              		.loc 1 393 3 is_stmt 1 view .LVU275
 393:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 949              		.loc 1 393 13 is_stmt 0 view .LVU276
 950 000a 0380     		strh	r3, [r0]	@ movhi
 394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 951              		.loc 1 394 1 view .LVU277
 952 000c 7047     		bx	lr
 953              		.cfi_endproc
 954              	.LFE127:
 956              		.section	.text.TIM_SetCounter,"ax",%progbits
 957              		.align	1
 958              		.global	TIM_SetCounter
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 962              		.fpu fpv4-sp-d16
 964              	TIM_SetCounter:
 965              	.LVL127:
 966              	.LFB128:
 403:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 967              		.loc 1 403 1 is_stmt 1 view -0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 79


 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 405:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 972              		.loc 1 405 4 view .LVU279
 408:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 973              		.loc 1 408 3 view .LVU280
 408:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 974              		.loc 1 408 13 is_stmt 0 view .LVU281
 975 0000 4162     		str	r1, [r0, #36]
 409:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 976              		.loc 1 409 1 view .LVU282
 977 0002 7047     		bx	lr
 978              		.cfi_endproc
 979              	.LFE128:
 981              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 982              		.align	1
 983              		.global	TIM_SetAutoreload
 984              		.syntax unified
 985              		.thumb
 986              		.thumb_func
 987              		.fpu fpv4-sp-d16
 989              	TIM_SetAutoreload:
 990              	.LVL128:
 991              	.LFB129:
 418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 992              		.loc 1 418 1 is_stmt 1 view -0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 0
 995              		@ frame_needed = 0, uses_anonymous_args = 0
 996              		@ link register save eliminated.
 420:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 997              		.loc 1 420 3 view .LVU284
 423:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 998              		.loc 1 423 3 view .LVU285
 423:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 999              		.loc 1 423 13 is_stmt 0 view .LVU286
 1000 0000 C162     		str	r1, [r0, #44]
 424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1001              		.loc 1 424 1 view .LVU287
 1002 0002 7047     		bx	lr
 1003              		.cfi_endproc
 1004              	.LFE129:
 1006              		.section	.text.TIM_GetCounter,"ax",%progbits
 1007              		.align	1
 1008              		.global	TIM_GetCounter
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1012              		.fpu fpv4-sp-d16
 1014              	TIM_GetCounter:
 1015              	.LVL129:
 1016              	.LFB130:
 432:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1017              		.loc 1 432 1 is_stmt 1 view -0
 1018              		.cfi_startproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 80


 1019              		@ args = 0, pretend = 0, frame = 0
 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021              		@ link register save eliminated.
 434:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1022              		.loc 1 434 3 view .LVU289
 437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1023              		.loc 1 437 3 view .LVU290
 437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1024              		.loc 1 437 14 is_stmt 0 view .LVU291
 1025 0000 406A     		ldr	r0, [r0, #36]
 1026              	.LVL130:
 438:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1027              		.loc 1 438 1 view .LVU292
 1028 0002 7047     		bx	lr
 1029              		.cfi_endproc
 1030              	.LFE130:
 1032              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 1033              		.align	1
 1034              		.global	TIM_GetPrescaler
 1035              		.syntax unified
 1036              		.thumb
 1037              		.thumb_func
 1038              		.fpu fpv4-sp-d16
 1040              	TIM_GetPrescaler:
 1041              	.LVL131:
 1042              	.LFB131:
 446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1043              		.loc 1 446 1 is_stmt 1 view -0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047              		@ link register save eliminated.
 448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1048              		.loc 1 448 3 view .LVU294
 451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1049              		.loc 1 451 3 view .LVU295
 451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1050              		.loc 1 451 14 is_stmt 0 view .LVU296
 1051 0000 008D     		ldrh	r0, [r0, #40]
 1052              	.LVL132:
 452:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1053              		.loc 1 452 1 view .LVU297
 1054 0002 80B2     		uxth	r0, r0
 1055 0004 7047     		bx	lr
 1056              		.cfi_endproc
 1057              	.LFE131:
 1059              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 1060              		.align	1
 1061              		.global	TIM_UpdateDisableConfig
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu fpv4-sp-d16
 1067              	TIM_UpdateDisableConfig:
 1068              	.LVL133:
 1069              	.LFB132:
 462:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 81


 1070              		.loc 1 462 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 464:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1075              		.loc 1 464 3 view .LVU299
 465:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1076              		.loc 1 465 3 view .LVU300
 467:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1077              		.loc 1 467 3 view .LVU301
 467:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1078              		.loc 1 467 6 is_stmt 0 view .LVU302
 1079 0000 29B1     		cbz	r1, .L56
 470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1080              		.loc 1 470 5 is_stmt 1 view .LVU303
 470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1081              		.loc 1 470 15 is_stmt 0 view .LVU304
 1082 0002 0388     		ldrh	r3, [r0]
 1083 0004 9BB2     		uxth	r3, r3
 1084 0006 43F00203 		orr	r3, r3, #2
 1085 000a 0380     		strh	r3, [r0]	@ movhi
 1086 000c 7047     		bx	lr
 1087              	.L56:
 475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1088              		.loc 1 475 5 is_stmt 1 view .LVU305
 475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1089              		.loc 1 475 15 is_stmt 0 view .LVU306
 1090 000e 0388     		ldrh	r3, [r0]
 1091 0010 9BB2     		uxth	r3, r3
 1092 0012 23F00203 		bic	r3, r3, #2
 1093 0016 9BB2     		uxth	r3, r3
 1094 0018 0380     		strh	r3, [r0]	@ movhi
 477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1095              		.loc 1 477 1 view .LVU307
 1096 001a 7047     		bx	lr
 1097              		.cfi_endproc
 1098              	.LFE132:
 1100              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 1101              		.align	1
 1102              		.global	TIM_UpdateRequestConfig
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1106              		.fpu fpv4-sp-d16
 1108              	TIM_UpdateRequestConfig:
 1109              	.LVL134:
 1110              	.LFB133:
 491:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1111              		.loc 1 491 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 493:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 1116              		.loc 1 493 3 view .LVU309
 494:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 82


 1117              		.loc 1 494 3 view .LVU310
 496:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1118              		.loc 1 496 3 view .LVU311
 496:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1119              		.loc 1 496 6 is_stmt 0 view .LVU312
 1120 0000 29B1     		cbz	r1, .L59
 499:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1121              		.loc 1 499 5 is_stmt 1 view .LVU313
 499:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1122              		.loc 1 499 15 is_stmt 0 view .LVU314
 1123 0002 0388     		ldrh	r3, [r0]
 1124 0004 9BB2     		uxth	r3, r3
 1125 0006 43F00403 		orr	r3, r3, #4
 1126 000a 0380     		strh	r3, [r0]	@ movhi
 1127 000c 7047     		bx	lr
 1128              	.L59:
 504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1129              		.loc 1 504 5 is_stmt 1 view .LVU315
 504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1130              		.loc 1 504 15 is_stmt 0 view .LVU316
 1131 000e 0388     		ldrh	r3, [r0]
 1132 0010 9BB2     		uxth	r3, r3
 1133 0012 23F00403 		bic	r3, r3, #4
 1134 0016 9BB2     		uxth	r3, r3
 1135 0018 0380     		strh	r3, [r0]	@ movhi
 506:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1136              		.loc 1 506 1 view .LVU317
 1137 001a 7047     		bx	lr
 1138              		.cfi_endproc
 1139              	.LFE133:
 1141              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 1142              		.align	1
 1143              		.global	TIM_ARRPreloadConfig
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1147              		.fpu fpv4-sp-d16
 1149              	TIM_ARRPreloadConfig:
 1150              	.LVL135:
 1151              	.LFB134:
 516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1152              		.loc 1 516 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 518:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1157              		.loc 1 518 3 view .LVU319
 519:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1158              		.loc 1 519 3 view .LVU320
 521:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1159              		.loc 1 521 3 view .LVU321
 521:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1160              		.loc 1 521 6 is_stmt 0 view .LVU322
 1161 0000 29B1     		cbz	r1, .L62
 524:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1162              		.loc 1 524 5 is_stmt 1 view .LVU323
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 83


 524:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1163              		.loc 1 524 15 is_stmt 0 view .LVU324
 1164 0002 0388     		ldrh	r3, [r0]
 1165 0004 9BB2     		uxth	r3, r3
 1166 0006 43F08003 		orr	r3, r3, #128
 1167 000a 0380     		strh	r3, [r0]	@ movhi
 1168 000c 7047     		bx	lr
 1169              	.L62:
 529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1170              		.loc 1 529 5 is_stmt 1 view .LVU325
 529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1171              		.loc 1 529 15 is_stmt 0 view .LVU326
 1172 000e 0388     		ldrh	r3, [r0]
 1173 0010 9BB2     		uxth	r3, r3
 1174 0012 23F08003 		bic	r3, r3, #128
 1175 0016 9BB2     		uxth	r3, r3
 1176 0018 0380     		strh	r3, [r0]	@ movhi
 531:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1177              		.loc 1 531 1 view .LVU327
 1178 001a 7047     		bx	lr
 1179              		.cfi_endproc
 1180              	.LFE134:
 1182              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 1183              		.align	1
 1184              		.global	TIM_SelectOnePulseMode
 1185              		.syntax unified
 1186              		.thumb
 1187              		.thumb_func
 1188              		.fpu fpv4-sp-d16
 1190              	TIM_SelectOnePulseMode:
 1191              	.LVL136:
 1192              	.LFB135:
 543:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1193              		.loc 1 543 1 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197              		@ link register save eliminated.
 545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 1198              		.loc 1 545 3 view .LVU329
 546:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1199              		.loc 1 546 3 view .LVU330
 549:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1200              		.loc 1 549 3 view .LVU331
 549:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1201              		.loc 1 549 13 is_stmt 0 view .LVU332
 1202 0000 0388     		ldrh	r3, [r0]
 1203 0002 9BB2     		uxth	r3, r3
 1204 0004 23F00803 		bic	r3, r3, #8
 1205 0008 9BB2     		uxth	r3, r3
 1206 000a 0380     		strh	r3, [r0]	@ movhi
 552:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1207              		.loc 1 552 3 is_stmt 1 view .LVU333
 552:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1208              		.loc 1 552 13 is_stmt 0 view .LVU334
 1209 000c 0388     		ldrh	r3, [r0]
 1210 000e 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 84


 1211 0010 0B43     		orrs	r3, r3, r1
 1212 0012 0380     		strh	r3, [r0]	@ movhi
 553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1213              		.loc 1 553 1 view .LVU335
 1214 0014 7047     		bx	lr
 1215              		.cfi_endproc
 1216              	.LFE135:
 1218              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 1219              		.align	1
 1220              		.global	TIM_SetClockDivision
 1221              		.syntax unified
 1222              		.thumb
 1223              		.thumb_func
 1224              		.fpu fpv4-sp-d16
 1226              	TIM_SetClockDivision:
 1227              	.LVL137:
 1228              	.LFB136:
 566:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1229              		.loc 1 566 1 is_stmt 1 view -0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 1233              		@ link register save eliminated.
 568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 1234              		.loc 1 568 3 view .LVU337
 569:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1235              		.loc 1 569 3 view .LVU338
 572:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1236              		.loc 1 572 3 view .LVU339
 572:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1237              		.loc 1 572 13 is_stmt 0 view .LVU340
 1238 0000 0388     		ldrh	r3, [r0]
 1239 0002 9BB2     		uxth	r3, r3
 1240 0004 23F44073 		bic	r3, r3, #768
 1241 0008 9BB2     		uxth	r3, r3
 1242 000a 0380     		strh	r3, [r0]	@ movhi
 575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1243              		.loc 1 575 3 is_stmt 1 view .LVU341
 575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1244              		.loc 1 575 13 is_stmt 0 view .LVU342
 1245 000c 0388     		ldrh	r3, [r0]
 1246 000e 9BB2     		uxth	r3, r3
 1247 0010 0B43     		orrs	r3, r3, r1
 1248 0012 0380     		strh	r3, [r0]	@ movhi
 576:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1249              		.loc 1 576 1 view .LVU343
 1250 0014 7047     		bx	lr
 1251              		.cfi_endproc
 1252              	.LFE136:
 1254              		.section	.text.TIM_Cmd,"ax",%progbits
 1255              		.align	1
 1256              		.global	TIM_Cmd
 1257              		.syntax unified
 1258              		.thumb
 1259              		.thumb_func
 1260              		.fpu fpv4-sp-d16
 1262              	TIM_Cmd:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 85


 1263              	.LVL138:
 1264              	.LFB137:
 586:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 1265              		.loc 1 586 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1270              		.loc 1 588 3 view .LVU345
 589:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1271              		.loc 1 589 3 view .LVU346
 591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1272              		.loc 1 591 3 view .LVU347
 591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1273              		.loc 1 591 6 is_stmt 0 view .LVU348
 1274 0000 29B1     		cbz	r1, .L67
 594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1275              		.loc 1 594 5 is_stmt 1 view .LVU349
 594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1276              		.loc 1 594 15 is_stmt 0 view .LVU350
 1277 0002 0388     		ldrh	r3, [r0]
 1278 0004 9BB2     		uxth	r3, r3
 1279 0006 43F00103 		orr	r3, r3, #1
 1280 000a 0380     		strh	r3, [r0]	@ movhi
 1281 000c 7047     		bx	lr
 1282              	.L67:
 599:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1283              		.loc 1 599 5 is_stmt 1 view .LVU351
 599:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1284              		.loc 1 599 15 is_stmt 0 view .LVU352
 1285 000e 0388     		ldrh	r3, [r0]
 1286 0010 9BB2     		uxth	r3, r3
 1287 0012 23F00103 		bic	r3, r3, #1
 1288 0016 9BB2     		uxth	r3, r3
 1289 0018 0380     		strh	r3, [r0]	@ movhi
 601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 1290              		.loc 1 601 1 view .LVU353
 1291 001a 7047     		bx	lr
 1292              		.cfi_endproc
 1293              	.LFE137:
 1295              		.section	.text.TIM_OC1Init,"ax",%progbits
 1296              		.align	1
 1297              		.global	TIM_OC1Init
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1301              		.fpu fpv4-sp-d16
 1303              	TIM_OC1Init:
 1304              	.LVL139:
 1305              	.LFB138:
 667:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1306              		.loc 1 667 1 is_stmt 1 view -0
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 0
 1309              		@ frame_needed = 0, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 86


 667:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1311              		.loc 1 667 1 is_stmt 0 view .LVU355
 1312 0000 30B4     		push	{r4, r5}
 1313              	.LCFI9:
 1314              		.cfi_def_cfa_offset 8
 1315              		.cfi_offset 4, -8
 1316              		.cfi_offset 5, -4
 668:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 1317              		.loc 1 668 3 is_stmt 1 view .LVU356
 1318              	.LVL140:
 671:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1319              		.loc 1 671 3 view .LVU357
 672:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1320              		.loc 1 672 3 view .LVU358
 673:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1321              		.loc 1 673 3 view .LVU359
 674:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1322              		.loc 1 674 3 view .LVU360
 677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1323              		.loc 1 677 3 view .LVU361
 677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1324              		.loc 1 677 14 is_stmt 0 view .LVU362
 1325 0002 038C     		ldrh	r3, [r0, #32]
 1326 0004 9BB2     		uxth	r3, r3
 1327 0006 23F00103 		bic	r3, r3, #1
 1328 000a 9BB2     		uxth	r3, r3
 1329 000c 0384     		strh	r3, [r0, #32]	@ movhi
 680:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1330              		.loc 1 680 3 is_stmt 1 view .LVU363
 680:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1331              		.loc 1 680 11 is_stmt 0 view .LVU364
 1332 000e 038C     		ldrh	r3, [r0, #32]
 1333 0010 9BB2     		uxth	r3, r3
 1334              	.LVL141:
 682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1335              		.loc 1 682 3 is_stmt 1 view .LVU365
 682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1336              		.loc 1 682 10 is_stmt 0 view .LVU366
 1337 0012 8588     		ldrh	r5, [r0, #4]
 1338 0014 ADB2     		uxth	r5, r5
 1339              	.LVL142:
 685:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1340              		.loc 1 685 3 is_stmt 1 view .LVU367
 685:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1341              		.loc 1 685 12 is_stmt 0 view .LVU368
 1342 0016 028B     		ldrh	r2, [r0, #24]
 1343 0018 92B2     		uxth	r2, r2
 1344              	.LVL143:
 688:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 1345              		.loc 1 688 3 is_stmt 1 view .LVU369
 689:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1346              		.loc 1 689 3 view .LVU370
 689:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1347              		.loc 1 689 12 is_stmt 0 view .LVU371
 1348 001a 22F07302 		bic	r2, r2, #115
 1349              	.LVL144:
 691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 87


 1350              		.loc 1 691 3 is_stmt 1 view .LVU372
 691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1351              		.loc 1 691 31 is_stmt 0 view .LVU373
 1352 001e 0C88     		ldrh	r4, [r1]
 691:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1353              		.loc 1 691 12 view .LVU374
 1354 0020 2243     		orrs	r2, r2, r4
 1355              	.LVL145:
 694:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1356              		.loc 1 694 3 is_stmt 1 view .LVU375
 694:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1357              		.loc 1 694 11 is_stmt 0 view .LVU376
 1358 0022 23F00203 		bic	r3, r3, #2
 1359              	.LVL146:
 696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1360              		.loc 1 696 3 is_stmt 1 view .LVU377
 696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1361              		.loc 1 696 30 is_stmt 0 view .LVU378
 1362 0026 8C89     		ldrh	r4, [r1, #12]
 696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1363              		.loc 1 696 11 view .LVU379
 1364 0028 1C43     		orrs	r4, r4, r3
 1365              	.LVL147:
 699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1366              		.loc 1 699 3 is_stmt 1 view .LVU380
 699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1367              		.loc 1 699 30 is_stmt 0 view .LVU381
 1368 002a 4B88     		ldrh	r3, [r1, #2]
 699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1369              		.loc 1 699 11 view .LVU382
 1370 002c 2343     		orrs	r3, r3, r4
 1371              	.LVL148:
 701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1372              		.loc 1 701 3 is_stmt 1 view .LVU383
 701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1373              		.loc 1 701 5 is_stmt 0 view .LVU384
 1374 002e 0E4C     		ldr	r4, .L73
 1375 0030 A042     		cmp	r0, r4
 1376 0032 03D0     		beq	.L70
 701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1377              		.loc 1 701 21 discriminator 1 view .LVU385
 1378 0034 04F58064 		add	r4, r4, #1024
 1379 0038 A042     		cmp	r0, r4
 1380 003a 0DD1     		bne	.L71
 1381              	.L70:
 703:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1382              		.loc 1 703 5 is_stmt 1 view .LVU386
 704:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1383              		.loc 1 704 5 view .LVU387
 705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1384              		.loc 1 705 5 view .LVU388
 706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1385              		.loc 1 706 5 view .LVU389
 709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1386              		.loc 1 709 5 view .LVU390
 709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1387              		.loc 1 709 13 is_stmt 0 view .LVU391
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 88


 1388 003c 23F00803 		bic	r3, r3, #8
 1389              	.LVL149:
 711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1390              		.loc 1 711 5 is_stmt 1 view .LVU392
 711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1391              		.loc 1 711 32 is_stmt 0 view .LVU393
 1392 0040 CC89     		ldrh	r4, [r1, #14]
 711:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1393              		.loc 1 711 13 view .LVU394
 1394 0042 2343     		orrs	r3, r3, r4
 1395              	.LVL150:
 713:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1396              		.loc 1 713 5 is_stmt 1 view .LVU395
 713:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1397              		.loc 1 713 13 is_stmt 0 view .LVU396
 1398 0044 23F00403 		bic	r3, r3, #4
 1399              	.LVL151:
 716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1400              		.loc 1 716 5 is_stmt 1 view .LVU397
 716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1401              		.loc 1 716 32 is_stmt 0 view .LVU398
 1402 0048 8C88     		ldrh	r4, [r1, #4]
 716:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1403              		.loc 1 716 13 view .LVU399
 1404 004a 2343     		orrs	r3, r3, r4
 1405              	.LVL152:
 718:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 1406              		.loc 1 718 5 is_stmt 1 view .LVU400
 719:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1407              		.loc 1 719 5 view .LVU401
 719:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1408              		.loc 1 719 12 is_stmt 0 view .LVU402
 1409 004c 25F44075 		bic	r5, r5, #768
 1410              	.LVL153:
 721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1411              		.loc 1 721 5 is_stmt 1 view .LVU403
 721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1412              		.loc 1 721 31 is_stmt 0 view .LVU404
 1413 0050 0C8A     		ldrh	r4, [r1, #16]
 721:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1414              		.loc 1 721 12 view .LVU405
 1415 0052 2543     		orrs	r5, r5, r4
 1416              	.LVL154:
 723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1417              		.loc 1 723 5 is_stmt 1 view .LVU406
 723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1418              		.loc 1 723 31 is_stmt 0 view .LVU407
 1419 0054 4C8A     		ldrh	r4, [r1, #18]
 723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1420              		.loc 1 723 12 view .LVU408
 1421 0056 2543     		orrs	r5, r5, r4
 1422              	.LVL155:
 1423              	.L71:
 726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1424              		.loc 1 726 3 is_stmt 1 view .LVU409
 726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1425              		.loc 1 726 13 is_stmt 0 view .LVU410
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 89


 1426 0058 8580     		strh	r5, [r0, #4]	@ movhi
 729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1427              		.loc 1 729 3 is_stmt 1 view .LVU411
 729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1428              		.loc 1 729 15 is_stmt 0 view .LVU412
 1429 005a 0283     		strh	r2, [r0, #24]	@ movhi
 732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1430              		.loc 1 732 3 is_stmt 1 view .LVU413
 732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1431              		.loc 1 732 32 is_stmt 0 view .LVU414
 1432 005c 8A68     		ldr	r2, [r1, #8]
 1433              	.LVL156:
 732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1434              		.loc 1 732 14 view .LVU415
 1435 005e 4263     		str	r2, [r0, #52]
 1436              	.LVL157:
 735:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1437              		.loc 1 735 3 is_stmt 1 view .LVU416
 735:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1438              		.loc 1 735 14 is_stmt 0 view .LVU417
 1439 0060 0384     		strh	r3, [r0, #32]	@ movhi
 736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1440              		.loc 1 736 1 view .LVU418
 1441 0062 30BC     		pop	{r4, r5}
 1442              	.LCFI10:
 1443              		.cfi_restore 5
 1444              		.cfi_restore 4
 1445              		.cfi_def_cfa_offset 0
 1446              	.LVL158:
 736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1447              		.loc 1 736 1 view .LVU419
 1448 0064 7047     		bx	lr
 1449              	.L74:
 1450 0066 00BF     		.align	2
 1451              	.L73:
 1452 0068 00000140 		.word	1073807360
 1453              		.cfi_endproc
 1454              	.LFE138:
 1456              		.section	.text.TIM_OC2Init,"ax",%progbits
 1457              		.align	1
 1458              		.global	TIM_OC2Init
 1459              		.syntax unified
 1460              		.thumb
 1461              		.thumb_func
 1462              		.fpu fpv4-sp-d16
 1464              	TIM_OC2Init:
 1465              	.LVL159:
 1466              	.LFB139:
 748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1467              		.loc 1 748 1 is_stmt 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 0
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 1471              		@ link register save eliminated.
 748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1472              		.loc 1 748 1 is_stmt 0 view .LVU421
 1473 0000 30B4     		push	{r4, r5}
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 90


 1474              	.LCFI11:
 1475              		.cfi_def_cfa_offset 8
 1476              		.cfi_offset 4, -8
 1477              		.cfi_offset 5, -4
 749:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 1478              		.loc 1 749 3 is_stmt 1 view .LVU422
 1479              	.LVL160:
 752:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1480              		.loc 1 752 3 view .LVU423
 753:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1481              		.loc 1 753 3 view .LVU424
 754:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1482              		.loc 1 754 3 view .LVU425
 755:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1483              		.loc 1 755 3 view .LVU426
 758:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1484              		.loc 1 758 3 view .LVU427
 758:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1485              		.loc 1 758 14 is_stmt 0 view .LVU428
 1486 0002 038C     		ldrh	r3, [r0, #32]
 1487 0004 9BB2     		uxth	r3, r3
 1488 0006 23F01003 		bic	r3, r3, #16
 1489 000a 9BB2     		uxth	r3, r3
 1490 000c 0384     		strh	r3, [r0, #32]	@ movhi
 761:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1491              		.loc 1 761 3 is_stmt 1 view .LVU429
 761:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1492              		.loc 1 761 11 is_stmt 0 view .LVU430
 1493 000e 038C     		ldrh	r3, [r0, #32]
 1494 0010 9BB2     		uxth	r3, r3
 1495              	.LVL161:
 763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1496              		.loc 1 763 3 is_stmt 1 view .LVU431
 763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1497              		.loc 1 763 10 is_stmt 0 view .LVU432
 1498 0012 8588     		ldrh	r5, [r0, #4]
 1499 0014 ADB2     		uxth	r5, r5
 1500              	.LVL162:
 766:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1501              		.loc 1 766 3 is_stmt 1 view .LVU433
 766:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1502              		.loc 1 766 12 is_stmt 0 view .LVU434
 1503 0016 048B     		ldrh	r4, [r0, #24]
 1504 0018 A4B2     		uxth	r4, r4
 1505              	.LVL163:
 769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 1506              		.loc 1 769 3 is_stmt 1 view .LVU435
 770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1507              		.loc 1 770 3 view .LVU436
 770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1508              		.loc 1 770 12 is_stmt 0 view .LVU437
 1509 001a 24F4E644 		bic	r4, r4, #29440
 1510              	.LVL164:
 773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1511              		.loc 1 773 3 is_stmt 1 view .LVU438
 773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1512              		.loc 1 773 42 is_stmt 0 view .LVU439
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 91


 1513 001e 0A88     		ldrh	r2, [r1]
 773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1514              		.loc 1 773 15 view .LVU440
 1515 0020 1202     		lsls	r2, r2, #8
 1516 0022 92B2     		uxth	r2, r2
 773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1517              		.loc 1 773 12 view .LVU441
 1518 0024 1443     		orrs	r4, r4, r2
 1519              	.LVL165:
 776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1520              		.loc 1 776 3 is_stmt 1 view .LVU442
 776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1521              		.loc 1 776 11 is_stmt 0 view .LVU443
 1522 0026 23F02003 		bic	r3, r3, #32
 1523              	.LVL166:
 778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1524              		.loc 1 778 3 is_stmt 1 view .LVU444
 778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1525              		.loc 1 778 41 is_stmt 0 view .LVU445
 1526 002a 8A89     		ldrh	r2, [r1, #12]
 778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1527              		.loc 1 778 14 view .LVU446
 1528 002c 1201     		lsls	r2, r2, #4
 1529 002e 92B2     		uxth	r2, r2
 778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1530              		.loc 1 778 11 view .LVU447
 1531 0030 1A43     		orrs	r2, r2, r3
 1532              	.LVL167:
 781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1533              		.loc 1 781 3 is_stmt 1 view .LVU448
 781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1534              		.loc 1 781 41 is_stmt 0 view .LVU449
 1535 0032 4B88     		ldrh	r3, [r1, #2]
 781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1536              		.loc 1 781 14 view .LVU450
 1537 0034 1B01     		lsls	r3, r3, #4
 1538 0036 9BB2     		uxth	r3, r3
 781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1539              		.loc 1 781 11 view .LVU451
 1540 0038 1343     		orrs	r3, r3, r2
 1541              	.LVL168:
 783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1542              		.loc 1 783 3 is_stmt 1 view .LVU452
 783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1543              		.loc 1 783 5 is_stmt 0 view .LVU453
 1544 003a 124A     		ldr	r2, .L79
 1545 003c 9042     		cmp	r0, r2
 1546 003e 03D0     		beq	.L76
 783:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1547              		.loc 1 783 21 discriminator 1 view .LVU454
 1548 0040 02F58062 		add	r2, r2, #1024
 1549 0044 9042     		cmp	r0, r2
 1550 0046 15D1     		bne	.L77
 1551              	.L76:
 785:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1552              		.loc 1 785 5 is_stmt 1 view .LVU455
 786:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 92


 1553              		.loc 1 786 5 view .LVU456
 787:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1554              		.loc 1 787 5 view .LVU457
 788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1555              		.loc 1 788 5 view .LVU458
 791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1556              		.loc 1 791 5 view .LVU459
 791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1557              		.loc 1 791 13 is_stmt 0 view .LVU460
 1558 0048 23F08003 		bic	r3, r3, #128
 1559              	.LVL169:
 793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1560              		.loc 1 793 5 is_stmt 1 view .LVU461
 793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1561              		.loc 1 793 43 is_stmt 0 view .LVU462
 1562 004c CA89     		ldrh	r2, [r1, #14]
 793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1563              		.loc 1 793 16 view .LVU463
 1564 004e 1201     		lsls	r2, r2, #4
 1565 0050 92B2     		uxth	r2, r2
 793:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1566              		.loc 1 793 13 view .LVU464
 1567 0052 1343     		orrs	r3, r3, r2
 1568              	.LVL170:
 795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1569              		.loc 1 795 5 is_stmt 1 view .LVU465
 795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1570              		.loc 1 795 13 is_stmt 0 view .LVU466
 1571 0054 23F04002 		bic	r2, r3, #64
 1572              	.LVL171:
 798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1573              		.loc 1 798 5 is_stmt 1 view .LVU467
 798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1574              		.loc 1 798 43 is_stmt 0 view .LVU468
 1575 0058 8B88     		ldrh	r3, [r1, #4]
 798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1576              		.loc 1 798 16 view .LVU469
 1577 005a 1B01     		lsls	r3, r3, #4
 1578 005c 9BB2     		uxth	r3, r3
 798:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1579              		.loc 1 798 13 view .LVU470
 1580 005e 1343     		orrs	r3, r3, r2
 1581              	.LVL172:
 800:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 1582              		.loc 1 800 5 is_stmt 1 view .LVU471
 801:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1583              		.loc 1 801 5 view .LVU472
 801:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1584              		.loc 1 801 12 is_stmt 0 view .LVU473
 1585 0060 25F44065 		bic	r5, r5, #3072
 1586              	.LVL173:
 803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1587              		.loc 1 803 5 is_stmt 1 view .LVU474
 803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1588              		.loc 1 803 42 is_stmt 0 view .LVU475
 1589 0064 0A8A     		ldrh	r2, [r1, #16]
 803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 93


 1590              		.loc 1 803 15 view .LVU476
 1591 0066 9200     		lsls	r2, r2, #2
 1592 0068 92B2     		uxth	r2, r2
 803:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1593              		.loc 1 803 12 view .LVU477
 1594 006a 1543     		orrs	r5, r5, r2
 1595              	.LVL174:
 805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1596              		.loc 1 805 5 is_stmt 1 view .LVU478
 805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1597              		.loc 1 805 42 is_stmt 0 view .LVU479
 1598 006c 4A8A     		ldrh	r2, [r1, #18]
 805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1599              		.loc 1 805 15 view .LVU480
 1600 006e 9200     		lsls	r2, r2, #2
 1601 0070 92B2     		uxth	r2, r2
 805:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1602              		.loc 1 805 12 view .LVU481
 1603 0072 1543     		orrs	r5, r5, r2
 1604              	.LVL175:
 1605              	.L77:
 808:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1606              		.loc 1 808 3 is_stmt 1 view .LVU482
 808:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1607              		.loc 1 808 13 is_stmt 0 view .LVU483
 1608 0074 8580     		strh	r5, [r0, #4]	@ movhi
 811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1609              		.loc 1 811 3 is_stmt 1 view .LVU484
 811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1610              		.loc 1 811 15 is_stmt 0 view .LVU485
 1611 0076 0483     		strh	r4, [r0, #24]	@ movhi
 814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1612              		.loc 1 814 3 is_stmt 1 view .LVU486
 814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1613              		.loc 1 814 32 is_stmt 0 view .LVU487
 1614 0078 8A68     		ldr	r2, [r1, #8]
 814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1615              		.loc 1 814 14 view .LVU488
 1616 007a 8263     		str	r2, [r0, #56]
 817:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1617              		.loc 1 817 3 is_stmt 1 view .LVU489
 817:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1618              		.loc 1 817 14 is_stmt 0 view .LVU490
 1619 007c 0384     		strh	r3, [r0, #32]	@ movhi
 818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1620              		.loc 1 818 1 view .LVU491
 1621 007e 30BC     		pop	{r4, r5}
 1622              	.LCFI12:
 1623              		.cfi_restore 5
 1624              		.cfi_restore 4
 1625              		.cfi_def_cfa_offset 0
 1626              	.LVL176:
 818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1627              		.loc 1 818 1 view .LVU492
 1628 0080 7047     		bx	lr
 1629              	.L80:
 1630 0082 00BF     		.align	2
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 94


 1631              	.L79:
 1632 0084 00000140 		.word	1073807360
 1633              		.cfi_endproc
 1634              	.LFE139:
 1636              		.section	.text.TIM_OC3Init,"ax",%progbits
 1637              		.align	1
 1638              		.global	TIM_OC3Init
 1639              		.syntax unified
 1640              		.thumb
 1641              		.thumb_func
 1642              		.fpu fpv4-sp-d16
 1644              	TIM_OC3Init:
 1645              	.LVL177:
 1646              	.LFB140:
 829:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1647              		.loc 1 829 1 is_stmt 1 view -0
 1648              		.cfi_startproc
 1649              		@ args = 0, pretend = 0, frame = 0
 1650              		@ frame_needed = 0, uses_anonymous_args = 0
 1651              		@ link register save eliminated.
 829:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1652              		.loc 1 829 1 is_stmt 0 view .LVU494
 1653 0000 30B4     		push	{r4, r5}
 1654              	.LCFI13:
 1655              		.cfi_def_cfa_offset 8
 1656              		.cfi_offset 4, -8
 1657              		.cfi_offset 5, -4
 830:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 1658              		.loc 1 830 3 is_stmt 1 view .LVU495
 1659              	.LVL178:
 833:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1660              		.loc 1 833 3 view .LVU496
 834:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1661              		.loc 1 834 3 view .LVU497
 835:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1662              		.loc 1 835 3 view .LVU498
 836:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1663              		.loc 1 836 3 view .LVU499
 839:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1664              		.loc 1 839 3 view .LVU500
 839:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1665              		.loc 1 839 14 is_stmt 0 view .LVU501
 1666 0002 038C     		ldrh	r3, [r0, #32]
 1667 0004 9BB2     		uxth	r3, r3
 1668 0006 23F48073 		bic	r3, r3, #256
 1669 000a 9BB2     		uxth	r3, r3
 1670 000c 0384     		strh	r3, [r0, #32]	@ movhi
 842:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1671              		.loc 1 842 3 is_stmt 1 view .LVU502
 842:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1672              		.loc 1 842 11 is_stmt 0 view .LVU503
 1673 000e 038C     		ldrh	r3, [r0, #32]
 1674 0010 9BB2     		uxth	r3, r3
 1675              	.LVL179:
 844:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1676              		.loc 1 844 3 is_stmt 1 view .LVU504
 844:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 95


 1677              		.loc 1 844 10 is_stmt 0 view .LVU505
 1678 0012 8588     		ldrh	r5, [r0, #4]
 1679 0014 ADB2     		uxth	r5, r5
 1680              	.LVL180:
 847:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1681              		.loc 1 847 3 is_stmt 1 view .LVU506
 847:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1682              		.loc 1 847 12 is_stmt 0 view .LVU507
 1683 0016 848B     		ldrh	r4, [r0, #28]
 1684 0018 A4B2     		uxth	r4, r4
 1685              	.LVL181:
 850:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 1686              		.loc 1 850 3 is_stmt 1 view .LVU508
 851:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1687              		.loc 1 851 3 view .LVU509
 851:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1688              		.loc 1 851 12 is_stmt 0 view .LVU510
 1689 001a 24F07304 		bic	r4, r4, #115
 1690              	.LVL182:
 853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1691              		.loc 1 853 3 is_stmt 1 view .LVU511
 853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1692              		.loc 1 853 31 is_stmt 0 view .LVU512
 1693 001e 0A88     		ldrh	r2, [r1]
 853:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1694              		.loc 1 853 12 view .LVU513
 1695 0020 1443     		orrs	r4, r4, r2
 1696              	.LVL183:
 856:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1697              		.loc 1 856 3 is_stmt 1 view .LVU514
 856:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1698              		.loc 1 856 11 is_stmt 0 view .LVU515
 1699 0022 23F40073 		bic	r3, r3, #512
 1700              	.LVL184:
 858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1701              		.loc 1 858 3 is_stmt 1 view .LVU516
 858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1702              		.loc 1 858 41 is_stmt 0 view .LVU517
 1703 0026 8A89     		ldrh	r2, [r1, #12]
 858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1704              		.loc 1 858 14 view .LVU518
 1705 0028 1202     		lsls	r2, r2, #8
 1706 002a 92B2     		uxth	r2, r2
 858:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1707              		.loc 1 858 11 view .LVU519
 1708 002c 1A43     		orrs	r2, r2, r3
 1709              	.LVL185:
 861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1710              		.loc 1 861 3 is_stmt 1 view .LVU520
 861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1711              		.loc 1 861 41 is_stmt 0 view .LVU521
 1712 002e 4B88     		ldrh	r3, [r1, #2]
 861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1713              		.loc 1 861 14 view .LVU522
 1714 0030 1B02     		lsls	r3, r3, #8
 1715 0032 9BB2     		uxth	r3, r3
 861:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 96


 1716              		.loc 1 861 11 view .LVU523
 1717 0034 1343     		orrs	r3, r3, r2
 1718              	.LVL186:
 863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1719              		.loc 1 863 3 is_stmt 1 view .LVU524
 863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1720              		.loc 1 863 5 is_stmt 0 view .LVU525
 1721 0036 124A     		ldr	r2, .L85
 1722 0038 9042     		cmp	r0, r2
 1723 003a 03D0     		beq	.L82
 863:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1724              		.loc 1 863 21 discriminator 1 view .LVU526
 1725 003c 02F58062 		add	r2, r2, #1024
 1726 0040 9042     		cmp	r0, r2
 1727 0042 15D1     		bne	.L83
 1728              	.L82:
 865:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1729              		.loc 1 865 5 is_stmt 1 view .LVU527
 866:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1730              		.loc 1 866 5 view .LVU528
 867:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1731              		.loc 1 867 5 view .LVU529
 868:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1732              		.loc 1 868 5 view .LVU530
 871:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1733              		.loc 1 871 5 view .LVU531
 871:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 1734              		.loc 1 871 13 is_stmt 0 view .LVU532
 1735 0044 23F40063 		bic	r3, r3, #2048
 1736              	.LVL187:
 873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1737              		.loc 1 873 5 is_stmt 1 view .LVU533
 873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1738              		.loc 1 873 43 is_stmt 0 view .LVU534
 1739 0048 CA89     		ldrh	r2, [r1, #14]
 873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1740              		.loc 1 873 16 view .LVU535
 1741 004a 1202     		lsls	r2, r2, #8
 1742 004c 92B2     		uxth	r2, r2
 873:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 1743              		.loc 1 873 13 view .LVU536
 1744 004e 1343     		orrs	r3, r3, r2
 1745              	.LVL188:
 875:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1746              		.loc 1 875 5 is_stmt 1 view .LVU537
 875:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1747              		.loc 1 875 13 is_stmt 0 view .LVU538
 1748 0050 23F48062 		bic	r2, r3, #1024
 1749              	.LVL189:
 878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1750              		.loc 1 878 5 is_stmt 1 view .LVU539
 878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1751              		.loc 1 878 43 is_stmt 0 view .LVU540
 1752 0054 8B88     		ldrh	r3, [r1, #4]
 878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1753              		.loc 1 878 16 view .LVU541
 1754 0056 1B02     		lsls	r3, r3, #8
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 97


 1755 0058 9BB2     		uxth	r3, r3
 878:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1756              		.loc 1 878 13 view .LVU542
 1757 005a 1343     		orrs	r3, r3, r2
 1758              	.LVL190:
 880:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 1759              		.loc 1 880 5 is_stmt 1 view .LVU543
 881:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1760              		.loc 1 881 5 view .LVU544
 881:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1761              		.loc 1 881 12 is_stmt 0 view .LVU545
 1762 005c 25F44055 		bic	r5, r5, #12288
 1763              	.LVL191:
 883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1764              		.loc 1 883 5 is_stmt 1 view .LVU546
 883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1765              		.loc 1 883 42 is_stmt 0 view .LVU547
 1766 0060 0A8A     		ldrh	r2, [r1, #16]
 883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1767              		.loc 1 883 15 view .LVU548
 1768 0062 1201     		lsls	r2, r2, #4
 1769 0064 92B2     		uxth	r2, r2
 883:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 1770              		.loc 1 883 12 view .LVU549
 1771 0066 1543     		orrs	r5, r5, r2
 1772              	.LVL192:
 885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1773              		.loc 1 885 5 is_stmt 1 view .LVU550
 885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1774              		.loc 1 885 42 is_stmt 0 view .LVU551
 1775 0068 4A8A     		ldrh	r2, [r1, #18]
 885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1776              		.loc 1 885 15 view .LVU552
 1777 006a 1201     		lsls	r2, r2, #4
 1778 006c 92B2     		uxth	r2, r2
 885:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1779              		.loc 1 885 12 view .LVU553
 1780 006e 1543     		orrs	r5, r5, r2
 1781              	.LVL193:
 1782              	.L83:
 888:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1783              		.loc 1 888 3 is_stmt 1 view .LVU554
 888:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1784              		.loc 1 888 13 is_stmt 0 view .LVU555
 1785 0070 8580     		strh	r5, [r0, #4]	@ movhi
 891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1786              		.loc 1 891 3 is_stmt 1 view .LVU556
 891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1787              		.loc 1 891 15 is_stmt 0 view .LVU557
 1788 0072 8483     		strh	r4, [r0, #28]	@ movhi
 894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1789              		.loc 1 894 3 is_stmt 1 view .LVU558
 894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1790              		.loc 1 894 32 is_stmt 0 view .LVU559
 1791 0074 8A68     		ldr	r2, [r1, #8]
 894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1792              		.loc 1 894 14 view .LVU560
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 98


 1793 0076 C263     		str	r2, [r0, #60]
 897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1794              		.loc 1 897 3 is_stmt 1 view .LVU561
 897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1795              		.loc 1 897 14 is_stmt 0 view .LVU562
 1796 0078 0384     		strh	r3, [r0, #32]	@ movhi
 898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1797              		.loc 1 898 1 view .LVU563
 1798 007a 30BC     		pop	{r4, r5}
 1799              	.LCFI14:
 1800              		.cfi_restore 5
 1801              		.cfi_restore 4
 1802              		.cfi_def_cfa_offset 0
 1803              	.LVL194:
 898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1804              		.loc 1 898 1 view .LVU564
 1805 007c 7047     		bx	lr
 1806              	.L86:
 1807 007e 00BF     		.align	2
 1808              	.L85:
 1809 0080 00000140 		.word	1073807360
 1810              		.cfi_endproc
 1811              	.LFE140:
 1813              		.section	.text.TIM_OC4Init,"ax",%progbits
 1814              		.align	1
 1815              		.global	TIM_OC4Init
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1819              		.fpu fpv4-sp-d16
 1821              	TIM_OC4Init:
 1822              	.LVL195:
 1823              	.LFB141:
 909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1824              		.loc 1 909 1 is_stmt 1 view -0
 1825              		.cfi_startproc
 1826              		@ args = 0, pretend = 0, frame = 0
 1827              		@ frame_needed = 0, uses_anonymous_args = 0
 1828              		@ link register save eliminated.
 909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1829              		.loc 1 909 1 is_stmt 0 view .LVU566
 1830 0000 30B4     		push	{r4, r5}
 1831              	.LCFI15:
 1832              		.cfi_def_cfa_offset 8
 1833              		.cfi_offset 4, -8
 1834              		.cfi_offset 5, -4
 910:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 1835              		.loc 1 910 3 is_stmt 1 view .LVU567
 1836              	.LVL196:
 913:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1837              		.loc 1 913 3 view .LVU568
 914:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1838              		.loc 1 914 3 view .LVU569
 915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1839              		.loc 1 915 3 view .LVU570
 916:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1840              		.loc 1 916 3 view .LVU571
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 99


 919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1841              		.loc 1 919 3 view .LVU572
 919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1842              		.loc 1 919 14 is_stmt 0 view .LVU573
 1843 0002 038C     		ldrh	r3, [r0, #32]
 1844 0004 9BB2     		uxth	r3, r3
 1845 0006 23F48053 		bic	r3, r3, #4096
 1846 000a 9BB2     		uxth	r3, r3
 1847 000c 0384     		strh	r3, [r0, #32]	@ movhi
 922:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1848              		.loc 1 922 3 is_stmt 1 view .LVU574
 922:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 1849              		.loc 1 922 11 is_stmt 0 view .LVU575
 1850 000e 038C     		ldrh	r3, [r0, #32]
 1851 0010 9BB2     		uxth	r3, r3
 1852              	.LVL197:
 924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1853              		.loc 1 924 3 is_stmt 1 view .LVU576
 924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1854              		.loc 1 924 10 is_stmt 0 view .LVU577
 1855 0012 8588     		ldrh	r5, [r0, #4]
 1856 0014 ADB2     		uxth	r5, r5
 1857              	.LVL198:
 927:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1858              		.loc 1 927 3 is_stmt 1 view .LVU578
 927:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1859              		.loc 1 927 12 is_stmt 0 view .LVU579
 1860 0016 828B     		ldrh	r2, [r0, #28]
 1861 0018 92B2     		uxth	r2, r2
 1862              	.LVL199:
 930:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 1863              		.loc 1 930 3 is_stmt 1 view .LVU580
 931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1864              		.loc 1 931 3 view .LVU581
 931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1865              		.loc 1 931 12 is_stmt 0 view .LVU582
 1866 001a 22F4E644 		bic	r4, r2, #29440
 1867              	.LVL200:
 934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1868              		.loc 1 934 3 is_stmt 1 view .LVU583
 934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1869              		.loc 1 934 42 is_stmt 0 view .LVU584
 1870 001e 0A88     		ldrh	r2, [r1]
 934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1871              		.loc 1 934 15 view .LVU585
 1872 0020 1202     		lsls	r2, r2, #8
 1873 0022 92B2     		uxth	r2, r2
 934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1874              		.loc 1 934 12 view .LVU586
 1875 0024 2243     		orrs	r2, r2, r4
 1876              	.LVL201:
 937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1877              		.loc 1 937 3 is_stmt 1 view .LVU587
 937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1878              		.loc 1 937 11 is_stmt 0 view .LVU588
 1879 0026 23F40053 		bic	r3, r3, #8192
 1880              	.LVL202:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 100


 939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1881              		.loc 1 939 3 is_stmt 1 view .LVU589
 939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1882              		.loc 1 939 41 is_stmt 0 view .LVU590
 1883 002a 8C89     		ldrh	r4, [r1, #12]
 939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1884              		.loc 1 939 14 view .LVU591
 1885 002c 2403     		lsls	r4, r4, #12
 1886 002e A4B2     		uxth	r4, r4
 939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1887              		.loc 1 939 11 view .LVU592
 1888 0030 1C43     		orrs	r4, r4, r3
 1889              	.LVL203:
 942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1890              		.loc 1 942 3 is_stmt 1 view .LVU593
 942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1891              		.loc 1 942 41 is_stmt 0 view .LVU594
 1892 0032 4B88     		ldrh	r3, [r1, #2]
 942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1893              		.loc 1 942 14 view .LVU595
 1894 0034 1B03     		lsls	r3, r3, #12
 1895 0036 9BB2     		uxth	r3, r3
 942:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1896              		.loc 1 942 11 view .LVU596
 1897 0038 2343     		orrs	r3, r3, r4
 1898              	.LVL204:
 944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1899              		.loc 1 944 3 is_stmt 1 view .LVU597
 944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1900              		.loc 1 944 5 is_stmt 0 view .LVU598
 1901 003a 0A4C     		ldr	r4, .L91
 1902 003c A042     		cmp	r0, r4
 1903 003e 03D0     		beq	.L88
 944:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 1904              		.loc 1 944 21 discriminator 1 view .LVU599
 1905 0040 04F58064 		add	r4, r4, #1024
 1906 0044 A042     		cmp	r0, r4
 1907 0046 05D1     		bne	.L89
 1908              	.L88:
 946:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 1909              		.loc 1 946 5 is_stmt 1 view .LVU600
 948:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1910              		.loc 1 948 5 view .LVU601
 948:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 1911              		.loc 1 948 12 is_stmt 0 view .LVU602
 1912 0048 25F48045 		bic	r5, r5, #16384
 1913              	.LVL205:
 950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1914              		.loc 1 950 5 is_stmt 1 view .LVU603
 950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1915              		.loc 1 950 42 is_stmt 0 view .LVU604
 1916 004c 0C8A     		ldrh	r4, [r1, #16]
 950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 1917              		.loc 1 950 15 view .LVU605
 1918 004e A401     		lsls	r4, r4, #6
 1919 0050 A4B2     		uxth	r4, r4
 950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 101


 1920              		.loc 1 950 12 view .LVU606
 1921 0052 2543     		orrs	r5, r5, r4
 1922              	.LVL206:
 1923              	.L89:
 953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1924              		.loc 1 953 3 is_stmt 1 view .LVU607
 953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1925              		.loc 1 953 13 is_stmt 0 view .LVU608
 1926 0054 8580     		strh	r5, [r0, #4]	@ movhi
 956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1927              		.loc 1 956 3 is_stmt 1 view .LVU609
 956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 1928              		.loc 1 956 15 is_stmt 0 view .LVU610
 1929 0056 8283     		strh	r2, [r0, #28]	@ movhi
 959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1930              		.loc 1 959 3 is_stmt 1 view .LVU611
 959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1931              		.loc 1 959 32 is_stmt 0 view .LVU612
 1932 0058 8A68     		ldr	r2, [r1, #8]
 1933              	.LVL207:
 959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 1934              		.loc 1 959 14 view .LVU613
 1935 005a 0264     		str	r2, [r0, #64]
 1936              	.LVL208:
 962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1937              		.loc 1 962 3 is_stmt 1 view .LVU614
 962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1938              		.loc 1 962 14 is_stmt 0 view .LVU615
 1939 005c 0384     		strh	r3, [r0, #32]	@ movhi
 963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1940              		.loc 1 963 1 view .LVU616
 1941 005e 30BC     		pop	{r4, r5}
 1942              	.LCFI16:
 1943              		.cfi_restore 5
 1944              		.cfi_restore 4
 1945              		.cfi_def_cfa_offset 0
 1946              	.LVL209:
 963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1947              		.loc 1 963 1 view .LVU617
 1948 0060 7047     		bx	lr
 1949              	.L92:
 1950 0062 00BF     		.align	2
 1951              	.L91:
 1952 0064 00000140 		.word	1073807360
 1953              		.cfi_endproc
 1954              	.LFE141:
 1956              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1957              		.align	1
 1958              		.global	TIM_OCStructInit
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1962              		.fpu fpv4-sp-d16
 1964              	TIM_OCStructInit:
 1965              	.LVL210:
 1966              	.LFB142:
 972:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 102


 1967              		.loc 1 972 1 is_stmt 1 view -0
 1968              		.cfi_startproc
 1969              		@ args = 0, pretend = 0, frame = 0
 1970              		@ frame_needed = 0, uses_anonymous_args = 0
 1971              		@ link register save eliminated.
 974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1972              		.loc 1 974 3 view .LVU619
 974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1973              		.loc 1 974 32 is_stmt 0 view .LVU620
 1974 0000 0023     		movs	r3, #0
 1975 0002 0380     		strh	r3, [r0]	@ movhi
 975:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1976              		.loc 1 975 3 is_stmt 1 view .LVU621
 975:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1977              		.loc 1 975 37 is_stmt 0 view .LVU622
 1978 0004 4380     		strh	r3, [r0, #2]	@ movhi
 976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1979              		.loc 1 976 3 is_stmt 1 view .LVU623
 976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1980              		.loc 1 976 38 is_stmt 0 view .LVU624
 1981 0006 8380     		strh	r3, [r0, #4]	@ movhi
 977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1982              		.loc 1 977 3 is_stmt 1 view .LVU625
 977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1983              		.loc 1 977 31 is_stmt 0 view .LVU626
 1984 0008 8360     		str	r3, [r0, #8]
 978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1985              		.loc 1 978 3 is_stmt 1 view .LVU627
 978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1986              		.loc 1 978 36 is_stmt 0 view .LVU628
 1987 000a 8381     		strh	r3, [r0, #12]	@ movhi
 979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1988              		.loc 1 979 3 is_stmt 1 view .LVU629
 979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1989              		.loc 1 979 37 is_stmt 0 view .LVU630
 1990 000c C381     		strh	r3, [r0, #14]	@ movhi
 980:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1991              		.loc 1 980 3 is_stmt 1 view .LVU631
 980:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1992              		.loc 1 980 37 is_stmt 0 view .LVU632
 1993 000e 0382     		strh	r3, [r0, #16]	@ movhi
 981:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1994              		.loc 1 981 3 is_stmt 1 view .LVU633
 981:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 1995              		.loc 1 981 38 is_stmt 0 view .LVU634
 1996 0010 4382     		strh	r3, [r0, #18]	@ movhi
 982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 1997              		.loc 1 982 1 view .LVU635
 1998 0012 7047     		bx	lr
 1999              		.cfi_endproc
 2000              	.LFE142:
 2002              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 2003              		.align	1
 2004              		.global	TIM_SelectOCxM
 2005              		.syntax unified
 2006              		.thumb
 2007              		.thumb_func
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 103


 2008              		.fpu fpv4-sp-d16
 2010              	TIM_SelectOCxM:
 2011              	.LVL211:
 2012              	.LFB143:
1008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 2013              		.loc 1 1008 1 is_stmt 1 view -0
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 0
 2016              		@ frame_needed = 0, uses_anonymous_args = 0
 2017              		@ link register save eliminated.
1008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 2018              		.loc 1 1008 1 is_stmt 0 view .LVU637
 2019 0000 30B4     		push	{r4, r5}
 2020              	.LCFI17:
 2021              		.cfi_def_cfa_offset 8
 2022              		.cfi_offset 4, -8
 2023              		.cfi_offset 5, -4
1009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 2024              		.loc 1 1009 3 is_stmt 1 view .LVU638
 2025              	.LVL212:
1010:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2026              		.loc 1 1010 3 view .LVU639
1013:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 2027              		.loc 1 1013 3 view .LVU640
1014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
 2028              		.loc 1 1014 3 view .LVU641
1015:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2029              		.loc 1 1015 3 view .LVU642
1017:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 2030              		.loc 1 1017 3 view .LVU643
1018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2031              		.loc 1 1018 3 view .LVU644
1018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2032              		.loc 1 1018 7 is_stmt 0 view .LVU645
 2033 0002 00F11804 		add	r4, r0, #24
 2034              	.LVL213:
1020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2035              		.loc 1 1020 3 is_stmt 1 view .LVU646
1020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2036              		.loc 1 1020 23 is_stmt 0 view .LVU647
 2037 0006 0123     		movs	r3, #1
 2038 0008 8B40     		lsls	r3, r3, r1
1020:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2039              		.loc 1 1020 8 view .LVU648
 2040 000a 9BB2     		uxth	r3, r3
 2041              	.LVL214:
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2042              		.loc 1 1023 3 is_stmt 1 view .LVU649
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2043              		.loc 1 1023 14 is_stmt 0 view .LVU650
 2044 000c 058C     		ldrh	r5, [r0, #32]
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2045              		.loc 1 1023 17 view .LVU651
 2046 000e DB43     		mvns	r3, r3
 2047              	.LVL215:
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2048              		.loc 1 1023 17 view .LVU652
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 104


 2049 0010 9BB2     		uxth	r3, r3
 2050              	.LVL216:
1023:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2051              		.loc 1 1023 14 view .LVU653
 2052 0012 2B40     		ands	r3, r3, r5
 2053 0014 0384     		strh	r3, [r0, #32]	@ movhi
1025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 2054              		.loc 1 1025 3 is_stmt 1 view .LVU654
1025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 2055              		.loc 1 1025 5 is_stmt 0 view .LVU655
 2056 0016 81B1     		cbz	r1, .L95
1025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 2057              		.loc 1 1025 37 discriminator 1 view .LVU656
 2058 0018 0829     		cmp	r1, #8
 2059 001a 0ED0     		beq	.L95
1037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2060              		.loc 1 1037 5 is_stmt 1 view .LVU657
1037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2061              		.loc 1 1037 12 is_stmt 0 view .LVU658
 2062 001c 0439     		subs	r1, r1, #4
 2063              	.LVL217:
1037:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2064              		.loc 1 1037 49 view .LVU659
 2065 001e C1F34E01 		ubfx	r1, r1, #1, #15
 2066              	.LVL218:
1040:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 2067              		.loc 1 1040 5 is_stmt 1 view .LVU660
1040:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 2068              		.loc 1 1040 28 is_stmt 0 view .LVU661
 2069 0022 0B59     		ldr	r3, [r1, r4]
 2070 0024 23F4E043 		bic	r3, r3, #28672
 2071 0028 1B04     		lsls	r3, r3, #16
 2072 002a 1B0C     		lsrs	r3, r3, #16
 2073 002c 0B51     		str	r3, [r1, r4]
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2074              		.loc 1 1043 5 is_stmt 1 view .LVU662
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2075              		.loc 1 1043 28 is_stmt 0 view .LVU663
 2076 002e 0B59     		ldr	r3, [r1, r4]
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2077              		.loc 1 1043 31 view .LVU664
 2078 0030 1202     		lsls	r2, r2, #8
 2079              	.LVL219:
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2080              		.loc 1 1043 31 view .LVU665
 2081 0032 92B2     		uxth	r2, r2
1043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2082              		.loc 1 1043 28 view .LVU666
 2083 0034 1A43     		orrs	r2, r2, r3
 2084 0036 0A51     		str	r2, [r1, r4]
1045:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2085              		.loc 1 1045 1 view .LVU667
 2086 0038 09E0     		b	.L94
 2087              	.LVL220:
 2088              	.L95:
1027:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2089              		.loc 1 1027 5 is_stmt 1 view .LVU668
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 105


1027:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2090              		.loc 1 1027 24 is_stmt 0 view .LVU669
 2091 003a 4908     		lsrs	r1, r1, #1
 2092              	.LVL221:
1030:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 2093              		.loc 1 1030 5 is_stmt 1 view .LVU670
1030:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 2094              		.loc 1 1030 28 is_stmt 0 view .LVU671
 2095 003c 0B59     		ldr	r3, [r1, r4]
 2096 003e 23F07003 		bic	r3, r3, #112
 2097 0042 1B04     		lsls	r3, r3, #16
 2098 0044 1B0C     		lsrs	r3, r3, #16
 2099 0046 0B51     		str	r3, [r1, r4]
1033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2100              		.loc 1 1033 5 is_stmt 1 view .LVU672
1033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2101              		.loc 1 1033 28 is_stmt 0 view .LVU673
 2102 0048 0B59     		ldr	r3, [r1, r4]
 2103 004a 1A43     		orrs	r2, r2, r3
 2104              	.LVL222:
1033:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 2105              		.loc 1 1033 28 view .LVU674
 2106 004c 0A51     		str	r2, [r1, r4]
 2107              	.LVL223:
 2108              	.L94:
1045:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2109              		.loc 1 1045 1 view .LVU675
 2110 004e 30BC     		pop	{r4, r5}
 2111              	.LCFI18:
 2112              		.cfi_restore 5
 2113              		.cfi_restore 4
 2114              		.cfi_def_cfa_offset 0
 2115 0050 7047     		bx	lr
 2116              		.cfi_endproc
 2117              	.LFE143:
 2119              		.section	.text.TIM_SetCompare1,"ax",%progbits
 2120              		.align	1
 2121              		.global	TIM_SetCompare1
 2122              		.syntax unified
 2123              		.thumb
 2124              		.thumb_func
 2125              		.fpu fpv4-sp-d16
 2127              	TIM_SetCompare1:
 2128              	.LVL224:
 2129              	.LFB144:
1054:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 2130              		.loc 1 1054 1 is_stmt 1 view -0
 2131              		.cfi_startproc
 2132              		@ args = 0, pretend = 0, frame = 0
 2133              		@ frame_needed = 0, uses_anonymous_args = 0
 2134              		@ link register save eliminated.
1056:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2135              		.loc 1 1056 3 view .LVU677
1059:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2136              		.loc 1 1059 3 view .LVU678
1059:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2137              		.loc 1 1059 14 is_stmt 0 view .LVU679
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 106


 2138 0000 4163     		str	r1, [r0, #52]
1060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2139              		.loc 1 1060 1 view .LVU680
 2140 0002 7047     		bx	lr
 2141              		.cfi_endproc
 2142              	.LFE144:
 2144              		.section	.text.TIM_SetCompare2,"ax",%progbits
 2145              		.align	1
 2146              		.global	TIM_SetCompare2
 2147              		.syntax unified
 2148              		.thumb
 2149              		.thumb_func
 2150              		.fpu fpv4-sp-d16
 2152              	TIM_SetCompare2:
 2153              	.LVL225:
 2154              	.LFB145:
1070:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 2155              		.loc 1 1070 1 is_stmt 1 view -0
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 0, uses_anonymous_args = 0
 2159              		@ link register save eliminated.
1072:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2160              		.loc 1 1072 3 view .LVU682
1075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2161              		.loc 1 1075 3 view .LVU683
1075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2162              		.loc 1 1075 14 is_stmt 0 view .LVU684
 2163 0000 8163     		str	r1, [r0, #56]
1076:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2164              		.loc 1 1076 1 view .LVU685
 2165 0002 7047     		bx	lr
 2166              		.cfi_endproc
 2167              	.LFE145:
 2169              		.section	.text.TIM_SetCompare3,"ax",%progbits
 2170              		.align	1
 2171              		.global	TIM_SetCompare3
 2172              		.syntax unified
 2173              		.thumb
 2174              		.thumb_func
 2175              		.fpu fpv4-sp-d16
 2177              	TIM_SetCompare3:
 2178              	.LVL226:
 2179              	.LFB146:
1085:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 2180              		.loc 1 1085 1 is_stmt 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 0
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184              		@ link register save eliminated.
1087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2185              		.loc 1 1087 3 view .LVU687
1090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2186              		.loc 1 1090 3 view .LVU688
1090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2187              		.loc 1 1090 14 is_stmt 0 view .LVU689
 2188 0000 C163     		str	r1, [r0, #60]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 107


1091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2189              		.loc 1 1091 1 view .LVU690
 2190 0002 7047     		bx	lr
 2191              		.cfi_endproc
 2192              	.LFE146:
 2194              		.section	.text.TIM_SetCompare4,"ax",%progbits
 2195              		.align	1
 2196              		.global	TIM_SetCompare4
 2197              		.syntax unified
 2198              		.thumb
 2199              		.thumb_func
 2200              		.fpu fpv4-sp-d16
 2202              	TIM_SetCompare4:
 2203              	.LVL227:
 2204              	.LFB147:
1100:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 2205              		.loc 1 1100 1 is_stmt 1 view -0
 2206              		.cfi_startproc
 2207              		@ args = 0, pretend = 0, frame = 0
 2208              		@ frame_needed = 0, uses_anonymous_args = 0
 2209              		@ link register save eliminated.
1102:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2210              		.loc 1 1102 3 view .LVU692
1105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2211              		.loc 1 1105 3 view .LVU693
1105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2212              		.loc 1 1105 14 is_stmt 0 view .LVU694
 2213 0000 0164     		str	r1, [r0, #64]
1106:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2214              		.loc 1 1106 1 view .LVU695
 2215 0002 7047     		bx	lr
 2216              		.cfi_endproc
 2217              	.LFE147:
 2219              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2220              		.align	1
 2221              		.global	TIM_ForcedOC1Config
 2222              		.syntax unified
 2223              		.thumb
 2224              		.thumb_func
 2225              		.fpu fpv4-sp-d16
 2227              	TIM_ForcedOC1Config:
 2228              	.LVL228:
 2229              	.LFB148:
1118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2230              		.loc 1 1118 1 is_stmt 1 view -0
 2231              		.cfi_startproc
 2232              		@ args = 0, pretend = 0, frame = 0
 2233              		@ frame_needed = 0, uses_anonymous_args = 0
 2234              		@ link register save eliminated.
1119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2235              		.loc 1 1119 3 view .LVU697
1122:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2236              		.loc 1 1122 3 view .LVU698
1123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2237              		.loc 1 1123 3 view .LVU699
1124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2238              		.loc 1 1124 3 view .LVU700
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 108


1124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2239              		.loc 1 1124 12 is_stmt 0 view .LVU701
 2240 0000 038B     		ldrh	r3, [r0, #24]
 2241 0002 9BB2     		uxth	r3, r3
 2242              	.LVL229:
1127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2243              		.loc 1 1127 3 is_stmt 1 view .LVU702
1127:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2244              		.loc 1 1127 12 is_stmt 0 view .LVU703
 2245 0004 23F07003 		bic	r3, r3, #112
 2246              	.LVL230:
1130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2247              		.loc 1 1130 3 is_stmt 1 view .LVU704
1130:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2248              		.loc 1 1130 12 is_stmt 0 view .LVU705
 2249 0008 0B43     		orrs	r3, r3, r1
 2250              	.LVL231:
1133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2251              		.loc 1 1133 3 is_stmt 1 view .LVU706
1133:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2252              		.loc 1 1133 15 is_stmt 0 view .LVU707
 2253 000a 0383     		strh	r3, [r0, #24]	@ movhi
1134:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2254              		.loc 1 1134 1 view .LVU708
 2255 000c 7047     		bx	lr
 2256              		.cfi_endproc
 2257              	.LFE148:
 2259              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2260              		.align	1
 2261              		.global	TIM_ForcedOC2Config
 2262              		.syntax unified
 2263              		.thumb
 2264              		.thumb_func
 2265              		.fpu fpv4-sp-d16
 2267              	TIM_ForcedOC2Config:
 2268              	.LVL232:
 2269              	.LFB149:
1147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2270              		.loc 1 1147 1 is_stmt 1 view -0
 2271              		.cfi_startproc
 2272              		@ args = 0, pretend = 0, frame = 0
 2273              		@ frame_needed = 0, uses_anonymous_args = 0
 2274              		@ link register save eliminated.
1148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2275              		.loc 1 1148 3 view .LVU710
1151:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2276              		.loc 1 1151 3 view .LVU711
1152:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2277              		.loc 1 1152 3 view .LVU712
1153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2278              		.loc 1 1153 3 view .LVU713
1153:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2279              		.loc 1 1153 12 is_stmt 0 view .LVU714
 2280 0000 038B     		ldrh	r3, [r0, #24]
 2281 0002 9BB2     		uxth	r3, r3
 2282              	.LVL233:
1156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 109


 2283              		.loc 1 1156 3 is_stmt 1 view .LVU715
1156:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2284              		.loc 1 1156 12 is_stmt 0 view .LVU716
 2285 0004 23F4E043 		bic	r3, r3, #28672
 2286              	.LVL234:
1159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2287              		.loc 1 1159 3 is_stmt 1 view .LVU717
1159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2288              		.loc 1 1159 15 is_stmt 0 view .LVU718
 2289 0008 0902     		lsls	r1, r1, #8
 2290              	.LVL235:
1159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2291              		.loc 1 1159 15 view .LVU719
 2292 000a 89B2     		uxth	r1, r1
1159:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2293              		.loc 1 1159 12 view .LVU720
 2294 000c 0B43     		orrs	r3, r3, r1
 2295              	.LVL236:
1162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2296              		.loc 1 1162 3 is_stmt 1 view .LVU721
1162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2297              		.loc 1 1162 15 is_stmt 0 view .LVU722
 2298 000e 0383     		strh	r3, [r0, #24]	@ movhi
1163:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2299              		.loc 1 1163 1 view .LVU723
 2300 0010 7047     		bx	lr
 2301              		.cfi_endproc
 2302              	.LFE149:
 2304              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2305              		.align	1
 2306              		.global	TIM_ForcedOC3Config
 2307              		.syntax unified
 2308              		.thumb
 2309              		.thumb_func
 2310              		.fpu fpv4-sp-d16
 2312              	TIM_ForcedOC3Config:
 2313              	.LVL237:
 2314              	.LFB150:
1175:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2315              		.loc 1 1175 1 is_stmt 1 view -0
 2316              		.cfi_startproc
 2317              		@ args = 0, pretend = 0, frame = 0
 2318              		@ frame_needed = 0, uses_anonymous_args = 0
 2319              		@ link register save eliminated.
1176:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2320              		.loc 1 1176 3 view .LVU725
1179:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2321              		.loc 1 1179 3 view .LVU726
1180:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2322              		.loc 1 1180 3 view .LVU727
1182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2323              		.loc 1 1182 3 view .LVU728
1182:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2324              		.loc 1 1182 12 is_stmt 0 view .LVU729
 2325 0000 838B     		ldrh	r3, [r0, #28]
 2326 0002 9BB2     		uxth	r3, r3
 2327              	.LVL238:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 110


1185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2328              		.loc 1 1185 3 is_stmt 1 view .LVU730
1185:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2329              		.loc 1 1185 12 is_stmt 0 view .LVU731
 2330 0004 23F07003 		bic	r3, r3, #112
 2331              	.LVL239:
1188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2332              		.loc 1 1188 3 is_stmt 1 view .LVU732
1188:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2333              		.loc 1 1188 12 is_stmt 0 view .LVU733
 2334 0008 0B43     		orrs	r3, r3, r1
 2335              	.LVL240:
1191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2336              		.loc 1 1191 3 is_stmt 1 view .LVU734
1191:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2337              		.loc 1 1191 15 is_stmt 0 view .LVU735
 2338 000a 8383     		strh	r3, [r0, #28]	@ movhi
1192:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2339              		.loc 1 1192 1 view .LVU736
 2340 000c 7047     		bx	lr
 2341              		.cfi_endproc
 2342              	.LFE150:
 2344              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2345              		.align	1
 2346              		.global	TIM_ForcedOC4Config
 2347              		.syntax unified
 2348              		.thumb
 2349              		.thumb_func
 2350              		.fpu fpv4-sp-d16
 2352              	TIM_ForcedOC4Config:
 2353              	.LVL241:
 2354              	.LFB151:
1204:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2355              		.loc 1 1204 1 is_stmt 1 view -0
 2356              		.cfi_startproc
 2357              		@ args = 0, pretend = 0, frame = 0
 2358              		@ frame_needed = 0, uses_anonymous_args = 0
 2359              		@ link register save eliminated.
1205:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2360              		.loc 1 1205 3 view .LVU738
1208:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2361              		.loc 1 1208 3 view .LVU739
1209:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2362              		.loc 1 1209 3 view .LVU740
1210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2363              		.loc 1 1210 3 view .LVU741
1210:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2364              		.loc 1 1210 12 is_stmt 0 view .LVU742
 2365 0000 838B     		ldrh	r3, [r0, #28]
 2366 0002 9BB2     		uxth	r3, r3
 2367              	.LVL242:
1213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2368              		.loc 1 1213 3 is_stmt 1 view .LVU743
1213:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2369              		.loc 1 1213 12 is_stmt 0 view .LVU744
 2370 0004 23F4E043 		bic	r3, r3, #28672
 2371              	.LVL243:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 111


1216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2372              		.loc 1 1216 3 is_stmt 1 view .LVU745
1216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2373              		.loc 1 1216 15 is_stmt 0 view .LVU746
 2374 0008 0902     		lsls	r1, r1, #8
 2375              	.LVL244:
1216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2376              		.loc 1 1216 15 view .LVU747
 2377 000a 89B2     		uxth	r1, r1
1216:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2378              		.loc 1 1216 12 view .LVU748
 2379 000c 0B43     		orrs	r3, r3, r1
 2380              	.LVL245:
1219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2381              		.loc 1 1219 3 is_stmt 1 view .LVU749
1219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2382              		.loc 1 1219 15 is_stmt 0 view .LVU750
 2383 000e 8383     		strh	r3, [r0, #28]	@ movhi
1220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2384              		.loc 1 1220 1 view .LVU751
 2385 0010 7047     		bx	lr
 2386              		.cfi_endproc
 2387              	.LFE151:
 2389              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2390              		.align	1
 2391              		.global	TIM_OC1PreloadConfig
 2392              		.syntax unified
 2393              		.thumb
 2394              		.thumb_func
 2395              		.fpu fpv4-sp-d16
 2397              	TIM_OC1PreloadConfig:
 2398              	.LVL246:
 2399              	.LFB152:
1232:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2400              		.loc 1 1232 1 is_stmt 1 view -0
 2401              		.cfi_startproc
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 0, uses_anonymous_args = 0
 2404              		@ link register save eliminated.
1233:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2405              		.loc 1 1233 3 view .LVU753
1236:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2406              		.loc 1 1236 3 view .LVU754
1237:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2407              		.loc 1 1237 3 view .LVU755
1239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2408              		.loc 1 1239 3 view .LVU756
1239:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2409              		.loc 1 1239 12 is_stmt 0 view .LVU757
 2410 0000 038B     		ldrh	r3, [r0, #24]
 2411 0002 9BB2     		uxth	r3, r3
 2412              	.LVL247:
1242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2413              		.loc 1 1242 3 is_stmt 1 view .LVU758
1242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2414              		.loc 1 1242 12 is_stmt 0 view .LVU759
 2415 0004 23F00803 		bic	r3, r3, #8
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 112


 2416              	.LVL248:
1245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2417              		.loc 1 1245 3 is_stmt 1 view .LVU760
1245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2418              		.loc 1 1245 12 is_stmt 0 view .LVU761
 2419 0008 0B43     		orrs	r3, r3, r1
 2420              	.LVL249:
1248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2421              		.loc 1 1248 3 is_stmt 1 view .LVU762
1248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2422              		.loc 1 1248 15 is_stmt 0 view .LVU763
 2423 000a 0383     		strh	r3, [r0, #24]	@ movhi
1249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2424              		.loc 1 1249 1 view .LVU764
 2425 000c 7047     		bx	lr
 2426              		.cfi_endproc
 2427              	.LFE152:
 2429              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2430              		.align	1
 2431              		.global	TIM_OC2PreloadConfig
 2432              		.syntax unified
 2433              		.thumb
 2434              		.thumb_func
 2435              		.fpu fpv4-sp-d16
 2437              	TIM_OC2PreloadConfig:
 2438              	.LVL250:
 2439              	.LFB153:
1262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2440              		.loc 1 1262 1 is_stmt 1 view -0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 0
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 2444              		@ link register save eliminated.
1263:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2445              		.loc 1 1263 3 view .LVU766
1266:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2446              		.loc 1 1266 3 view .LVU767
1267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2447              		.loc 1 1267 3 view .LVU768
1269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2448              		.loc 1 1269 3 view .LVU769
1269:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2449              		.loc 1 1269 12 is_stmt 0 view .LVU770
 2450 0000 038B     		ldrh	r3, [r0, #24]
 2451 0002 9BB2     		uxth	r3, r3
 2452              	.LVL251:
1272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2453              		.loc 1 1272 3 is_stmt 1 view .LVU771
1272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2454              		.loc 1 1272 12 is_stmt 0 view .LVU772
 2455 0004 23F40063 		bic	r3, r3, #2048
 2456              	.LVL252:
1275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2457              		.loc 1 1275 3 is_stmt 1 view .LVU773
1275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2458              		.loc 1 1275 15 is_stmt 0 view .LVU774
 2459 0008 0902     		lsls	r1, r1, #8
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 113


 2460              	.LVL253:
1275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2461              		.loc 1 1275 15 view .LVU775
 2462 000a 89B2     		uxth	r1, r1
1275:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2463              		.loc 1 1275 12 view .LVU776
 2464 000c 0B43     		orrs	r3, r3, r1
 2465              	.LVL254:
1278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2466              		.loc 1 1278 3 is_stmt 1 view .LVU777
1278:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2467              		.loc 1 1278 15 is_stmt 0 view .LVU778
 2468 000e 0383     		strh	r3, [r0, #24]	@ movhi
1279:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2469              		.loc 1 1279 1 view .LVU779
 2470 0010 7047     		bx	lr
 2471              		.cfi_endproc
 2472              	.LFE153:
 2474              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 2475              		.align	1
 2476              		.global	TIM_OC3PreloadConfig
 2477              		.syntax unified
 2478              		.thumb
 2479              		.thumb_func
 2480              		.fpu fpv4-sp-d16
 2482              	TIM_OC3PreloadConfig:
 2483              	.LVL255:
 2484              	.LFB154:
1291:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2485              		.loc 1 1291 1 is_stmt 1 view -0
 2486              		.cfi_startproc
 2487              		@ args = 0, pretend = 0, frame = 0
 2488              		@ frame_needed = 0, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
1292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2490              		.loc 1 1292 3 view .LVU781
1295:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2491              		.loc 1 1295 3 view .LVU782
1296:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2492              		.loc 1 1296 3 view .LVU783
1298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2493              		.loc 1 1298 3 view .LVU784
1298:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2494              		.loc 1 1298 12 is_stmt 0 view .LVU785
 2495 0000 838B     		ldrh	r3, [r0, #28]
 2496 0002 9BB2     		uxth	r3, r3
 2497              	.LVL256:
1301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2498              		.loc 1 1301 3 is_stmt 1 view .LVU786
1301:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2499              		.loc 1 1301 12 is_stmt 0 view .LVU787
 2500 0004 23F00803 		bic	r3, r3, #8
 2501              	.LVL257:
1304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2502              		.loc 1 1304 3 is_stmt 1 view .LVU788
1304:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2503              		.loc 1 1304 12 is_stmt 0 view .LVU789
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 114


 2504 0008 0B43     		orrs	r3, r3, r1
 2505              	.LVL258:
1307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2506              		.loc 1 1307 3 is_stmt 1 view .LVU790
1307:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2507              		.loc 1 1307 15 is_stmt 0 view .LVU791
 2508 000a 8383     		strh	r3, [r0, #28]	@ movhi
1308:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2509              		.loc 1 1308 1 view .LVU792
 2510 000c 7047     		bx	lr
 2511              		.cfi_endproc
 2512              	.LFE154:
 2514              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2515              		.align	1
 2516              		.global	TIM_OC4PreloadConfig
 2517              		.syntax unified
 2518              		.thumb
 2519              		.thumb_func
 2520              		.fpu fpv4-sp-d16
 2522              	TIM_OC4PreloadConfig:
 2523              	.LVL259:
 2524              	.LFB155:
1320:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2525              		.loc 1 1320 1 is_stmt 1 view -0
 2526              		.cfi_startproc
 2527              		@ args = 0, pretend = 0, frame = 0
 2528              		@ frame_needed = 0, uses_anonymous_args = 0
 2529              		@ link register save eliminated.
1321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2530              		.loc 1 1321 3 view .LVU794
1324:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2531              		.loc 1 1324 3 view .LVU795
1325:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2532              		.loc 1 1325 3 view .LVU796
1327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2533              		.loc 1 1327 3 view .LVU797
1327:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2534              		.loc 1 1327 12 is_stmt 0 view .LVU798
 2535 0000 838B     		ldrh	r3, [r0, #28]
 2536 0002 9BB2     		uxth	r3, r3
 2537              	.LVL260:
1330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2538              		.loc 1 1330 3 is_stmt 1 view .LVU799
1330:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2539              		.loc 1 1330 12 is_stmt 0 view .LVU800
 2540 0004 23F40063 		bic	r3, r3, #2048
 2541              	.LVL261:
1333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2542              		.loc 1 1333 3 is_stmt 1 view .LVU801
1333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2543              		.loc 1 1333 15 is_stmt 0 view .LVU802
 2544 0008 0902     		lsls	r1, r1, #8
 2545              	.LVL262:
1333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2546              		.loc 1 1333 15 view .LVU803
 2547 000a 89B2     		uxth	r1, r1
1333:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 115


 2548              		.loc 1 1333 12 view .LVU804
 2549 000c 0B43     		orrs	r3, r3, r1
 2550              	.LVL263:
1336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2551              		.loc 1 1336 3 is_stmt 1 view .LVU805
1336:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2552              		.loc 1 1336 15 is_stmt 0 view .LVU806
 2553 000e 8383     		strh	r3, [r0, #28]	@ movhi
1337:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2554              		.loc 1 1337 1 view .LVU807
 2555 0010 7047     		bx	lr
 2556              		.cfi_endproc
 2557              	.LFE155:
 2559              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2560              		.align	1
 2561              		.global	TIM_OC1FastConfig
 2562              		.syntax unified
 2563              		.thumb
 2564              		.thumb_func
 2565              		.fpu fpv4-sp-d16
 2567              	TIM_OC1FastConfig:
 2568              	.LVL264:
 2569              	.LFB156:
1349:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2570              		.loc 1 1349 1 is_stmt 1 view -0
 2571              		.cfi_startproc
 2572              		@ args = 0, pretend = 0, frame = 0
 2573              		@ frame_needed = 0, uses_anonymous_args = 0
 2574              		@ link register save eliminated.
1350:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2575              		.loc 1 1350 3 view .LVU809
1353:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2576              		.loc 1 1353 3 view .LVU810
1354:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2577              		.loc 1 1354 3 view .LVU811
1357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2578              		.loc 1 1357 3 view .LVU812
1357:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2579              		.loc 1 1357 12 is_stmt 0 view .LVU813
 2580 0000 038B     		ldrh	r3, [r0, #24]
 2581 0002 9BB2     		uxth	r3, r3
 2582              	.LVL265:
1360:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2583              		.loc 1 1360 3 is_stmt 1 view .LVU814
1360:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2584              		.loc 1 1360 12 is_stmt 0 view .LVU815
 2585 0004 23F00403 		bic	r3, r3, #4
 2586              	.LVL266:
1363:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2587              		.loc 1 1363 3 is_stmt 1 view .LVU816
1363:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2588              		.loc 1 1363 12 is_stmt 0 view .LVU817
 2589 0008 0B43     		orrs	r3, r3, r1
 2590              	.LVL267:
1366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2591              		.loc 1 1366 3 is_stmt 1 view .LVU818
1366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 116


 2592              		.loc 1 1366 15 is_stmt 0 view .LVU819
 2593 000a 0383     		strh	r3, [r0, #24]	@ movhi
1367:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2594              		.loc 1 1367 1 view .LVU820
 2595 000c 7047     		bx	lr
 2596              		.cfi_endproc
 2597              	.LFE156:
 2599              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2600              		.align	1
 2601              		.global	TIM_OC2FastConfig
 2602              		.syntax unified
 2603              		.thumb
 2604              		.thumb_func
 2605              		.fpu fpv4-sp-d16
 2607              	TIM_OC2FastConfig:
 2608              	.LVL268:
 2609              	.LFB157:
1380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2610              		.loc 1 1380 1 is_stmt 1 view -0
 2611              		.cfi_startproc
 2612              		@ args = 0, pretend = 0, frame = 0
 2613              		@ frame_needed = 0, uses_anonymous_args = 0
 2614              		@ link register save eliminated.
1381:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2615              		.loc 1 1381 3 view .LVU822
1384:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2616              		.loc 1 1384 3 view .LVU823
1385:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2617              		.loc 1 1385 3 view .LVU824
1388:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2618              		.loc 1 1388 3 view .LVU825
1388:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2619              		.loc 1 1388 12 is_stmt 0 view .LVU826
 2620 0000 038B     		ldrh	r3, [r0, #24]
 2621 0002 9BB2     		uxth	r3, r3
 2622              	.LVL269:
1391:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2623              		.loc 1 1391 3 is_stmt 1 view .LVU827
1391:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2624              		.loc 1 1391 12 is_stmt 0 view .LVU828
 2625 0004 23F48063 		bic	r3, r3, #1024
 2626              	.LVL270:
1394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2627              		.loc 1 1394 3 is_stmt 1 view .LVU829
1394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2628              		.loc 1 1394 15 is_stmt 0 view .LVU830
 2629 0008 0902     		lsls	r1, r1, #8
 2630              	.LVL271:
1394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2631              		.loc 1 1394 15 view .LVU831
 2632 000a 89B2     		uxth	r1, r1
1394:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2633              		.loc 1 1394 12 view .LVU832
 2634 000c 0B43     		orrs	r3, r3, r1
 2635              	.LVL272:
1397:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2636              		.loc 1 1397 3 is_stmt 1 view .LVU833
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 117


1397:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2637              		.loc 1 1397 15 is_stmt 0 view .LVU834
 2638 000e 0383     		strh	r3, [r0, #24]	@ movhi
1398:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2639              		.loc 1 1398 1 view .LVU835
 2640 0010 7047     		bx	lr
 2641              		.cfi_endproc
 2642              	.LFE157:
 2644              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 2645              		.align	1
 2646              		.global	TIM_OC3FastConfig
 2647              		.syntax unified
 2648              		.thumb
 2649              		.thumb_func
 2650              		.fpu fpv4-sp-d16
 2652              	TIM_OC3FastConfig:
 2653              	.LVL273:
 2654              	.LFB158:
1410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2655              		.loc 1 1410 1 is_stmt 1 view -0
 2656              		.cfi_startproc
 2657              		@ args = 0, pretend = 0, frame = 0
 2658              		@ frame_needed = 0, uses_anonymous_args = 0
 2659              		@ link register save eliminated.
1411:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 2660              		.loc 1 1411 3 view .LVU837
1414:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2661              		.loc 1 1414 3 view .LVU838
1415:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2662              		.loc 1 1415 3 view .LVU839
1418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2663              		.loc 1 1418 3 view .LVU840
1418:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2664              		.loc 1 1418 12 is_stmt 0 view .LVU841
 2665 0000 838B     		ldrh	r3, [r0, #28]
 2666 0002 9BB2     		uxth	r3, r3
 2667              	.LVL274:
1421:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2668              		.loc 1 1421 3 is_stmt 1 view .LVU842
1421:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2669              		.loc 1 1421 12 is_stmt 0 view .LVU843
 2670 0004 23F00403 		bic	r3, r3, #4
 2671              	.LVL275:
1424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2672              		.loc 1 1424 3 is_stmt 1 view .LVU844
1424:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2673              		.loc 1 1424 12 is_stmt 0 view .LVU845
 2674 0008 0B43     		orrs	r3, r3, r1
 2675              	.LVL276:
1427:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2676              		.loc 1 1427 3 is_stmt 1 view .LVU846
1427:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2677              		.loc 1 1427 15 is_stmt 0 view .LVU847
 2678 000a 8383     		strh	r3, [r0, #28]	@ movhi
1428:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2679              		.loc 1 1428 1 view .LVU848
 2680 000c 7047     		bx	lr
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 118


 2681              		.cfi_endproc
 2682              	.LFE158:
 2684              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 2685              		.align	1
 2686              		.global	TIM_OC4FastConfig
 2687              		.syntax unified
 2688              		.thumb
 2689              		.thumb_func
 2690              		.fpu fpv4-sp-d16
 2692              	TIM_OC4FastConfig:
 2693              	.LVL277:
 2694              	.LFB159:
1440:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2695              		.loc 1 1440 1 is_stmt 1 view -0
 2696              		.cfi_startproc
 2697              		@ args = 0, pretend = 0, frame = 0
 2698              		@ frame_needed = 0, uses_anonymous_args = 0
 2699              		@ link register save eliminated.
1441:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2700              		.loc 1 1441 3 view .LVU850
1444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 2701              		.loc 1 1444 3 view .LVU851
1445:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2702              		.loc 1 1445 3 view .LVU852
1448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2703              		.loc 1 1448 3 view .LVU853
1448:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2704              		.loc 1 1448 12 is_stmt 0 view .LVU854
 2705 0000 838B     		ldrh	r3, [r0, #28]
 2706 0002 9BB2     		uxth	r3, r3
 2707              	.LVL278:
1451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2708              		.loc 1 1451 3 is_stmt 1 view .LVU855
1451:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2709              		.loc 1 1451 12 is_stmt 0 view .LVU856
 2710 0004 23F48063 		bic	r3, r3, #1024
 2711              	.LVL279:
1454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2712              		.loc 1 1454 3 is_stmt 1 view .LVU857
1454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2713              		.loc 1 1454 15 is_stmt 0 view .LVU858
 2714 0008 0902     		lsls	r1, r1, #8
 2715              	.LVL280:
1454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2716              		.loc 1 1454 15 view .LVU859
 2717 000a 89B2     		uxth	r1, r1
1454:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2718              		.loc 1 1454 12 view .LVU860
 2719 000c 0B43     		orrs	r3, r3, r1
 2720              	.LVL281:
1457:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2721              		.loc 1 1457 3 is_stmt 1 view .LVU861
1457:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2722              		.loc 1 1457 15 is_stmt 0 view .LVU862
 2723 000e 8383     		strh	r3, [r0, #28]	@ movhi
1458:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2724              		.loc 1 1458 1 view .LVU863
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 119


 2725 0010 7047     		bx	lr
 2726              		.cfi_endproc
 2727              	.LFE159:
 2729              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 2730              		.align	1
 2731              		.global	TIM_ClearOC1Ref
 2732              		.syntax unified
 2733              		.thumb
 2734              		.thumb_func
 2735              		.fpu fpv4-sp-d16
 2737              	TIM_ClearOC1Ref:
 2738              	.LVL282:
 2739              	.LFB160:
1470:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2740              		.loc 1 1470 1 is_stmt 1 view -0
 2741              		.cfi_startproc
 2742              		@ args = 0, pretend = 0, frame = 0
 2743              		@ frame_needed = 0, uses_anonymous_args = 0
 2744              		@ link register save eliminated.
1471:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2745              		.loc 1 1471 3 view .LVU865
1474:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2746              		.loc 1 1474 3 view .LVU866
1475:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2747              		.loc 1 1475 3 view .LVU867
1477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2748              		.loc 1 1477 3 view .LVU868
1477:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2749              		.loc 1 1477 12 is_stmt 0 view .LVU869
 2750 0000 038B     		ldrh	r3, [r0, #24]
 2751 0002 9BB2     		uxth	r3, r3
 2752              	.LVL283:
1480:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2753              		.loc 1 1480 3 is_stmt 1 view .LVU870
1480:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2754              		.loc 1 1480 12 is_stmt 0 view .LVU871
 2755 0004 23F08003 		bic	r3, r3, #128
 2756              	.LVL284:
1483:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2757              		.loc 1 1483 3 is_stmt 1 view .LVU872
1483:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2758              		.loc 1 1483 12 is_stmt 0 view .LVU873
 2759 0008 0B43     		orrs	r3, r3, r1
 2760              	.LVL285:
1486:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2761              		.loc 1 1486 3 is_stmt 1 view .LVU874
1486:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2762              		.loc 1 1486 15 is_stmt 0 view .LVU875
 2763 000a 0383     		strh	r3, [r0, #24]	@ movhi
1487:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2764              		.loc 1 1487 1 view .LVU876
 2765 000c 7047     		bx	lr
 2766              		.cfi_endproc
 2767              	.LFE160:
 2769              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 2770              		.align	1
 2771              		.global	TIM_ClearOC2Ref
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 120


 2772              		.syntax unified
 2773              		.thumb
 2774              		.thumb_func
 2775              		.fpu fpv4-sp-d16
 2777              	TIM_ClearOC2Ref:
 2778              	.LVL286:
 2779              	.LFB161:
1500:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2780              		.loc 1 1500 1 is_stmt 1 view -0
 2781              		.cfi_startproc
 2782              		@ args = 0, pretend = 0, frame = 0
 2783              		@ frame_needed = 0, uses_anonymous_args = 0
 2784              		@ link register save eliminated.
1501:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2785              		.loc 1 1501 3 view .LVU878
1504:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2786              		.loc 1 1504 3 view .LVU879
1505:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2787              		.loc 1 1505 3 view .LVU880
1507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2788              		.loc 1 1507 3 view .LVU881
1507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2789              		.loc 1 1507 12 is_stmt 0 view .LVU882
 2790 0000 038B     		ldrh	r3, [r0, #24]
 2791              	.LVL287:
1510:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2792              		.loc 1 1510 3 is_stmt 1 view .LVU883
1510:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2793              		.loc 1 1510 12 is_stmt 0 view .LVU884
 2794 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2795              	.LVL288:
1513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2796              		.loc 1 1513 3 is_stmt 1 view .LVU885
1513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2797              		.loc 1 1513 15 is_stmt 0 view .LVU886
 2798 0006 0902     		lsls	r1, r1, #8
 2799              	.LVL289:
1513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2800              		.loc 1 1513 15 view .LVU887
 2801 0008 89B2     		uxth	r1, r1
1513:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2802              		.loc 1 1513 12 view .LVU888
 2803 000a 1943     		orrs	r1, r1, r3
 2804              	.LVL290:
1516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2805              		.loc 1 1516 3 is_stmt 1 view .LVU889
1516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2806              		.loc 1 1516 15 is_stmt 0 view .LVU890
 2807 000c 0183     		strh	r1, [r0, #24]	@ movhi
1517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2808              		.loc 1 1517 1 view .LVU891
 2809 000e 7047     		bx	lr
 2810              		.cfi_endproc
 2811              	.LFE161:
 2813              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 2814              		.align	1
 2815              		.global	TIM_ClearOC3Ref
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 121


 2816              		.syntax unified
 2817              		.thumb
 2818              		.thumb_func
 2819              		.fpu fpv4-sp-d16
 2821              	TIM_ClearOC3Ref:
 2822              	.LVL291:
 2823              	.LFB162:
1529:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2824              		.loc 1 1529 1 is_stmt 1 view -0
 2825              		.cfi_startproc
 2826              		@ args = 0, pretend = 0, frame = 0
 2827              		@ frame_needed = 0, uses_anonymous_args = 0
 2828              		@ link register save eliminated.
1530:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2829              		.loc 1 1530 3 view .LVU893
1533:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2830              		.loc 1 1533 3 view .LVU894
1534:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2831              		.loc 1 1534 3 view .LVU895
1536:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2832              		.loc 1 1536 3 view .LVU896
1536:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2833              		.loc 1 1536 12 is_stmt 0 view .LVU897
 2834 0000 838B     		ldrh	r3, [r0, #28]
 2835 0002 9BB2     		uxth	r3, r3
 2836              	.LVL292:
1539:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2837              		.loc 1 1539 3 is_stmt 1 view .LVU898
1539:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2838              		.loc 1 1539 12 is_stmt 0 view .LVU899
 2839 0004 23F08003 		bic	r3, r3, #128
 2840              	.LVL293:
1542:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2841              		.loc 1 1542 3 is_stmt 1 view .LVU900
1542:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2842              		.loc 1 1542 12 is_stmt 0 view .LVU901
 2843 0008 0B43     		orrs	r3, r3, r1
 2844              	.LVL294:
1545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2845              		.loc 1 1545 3 is_stmt 1 view .LVU902
1545:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2846              		.loc 1 1545 15 is_stmt 0 view .LVU903
 2847 000a 8383     		strh	r3, [r0, #28]	@ movhi
1546:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2848              		.loc 1 1546 1 view .LVU904
 2849 000c 7047     		bx	lr
 2850              		.cfi_endproc
 2851              	.LFE162:
 2853              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 2854              		.align	1
 2855              		.global	TIM_ClearOC4Ref
 2856              		.syntax unified
 2857              		.thumb
 2858              		.thumb_func
 2859              		.fpu fpv4-sp-d16
 2861              	TIM_ClearOC4Ref:
 2862              	.LVL295:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 122


 2863              	.LFB163:
1558:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2864              		.loc 1 1558 1 is_stmt 1 view -0
 2865              		.cfi_startproc
 2866              		@ args = 0, pretend = 0, frame = 0
 2867              		@ frame_needed = 0, uses_anonymous_args = 0
 2868              		@ link register save eliminated.
1559:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2869              		.loc 1 1559 3 view .LVU906
1562:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 2870              		.loc 1 1562 3 view .LVU907
1563:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2871              		.loc 1 1563 3 view .LVU908
1565:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2872              		.loc 1 1565 3 view .LVU909
1565:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2873              		.loc 1 1565 12 is_stmt 0 view .LVU910
 2874 0000 838B     		ldrh	r3, [r0, #28]
 2875              	.LVL296:
1568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2876              		.loc 1 1568 3 is_stmt 1 view .LVU911
1568:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2877              		.loc 1 1568 12 is_stmt 0 view .LVU912
 2878 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2879              	.LVL297:
1571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2880              		.loc 1 1571 3 is_stmt 1 view .LVU913
1571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2881              		.loc 1 1571 15 is_stmt 0 view .LVU914
 2882 0006 0902     		lsls	r1, r1, #8
 2883              	.LVL298:
1571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2884              		.loc 1 1571 15 view .LVU915
 2885 0008 89B2     		uxth	r1, r1
1571:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2886              		.loc 1 1571 12 view .LVU916
 2887 000a 1943     		orrs	r1, r1, r3
 2888              	.LVL299:
1574:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2889              		.loc 1 1574 3 is_stmt 1 view .LVU917
1574:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2890              		.loc 1 1574 15 is_stmt 0 view .LVU918
 2891 000c 8183     		strh	r1, [r0, #28]	@ movhi
1575:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2892              		.loc 1 1575 1 view .LVU919
 2893 000e 7047     		bx	lr
 2894              		.cfi_endproc
 2895              	.LFE163:
 2897              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 2898              		.align	1
 2899              		.global	TIM_OC1PolarityConfig
 2900              		.syntax unified
 2901              		.thumb
 2902              		.thumb_func
 2903              		.fpu fpv4-sp-d16
 2905              	TIM_OC1PolarityConfig:
 2906              	.LVL300:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 123


 2907              	.LFB164:
1587:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2908              		.loc 1 1587 1 is_stmt 1 view -0
 2909              		.cfi_startproc
 2910              		@ args = 0, pretend = 0, frame = 0
 2911              		@ frame_needed = 0, uses_anonymous_args = 0
 2912              		@ link register save eliminated.
1588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2913              		.loc 1 1588 3 view .LVU921
1591:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2914              		.loc 1 1591 3 view .LVU922
1592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2915              		.loc 1 1592 3 view .LVU923
1594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2916              		.loc 1 1594 3 view .LVU924
1594:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2917              		.loc 1 1594 11 is_stmt 0 view .LVU925
 2918 0000 038C     		ldrh	r3, [r0, #32]
 2919 0002 9BB2     		uxth	r3, r3
 2920              	.LVL301:
1597:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2921              		.loc 1 1597 3 is_stmt 1 view .LVU926
1597:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2922              		.loc 1 1597 11 is_stmt 0 view .LVU927
 2923 0004 23F00203 		bic	r3, r3, #2
 2924              	.LVL302:
1598:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2925              		.loc 1 1598 3 is_stmt 1 view .LVU928
1598:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2926              		.loc 1 1598 11 is_stmt 0 view .LVU929
 2927 0008 0B43     		orrs	r3, r3, r1
 2928              	.LVL303:
1601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2929              		.loc 1 1601 3 is_stmt 1 view .LVU930
1601:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2930              		.loc 1 1601 14 is_stmt 0 view .LVU931
 2931 000a 0384     		strh	r3, [r0, #32]	@ movhi
1602:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2932              		.loc 1 1602 1 view .LVU932
 2933 000c 7047     		bx	lr
 2934              		.cfi_endproc
 2935              	.LFE164:
 2937              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 2938              		.align	1
 2939              		.global	TIM_OC1NPolarityConfig
 2940              		.syntax unified
 2941              		.thumb
 2942              		.thumb_func
 2943              		.fpu fpv4-sp-d16
 2945              	TIM_OC1NPolarityConfig:
 2946              	.LVL304:
 2947              	.LFB165:
1614:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2948              		.loc 1 1614 1 is_stmt 1 view -0
 2949              		.cfi_startproc
 2950              		@ args = 0, pretend = 0, frame = 0
 2951              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 124


 2952              		@ link register save eliminated.
1615:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 2953              		.loc 1 1615 3 view .LVU934
1617:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 2954              		.loc 1 1617 3 view .LVU935
1618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 2955              		.loc 1 1618 3 view .LVU936
1620:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2956              		.loc 1 1620 3 view .LVU937
1620:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2957              		.loc 1 1620 11 is_stmt 0 view .LVU938
 2958 0000 038C     		ldrh	r3, [r0, #32]
 2959 0002 9BB2     		uxth	r3, r3
 2960              	.LVL305:
1623:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2961              		.loc 1 1623 3 is_stmt 1 view .LVU939
1623:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2962              		.loc 1 1623 11 is_stmt 0 view .LVU940
 2963 0004 23F00803 		bic	r3, r3, #8
 2964              	.LVL306:
1624:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2965              		.loc 1 1624 3 is_stmt 1 view .LVU941
1624:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2966              		.loc 1 1624 11 is_stmt 0 view .LVU942
 2967 0008 0B43     		orrs	r3, r3, r1
 2968              	.LVL307:
1627:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2969              		.loc 1 1627 3 is_stmt 1 view .LVU943
1627:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 2970              		.loc 1 1627 14 is_stmt 0 view .LVU944
 2971 000a 0384     		strh	r3, [r0, #32]	@ movhi
1628:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2972              		.loc 1 1628 1 view .LVU945
 2973 000c 7047     		bx	lr
 2974              		.cfi_endproc
 2975              	.LFE165:
 2977              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 2978              		.align	1
 2979              		.global	TIM_OC2PolarityConfig
 2980              		.syntax unified
 2981              		.thumb
 2982              		.thumb_func
 2983              		.fpu fpv4-sp-d16
 2985              	TIM_OC2PolarityConfig:
 2986              	.LVL308:
 2987              	.LFB166:
1641:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2988              		.loc 1 1641 1 is_stmt 1 view -0
 2989              		.cfi_startproc
 2990              		@ args = 0, pretend = 0, frame = 0
 2991              		@ frame_needed = 0, uses_anonymous_args = 0
 2992              		@ link register save eliminated.
1642:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2993              		.loc 1 1642 3 view .LVU947
1645:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 2994              		.loc 1 1645 3 view .LVU948
1646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 125


 2995              		.loc 1 1646 3 view .LVU949
1648:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2996              		.loc 1 1648 3 view .LVU950
1648:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 2997              		.loc 1 1648 11 is_stmt 0 view .LVU951
 2998 0000 038C     		ldrh	r3, [r0, #32]
 2999 0002 9BB2     		uxth	r3, r3
 3000              	.LVL309:
1651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3001              		.loc 1 1651 3 is_stmt 1 view .LVU952
1651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3002              		.loc 1 1651 11 is_stmt 0 view .LVU953
 3003 0004 23F02003 		bic	r3, r3, #32
 3004              	.LVL310:
1652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3005              		.loc 1 1652 3 is_stmt 1 view .LVU954
1652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3006              		.loc 1 1652 14 is_stmt 0 view .LVU955
 3007 0008 0901     		lsls	r1, r1, #4
 3008              	.LVL311:
1652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3009              		.loc 1 1652 14 view .LVU956
 3010 000a 89B2     		uxth	r1, r1
1652:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3011              		.loc 1 1652 11 view .LVU957
 3012 000c 0B43     		orrs	r3, r3, r1
 3013              	.LVL312:
1655:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3014              		.loc 1 1655 3 is_stmt 1 view .LVU958
1655:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3015              		.loc 1 1655 14 is_stmt 0 view .LVU959
 3016 000e 0384     		strh	r3, [r0, #32]	@ movhi
1656:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3017              		.loc 1 1656 1 view .LVU960
 3018 0010 7047     		bx	lr
 3019              		.cfi_endproc
 3020              	.LFE166:
 3022              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3023              		.align	1
 3024              		.global	TIM_OC2NPolarityConfig
 3025              		.syntax unified
 3026              		.thumb
 3027              		.thumb_func
 3028              		.fpu fpv4-sp-d16
 3030              	TIM_OC2NPolarityConfig:
 3031              	.LVL313:
 3032              	.LFB167:
1668:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3033              		.loc 1 1668 1 is_stmt 1 view -0
 3034              		.cfi_startproc
 3035              		@ args = 0, pretend = 0, frame = 0
 3036              		@ frame_needed = 0, uses_anonymous_args = 0
 3037              		@ link register save eliminated.
1669:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3038              		.loc 1 1669 3 view .LVU962
1672:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3039              		.loc 1 1672 3 view .LVU963
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 126


1673:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 3040              		.loc 1 1673 3 view .LVU964
1675:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3041              		.loc 1 1675 3 view .LVU965
1675:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3042              		.loc 1 1675 11 is_stmt 0 view .LVU966
 3043 0000 038C     		ldrh	r3, [r0, #32]
 3044 0002 9BB2     		uxth	r3, r3
 3045              	.LVL314:
1678:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3046              		.loc 1 1678 3 is_stmt 1 view .LVU967
1678:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3047              		.loc 1 1678 11 is_stmt 0 view .LVU968
 3048 0004 23F08003 		bic	r3, r3, #128
 3049              	.LVL315:
1679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3050              		.loc 1 1679 3 is_stmt 1 view .LVU969
1679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3051              		.loc 1 1679 14 is_stmt 0 view .LVU970
 3052 0008 0901     		lsls	r1, r1, #4
 3053              	.LVL316:
1679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3054              		.loc 1 1679 14 view .LVU971
 3055 000a 89B2     		uxth	r1, r1
1679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3056              		.loc 1 1679 11 view .LVU972
 3057 000c 0B43     		orrs	r3, r3, r1
 3058              	.LVL317:
1682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3059              		.loc 1 1682 3 is_stmt 1 view .LVU973
1682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3060              		.loc 1 1682 14 is_stmt 0 view .LVU974
 3061 000e 0384     		strh	r3, [r0, #32]	@ movhi
1683:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3062              		.loc 1 1683 1 view .LVU975
 3063 0010 7047     		bx	lr
 3064              		.cfi_endproc
 3065              	.LFE167:
 3067              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3068              		.align	1
 3069              		.global	TIM_OC3PolarityConfig
 3070              		.syntax unified
 3071              		.thumb
 3072              		.thumb_func
 3073              		.fpu fpv4-sp-d16
 3075              	TIM_OC3PolarityConfig:
 3076              	.LVL318:
 3077              	.LFB168:
1695:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3078              		.loc 1 1695 1 is_stmt 1 view -0
 3079              		.cfi_startproc
 3080              		@ args = 0, pretend = 0, frame = 0
 3081              		@ frame_needed = 0, uses_anonymous_args = 0
 3082              		@ link register save eliminated.
1696:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3083              		.loc 1 1696 3 view .LVU977
1699:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 127


 3084              		.loc 1 1699 3 view .LVU978
1700:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3085              		.loc 1 1700 3 view .LVU979
1702:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3086              		.loc 1 1702 3 view .LVU980
1702:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3087              		.loc 1 1702 11 is_stmt 0 view .LVU981
 3088 0000 038C     		ldrh	r3, [r0, #32]
 3089 0002 9BB2     		uxth	r3, r3
 3090              	.LVL319:
1705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3091              		.loc 1 1705 3 is_stmt 1 view .LVU982
1705:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3092              		.loc 1 1705 11 is_stmt 0 view .LVU983
 3093 0004 23F40073 		bic	r3, r3, #512
 3094              	.LVL320:
1706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3095              		.loc 1 1706 3 is_stmt 1 view .LVU984
1706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3096              		.loc 1 1706 14 is_stmt 0 view .LVU985
 3097 0008 0902     		lsls	r1, r1, #8
 3098              	.LVL321:
1706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3099              		.loc 1 1706 14 view .LVU986
 3100 000a 89B2     		uxth	r1, r1
1706:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3101              		.loc 1 1706 11 view .LVU987
 3102 000c 0B43     		orrs	r3, r3, r1
 3103              	.LVL322:
1709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3104              		.loc 1 1709 3 is_stmt 1 view .LVU988
1709:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3105              		.loc 1 1709 14 is_stmt 0 view .LVU989
 3106 000e 0384     		strh	r3, [r0, #32]	@ movhi
1710:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3107              		.loc 1 1710 1 view .LVU990
 3108 0010 7047     		bx	lr
 3109              		.cfi_endproc
 3110              	.LFE168:
 3112              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3113              		.align	1
 3114              		.global	TIM_OC3NPolarityConfig
 3115              		.syntax unified
 3116              		.thumb
 3117              		.thumb_func
 3118              		.fpu fpv4-sp-d16
 3120              	TIM_OC3NPolarityConfig:
 3121              	.LVL323:
 3122              	.LFB169:
1722:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3123              		.loc 1 1722 1 is_stmt 1 view -0
 3124              		.cfi_startproc
 3125              		@ args = 0, pretend = 0, frame = 0
 3126              		@ frame_needed = 0, uses_anonymous_args = 0
 3127              		@ link register save eliminated.
1723:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 3128              		.loc 1 1723 3 view .LVU992
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 128


1726:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3129              		.loc 1 1726 3 view .LVU993
1727:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 3130              		.loc 1 1727 3 view .LVU994
1729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3131              		.loc 1 1729 3 view .LVU995
1729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3132              		.loc 1 1729 11 is_stmt 0 view .LVU996
 3133 0000 038C     		ldrh	r3, [r0, #32]
 3134 0002 9BB2     		uxth	r3, r3
 3135              	.LVL324:
1732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3136              		.loc 1 1732 3 is_stmt 1 view .LVU997
1732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3137              		.loc 1 1732 11 is_stmt 0 view .LVU998
 3138 0004 23F40063 		bic	r3, r3, #2048
 3139              	.LVL325:
1733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3140              		.loc 1 1733 3 is_stmt 1 view .LVU999
1733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3141              		.loc 1 1733 14 is_stmt 0 view .LVU1000
 3142 0008 0902     		lsls	r1, r1, #8
 3143              	.LVL326:
1733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3144              		.loc 1 1733 14 view .LVU1001
 3145 000a 89B2     		uxth	r1, r1
1733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3146              		.loc 1 1733 11 view .LVU1002
 3147 000c 0B43     		orrs	r3, r3, r1
 3148              	.LVL327:
1736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3149              		.loc 1 1736 3 is_stmt 1 view .LVU1003
1736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3150              		.loc 1 1736 14 is_stmt 0 view .LVU1004
 3151 000e 0384     		strh	r3, [r0, #32]	@ movhi
1737:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3152              		.loc 1 1737 1 view .LVU1005
 3153 0010 7047     		bx	lr
 3154              		.cfi_endproc
 3155              	.LFE169:
 3157              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3158              		.align	1
 3159              		.global	TIM_OC4PolarityConfig
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3163              		.fpu fpv4-sp-d16
 3165              	TIM_OC4PolarityConfig:
 3166              	.LVL328:
 3167              	.LFB170:
1749:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3168              		.loc 1 1749 1 is_stmt 1 view -0
 3169              		.cfi_startproc
 3170              		@ args = 0, pretend = 0, frame = 0
 3171              		@ frame_needed = 0, uses_anonymous_args = 0
 3172              		@ link register save eliminated.
1750:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 129


 3173              		.loc 1 1750 3 view .LVU1007
1753:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3174              		.loc 1 1753 3 view .LVU1008
1754:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3175              		.loc 1 1754 3 view .LVU1009
1756:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3176              		.loc 1 1756 3 view .LVU1010
1756:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3177              		.loc 1 1756 11 is_stmt 0 view .LVU1011
 3178 0000 038C     		ldrh	r3, [r0, #32]
 3179 0002 9BB2     		uxth	r3, r3
 3180              	.LVL329:
1759:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3181              		.loc 1 1759 3 is_stmt 1 view .LVU1012
1759:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3182              		.loc 1 1759 11 is_stmt 0 view .LVU1013
 3183 0004 23F40053 		bic	r3, r3, #8192
 3184              	.LVL330:
1760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3185              		.loc 1 1760 3 is_stmt 1 view .LVU1014
1760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3186              		.loc 1 1760 14 is_stmt 0 view .LVU1015
 3187 0008 0903     		lsls	r1, r1, #12
 3188              	.LVL331:
1760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3189              		.loc 1 1760 14 view .LVU1016
 3190 000a 89B2     		uxth	r1, r1
1760:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3191              		.loc 1 1760 11 view .LVU1017
 3192 000c 0B43     		orrs	r3, r3, r1
 3193              	.LVL332:
1763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3194              		.loc 1 1763 3 is_stmt 1 view .LVU1018
1763:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3195              		.loc 1 1763 14 is_stmt 0 view .LVU1019
 3196 000e 0384     		strh	r3, [r0, #32]	@ movhi
1764:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3197              		.loc 1 1764 1 view .LVU1020
 3198 0010 7047     		bx	lr
 3199              		.cfi_endproc
 3200              	.LFE170:
 3202              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3203              		.align	1
 3204              		.global	TIM_CCxCmd
 3205              		.syntax unified
 3206              		.thumb
 3207              		.thumb_func
 3208              		.fpu fpv4-sp-d16
 3210              	TIM_CCxCmd:
 3211              	.LVL333:
 3212              	.LFB171:
1780:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3213              		.loc 1 1780 1 is_stmt 1 view -0
 3214              		.cfi_startproc
 3215              		@ args = 0, pretend = 0, frame = 0
 3216              		@ frame_needed = 0, uses_anonymous_args = 0
 3217              		@ link register save eliminated.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 130


1780:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3218              		.loc 1 1780 1 is_stmt 0 view .LVU1022
 3219 0000 10B4     		push	{r4}
 3220              	.LCFI19:
 3221              		.cfi_def_cfa_offset 4
 3222              		.cfi_offset 4, -4
1781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3223              		.loc 1 1781 3 is_stmt 1 view .LVU1023
 3224              	.LVL334:
1784:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 3225              		.loc 1 1784 3 view .LVU1024
1785:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
 3226              		.loc 1 1785 3 view .LVU1025
1786:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3227              		.loc 1 1786 3 view .LVU1026
1788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3228              		.loc 1 1788 3 view .LVU1027
1788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3229              		.loc 1 1788 22 is_stmt 0 view .LVU1028
 3230 0002 0123     		movs	r3, #1
 3231 0004 8B40     		lsls	r3, r3, r1
1788:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3232              		.loc 1 1788 7 view .LVU1029
 3233 0006 9BB2     		uxth	r3, r3
 3234              	.LVL335:
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3235              		.loc 1 1791 3 is_stmt 1 view .LVU1030
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3236              		.loc 1 1791 14 is_stmt 0 view .LVU1031
 3237 0008 048C     		ldrh	r4, [r0, #32]
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3238              		.loc 1 1791 17 view .LVU1032
 3239 000a DB43     		mvns	r3, r3
 3240              	.LVL336:
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3241              		.loc 1 1791 17 view .LVU1033
 3242 000c 9BB2     		uxth	r3, r3
 3243              	.LVL337:
1791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3244              		.loc 1 1791 14 view .LVU1034
 3245 000e 2340     		ands	r3, r3, r4
 3246 0010 0384     		strh	r3, [r0, #32]	@ movhi
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3247              		.loc 1 1794 3 is_stmt 1 view .LVU1035
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3248              		.loc 1 1794 14 is_stmt 0 view .LVU1036
 3249 0012 038C     		ldrh	r3, [r0, #32]
 3250 0014 9BB2     		uxth	r3, r3
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3251              		.loc 1 1794 37 view .LVU1037
 3252 0016 8A40     		lsls	r2, r2, r1
 3253              	.LVL338:
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3254              		.loc 1 1794 18 view .LVU1038
 3255 0018 92B2     		uxth	r2, r2
1794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3256              		.loc 1 1794 14 view .LVU1039
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 131


 3257 001a 1343     		orrs	r3, r3, r2
 3258 001c 0384     		strh	r3, [r0, #32]	@ movhi
1795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3259              		.loc 1 1795 1 view .LVU1040
 3260 001e 5DF8044B 		ldr	r4, [sp], #4
 3261              	.LCFI20:
 3262              		.cfi_restore 4
 3263              		.cfi_def_cfa_offset 0
 3264 0022 7047     		bx	lr
 3265              		.cfi_endproc
 3266              	.LFE171:
 3268              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3269              		.align	1
 3270              		.global	TIM_CCxNCmd
 3271              		.syntax unified
 3272              		.thumb
 3273              		.thumb_func
 3274              		.fpu fpv4-sp-d16
 3276              	TIM_CCxNCmd:
 3277              	.LVL339:
 3278              	.LFB172:
1810:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3279              		.loc 1 1810 1 is_stmt 1 view -0
 3280              		.cfi_startproc
 3281              		@ args = 0, pretend = 0, frame = 0
 3282              		@ frame_needed = 0, uses_anonymous_args = 0
 3283              		@ link register save eliminated.
1810:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3284              		.loc 1 1810 1 is_stmt 0 view .LVU1042
 3285 0000 10B4     		push	{r4}
 3286              	.LCFI21:
 3287              		.cfi_def_cfa_offset 4
 3288              		.cfi_offset 4, -4
1811:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3289              		.loc 1 1811 3 is_stmt 1 view .LVU1043
 3290              	.LVL340:
1814:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
 3291              		.loc 1 1814 3 view .LVU1044
1815:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
 3292              		.loc 1 1815 3 view .LVU1045
1816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3293              		.loc 1 1816 3 view .LVU1046
1818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3294              		.loc 1 1818 3 view .LVU1047
1818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3295              		.loc 1 1818 23 is_stmt 0 view .LVU1048
 3296 0002 0423     		movs	r3, #4
 3297 0004 8B40     		lsls	r3, r3, r1
1818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3298              		.loc 1 1818 7 view .LVU1049
 3299 0006 9BB2     		uxth	r3, r3
 3300              	.LVL341:
1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3301              		.loc 1 1821 3 is_stmt 1 view .LVU1050
1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3302              		.loc 1 1821 14 is_stmt 0 view .LVU1051
 3303 0008 048C     		ldrh	r4, [r0, #32]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 132


1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3304              		.loc 1 1821 17 view .LVU1052
 3305 000a DB43     		mvns	r3, r3
 3306              	.LVL342:
1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3307              		.loc 1 1821 17 view .LVU1053
 3308 000c 9BB2     		uxth	r3, r3
 3309              	.LVL343:
1821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3310              		.loc 1 1821 14 view .LVU1054
 3311 000e 2340     		ands	r3, r3, r4
 3312 0010 0384     		strh	r3, [r0, #32]	@ movhi
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3313              		.loc 1 1824 3 is_stmt 1 view .LVU1055
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3314              		.loc 1 1824 14 is_stmt 0 view .LVU1056
 3315 0012 038C     		ldrh	r3, [r0, #32]
 3316 0014 9BB2     		uxth	r3, r3
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3317              		.loc 1 1824 38 view .LVU1057
 3318 0016 8A40     		lsls	r2, r2, r1
 3319              	.LVL344:
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3320              		.loc 1 1824 18 view .LVU1058
 3321 0018 92B2     		uxth	r2, r2
1824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3322              		.loc 1 1824 14 view .LVU1059
 3323 001a 1343     		orrs	r3, r3, r2
 3324 001c 0384     		strh	r3, [r0, #32]	@ movhi
1825:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 3325              		.loc 1 1825 1 view .LVU1060
 3326 001e 5DF8044B 		ldr	r4, [sp], #4
 3327              	.LCFI22:
 3328              		.cfi_restore 4
 3329              		.cfi_def_cfa_offset 0
 3330 0022 7047     		bx	lr
 3331              		.cfi_endproc
 3332              	.LFE172:
 3334              		.section	.text.TIM_ICStructInit,"ax",%progbits
 3335              		.align	1
 3336              		.global	TIM_ICStructInit
 3337              		.syntax unified
 3338              		.thumb
 3339              		.thumb_func
 3340              		.fpu fpv4-sp-d16
 3342              	TIM_ICStructInit:
 3343              	.LVL345:
 3344              	.LFB174:
1950:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 3345              		.loc 1 1950 1 is_stmt 1 view -0
 3346              		.cfi_startproc
 3347              		@ args = 0, pretend = 0, frame = 0
 3348              		@ frame_needed = 0, uses_anonymous_args = 0
 3349              		@ link register save eliminated.
1952:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3350              		.loc 1 1952 3 view .LVU1062
1952:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 133


 3351              		.loc 1 1952 33 is_stmt 0 view .LVU1063
 3352 0000 0023     		movs	r3, #0
 3353 0002 0380     		strh	r3, [r0]	@ movhi
1953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3354              		.loc 1 1953 3 is_stmt 1 view .LVU1064
1953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3355              		.loc 1 1953 36 is_stmt 0 view .LVU1065
 3356 0004 4380     		strh	r3, [r0, #2]	@ movhi
1954:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3357              		.loc 1 1954 3 is_stmt 1 view .LVU1066
1954:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3358              		.loc 1 1954 37 is_stmt 0 view .LVU1067
 3359 0006 0122     		movs	r2, #1
 3360 0008 8280     		strh	r2, [r0, #4]	@ movhi
1955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3361              		.loc 1 1955 3 is_stmt 1 view .LVU1068
1955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3362              		.loc 1 1955 37 is_stmt 0 view .LVU1069
 3363 000a C380     		strh	r3, [r0, #6]	@ movhi
1956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3364              		.loc 1 1956 3 is_stmt 1 view .LVU1070
1956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3365              		.loc 1 1956 34 is_stmt 0 view .LVU1071
 3366 000c 0381     		strh	r3, [r0, #8]	@ movhi
1957:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3367              		.loc 1 1957 1 view .LVU1072
 3368 000e 7047     		bx	lr
 3369              		.cfi_endproc
 3370              	.LFE174:
 3372              		.section	.text.TIM_GetCapture1,"ax",%progbits
 3373              		.align	1
 3374              		.global	TIM_GetCapture1
 3375              		.syntax unified
 3376              		.thumb
 3377              		.thumb_func
 3378              		.fpu fpv4-sp-d16
 3380              	TIM_GetCapture1:
 3381              	.LVL346:
 3382              	.LFB176:
2026:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3383              		.loc 1 2026 1 is_stmt 1 view -0
 3384              		.cfi_startproc
 3385              		@ args = 0, pretend = 0, frame = 0
 3386              		@ frame_needed = 0, uses_anonymous_args = 0
 3387              		@ link register save eliminated.
2028:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3388              		.loc 1 2028 3 view .LVU1074
2031:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3389              		.loc 1 2031 3 view .LVU1075
2031:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3390              		.loc 1 2031 14 is_stmt 0 view .LVU1076
 3391 0000 406B     		ldr	r0, [r0, #52]
 3392              	.LVL347:
2032:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3393              		.loc 1 2032 1 view .LVU1077
 3394 0002 7047     		bx	lr
 3395              		.cfi_endproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 134


 3396              	.LFE176:
 3398              		.section	.text.TIM_GetCapture2,"ax",%progbits
 3399              		.align	1
 3400              		.global	TIM_GetCapture2
 3401              		.syntax unified
 3402              		.thumb
 3403              		.thumb_func
 3404              		.fpu fpv4-sp-d16
 3406              	TIM_GetCapture2:
 3407              	.LVL348:
 3408              	.LFB177:
2041:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3409              		.loc 1 2041 1 is_stmt 1 view -0
 3410              		.cfi_startproc
 3411              		@ args = 0, pretend = 0, frame = 0
 3412              		@ frame_needed = 0, uses_anonymous_args = 0
 3413              		@ link register save eliminated.
2043:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3414              		.loc 1 2043 3 view .LVU1079
2046:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3415              		.loc 1 2046 3 view .LVU1080
2046:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3416              		.loc 1 2046 14 is_stmt 0 view .LVU1081
 3417 0000 806B     		ldr	r0, [r0, #56]
 3418              	.LVL349:
2047:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3419              		.loc 1 2047 1 view .LVU1082
 3420 0002 7047     		bx	lr
 3421              		.cfi_endproc
 3422              	.LFE177:
 3424              		.section	.text.TIM_GetCapture3,"ax",%progbits
 3425              		.align	1
 3426              		.global	TIM_GetCapture3
 3427              		.syntax unified
 3428              		.thumb
 3429              		.thumb_func
 3430              		.fpu fpv4-sp-d16
 3432              	TIM_GetCapture3:
 3433              	.LVL350:
 3434              	.LFB178:
2055:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3435              		.loc 1 2055 1 is_stmt 1 view -0
 3436              		.cfi_startproc
 3437              		@ args = 0, pretend = 0, frame = 0
 3438              		@ frame_needed = 0, uses_anonymous_args = 0
 3439              		@ link register save eliminated.
2057:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3440              		.loc 1 2057 3 view .LVU1084
2060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3441              		.loc 1 2060 3 view .LVU1085
2060:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3442              		.loc 1 2060 14 is_stmt 0 view .LVU1086
 3443 0000 C06B     		ldr	r0, [r0, #60]
 3444              	.LVL351:
2061:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3445              		.loc 1 2061 1 view .LVU1087
 3446 0002 7047     		bx	lr
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 135


 3447              		.cfi_endproc
 3448              	.LFE178:
 3450              		.section	.text.TIM_GetCapture4,"ax",%progbits
 3451              		.align	1
 3452              		.global	TIM_GetCapture4
 3453              		.syntax unified
 3454              		.thumb
 3455              		.thumb_func
 3456              		.fpu fpv4-sp-d16
 3458              	TIM_GetCapture4:
 3459              	.LVL352:
 3460              	.LFB179:
2069:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3461              		.loc 1 2069 1 is_stmt 1 view -0
 3462              		.cfi_startproc
 3463              		@ args = 0, pretend = 0, frame = 0
 3464              		@ frame_needed = 0, uses_anonymous_args = 0
 3465              		@ link register save eliminated.
2071:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3466              		.loc 1 2071 3 view .LVU1089
2074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3467              		.loc 1 2074 3 view .LVU1090
2074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3468              		.loc 1 2074 14 is_stmt 0 view .LVU1091
 3469 0000 006C     		ldr	r0, [r0, #64]
 3470              	.LVL353:
2075:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3471              		.loc 1 2075 1 view .LVU1092
 3472 0002 7047     		bx	lr
 3473              		.cfi_endproc
 3474              	.LFE179:
 3476              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 3477              		.align	1
 3478              		.global	TIM_SetIC1Prescaler
 3479              		.syntax unified
 3480              		.thumb
 3481              		.thumb_func
 3482              		.fpu fpv4-sp-d16
 3484              	TIM_SetIC1Prescaler:
 3485              	.LVL354:
 3486              	.LFB180:
2089:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3487              		.loc 1 2089 1 is_stmt 1 view -0
 3488              		.cfi_startproc
 3489              		@ args = 0, pretend = 0, frame = 0
 3490              		@ frame_needed = 0, uses_anonymous_args = 0
 3491              		@ link register save eliminated.
2091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3492              		.loc 1 2091 3 view .LVU1094
2092:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3493              		.loc 1 2092 3 view .LVU1095
2095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3494              		.loc 1 2095 3 view .LVU1096
2095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3495              		.loc 1 2095 15 is_stmt 0 view .LVU1097
 3496 0000 038B     		ldrh	r3, [r0, #24]
 3497 0002 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 136


 3498 0004 23F00C03 		bic	r3, r3, #12
 3499 0008 9BB2     		uxth	r3, r3
 3500 000a 0383     		strh	r3, [r0, #24]	@ movhi
2098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3501              		.loc 1 2098 3 is_stmt 1 view .LVU1098
2098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3502              		.loc 1 2098 15 is_stmt 0 view .LVU1099
 3503 000c 038B     		ldrh	r3, [r0, #24]
 3504 000e 9BB2     		uxth	r3, r3
 3505 0010 0B43     		orrs	r3, r3, r1
 3506 0012 0383     		strh	r3, [r0, #24]	@ movhi
2099:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3507              		.loc 1 2099 1 view .LVU1100
 3508 0014 7047     		bx	lr
 3509              		.cfi_endproc
 3510              	.LFE180:
 3512              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 3513              		.align	1
 3514              		.global	TIM_SetIC2Prescaler
 3515              		.syntax unified
 3516              		.thumb
 3517              		.thumb_func
 3518              		.fpu fpv4-sp-d16
 3520              	TIM_SetIC2Prescaler:
 3521              	.LVL355:
 3522              	.LFB181:
2114:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3523              		.loc 1 2114 1 is_stmt 1 view -0
 3524              		.cfi_startproc
 3525              		@ args = 0, pretend = 0, frame = 0
 3526              		@ frame_needed = 0, uses_anonymous_args = 0
 3527              		@ link register save eliminated.
2116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3528              		.loc 1 2116 3 view .LVU1102
2117:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3529              		.loc 1 2117 3 view .LVU1103
2120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3530              		.loc 1 2120 3 view .LVU1104
2120:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3531              		.loc 1 2120 15 is_stmt 0 view .LVU1105
 3532 0000 038B     		ldrh	r3, [r0, #24]
 3533 0002 9BB2     		uxth	r3, r3
 3534 0004 23F44063 		bic	r3, r3, #3072
 3535 0008 9BB2     		uxth	r3, r3
 3536 000a 0383     		strh	r3, [r0, #24]	@ movhi
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3537              		.loc 1 2123 3 is_stmt 1 view .LVU1106
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3538              		.loc 1 2123 15 is_stmt 0 view .LVU1107
 3539 000c 038B     		ldrh	r3, [r0, #24]
 3540 000e 9BB2     		uxth	r3, r3
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3541              		.loc 1 2123 18 view .LVU1108
 3542 0010 0902     		lsls	r1, r1, #8
 3543              	.LVL356:
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3544              		.loc 1 2123 18 view .LVU1109
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 137


 3545 0012 89B2     		uxth	r1, r1
2123:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3546              		.loc 1 2123 15 view .LVU1110
 3547 0014 0B43     		orrs	r3, r3, r1
 3548 0016 0383     		strh	r3, [r0, #24]	@ movhi
2124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3549              		.loc 1 2124 1 view .LVU1111
 3550 0018 7047     		bx	lr
 3551              		.cfi_endproc
 3552              	.LFE181:
 3554              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 3555              		.align	1
 3556              		.global	TIM_PWMIConfig
 3557              		.syntax unified
 3558              		.thumb
 3559              		.thumb_func
 3560              		.fpu fpv4-sp-d16
 3562              	TIM_PWMIConfig:
 3563              	.LVL357:
 3564              	.LFB175:
1969:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3565              		.loc 1 1969 1 is_stmt 1 view -0
 3566              		.cfi_startproc
 3567              		@ args = 0, pretend = 0, frame = 0
 3568              		@ frame_needed = 0, uses_anonymous_args = 0
1969:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3569              		.loc 1 1969 1 is_stmt 0 view .LVU1113
 3570 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3571              	.LCFI23:
 3572              		.cfi_def_cfa_offset 24
 3573              		.cfi_offset 3, -24
 3574              		.cfi_offset 4, -20
 3575              		.cfi_offset 5, -16
 3576              		.cfi_offset 6, -12
 3577              		.cfi_offset 7, -8
 3578              		.cfi_offset 14, -4
 3579 0002 0546     		mov	r5, r0
 3580 0004 0C46     		mov	r4, r1
1970:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 3581              		.loc 1 1970 3 is_stmt 1 view .LVU1114
 3582              	.LVL358:
1971:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3583              		.loc 1 1971 3 view .LVU1115
1974:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3584              		.loc 1 1974 3 view .LVU1116
1977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3585              		.loc 1 1977 3 view .LVU1117
1977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3586              		.loc 1 1977 23 is_stmt 0 view .LVU1118
 3587 0006 4988     		ldrh	r1, [r1, #2]
 3588              	.LVL359:
1977:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3589              		.loc 1 1977 6 view .LVU1119
 3590 0008 C9B9     		cbnz	r1, .L142
1979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3591              		.loc 1 1979 24 view .LVU1120
 3592 000a 0226     		movs	r6, #2
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 138


 3593              	.L138:
 3594              	.LVL360:
1986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3595              		.loc 1 1986 3 is_stmt 1 view .LVU1121
1986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3596              		.loc 1 1986 23 is_stmt 0 view .LVU1122
 3597 000c A288     		ldrh	r2, [r4, #4]
1986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3598              		.loc 1 1986 6 view .LVU1123
 3599 000e 012A     		cmp	r2, #1
 3600 0010 17D0     		beq	.L145
1992:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3601              		.loc 1 1992 25 view .LVU1124
 3602 0012 0127     		movs	r7, #1
 3603              	.L139:
 3604              	.LVL361:
1994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3605              		.loc 1 1994 3 is_stmt 1 view .LVU1125
1994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3606              		.loc 1 1994 23 is_stmt 0 view .LVU1126
 3607 0014 2388     		ldrh	r3, [r4]
1994:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3608              		.loc 1 1994 6 view .LVU1127
 3609 0016 B3B9     		cbnz	r3, .L140
1997:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3610              		.loc 1 1997 5 is_stmt 1 view .LVU1128
 3611 0018 2389     		ldrh	r3, [r4, #8]
 3612 001a 2846     		mov	r0, r5
 3613              	.LVL362:
1997:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3614              		.loc 1 1997 5 is_stmt 0 view .LVU1129
 3615 001c FFF7FEFF 		bl	TI1_Config
 3616              	.LVL363:
2000:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
 3617              		.loc 1 2000 5 is_stmt 1 view .LVU1130
 3618 0020 E188     		ldrh	r1, [r4, #6]
 3619 0022 2846     		mov	r0, r5
 3620 0024 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3621              	.LVL364:
2002:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3622              		.loc 1 2002 5 view .LVU1131
 3623 0028 2389     		ldrh	r3, [r4, #8]
 3624 002a 3A46     		mov	r2, r7
 3625 002c 3146     		mov	r1, r6
 3626 002e 2846     		mov	r0, r5
 3627 0030 FFF7FEFF 		bl	TI2_Config
 3628              	.LVL365:
2004:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3629              		.loc 1 2004 5 view .LVU1132
 3630 0034 E188     		ldrh	r1, [r4, #6]
 3631 0036 2846     		mov	r0, r5
 3632 0038 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3633              	.LVL366:
 3634              	.L137:
2018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3635              		.loc 1 2018 1 is_stmt 0 view .LVU1133
 3636 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 139


 3637              	.LVL367:
 3638              	.L142:
1983:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3639              		.loc 1 1983 24 view .LVU1134
 3640 003e 0026     		movs	r6, #0
 3641 0040 E4E7     		b	.L138
 3642              	.LVL368:
 3643              	.L145:
1988:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3644              		.loc 1 1988 25 view .LVU1135
 3645 0042 0227     		movs	r7, #2
 3646 0044 E6E7     		b	.L139
 3647              	.LVL369:
 3648              	.L140:
2009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3649              		.loc 1 2009 5 is_stmt 1 view .LVU1136
 3650 0046 2389     		ldrh	r3, [r4, #8]
 3651 0048 2846     		mov	r0, r5
 3652              	.LVL370:
2009:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3653              		.loc 1 2009 5 is_stmt 0 view .LVU1137
 3654 004a FFF7FEFF 		bl	TI2_Config
 3655              	.LVL371:
2012:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
 3656              		.loc 1 2012 5 is_stmt 1 view .LVU1138
 3657 004e E188     		ldrh	r1, [r4, #6]
 3658 0050 2846     		mov	r0, r5
 3659 0052 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3660              	.LVL372:
2014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 3661              		.loc 1 2014 5 view .LVU1139
 3662 0056 2389     		ldrh	r3, [r4, #8]
 3663 0058 3A46     		mov	r2, r7
 3664 005a 3146     		mov	r1, r6
 3665 005c 2846     		mov	r0, r5
 3666 005e FFF7FEFF 		bl	TI1_Config
 3667              	.LVL373:
2016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3668              		.loc 1 2016 5 view .LVU1140
 3669 0062 E188     		ldrh	r1, [r4, #6]
 3670 0064 2846     		mov	r0, r5
 3671 0066 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3672              	.LVL374:
2018:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3673              		.loc 1 2018 1 is_stmt 0 view .LVU1141
 3674 006a E7E7     		b	.L137
 3675              		.cfi_endproc
 3676              	.LFE175:
 3678              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 3679              		.align	1
 3680              		.global	TIM_SetIC3Prescaler
 3681              		.syntax unified
 3682              		.thumb
 3683              		.thumb_func
 3684              		.fpu fpv4-sp-d16
 3686              	TIM_SetIC3Prescaler:
 3687              	.LVL375:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 140


 3688              	.LFB182:
2138:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3689              		.loc 1 2138 1 is_stmt 1 view -0
 3690              		.cfi_startproc
 3691              		@ args = 0, pretend = 0, frame = 0
 3692              		@ frame_needed = 0, uses_anonymous_args = 0
 3693              		@ link register save eliminated.
2140:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3694              		.loc 1 2140 3 view .LVU1143
2141:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3695              		.loc 1 2141 3 view .LVU1144
2144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3696              		.loc 1 2144 3 view .LVU1145
2144:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3697              		.loc 1 2144 15 is_stmt 0 view .LVU1146
 3698 0000 838B     		ldrh	r3, [r0, #28]
 3699 0002 9BB2     		uxth	r3, r3
 3700 0004 23F00C03 		bic	r3, r3, #12
 3701 0008 9BB2     		uxth	r3, r3
 3702 000a 8383     		strh	r3, [r0, #28]	@ movhi
2147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3703              		.loc 1 2147 3 is_stmt 1 view .LVU1147
2147:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3704              		.loc 1 2147 15 is_stmt 0 view .LVU1148
 3705 000c 838B     		ldrh	r3, [r0, #28]
 3706 000e 9BB2     		uxth	r3, r3
 3707 0010 0B43     		orrs	r3, r3, r1
 3708 0012 8383     		strh	r3, [r0, #28]	@ movhi
2148:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3709              		.loc 1 2148 1 view .LVU1149
 3710 0014 7047     		bx	lr
 3711              		.cfi_endproc
 3712              	.LFE182:
 3714              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 3715              		.align	1
 3716              		.global	TIM_SetIC4Prescaler
 3717              		.syntax unified
 3718              		.thumb
 3719              		.thumb_func
 3720              		.fpu fpv4-sp-d16
 3722              	TIM_SetIC4Prescaler:
 3723              	.LVL376:
 3724              	.LFB183:
2162:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3725              		.loc 1 2162 1 is_stmt 1 view -0
 3726              		.cfi_startproc
 3727              		@ args = 0, pretend = 0, frame = 0
 3728              		@ frame_needed = 0, uses_anonymous_args = 0
 3729              		@ link register save eliminated.
2164:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 3730              		.loc 1 2164 3 view .LVU1151
2165:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3731              		.loc 1 2165 3 view .LVU1152
2168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3732              		.loc 1 2168 3 view .LVU1153
2168:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3733              		.loc 1 2168 15 is_stmt 0 view .LVU1154
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 141


 3734 0000 838B     		ldrh	r3, [r0, #28]
 3735 0002 9BB2     		uxth	r3, r3
 3736 0004 23F44063 		bic	r3, r3, #3072
 3737 0008 9BB2     		uxth	r3, r3
 3738 000a 8383     		strh	r3, [r0, #28]	@ movhi
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3739              		.loc 1 2171 3 is_stmt 1 view .LVU1155
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3740              		.loc 1 2171 15 is_stmt 0 view .LVU1156
 3741 000c 838B     		ldrh	r3, [r0, #28]
 3742 000e 9BB2     		uxth	r3, r3
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3743              		.loc 1 2171 18 view .LVU1157
 3744 0010 0902     		lsls	r1, r1, #8
 3745              	.LVL377:
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3746              		.loc 1 2171 18 view .LVU1158
 3747 0012 89B2     		uxth	r1, r1
2171:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3748              		.loc 1 2171 15 view .LVU1159
 3749 0014 0B43     		orrs	r3, r3, r1
 3750 0016 8383     		strh	r3, [r0, #28]	@ movhi
2172:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 3751              		.loc 1 2172 1 view .LVU1160
 3752 0018 7047     		bx	lr
 3753              		.cfi_endproc
 3754              	.LFE183:
 3756              		.section	.text.TIM_ICInit,"ax",%progbits
 3757              		.align	1
 3758              		.global	TIM_ICInit
 3759              		.syntax unified
 3760              		.thumb
 3761              		.thumb_func
 3762              		.fpu fpv4-sp-d16
 3764              	TIM_ICInit:
 3765              	.LVL378:
 3766              	.LFB173:
1894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3767              		.loc 1 1894 1 is_stmt 1 view -0
 3768              		.cfi_startproc
 3769              		@ args = 0, pretend = 0, frame = 0
 3770              		@ frame_needed = 0, uses_anonymous_args = 0
1894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3771              		.loc 1 1894 1 is_stmt 0 view .LVU1162
 3772 0000 38B5     		push	{r3, r4, r5, lr}
 3773              	.LCFI24:
 3774              		.cfi_def_cfa_offset 16
 3775              		.cfi_offset 3, -16
 3776              		.cfi_offset 4, -12
 3777              		.cfi_offset 5, -8
 3778              		.cfi_offset 14, -4
 3779 0002 0546     		mov	r5, r0
 3780 0004 0C46     		mov	r4, r1
1896:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 3781              		.loc 1 1896 3 is_stmt 1 view .LVU1163
1897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 3782              		.loc 1 1897 3 view .LVU1164
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 142


1898:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 3783              		.loc 1 1898 3 view .LVU1165
1899:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 3784              		.loc 1 1899 3 view .LVU1166
1900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 3785              		.loc 1 1900 3 view .LVU1167
1902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3786              		.loc 1 1902 3 view .LVU1168
1902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3787              		.loc 1 1902 23 is_stmt 0 view .LVU1169
 3788 0006 0B88     		ldrh	r3, [r1]
1902:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3789              		.loc 1 1902 6 view .LVU1170
 3790 0008 6BB1     		cbz	r3, .L154
1911:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3791              		.loc 1 1911 8 is_stmt 1 view .LVU1171
1911:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3792              		.loc 1 1911 11 is_stmt 0 view .LVU1172
 3793 000a 042B     		cmp	r3, #4
 3794 000c 15D0     		beq	.L155
1921:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3795              		.loc 1 1921 8 is_stmt 1 view .LVU1173
1921:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3796              		.loc 1 1921 11 is_stmt 0 view .LVU1174
 3797 000e 082B     		cmp	r3, #8
 3798 0010 1DD0     		beq	.L156
1934:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3799              		.loc 1 1934 5 is_stmt 1 view .LVU1175
1935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3800              		.loc 1 1935 5 view .LVU1176
 3801 0012 0B89     		ldrh	r3, [r1, #8]
 3802 0014 8A88     		ldrh	r2, [r1, #4]
 3803 0016 4988     		ldrh	r1, [r1, #2]
 3804              	.LVL379:
1935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3805              		.loc 1 1935 5 is_stmt 0 view .LVU1177
 3806 0018 FFF7FEFF 		bl	TI4_Config
 3807              	.LVL380:
1939:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3808              		.loc 1 1939 5 is_stmt 1 view .LVU1178
 3809 001c E188     		ldrh	r1, [r4, #6]
 3810 001e 2846     		mov	r0, r5
 3811 0020 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3812              	.LVL381:
 3813              	.L148:
1941:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3814              		.loc 1 1941 1 is_stmt 0 view .LVU1179
 3815 0024 38BD     		pop	{r3, r4, r5, pc}
 3816              	.LVL382:
 3817              	.L154:
1905:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3818              		.loc 1 1905 5 is_stmt 1 view .LVU1180
 3819 0026 0B89     		ldrh	r3, [r1, #8]
 3820 0028 8A88     		ldrh	r2, [r1, #4]
 3821 002a 4988     		ldrh	r1, [r1, #2]
 3822              	.LVL383:
1905:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 143


 3823              		.loc 1 1905 5 is_stmt 0 view .LVU1181
 3824 002c FFF7FEFF 		bl	TI1_Config
 3825              	.LVL384:
1909:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3826              		.loc 1 1909 5 is_stmt 1 view .LVU1182
 3827 0030 E188     		ldrh	r1, [r4, #6]
 3828 0032 2846     		mov	r0, r5
 3829 0034 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3830              	.LVL385:
 3831 0038 F4E7     		b	.L148
 3832              	.LVL386:
 3833              	.L155:
1914:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3834              		.loc 1 1914 5 view .LVU1183
1915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3835              		.loc 1 1915 5 view .LVU1184
 3836 003a 0B89     		ldrh	r3, [r1, #8]
 3837 003c 8A88     		ldrh	r2, [r1, #4]
 3838 003e 4988     		ldrh	r1, [r1, #2]
 3839              	.LVL387:
1915:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3840              		.loc 1 1915 5 is_stmt 0 view .LVU1185
 3841 0040 FFF7FEFF 		bl	TI2_Config
 3842              	.LVL388:
1919:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3843              		.loc 1 1919 5 is_stmt 1 view .LVU1186
 3844 0044 E188     		ldrh	r1, [r4, #6]
 3845 0046 2846     		mov	r0, r5
 3846 0048 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3847              	.LVL389:
 3848 004c EAE7     		b	.L148
 3849              	.LVL390:
 3850              	.L156:
1924:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3851              		.loc 1 1924 5 view .LVU1187
1925:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3852              		.loc 1 1925 5 view .LVU1188
 3853 004e 0B89     		ldrh	r3, [r1, #8]
 3854 0050 8A88     		ldrh	r2, [r1, #4]
 3855 0052 4988     		ldrh	r1, [r1, #2]
 3856              	.LVL391:
1925:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3857              		.loc 1 1925 5 is_stmt 0 view .LVU1189
 3858 0054 FFF7FEFF 		bl	TI3_Config
 3859              	.LVL392:
1929:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 3860              		.loc 1 1929 5 is_stmt 1 view .LVU1190
 3861 0058 E188     		ldrh	r1, [r4, #6]
 3862 005a 2846     		mov	r0, r5
 3863 005c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3864              	.LVL393:
 3865 0060 E0E7     		b	.L148
 3866              		.cfi_endproc
 3867              	.LFE173:
 3869              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 3870              		.align	1
 3871              		.global	TIM_BDTRConfig
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 144


 3872              		.syntax unified
 3873              		.thumb
 3874              		.thumb_func
 3875              		.fpu fpv4-sp-d16
 3877              	TIM_BDTRConfig:
 3878              	.LVL394:
 3879              	.LFB184:
2215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3880              		.loc 1 2215 1 view -0
 3881              		.cfi_startproc
 3882              		@ args = 0, pretend = 0, frame = 0
 3883              		@ frame_needed = 0, uses_anonymous_args = 0
 3884              		@ link register save eliminated.
2215:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3885              		.loc 1 2215 1 is_stmt 0 view .LVU1192
 3886 0000 F0B4     		push	{r4, r5, r6, r7}
 3887              	.LCFI25:
 3888              		.cfi_def_cfa_offset 16
 3889              		.cfi_offset 4, -16
 3890              		.cfi_offset 5, -12
 3891              		.cfi_offset 6, -8
 3892              		.cfi_offset 7, -4
2217:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 3893              		.loc 1 2217 3 is_stmt 1 view .LVU1193
2218:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 3894              		.loc 1 2218 3 view .LVU1194
2219:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 3895              		.loc 1 2219 3 view .LVU1195
2220:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 3896              		.loc 1 2220 3 view .LVU1196
2221:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 3897              		.loc 1 2221 3 view .LVU1197
2222:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 3898              		.loc 1 2222 3 view .LVU1198
2223:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3899              		.loc 1 2223 3 view .LVU1199
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3900              		.loc 1 2227 3 view .LVU1200
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3901              		.loc 1 2227 44 is_stmt 0 view .LVU1201
 3902 0002 0F88     		ldrh	r7, [r1]
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3903              		.loc 1 2227 80 view .LVU1202
 3904 0004 B1F802C0 		ldrh	ip, [r1, #2]
2228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3905              		.loc 1 2228 32 view .LVU1203
 3906 0008 8E88     		ldrh	r6, [r1, #4]
2228:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 3907              		.loc 1 2228 68 view .LVU1204
 3908 000a CD88     		ldrh	r5, [r1, #6]
2229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 3909              		.loc 1 2229 32 view .LVU1205
 3910 000c 0C89     		ldrh	r4, [r1, #8]
2229:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 3911              		.loc 1 2229 64 view .LVU1206
 3912 000e 4A89     		ldrh	r2, [r1, #10]
2230:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 145


 3913              		.loc 1 2230 32 view .LVU1207
 3914 0010 8B89     		ldrh	r3, [r1, #12]
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3915              		.loc 1 2227 14 view .LVU1208
 3916 0012 47EA0C01 		orr	r1, r7, ip
 3917              	.LVL395:
2227:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 3918              		.loc 1 2227 14 view .LVU1209
 3919 0016 3143     		orrs	r1, r1, r6
 3920 0018 2943     		orrs	r1, r1, r5
 3921 001a 2143     		orrs	r1, r1, r4
 3922 001c 0A43     		orrs	r2, r2, r1
 3923 001e 1343     		orrs	r3, r3, r2
 3924 0020 A0F84430 		strh	r3, [r0, #68]	@ movhi
2231:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3925              		.loc 1 2231 1 view .LVU1210
 3926 0024 F0BC     		pop	{r4, r5, r6, r7}
 3927              	.LCFI26:
 3928              		.cfi_restore 7
 3929              		.cfi_restore 6
 3930              		.cfi_restore 5
 3931              		.cfi_restore 4
 3932              		.cfi_def_cfa_offset 0
 3933 0026 7047     		bx	lr
 3934              		.cfi_endproc
 3935              	.LFE184:
 3937              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 3938              		.align	1
 3939              		.global	TIM_BDTRStructInit
 3940              		.syntax unified
 3941              		.thumb
 3942              		.thumb_func
 3943              		.fpu fpv4-sp-d16
 3945              	TIM_BDTRStructInit:
 3946              	.LVL396:
 3947              	.LFB185:
2240:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 3948              		.loc 1 2240 1 is_stmt 1 view -0
 3949              		.cfi_startproc
 3950              		@ args = 0, pretend = 0, frame = 0
 3951              		@ frame_needed = 0, uses_anonymous_args = 0
 3952              		@ link register save eliminated.
2242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3953              		.loc 1 2242 3 view .LVU1212
2242:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 3954              		.loc 1 2242 37 is_stmt 0 view .LVU1213
 3955 0000 0023     		movs	r3, #0
 3956 0002 0380     		strh	r3, [r0]	@ movhi
2243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3957              		.loc 1 2243 3 is_stmt 1 view .LVU1214
2243:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 3958              		.loc 1 2243 37 is_stmt 0 view .LVU1215
 3959 0004 4380     		strh	r3, [r0, #2]	@ movhi
2244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3960              		.loc 1 2244 3 is_stmt 1 view .LVU1216
2244:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 3961              		.loc 1 2244 37 is_stmt 0 view .LVU1217
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 146


 3962 0006 8380     		strh	r3, [r0, #4]	@ movhi
2245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3963              		.loc 1 2245 3 is_stmt 1 view .LVU1218
2245:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 3964              		.loc 1 2245 36 is_stmt 0 view .LVU1219
 3965 0008 C380     		strh	r3, [r0, #6]	@ movhi
2246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3966              		.loc 1 2246 3 is_stmt 1 view .LVU1220
2246:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 3967              		.loc 1 2246 33 is_stmt 0 view .LVU1221
 3968 000a 0381     		strh	r3, [r0, #8]	@ movhi
2247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3969              		.loc 1 2247 3 is_stmt 1 view .LVU1222
2247:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 3970              		.loc 1 2247 41 is_stmt 0 view .LVU1223
 3971 000c 4381     		strh	r3, [r0, #10]	@ movhi
2248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3972              		.loc 1 2248 3 is_stmt 1 view .LVU1224
2248:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 3973              		.loc 1 2248 43 is_stmt 0 view .LVU1225
 3974 000e 8381     		strh	r3, [r0, #12]	@ movhi
2249:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3975              		.loc 1 2249 1 view .LVU1226
 3976 0010 7047     		bx	lr
 3977              		.cfi_endproc
 3978              	.LFE185:
 3980              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 3981              		.align	1
 3982              		.global	TIM_CtrlPWMOutputs
 3983              		.syntax unified
 3984              		.thumb
 3985              		.thumb_func
 3986              		.fpu fpv4-sp-d16
 3988              	TIM_CtrlPWMOutputs:
 3989              	.LVL397:
 3990              	.LFB186:
2259:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 3991              		.loc 1 2259 1 is_stmt 1 view -0
 3992              		.cfi_startproc
 3993              		@ args = 0, pretend = 0, frame = 0
 3994              		@ frame_needed = 0, uses_anonymous_args = 0
 3995              		@ link register save eliminated.
2261:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3996              		.loc 1 2261 3 view .LVU1228
2262:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 3997              		.loc 1 2262 3 view .LVU1229
2264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3998              		.loc 1 2264 3 view .LVU1230
2264:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 3999              		.loc 1 2264 6 is_stmt 0 view .LVU1231
 4000 0000 49B1     		cbz	r1, .L161
2267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4001              		.loc 1 2267 5 is_stmt 1 view .LVU1232
2267:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4002              		.loc 1 2267 16 is_stmt 0 view .LVU1233
 4003 0002 B0F84430 		ldrh	r3, [r0, #68]
 4004 0006 6FEA4343 		mvn	r3, r3, lsl #17
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 147


 4005 000a 6FEA5343 		mvn	r3, r3, lsr #17
 4006 000e 9BB2     		uxth	r3, r3
 4007 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 4008 0014 7047     		bx	lr
 4009              	.L161:
2272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 4010              		.loc 1 2272 5 is_stmt 1 view .LVU1234
2272:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }  
 4011              		.loc 1 2272 16 is_stmt 0 view .LVU1235
 4012 0016 B0F84430 		ldrh	r3, [r0, #68]
 4013 001a C3F30E03 		ubfx	r3, r3, #0, #15
 4014 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
2274:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4015              		.loc 1 2274 1 view .LVU1236
 4016 0022 7047     		bx	lr
 4017              		.cfi_endproc
 4018              	.LFE186:
 4020              		.section	.text.TIM_SelectCOM,"ax",%progbits
 4021              		.align	1
 4022              		.global	TIM_SelectCOM
 4023              		.syntax unified
 4024              		.thumb
 4025              		.thumb_func
 4026              		.fpu fpv4-sp-d16
 4028              	TIM_SelectCOM:
 4029              	.LVL398:
 4030              	.LFB187:
2284:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4031              		.loc 1 2284 1 is_stmt 1 view -0
 4032              		.cfi_startproc
 4033              		@ args = 0, pretend = 0, frame = 0
 4034              		@ frame_needed = 0, uses_anonymous_args = 0
 4035              		@ link register save eliminated.
2286:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4036              		.loc 1 2286 3 view .LVU1238
2287:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4037              		.loc 1 2287 3 view .LVU1239
2289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4038              		.loc 1 2289 3 view .LVU1240
2289:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4039              		.loc 1 2289 6 is_stmt 0 view .LVU1241
 4040 0000 29B1     		cbz	r1, .L164
2292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4041              		.loc 1 2292 5 is_stmt 1 view .LVU1242
2292:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4042              		.loc 1 2292 15 is_stmt 0 view .LVU1243
 4043 0002 8388     		ldrh	r3, [r0, #4]
 4044 0004 9BB2     		uxth	r3, r3
 4045 0006 43F00403 		orr	r3, r3, #4
 4046 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4047 000c 7047     		bx	lr
 4048              	.L164:
2297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4049              		.loc 1 2297 5 is_stmt 1 view .LVU1244
2297:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4050              		.loc 1 2297 15 is_stmt 0 view .LVU1245
 4051 000e 8388     		ldrh	r3, [r0, #4]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 148


 4052 0010 9BB2     		uxth	r3, r3
 4053 0012 23F00403 		bic	r3, r3, #4
 4054 0016 9BB2     		uxth	r3, r3
 4055 0018 8380     		strh	r3, [r0, #4]	@ movhi
2299:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4056              		.loc 1 2299 1 view .LVU1246
 4057 001a 7047     		bx	lr
 4058              		.cfi_endproc
 4059              	.LFE187:
 4061              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 4062              		.align	1
 4063              		.global	TIM_CCPreloadControl
 4064              		.syntax unified
 4065              		.thumb
 4066              		.thumb_func
 4067              		.fpu fpv4-sp-d16
 4069              	TIM_CCPreloadControl:
 4070              	.LVL399:
 4071              	.LFB188:
2309:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4072              		.loc 1 2309 1 is_stmt 1 view -0
 4073              		.cfi_startproc
 4074              		@ args = 0, pretend = 0, frame = 0
 4075              		@ frame_needed = 0, uses_anonymous_args = 0
 4076              		@ link register save eliminated.
2311:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4077              		.loc 1 2311 3 view .LVU1248
2312:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4078              		.loc 1 2312 3 view .LVU1249
2313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4079              		.loc 1 2313 3 view .LVU1250
2313:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4080              		.loc 1 2313 6 is_stmt 0 view .LVU1251
 4081 0000 29B1     		cbz	r1, .L167
2316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4082              		.loc 1 2316 5 is_stmt 1 view .LVU1252
2316:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4083              		.loc 1 2316 15 is_stmt 0 view .LVU1253
 4084 0002 8388     		ldrh	r3, [r0, #4]
 4085 0004 9BB2     		uxth	r3, r3
 4086 0006 43F00103 		orr	r3, r3, #1
 4087 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4088 000c 7047     		bx	lr
 4089              	.L167:
2321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4090              		.loc 1 2321 5 is_stmt 1 view .LVU1254
2321:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4091              		.loc 1 2321 15 is_stmt 0 view .LVU1255
 4092 000e 8388     		ldrh	r3, [r0, #4]
 4093 0010 9BB2     		uxth	r3, r3
 4094 0012 23F00103 		bic	r3, r3, #1
 4095 0016 9BB2     		uxth	r3, r3
 4096 0018 8380     		strh	r3, [r0, #4]	@ movhi
2323:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 4097              		.loc 1 2323 1 view .LVU1256
 4098 001a 7047     		bx	lr
 4099              		.cfi_endproc
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 149


 4100              	.LFE188:
 4102              		.section	.text.TIM_ITConfig,"ax",%progbits
 4103              		.align	1
 4104              		.global	TIM_ITConfig
 4105              		.syntax unified
 4106              		.thumb
 4107              		.thumb_func
 4108              		.fpu fpv4-sp-d16
 4110              	TIM_ITConfig:
 4111              	.LVL400:
 4112              	.LFB189:
2366:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4113              		.loc 1 2366 1 is_stmt 1 view -0
 4114              		.cfi_startproc
 4115              		@ args = 0, pretend = 0, frame = 0
 4116              		@ frame_needed = 0, uses_anonymous_args = 0
 4117              		@ link register save eliminated.
2368:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 4118              		.loc 1 2368 3 view .LVU1258
2369:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4119              		.loc 1 2369 3 view .LVU1259
2370:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4120              		.loc 1 2370 3 view .LVU1260
2372:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4121              		.loc 1 2372 3 view .LVU1261
2372:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4122              		.loc 1 2372 6 is_stmt 0 view .LVU1262
 4123 0000 22B1     		cbz	r2, .L170
2375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4124              		.loc 1 2375 5 is_stmt 1 view .LVU1263
2375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4125              		.loc 1 2375 16 is_stmt 0 view .LVU1264
 4126 0002 8389     		ldrh	r3, [r0, #12]
 4127 0004 9BB2     		uxth	r3, r3
 4128 0006 1943     		orrs	r1, r1, r3
 4129              	.LVL401:
2375:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4130              		.loc 1 2375 16 view .LVU1265
 4131 0008 8181     		strh	r1, [r0, #12]	@ movhi
 4132 000a 7047     		bx	lr
 4133              	.LVL402:
 4134              	.L170:
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4135              		.loc 1 2380 5 is_stmt 1 view .LVU1266
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4136              		.loc 1 2380 16 is_stmt 0 view .LVU1267
 4137 000c 8389     		ldrh	r3, [r0, #12]
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4138              		.loc 1 2380 19 view .LVU1268
 4139 000e C943     		mvns	r1, r1
 4140              	.LVL403:
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4141              		.loc 1 2380 19 view .LVU1269
 4142 0010 89B2     		uxth	r1, r1
2380:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4143              		.loc 1 2380 16 view .LVU1270
 4144 0012 1940     		ands	r1, r1, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 150


 4145 0014 8181     		strh	r1, [r0, #12]	@ movhi
2382:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4146              		.loc 1 2382 1 view .LVU1271
 4147 0016 7047     		bx	lr
 4148              		.cfi_endproc
 4149              	.LFE189:
 4151              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 4152              		.align	1
 4153              		.global	TIM_GenerateEvent
 4154              		.syntax unified
 4155              		.thumb
 4156              		.thumb_func
 4157              		.fpu fpv4-sp-d16
 4159              	TIM_GenerateEvent:
 4160              	.LVL404:
 4161              	.LFB190:
2404:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4162              		.loc 1 2404 1 is_stmt 1 view -0
 4163              		.cfi_startproc
 4164              		@ args = 0, pretend = 0, frame = 0
 4165              		@ frame_needed = 0, uses_anonymous_args = 0
 4166              		@ link register save eliminated.
2406:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 4167              		.loc 1 2406 3 view .LVU1273
2407:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  
 4168              		.loc 1 2407 3 view .LVU1274
2410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4169              		.loc 1 2410 3 view .LVU1275
2410:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4170              		.loc 1 2410 13 is_stmt 0 view .LVU1276
 4171 0000 8182     		strh	r1, [r0, #20]	@ movhi
2411:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4172              		.loc 1 2411 1 view .LVU1277
 4173 0002 7047     		bx	lr
 4174              		.cfi_endproc
 4175              	.LFE190:
 4177              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 4178              		.align	1
 4179              		.global	TIM_GetFlagStatus
 4180              		.syntax unified
 4181              		.thumb
 4182              		.thumb_func
 4183              		.fpu fpv4-sp-d16
 4185              	TIM_GetFlagStatus:
 4186              	.LVL405:
 4187              	.LFB191:
2437:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4188              		.loc 1 2437 1 is_stmt 1 view -0
 4189              		.cfi_startproc
 4190              		@ args = 0, pretend = 0, frame = 0
 4191              		@ frame_needed = 0, uses_anonymous_args = 0
 4192              		@ link register save eliminated.
2438:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4193              		.loc 1 2438 3 view .LVU1279
2440:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
 4194              		.loc 1 2440 3 view .LVU1280
2441:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 151


 4195              		.loc 1 2441 3 view .LVU1281
2444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4196              		.loc 1 2444 3 view .LVU1282
2444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4197              		.loc 1 2444 12 is_stmt 0 view .LVU1283
 4198 0000 038A     		ldrh	r3, [r0, #16]
2444:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4199              		.loc 1 2444 6 view .LVU1284
 4200 0002 1942     		tst	r1, r3
 4201 0004 01D0     		beq	.L175
2446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4202              		.loc 1 2446 15 view .LVU1285
 4203 0006 0120     		movs	r0, #1
 4204              	.LVL406:
2446:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4205              		.loc 1 2446 15 view .LVU1286
 4206 0008 7047     		bx	lr
 4207              	.LVL407:
 4208              	.L175:
2450:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4209              		.loc 1 2450 15 view .LVU1287
 4210 000a 0020     		movs	r0, #0
 4211              	.LVL408:
2452:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4212              		.loc 1 2452 3 is_stmt 1 view .LVU1288
2453:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4213              		.loc 1 2453 1 is_stmt 0 view .LVU1289
 4214 000c 7047     		bx	lr
 4215              		.cfi_endproc
 4216              	.LFE191:
 4218              		.section	.text.TIM_ClearFlag,"ax",%progbits
 4219              		.align	1
 4220              		.global	TIM_ClearFlag
 4221              		.syntax unified
 4222              		.thumb
 4223              		.thumb_func
 4224              		.fpu fpv4-sp-d16
 4226              	TIM_ClearFlag:
 4227              	.LVL409:
 4228              	.LFB192:
2479:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4229              		.loc 1 2479 1 is_stmt 1 view -0
 4230              		.cfi_startproc
 4231              		@ args = 0, pretend = 0, frame = 0
 4232              		@ frame_needed = 0, uses_anonymous_args = 0
 4233              		@ link register save eliminated.
2481:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 4234              		.loc 1 2481 3 view .LVU1291
2484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4235              		.loc 1 2484 3 view .LVU1292
2484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4236              		.loc 1 2484 14 is_stmt 0 view .LVU1293
 4237 0000 C943     		mvns	r1, r1
 4238              	.LVL410:
2484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4239              		.loc 1 2484 14 view .LVU1294
 4240 0002 89B2     		uxth	r1, r1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 152


2484:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4241              		.loc 1 2484 12 view .LVU1295
 4242 0004 0182     		strh	r1, [r0, #16]	@ movhi
2485:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4243              		.loc 1 2485 1 view .LVU1296
 4244 0006 7047     		bx	lr
 4245              		.cfi_endproc
 4246              	.LFE192:
 4248              		.section	.text.TIM_GetITStatus,"ax",%progbits
 4249              		.align	1
 4250              		.global	TIM_GetITStatus
 4251              		.syntax unified
 4252              		.thumb
 4253              		.thumb_func
 4254              		.fpu fpv4-sp-d16
 4256              	TIM_GetITStatus:
 4257              	.LVL411:
 4258              	.LFB193:
2507:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4259              		.loc 1 2507 1 is_stmt 1 view -0
 4260              		.cfi_startproc
 4261              		@ args = 0, pretend = 0, frame = 0
 4262              		@ frame_needed = 0, uses_anonymous_args = 0
 4263              		@ link register save eliminated.
2508:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 4264              		.loc 1 2508 3 view .LVU1298
2509:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4265              		.loc 1 2509 3 view .LVU1299
2511:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
 4266              		.loc 1 2511 3 view .LVU1300
2512:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****    
 4267              		.loc 1 2512 3 view .LVU1301
2514:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4268              		.loc 1 2514 3 view .LVU1302
2514:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4269              		.loc 1 2514 18 is_stmt 0 view .LVU1303
 4270 0000 028A     		ldrh	r2, [r0, #16]
 4271              	.LVL412:
2516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4272              		.loc 1 2516 3 is_stmt 1 view .LVU1304
2516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4273              		.loc 1 2516 18 is_stmt 0 view .LVU1305
 4274 0002 8389     		ldrh	r3, [r0, #12]
2516:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4275              		.loc 1 2516 12 view .LVU1306
 4276 0004 0B40     		ands	r3, r3, r1
 4277              	.LVL413:
2517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4278              		.loc 1 2517 3 is_stmt 1 view .LVU1307
2517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4279              		.loc 1 2517 6 is_stmt 0 view .LVU1308
 4280 0006 1142     		tst	r1, r2
 4281 0008 02D0     		beq	.L179
2517:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4282              		.loc 1 2517 37 discriminator 1 view .LVU1309
 4283 000a 1BB9     		cbnz	r3, .L180
2523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 153


 4284              		.loc 1 2523 15 view .LVU1310
 4285 000c 0020     		movs	r0, #0
 4286              	.LVL414:
2523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4287              		.loc 1 2523 15 view .LVU1311
 4288 000e 7047     		bx	lr
 4289              	.LVL415:
 4290              	.L179:
2523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4291              		.loc 1 2523 15 view .LVU1312
 4292 0010 0020     		movs	r0, #0
 4293              	.LVL416:
2523:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4294              		.loc 1 2523 15 view .LVU1313
 4295 0012 7047     		bx	lr
 4296              	.LVL417:
 4297              	.L180:
2519:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4298              		.loc 1 2519 15 view .LVU1314
 4299 0014 0120     		movs	r0, #1
 4300              	.LVL418:
2525:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4301              		.loc 1 2525 3 is_stmt 1 view .LVU1315
2526:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4302              		.loc 1 2526 1 is_stmt 0 view .LVU1316
 4303 0016 7047     		bx	lr
 4304              		.cfi_endproc
 4305              	.LFE193:
 4307              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 4308              		.align	1
 4309              		.global	TIM_ClearITPendingBit
 4310              		.syntax unified
 4311              		.thumb
 4312              		.thumb_func
 4313              		.fpu fpv4-sp-d16
 4315              	TIM_ClearITPendingBit:
 4316              	.LVL419:
 4317              	.LFB194:
2548:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4318              		.loc 1 2548 1 is_stmt 1 view -0
 4319              		.cfi_startproc
 4320              		@ args = 0, pretend = 0, frame = 0
 4321              		@ frame_needed = 0, uses_anonymous_args = 0
 4322              		@ link register save eliminated.
2550:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4323              		.loc 1 2550 3 view .LVU1318
2553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4324              		.loc 1 2553 3 view .LVU1319
2553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4325              		.loc 1 2553 14 is_stmt 0 view .LVU1320
 4326 0000 C943     		mvns	r1, r1
 4327              	.LVL420:
2553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4328              		.loc 1 2553 14 view .LVU1321
 4329 0002 89B2     		uxth	r1, r1
2553:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4330              		.loc 1 2553 12 view .LVU1322
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 154


 4331 0004 0182     		strh	r1, [r0, #16]	@ movhi
2554:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4332              		.loc 1 2554 1 view .LVU1323
 4333 0006 7047     		bx	lr
 4334              		.cfi_endproc
 4335              	.LFE194:
 4337              		.section	.text.TIM_DMAConfig,"ax",%progbits
 4338              		.align	1
 4339              		.global	TIM_DMAConfig
 4340              		.syntax unified
 4341              		.thumb
 4342              		.thumb_func
 4343              		.fpu fpv4-sp-d16
 4345              	TIM_DMAConfig:
 4346              	.LVL421:
 4347              	.LFB195:
2585:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4348              		.loc 1 2585 1 is_stmt 1 view -0
 4349              		.cfi_startproc
 4350              		@ args = 0, pretend = 0, frame = 0
 4351              		@ frame_needed = 0, uses_anonymous_args = 0
 4352              		@ link register save eliminated.
2587:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
 4353              		.loc 1 2587 3 view .LVU1325
2588:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 4354              		.loc 1 2588 3 view .LVU1326
2589:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4355              		.loc 1 2589 3 view .LVU1327
2592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4356              		.loc 1 2592 3 view .LVU1328
2592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4357              		.loc 1 2592 13 is_stmt 0 view .LVU1329
 4358 0000 1143     		orrs	r1, r1, r2
 4359              	.LVL422:
2592:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4360              		.loc 1 2592 13 view .LVU1330
 4361 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
2593:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4362              		.loc 1 2593 1 view .LVU1331
 4363 0006 7047     		bx	lr
 4364              		.cfi_endproc
 4365              	.LFE195:
 4367              		.section	.text.TIM_DMACmd,"ax",%progbits
 4368              		.align	1
 4369              		.global	TIM_DMACmd
 4370              		.syntax unified
 4371              		.thumb
 4372              		.thumb_func
 4373              		.fpu fpv4-sp-d16
 4375              	TIM_DMACmd:
 4376              	.LVL423:
 4377              	.LFB196:
2612:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4378              		.loc 1 2612 1 is_stmt 1 view -0
 4379              		.cfi_startproc
 4380              		@ args = 0, pretend = 0, frame = 0
 4381              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 155


 4382              		@ link register save eliminated.
2614:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 4383              		.loc 1 2614 3 view .LVU1333
2615:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4384              		.loc 1 2615 3 view .LVU1334
2616:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4385              		.loc 1 2616 3 view .LVU1335
2618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4386              		.loc 1 2618 3 view .LVU1336
2618:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4387              		.loc 1 2618 6 is_stmt 0 view .LVU1337
 4388 0000 22B1     		cbz	r2, .L184
2621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4389              		.loc 1 2621 5 is_stmt 1 view .LVU1338
2621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4390              		.loc 1 2621 16 is_stmt 0 view .LVU1339
 4391 0002 8389     		ldrh	r3, [r0, #12]
 4392 0004 9BB2     		uxth	r3, r3
 4393 0006 1943     		orrs	r1, r1, r3
 4394              	.LVL424:
2621:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4395              		.loc 1 2621 16 view .LVU1340
 4396 0008 8181     		strh	r1, [r0, #12]	@ movhi
 4397 000a 7047     		bx	lr
 4398              	.LVL425:
 4399              	.L184:
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4400              		.loc 1 2626 5 is_stmt 1 view .LVU1341
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4401              		.loc 1 2626 16 is_stmt 0 view .LVU1342
 4402 000c 8389     		ldrh	r3, [r0, #12]
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4403              		.loc 1 2626 19 view .LVU1343
 4404 000e C943     		mvns	r1, r1
 4405              	.LVL426:
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4406              		.loc 1 2626 19 view .LVU1344
 4407 0010 89B2     		uxth	r1, r1
2626:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4408              		.loc 1 2626 16 view .LVU1345
 4409 0012 1940     		ands	r1, r1, r3
 4410 0014 8181     		strh	r1, [r0, #12]	@ movhi
2628:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4411              		.loc 1 2628 1 view .LVU1346
 4412 0016 7047     		bx	lr
 4413              		.cfi_endproc
 4414              	.LFE196:
 4416              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 4417              		.align	1
 4418              		.global	TIM_SelectCCDMA
 4419              		.syntax unified
 4420              		.thumb
 4421              		.thumb_func
 4422              		.fpu fpv4-sp-d16
 4424              	TIM_SelectCCDMA:
 4425              	.LVL427:
 4426              	.LFB197:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 156


2638:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4427              		.loc 1 2638 1 is_stmt 1 view -0
 4428              		.cfi_startproc
 4429              		@ args = 0, pretend = 0, frame = 0
 4430              		@ frame_needed = 0, uses_anonymous_args = 0
 4431              		@ link register save eliminated.
2640:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4432              		.loc 1 2640 3 view .LVU1348
2641:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4433              		.loc 1 2641 3 view .LVU1349
2643:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4434              		.loc 1 2643 3 view .LVU1350
2643:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4435              		.loc 1 2643 6 is_stmt 0 view .LVU1351
 4436 0000 29B1     		cbz	r1, .L187
2646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4437              		.loc 1 2646 5 is_stmt 1 view .LVU1352
2646:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4438              		.loc 1 2646 15 is_stmt 0 view .LVU1353
 4439 0002 8388     		ldrh	r3, [r0, #4]
 4440 0004 9BB2     		uxth	r3, r3
 4441 0006 43F00803 		orr	r3, r3, #8
 4442 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4443 000c 7047     		bx	lr
 4444              	.L187:
2651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4445              		.loc 1 2651 5 is_stmt 1 view .LVU1354
2651:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4446              		.loc 1 2651 15 is_stmt 0 view .LVU1355
 4447 000e 8388     		ldrh	r3, [r0, #4]
 4448 0010 9BB2     		uxth	r3, r3
 4449 0012 23F00803 		bic	r3, r3, #8
 4450 0016 9BB2     		uxth	r3, r3
 4451 0018 8380     		strh	r3, [r0, #4]	@ movhi
2653:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 4452              		.loc 1 2653 1 view .LVU1356
 4453 001a 7047     		bx	lr
 4454              		.cfi_endproc
 4455              	.LFE197:
 4457              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 4458              		.align	1
 4459              		.global	TIM_InternalClockConfig
 4460              		.syntax unified
 4461              		.thumb
 4462              		.thumb_func
 4463              		.fpu fpv4-sp-d16
 4465              	TIM_InternalClockConfig:
 4466              	.LVL428:
 4467              	.LFB198:
2677:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4468              		.loc 1 2677 1 is_stmt 1 view -0
 4469              		.cfi_startproc
 4470              		@ args = 0, pretend = 0, frame = 0
 4471              		@ frame_needed = 0, uses_anonymous_args = 0
 4472              		@ link register save eliminated.
2679:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4473              		.loc 1 2679 3 view .LVU1358
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 157


2682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4474              		.loc 1 2682 3 view .LVU1359
2682:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4475              		.loc 1 2682 14 is_stmt 0 view .LVU1360
 4476 0000 0389     		ldrh	r3, [r0, #8]
 4477 0002 9BB2     		uxth	r3, r3
 4478 0004 23F00703 		bic	r3, r3, #7
 4479 0008 9BB2     		uxth	r3, r3
 4480 000a 0381     		strh	r3, [r0, #8]	@ movhi
2683:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4481              		.loc 1 2683 1 view .LVU1361
 4482 000c 7047     		bx	lr
 4483              		.cfi_endproc
 4484              	.LFE198:
 4486              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 4487              		.align	1
 4488              		.global	TIM_SelectInputTrigger
 4489              		.syntax unified
 4490              		.thumb
 4491              		.thumb_func
 4492              		.fpu fpv4-sp-d16
 4494              	TIM_SelectInputTrigger:
 4495              	.LVL429:
 4496              	.LFB203:
2886:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4497              		.loc 1 2886 1 is_stmt 1 view -0
 4498              		.cfi_startproc
 4499              		@ args = 0, pretend = 0, frame = 0
 4500              		@ frame_needed = 0, uses_anonymous_args = 0
 4501              		@ link register save eliminated.
2887:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4502              		.loc 1 2887 3 view .LVU1363
2890:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4503              		.loc 1 2890 3 view .LVU1364
2891:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4504              		.loc 1 2891 3 view .LVU1365
2894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4505              		.loc 1 2894 3 view .LVU1366
2894:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4506              		.loc 1 2894 11 is_stmt 0 view .LVU1367
 4507 0000 0389     		ldrh	r3, [r0, #8]
 4508 0002 9BB2     		uxth	r3, r3
 4509              	.LVL430:
2897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4510              		.loc 1 2897 3 is_stmt 1 view .LVU1368
2897:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4511              		.loc 1 2897 11 is_stmt 0 view .LVU1369
 4512 0004 23F07003 		bic	r3, r3, #112
 4513              	.LVL431:
2900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4514              		.loc 1 2900 3 is_stmt 1 view .LVU1370
2900:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4515              		.loc 1 2900 11 is_stmt 0 view .LVU1371
 4516 0008 0B43     		orrs	r3, r3, r1
 4517              	.LVL432:
2903:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4518              		.loc 1 2903 3 is_stmt 1 view .LVU1372
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 158


2903:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4519              		.loc 1 2903 14 is_stmt 0 view .LVU1373
 4520 000a 0381     		strh	r3, [r0, #8]	@ movhi
2904:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4521              		.loc 1 2904 1 view .LVU1374
 4522 000c 7047     		bx	lr
 4523              		.cfi_endproc
 4524              	.LFE203:
 4526              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 4527              		.align	1
 4528              		.global	TIM_ITRxExternalClockConfig
 4529              		.syntax unified
 4530              		.thumb
 4531              		.thumb_func
 4532              		.fpu fpv4-sp-d16
 4534              	TIM_ITRxExternalClockConfig:
 4535              	.LVL433:
 4536              	.LFB199:
2698:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4537              		.loc 1 2698 1 is_stmt 1 view -0
 4538              		.cfi_startproc
 4539              		@ args = 0, pretend = 0, frame = 0
 4540              		@ frame_needed = 0, uses_anonymous_args = 0
2698:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4541              		.loc 1 2698 1 is_stmt 0 view .LVU1376
 4542 0000 10B5     		push	{r4, lr}
 4543              	.LCFI27:
 4544              		.cfi_def_cfa_offset 8
 4545              		.cfi_offset 4, -8
 4546              		.cfi_offset 14, -4
 4547 0002 0446     		mov	r4, r0
2700:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 4548              		.loc 1 2700 3 is_stmt 1 view .LVU1377
2701:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4549              		.loc 1 2701 3 view .LVU1378
2704:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4550              		.loc 1 2704 3 view .LVU1379
 4551 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4552              	.LVL434:
2707:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4553              		.loc 1 2707 3 view .LVU1380
2707:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4554              		.loc 1 2707 14 is_stmt 0 view .LVU1381
 4555 0008 2389     		ldrh	r3, [r4, #8]
 4556 000a 9BB2     		uxth	r3, r3
 4557 000c 43F00703 		orr	r3, r3, #7
 4558 0010 2381     		strh	r3, [r4, #8]	@ movhi
2708:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4559              		.loc 1 2708 1 view .LVU1382
 4560 0012 10BD     		pop	{r4, pc}
2708:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4561              		.loc 1 2708 1 view .LVU1383
 4562              		.cfi_endproc
 4563              	.LFE199:
 4565              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 4566              		.align	1
 4567              		.global	TIM_TIxExternalClockConfig
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 159


 4568              		.syntax unified
 4569              		.thumb
 4570              		.thumb_func
 4571              		.fpu fpv4-sp-d16
 4573              	TIM_TIxExternalClockConfig:
 4574              	.LVL435:
 4575              	.LFB200:
2729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4576              		.loc 1 2729 1 is_stmt 1 view -0
 4577              		.cfi_startproc
 4578              		@ args = 0, pretend = 0, frame = 0
 4579              		@ frame_needed = 0, uses_anonymous_args = 0
2729:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4580              		.loc 1 2729 1 is_stmt 0 view .LVU1385
 4581 0000 38B5     		push	{r3, r4, r5, lr}
 4582              	.LCFI28:
 4583              		.cfi_def_cfa_offset 16
 4584              		.cfi_offset 3, -16
 4585              		.cfi_offset 4, -12
 4586              		.cfi_offset 5, -8
 4587              		.cfi_offset 14, -4
 4588 0002 0446     		mov	r4, r0
 4589 0004 0D46     		mov	r5, r1
 4590 0006 1146     		mov	r1, r2
 4591              	.LVL436:
2731:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
 4592              		.loc 1 2731 3 is_stmt 1 view .LVU1386
2732:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
 4593              		.loc 1 2732 3 view .LVU1387
2733:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4594              		.loc 1 2733 3 view .LVU1388
2736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4595              		.loc 1 2736 3 view .LVU1389
2736:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 4596              		.loc 1 2736 6 is_stmt 0 view .LVU1390
 4597 0008 602D     		cmp	r5, #96
 4598 000a 0CD0     		beq	.L197
2742:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4599              		.loc 1 2742 5 is_stmt 1 view .LVU1391
 4600 000c 0122     		movs	r2, #1
 4601              	.LVL437:
2742:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4602              		.loc 1 2742 5 is_stmt 0 view .LVU1392
 4603 000e FFF7FEFF 		bl	TI1_Config
 4604              	.LVL438:
 4605              	.L195:
2745:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
 4606              		.loc 1 2745 3 is_stmt 1 view .LVU1393
 4607 0012 2946     		mov	r1, r5
 4608 0014 2046     		mov	r0, r4
 4609 0016 FFF7FEFF 		bl	TIM_SelectInputTrigger
 4610              	.LVL439:
2747:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4611              		.loc 1 2747 3 view .LVU1394
2747:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4612              		.loc 1 2747 14 is_stmt 0 view .LVU1395
 4613 001a 2389     		ldrh	r3, [r4, #8]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 160


 4614 001c 9BB2     		uxth	r3, r3
 4615 001e 43F00703 		orr	r3, r3, #7
 4616 0022 2381     		strh	r3, [r4, #8]	@ movhi
2748:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4617              		.loc 1 2748 1 view .LVU1396
 4618 0024 38BD     		pop	{r3, r4, r5, pc}
 4619              	.LVL440:
 4620              	.L197:
2738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4621              		.loc 1 2738 5 is_stmt 1 view .LVU1397
 4622 0026 0122     		movs	r2, #1
 4623              	.LVL441:
2738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4624              		.loc 1 2738 5 is_stmt 0 view .LVU1398
 4625 0028 FFF7FEFF 		bl	TI2_Config
 4626              	.LVL442:
2738:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 4627              		.loc 1 2738 5 view .LVU1399
 4628 002c F1E7     		b	.L195
 4629              		.cfi_endproc
 4630              	.LFE200:
 4632              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4633              		.align	1
 4634              		.global	TIM_SelectOutputTrigger
 4635              		.syntax unified
 4636              		.thumb
 4637              		.thumb_func
 4638              		.fpu fpv4-sp-d16
 4640              	TIM_SelectOutputTrigger:
 4641              	.LVL443:
 4642              	.LFB204:
2929:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4643              		.loc 1 2929 1 is_stmt 1 view -0
 4644              		.cfi_startproc
 4645              		@ args = 0, pretend = 0, frame = 0
 4646              		@ frame_needed = 0, uses_anonymous_args = 0
 4647              		@ link register save eliminated.
2931:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
 4648              		.loc 1 2931 3 view .LVU1401
2932:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4649              		.loc 1 2932 3 view .LVU1402
2935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4650              		.loc 1 2935 3 view .LVU1403
2935:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Select the TRGO source */
 4651              		.loc 1 2935 13 is_stmt 0 view .LVU1404
 4652 0000 8388     		ldrh	r3, [r0, #4]
 4653 0002 9BB2     		uxth	r3, r3
 4654 0004 23F07003 		bic	r3, r3, #112
 4655 0008 9BB2     		uxth	r3, r3
 4656 000a 8380     		strh	r3, [r0, #4]	@ movhi
2937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4657              		.loc 1 2937 3 is_stmt 1 view .LVU1405
2937:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4658              		.loc 1 2937 13 is_stmt 0 view .LVU1406
 4659 000c 8388     		ldrh	r3, [r0, #4]
 4660 000e 9BB2     		uxth	r3, r3
 4661 0010 0B43     		orrs	r3, r3, r1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 161


 4662 0012 8380     		strh	r3, [r0, #4]	@ movhi
2938:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4663              		.loc 1 2938 1 view .LVU1407
 4664 0014 7047     		bx	lr
 4665              		.cfi_endproc
 4666              	.LFE204:
 4668              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4669              		.align	1
 4670              		.global	TIM_SelectSlaveMode
 4671              		.syntax unified
 4672              		.thumb
 4673              		.thumb_func
 4674              		.fpu fpv4-sp-d16
 4676              	TIM_SelectSlaveMode:
 4677              	.LVL444:
 4678              	.LFB205:
2953:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4679              		.loc 1 2953 1 is_stmt 1 view -0
 4680              		.cfi_startproc
 4681              		@ args = 0, pretend = 0, frame = 0
 4682              		@ frame_needed = 0, uses_anonymous_args = 0
 4683              		@ link register save eliminated.
2955:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 4684              		.loc 1 2955 3 view .LVU1409
2956:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4685              		.loc 1 2956 3 view .LVU1410
2959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4686              		.loc 1 2959 3 view .LVU1411
2959:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4687              		.loc 1 2959 14 is_stmt 0 view .LVU1412
 4688 0000 0389     		ldrh	r3, [r0, #8]
 4689 0002 9BB2     		uxth	r3, r3
 4690 0004 23F00703 		bic	r3, r3, #7
 4691 0008 9BB2     		uxth	r3, r3
 4692 000a 0381     		strh	r3, [r0, #8]	@ movhi
2962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4693              		.loc 1 2962 3 is_stmt 1 view .LVU1413
2962:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4694              		.loc 1 2962 14 is_stmt 0 view .LVU1414
 4695 000c 0389     		ldrh	r3, [r0, #8]
 4696 000e 9BB2     		uxth	r3, r3
 4697 0010 0B43     		orrs	r3, r3, r1
 4698 0012 0381     		strh	r3, [r0, #8]	@ movhi
2963:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4699              		.loc 1 2963 1 view .LVU1415
 4700 0014 7047     		bx	lr
 4701              		.cfi_endproc
 4702              	.LFE205:
 4704              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4705              		.align	1
 4706              		.global	TIM_SelectMasterSlaveMode
 4707              		.syntax unified
 4708              		.thumb
 4709              		.thumb_func
 4710              		.fpu fpv4-sp-d16
 4712              	TIM_SelectMasterSlaveMode:
 4713              	.LVL445:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 162


 4714              	.LFB206:
2976:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4715              		.loc 1 2976 1 is_stmt 1 view -0
 4716              		.cfi_startproc
 4717              		@ args = 0, pretend = 0, frame = 0
 4718              		@ frame_needed = 0, uses_anonymous_args = 0
 4719              		@ link register save eliminated.
2978:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
 4720              		.loc 1 2978 3 view .LVU1417
2979:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4721              		.loc 1 2979 3 view .LVU1418
2982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4722              		.loc 1 2982 3 view .LVU1419
2982:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4723              		.loc 1 2982 14 is_stmt 0 view .LVU1420
 4724 0000 0389     		ldrh	r3, [r0, #8]
 4725 0002 9BB2     		uxth	r3, r3
 4726 0004 23F08003 		bic	r3, r3, #128
 4727 0008 9BB2     		uxth	r3, r3
 4728 000a 0381     		strh	r3, [r0, #8]	@ movhi
2985:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4729              		.loc 1 2985 3 is_stmt 1 view .LVU1421
2985:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4730              		.loc 1 2985 14 is_stmt 0 view .LVU1422
 4731 000c 0389     		ldrh	r3, [r0, #8]
 4732 000e 9BB2     		uxth	r3, r3
 4733 0010 0B43     		orrs	r3, r3, r1
 4734 0012 0381     		strh	r3, [r0, #8]	@ movhi
2986:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4735              		.loc 1 2986 1 view .LVU1423
 4736 0014 7047     		bx	lr
 4737              		.cfi_endproc
 4738              	.LFE206:
 4740              		.section	.text.TIM_ETRConfig,"ax",%progbits
 4741              		.align	1
 4742              		.global	TIM_ETRConfig
 4743              		.syntax unified
 4744              		.thumb
 4745              		.thumb_func
 4746              		.fpu fpv4-sp-d16
 4748              	TIM_ETRConfig:
 4749              	.LVL446:
 4750              	.LFB207:
3007:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4751              		.loc 1 3007 1 is_stmt 1 view -0
 4752              		.cfi_startproc
 4753              		@ args = 0, pretend = 0, frame = 0
 4754              		@ frame_needed = 0, uses_anonymous_args = 0
 4755              		@ link register save eliminated.
3007:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4756              		.loc 1 3007 1 is_stmt 0 view .LVU1425
 4757 0000 10B4     		push	{r4}
 4758              	.LCFI29:
 4759              		.cfi_def_cfa_offset 4
 4760              		.cfi_offset 4, -4
3008:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4761              		.loc 1 3008 3 is_stmt 1 view .LVU1426
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 163


 4762              	.LVL447:
3011:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4763              		.loc 1 3011 3 view .LVU1427
3012:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4764              		.loc 1 3012 3 view .LVU1428
3013:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4765              		.loc 1 3013 3 view .LVU1429
3014:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4766              		.loc 1 3014 3 view .LVU1430
3016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4767              		.loc 1 3016 3 view .LVU1431
3016:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4768              		.loc 1 3016 11 is_stmt 0 view .LVU1432
 4769 0002 0489     		ldrh	r4, [r0, #8]
 4770              	.LVL448:
3019:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4771              		.loc 1 3019 3 is_stmt 1 view .LVU1433
3019:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4772              		.loc 1 3019 11 is_stmt 0 view .LVU1434
 4773 0004 E4B2     		uxtb	r4, r4
 4774              	.LVL449:
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4775              		.loc 1 3022 3 is_stmt 1 view .LVU1435
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4776              		.loc 1 3022 79 is_stmt 0 view .LVU1436
 4777 0006 1B02     		lsls	r3, r3, #8
 4778              	.LVL450:
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4779              		.loc 1 3022 79 view .LVU1437
 4780 0008 9BB2     		uxth	r3, r3
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4781              		.loc 1 3022 47 view .LVU1438
 4782 000a 1343     		orrs	r3, r3, r2
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4783              		.loc 1 3022 14 view .LVU1439
 4784 000c 0B43     		orrs	r3, r3, r1
3022:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4785              		.loc 1 3022 11 view .LVU1440
 4786 000e 2343     		orrs	r3, r3, r4
 4787              	.LVL451:
3025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4788              		.loc 1 3025 3 is_stmt 1 view .LVU1441
3025:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4789              		.loc 1 3025 14 is_stmt 0 view .LVU1442
 4790 0010 0381     		strh	r3, [r0, #8]	@ movhi
3026:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 4791              		.loc 1 3026 1 view .LVU1443
 4792 0012 5DF8044B 		ldr	r4, [sp], #4
 4793              	.LCFI30:
 4794              		.cfi_restore 4
 4795              		.cfi_def_cfa_offset 0
 4796 0016 7047     		bx	lr
 4797              		.cfi_endproc
 4798              	.LFE207:
 4800              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 4801              		.align	1
 4802              		.global	TIM_ETRClockMode1Config
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 164


 4803              		.syntax unified
 4804              		.thumb
 4805              		.thumb_func
 4806              		.fpu fpv4-sp-d16
 4808              	TIM_ETRClockMode1Config:
 4809              	.LVL452:
 4810              	.LFB201:
2769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4811              		.loc 1 2769 1 is_stmt 1 view -0
 4812              		.cfi_startproc
 4813              		@ args = 0, pretend = 0, frame = 0
 4814              		@ frame_needed = 0, uses_anonymous_args = 0
2769:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4815              		.loc 1 2769 1 is_stmt 0 view .LVU1445
 4816 0000 10B5     		push	{r4, lr}
 4817              	.LCFI31:
 4818              		.cfi_def_cfa_offset 8
 4819              		.cfi_offset 4, -8
 4820              		.cfi_offset 14, -4
 4821 0002 0446     		mov	r4, r0
2770:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4822              		.loc 1 2770 3 is_stmt 1 view .LVU1446
 4823              	.LVL453:
2773:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4824              		.loc 1 2773 3 view .LVU1447
2774:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4825              		.loc 1 2774 3 view .LVU1448
2775:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4826              		.loc 1 2775 3 view .LVU1449
2776:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
 4827              		.loc 1 2776 3 view .LVU1450
2778:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   
 4828              		.loc 1 2778 3 view .LVU1451
 4829 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4830              	.LVL454:
2781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4831              		.loc 1 2781 3 view .LVU1452
2781:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4832              		.loc 1 2781 11 is_stmt 0 view .LVU1453
 4833 0008 2389     		ldrh	r3, [r4, #8]
 4834 000a 9BB2     		uxth	r3, r3
 4835              	.LVL455:
2784:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4836              		.loc 1 2784 3 is_stmt 1 view .LVU1454
2787:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4837              		.loc 1 2787 3 view .LVU1455
2790:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 4838              		.loc 1 2790 3 view .LVU1456
2791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4839              		.loc 1 2791 3 view .LVU1457
2791:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4840              		.loc 1 2791 11 is_stmt 0 view .LVU1458
 4841 000c 43F07703 		orr	r3, r3, #119
 4842              	.LVL456:
2794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4843              		.loc 1 2794 3 is_stmt 1 view .LVU1459
2794:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 165


 4844              		.loc 1 2794 14 is_stmt 0 view .LVU1460
 4845 0010 2381     		strh	r3, [r4, #8]	@ movhi
2795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4846              		.loc 1 2795 1 view .LVU1461
 4847 0012 10BD     		pop	{r4, pc}
2795:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4848              		.loc 1 2795 1 view .LVU1462
 4849              		.cfi_endproc
 4850              	.LFE201:
 4852              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 4853              		.align	1
 4854              		.global	TIM_ETRClockMode2Config
 4855              		.syntax unified
 4856              		.thumb
 4857              		.thumb_func
 4858              		.fpu fpv4-sp-d16
 4860              	TIM_ETRClockMode2Config:
 4861              	.LVL457:
 4862              	.LFB202:
2816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4863              		.loc 1 2816 1 is_stmt 1 view -0
 4864              		.cfi_startproc
 4865              		@ args = 0, pretend = 0, frame = 0
 4866              		@ frame_needed = 0, uses_anonymous_args = 0
2816:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 4867              		.loc 1 2816 1 is_stmt 0 view .LVU1464
 4868 0000 10B5     		push	{r4, lr}
 4869              	.LCFI32:
 4870              		.cfi_def_cfa_offset 8
 4871              		.cfi_offset 4, -8
 4872              		.cfi_offset 14, -4
 4873 0002 0446     		mov	r4, r0
2818:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 4874              		.loc 1 2818 3 is_stmt 1 view .LVU1465
2819:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 4875              		.loc 1 2819 3 view .LVU1466
2820:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 4876              		.loc 1 2820 3 view .LVU1467
2821:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4877              		.loc 1 2821 3 view .LVU1468
2824:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4878              		.loc 1 2824 3 view .LVU1469
 4879 0004 FFF7FEFF 		bl	TIM_ETRConfig
 4880              	.LVL458:
2827:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4881              		.loc 1 2827 3 view .LVU1470
2827:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4882              		.loc 1 2827 14 is_stmt 0 view .LVU1471
 4883 0008 2389     		ldrh	r3, [r4, #8]
 4884 000a 9BB2     		uxth	r3, r3
 4885 000c 43F48043 		orr	r3, r3, #16384
 4886 0010 2381     		strh	r3, [r4, #8]	@ movhi
2828:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 4887              		.loc 1 2828 1 view .LVU1472
 4888 0012 10BD     		pop	{r4, pc}
2828:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 4889              		.loc 1 2828 1 view .LVU1473
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 166


 4890              		.cfi_endproc
 4891              	.LFE202:
 4893              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 4894              		.align	1
 4895              		.global	TIM_EncoderInterfaceConfig
 4896              		.syntax unified
 4897              		.thumb
 4898              		.thumb_func
 4899              		.fpu fpv4-sp-d16
 4901              	TIM_EncoderInterfaceConfig:
 4902              	.LVL459:
 4903              	.LFB208:
3065:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4904              		.loc 1 3065 1 is_stmt 1 view -0
 4905              		.cfi_startproc
 4906              		@ args = 0, pretend = 0, frame = 0
 4907              		@ frame_needed = 0, uses_anonymous_args = 0
 4908              		@ link register save eliminated.
3065:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 4909              		.loc 1 3065 1 is_stmt 0 view .LVU1475
 4910 0000 70B4     		push	{r4, r5, r6}
 4911              	.LCFI33:
 4912              		.cfi_def_cfa_offset 12
 4913              		.cfi_offset 4, -12
 4914              		.cfi_offset 5, -8
 4915              		.cfi_offset 6, -4
3066:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 4916              		.loc 1 3066 3 is_stmt 1 view .LVU1476
 4917              	.LVL460:
3067:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 4918              		.loc 1 3067 3 view .LVU1477
3068:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****     
 4919              		.loc 1 3068 3 view .LVU1478
3071:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
 4920              		.loc 1 3071 3 view .LVU1479
3072:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
 4921              		.loc 1 3072 3 view .LVU1480
3073:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
 4922              		.loc 1 3073 3 view .LVU1481
3074:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4923              		.loc 1 3074 3 view .LVU1482
3077:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4924              		.loc 1 3077 3 view .LVU1483
3077:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4925              		.loc 1 3077 11 is_stmt 0 view .LVU1484
 4926 0002 0689     		ldrh	r6, [r0, #8]
 4927 0004 B6B2     		uxth	r6, r6
 4928              	.LVL461:
3080:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4929              		.loc 1 3080 3 is_stmt 1 view .LVU1485
3080:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4930              		.loc 1 3080 12 is_stmt 0 view .LVU1486
 4931 0006 048B     		ldrh	r4, [r0, #24]
 4932 0008 A4B2     		uxth	r4, r4
 4933              	.LVL462:
3083:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4934              		.loc 1 3083 3 is_stmt 1 view .LVU1487
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 167


3083:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4935              		.loc 1 3083 11 is_stmt 0 view .LVU1488
 4936 000a 058C     		ldrh	r5, [r0, #32]
 4937 000c ADB2     		uxth	r5, r5
 4938              	.LVL463:
3086:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4939              		.loc 1 3086 3 is_stmt 1 view .LVU1489
3086:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 4940              		.loc 1 3086 11 is_stmt 0 view .LVU1490
 4941 000e 26F00706 		bic	r6, r6, #7
 4942              	.LVL464:
3087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4943              		.loc 1 3087 3 is_stmt 1 view .LVU1491
3087:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4944              		.loc 1 3087 11 is_stmt 0 view .LVU1492
 4945 0012 0E43     		orrs	r6, r6, r1
 4946              	.LVL465:
3090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4947              		.loc 1 3090 3 is_stmt 1 view .LVU1493
3090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4948              		.loc 1 3090 12 is_stmt 0 view .LVU1494
 4949 0014 24F44074 		bic	r4, r4, #768
 4950              	.LVL466:
3090:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 4951              		.loc 1 3090 12 view .LVU1495
 4952 0018 24F00304 		bic	r4, r4, #3
 4953              	.LVL467:
3091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4954              		.loc 1 3091 3 is_stmt 1 view .LVU1496
3091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4955              		.loc 1 3091 12 is_stmt 0 view .LVU1497
 4956 001c 44F48074 		orr	r4, r4, #256
 4957              	.LVL468:
3091:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4958              		.loc 1 3091 12 view .LVU1498
 4959 0020 44F00104 		orr	r4, r4, #1
 4960              	.LVL469:
3094:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4961              		.loc 1 3094 3 is_stmt 1 view .LVU1499
3094:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 4962              		.loc 1 3094 11 is_stmt 0 view .LVU1500
 4963 0024 25F02205 		bic	r5, r5, #34
 4964              	.LVL470:
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4965              		.loc 1 3095 3 is_stmt 1 view .LVU1501
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4966              		.loc 1 3095 43 is_stmt 0 view .LVU1502
 4967 0028 1B01     		lsls	r3, r3, #4
 4968              	.LVL471:
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4969              		.loc 1 3095 43 view .LVU1503
 4970 002a 9BB2     		uxth	r3, r3
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4971              		.loc 1 3095 14 view .LVU1504
 4972 002c 1A43     		orrs	r2, r2, r3
 4973              	.LVL472:
3095:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 168


 4974              		.loc 1 3095 11 view .LVU1505
 4975 002e 1543     		orrs	r5, r5, r2
 4976              	.LVL473:
3098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4977              		.loc 1 3098 3 is_stmt 1 view .LVU1506
3098:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4978              		.loc 1 3098 14 is_stmt 0 view .LVU1507
 4979 0030 0681     		strh	r6, [r0, #8]	@ movhi
3101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4980              		.loc 1 3101 3 is_stmt 1 view .LVU1508
3101:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4981              		.loc 1 3101 15 is_stmt 0 view .LVU1509
 4982 0032 0483     		strh	r4, [r0, #24]	@ movhi
3104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4983              		.loc 1 3104 3 is_stmt 1 view .LVU1510
3104:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 4984              		.loc 1 3104 14 is_stmt 0 view .LVU1511
 4985 0034 0584     		strh	r5, [r0, #32]	@ movhi
3105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4986              		.loc 1 3105 1 view .LVU1512
 4987 0036 70BC     		pop	{r4, r5, r6}
 4988              	.LCFI34:
 4989              		.cfi_restore 6
 4990              		.cfi_restore 5
 4991              		.cfi_restore 4
 4992              		.cfi_def_cfa_offset 0
 4993              	.LVL474:
3105:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 4994              		.loc 1 3105 1 view .LVU1513
 4995 0038 7047     		bx	lr
 4996              		.cfi_endproc
 4997              	.LFE208:
 4999              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 5000              		.align	1
 5001              		.global	TIM_SelectHallSensor
 5002              		.syntax unified
 5003              		.thumb
 5004              		.thumb_func
 5005              		.fpu fpv4-sp-d16
 5007              	TIM_SelectHallSensor:
 5008              	.LVL475:
 5009              	.LFB209:
3116:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   /* Check the parameters */
 5010              		.loc 1 3116 1 is_stmt 1 view -0
 5011              		.cfi_startproc
 5012              		@ args = 0, pretend = 0, frame = 0
 5013              		@ frame_needed = 0, uses_anonymous_args = 0
 5014              		@ link register save eliminated.
3118:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 5015              		.loc 1 3118 3 view .LVU1515
3119:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 5016              		.loc 1 3119 3 view .LVU1516
3121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 5017              		.loc 1 3121 3 view .LVU1517
3121:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   {
 5018              		.loc 1 3121 6 is_stmt 0 view .LVU1518
 5019 0000 29B1     		cbz	r1, .L210
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 169


3124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 5020              		.loc 1 3124 5 is_stmt 1 view .LVU1519
3124:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 5021              		.loc 1 3124 15 is_stmt 0 view .LVU1520
 5022 0002 8388     		ldrh	r3, [r0, #4]
 5023 0004 9BB2     		uxth	r3, r3
 5024 0006 43F08003 		orr	r3, r3, #128
 5025 000a 8380     		strh	r3, [r0, #4]	@ movhi
 5026 000c 7047     		bx	lr
 5027              	.L210:
3129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 5028              		.loc 1 3129 5 is_stmt 1 view .LVU1521
3129:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   }
 5029              		.loc 1 3129 15 is_stmt 0 view .LVU1522
 5030 000e 8388     		ldrh	r3, [r0, #4]
 5031 0010 9BB2     		uxth	r3, r3
 5032 0012 23F08003 		bic	r3, r3, #128
 5033 0016 9BB2     		uxth	r3, r3
 5034 0018 8380     		strh	r3, [r0, #4]	@ movhi
3131:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 5035              		.loc 1 3131 1 view .LVU1523
 5036 001a 7047     		bx	lr
 5037              		.cfi_endproc
 5038              	.LFE209:
 5040              		.section	.text.TIM_RemapConfig,"ax",%progbits
 5041              		.align	1
 5042              		.global	TIM_RemapConfig
 5043              		.syntax unified
 5044              		.thumb
 5045              		.thumb_func
 5046              		.fpu fpv4-sp-d16
 5048              	TIM_RemapConfig:
 5049              	.LVL476:
 5050              	.LFB210:
3167:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****  /* Check the parameters */
 5051              		.loc 1 3167 1 is_stmt 1 view -0
 5052              		.cfi_startproc
 5053              		@ args = 0, pretend = 0, frame = 0
 5054              		@ frame_needed = 0, uses_anonymous_args = 0
 5055              		@ link register save eliminated.
3169:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
 5056              		.loc 1 3169 3 view .LVU1525
3170:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** 
 5057              		.loc 1 3170 3 view .LVU1526
3173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 5058              		.loc 1 3173 3 view .LVU1527
3173:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** }
 5059              		.loc 1 3173 12 is_stmt 0 view .LVU1528
 5060 0000 A0F85010 		strh	r1, [r0, #80]	@ movhi
3174:STM32F4xx_LIB/periph/src/stm32f4xx_tim.c **** /**
 5061              		.loc 1 3174 1 view .LVU1529
 5062 0004 7047     		bx	lr
 5063              		.cfi_endproc
 5064              	.LFE210:
 5066              		.text
 5067              	.Letext0:
 5068              		.file 2 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\machine\\_default_types.h"
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 170


 5069              		.file 3 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\sys\\_stdint.h"
 5070              		.file 4 "STM32F4xx_LIB/core/core_cm4.h"
 5071              		.file 5 "User/system_stm32f4xx.h"
 5072              		.file 6 "User/stm32f4xx.h"
 5073              		.file 7 "STM32F4xx_LIB/periph/inc/stm32f4xx_tim.h"
 5074              		.file 8 "STM32F4xx_LIB/periph/inc/stm32f4xx_rcc.h"
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 171


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_tim.c
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:18     .text.TI1_Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:25     .text.TI1_Config:00000000 TI1_Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:104    .text.TI2_Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:110    .text.TI2_Config:00000000 TI2_Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:205    .text.TI3_Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:211    .text.TI3_Config:00000000 TI3_Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:298    .text.TI4_Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:304    .text.TI4_Config:00000000 TI4_Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:400    .text.TIM_DeInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:407    .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:704    .text.TIM_DeInit:00000164 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:721    .text.TIM_TimeBaseInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:728    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:844    .text.TIM_TimeBaseInit:00000074 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:850    .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:857    .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:888    .text.TIM_PrescalerConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:895    .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:917    .text.TIM_CounterModeConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:924    .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:957    .text.TIM_SetCounter:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:964    .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:982    .text.TIM_SetAutoreload:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:989    .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1007   .text.TIM_GetCounter:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1014   .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1033   .text.TIM_GetPrescaler:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1040   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1060   .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1067   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1101   .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1108   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1142   .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1149   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1183   .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1190   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1219   .text.TIM_SetClockDivision:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1226   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1255   .text.TIM_Cmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1262   .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1296   .text.TIM_OC1Init:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1303   .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1452   .text.TIM_OC1Init:00000068 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1457   .text.TIM_OC2Init:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1464   .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1632   .text.TIM_OC2Init:00000084 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1637   .text.TIM_OC3Init:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1644   .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1809   .text.TIM_OC3Init:00000080 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1814   .text.TIM_OC4Init:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1821   .text.TIM_OC4Init:00000000 TIM_OC4Init
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1952   .text.TIM_OC4Init:00000064 $d
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1957   .text.TIM_OCStructInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:1964   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2003   .text.TIM_SelectOCxM:00000000 $t
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 172


C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2010   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2120   .text.TIM_SetCompare1:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2127   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2145   .text.TIM_SetCompare2:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2152   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2170   .text.TIM_SetCompare3:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2177   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2195   .text.TIM_SetCompare4:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2202   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2220   .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2227   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2260   .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2267   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2305   .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2312   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2345   .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2352   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2390   .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2397   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2430   .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2437   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2475   .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2482   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2515   .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2522   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2560   .text.TIM_OC1FastConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2567   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2600   .text.TIM_OC2FastConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2607   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2645   .text.TIM_OC3FastConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2652   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2685   .text.TIM_OC4FastConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2692   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2730   .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2737   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2770   .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2777   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2814   .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2821   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2854   .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2861   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2898   .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2905   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2938   .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2945   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2978   .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:2985   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3023   .text.TIM_OC2NPolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3030   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3068   .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3075   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3113   .text.TIM_OC3NPolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3120   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3158   .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3165   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3203   .text.TIM_CCxCmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3210   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 173


C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3269   .text.TIM_CCxNCmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3276   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3335   .text.TIM_ICStructInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3342   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3373   .text.TIM_GetCapture1:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3380   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3399   .text.TIM_GetCapture2:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3406   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3425   .text.TIM_GetCapture3:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3432   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3451   .text.TIM_GetCapture4:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3458   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3477   .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3484   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3513   .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3520   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3555   .text.TIM_PWMIConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3562   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3679   .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3686   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3715   .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3722   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3757   .text.TIM_ICInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3764   .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3870   .text.TIM_BDTRConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3877   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3938   .text.TIM_BDTRStructInit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3945   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3981   .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:3988   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4021   .text.TIM_SelectCOM:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4028   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4062   .text.TIM_CCPreloadControl:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4069   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4103   .text.TIM_ITConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4110   .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4152   .text.TIM_GenerateEvent:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4159   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4178   .text.TIM_GetFlagStatus:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4185   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4219   .text.TIM_ClearFlag:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4226   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4249   .text.TIM_GetITStatus:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4256   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4308   .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4315   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4338   .text.TIM_DMAConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4345   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4368   .text.TIM_DMACmd:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4375   .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4417   .text.TIM_SelectCCDMA:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4424   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4458   .text.TIM_InternalClockConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4465   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4487   .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4494   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4527   .text.TIM_ITRxExternalClockConfig:00000000 $t
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s 			page 174


C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4534   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4566   .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4573   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4633   .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4640   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4669   .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4676   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4705   .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4712   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4741   .text.TIM_ETRConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4748   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4801   .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4808   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4853   .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4860   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4894   .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:4901   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:5000   .text.TIM_SelectHallSensor:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:5007   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:5041   .text.TIM_RemapConfig:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\ccKRy6JO.s:5048   .text.TIM_RemapConfig:00000000 TIM_RemapConfig

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
