<?xml version="1.0" encoding="ISO-8859-1"?>
<chip heading="1" child_no="1" id="sep_row2" name="cp1" uid="2018-10-24T10:43:44.564+05:30d14e1" keypath="cp1" offset="0" caddress="0" hwmapaddr="22" csize="3" diff_regwidth="true" address="0x0" endaddress="0x2" size="3">
   <config>
      <variants>
         <variant name="none" isselected="true">
            <doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc>
         </variant>
      </variants>
      <regwidth>32</regwidth>
      <buswidth>32</buswidth>
      <addressunit>8</addressunit>
      <busdomains>
         <busdomain name="default_map" bus="CUSTOM" addressUnit="8" offset="0" address="0x0" endaddress="0x2" size="3"/>
      </busdomains>
   </config>
   <block heading="1.1" child_no="1" id="sep_row3" name="blk" uid="2018-10-24T10:43:44.564+05:30d14e13" keypath="cp1.blk,blk" hwmapaddr="23" max_reg_size="16" csize="3" offset="0" caddress="0" address="0x0" endaddress="0x2" size="3" msg=" Different regwidth registers are not allowed when VHDL and SystemC output is selected;  
">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="8" offset="0" address="0x0" endaddress="0x2" size="3"/>
         </busdomains>
      </config>
      <reg heading="1.1.1" child_no="1" id="sep_row4" name="rg1" uid="2018-10-24T10:43:44.564+05:30d14e15" keypath="cp1.blk.rg1,blk.rg1,rg1" hwmapaddr="24" csize="2" offset="0" caddress="0" address="0x0" endaddress="0x1" size="2" default="0x0000" sw="rw" hw="rw">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="8" offset="0" address="0x0" endaddress="0x1" size="2"/>
            </busdomains>
         </config>
         <field id="sep_row5" offset="0:5" name="f1" uid="2018-10-24T10:43:44.564+05:30d14e19" keypath="cp1.blk.rg1.f1,blk.rg1.f1,rg1.f1,f1">
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0">000000</default>
            <doc>this isnew description HOLA</doc>
         </field>
      </reg>
      <reg heading="1.1.2" child_no="2" id="tab_reg80.20804755847048328" name="reg_name3" uid="2018-10-24T10:43:44.564+05:30d14e28" keypath="cp1.blk.reg_name3,blk.reg_name3,reg_name3" hwmapaddr="25" csize="1" offset="2" caddress="2" address="0x2" endaddress="0x2" size="1" default="0x00" sw="rw" hw="ro">
         <config>
            <regwidth>8</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="8" offset="2" address="0x2" endaddress="0x2" size="1"/>
            </busdomains>
         </config>
         <field id="tab_field0.20804755847048328" offset="7:0" name="f" uid="2018-10-24T10:43:44.564+05:30d14e32" keypath="cp1.blk.reg_name3.f,blk.reg_name3.f,reg_name3.f,f">
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0">00000000</default>
         </field>
      </reg>
   </block>
   <sequences>
      <sequence name="seq_name" sid="1:0" eid="seq0.7443504858218434" orig_path="test115.idsng" refpath="C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\test115.idsng" level="1" uid="2018-10-24T10:43:45.12+05:30d24e48">
         <doc/>
         <arguments/>
         <constants/>
         <variables/>
         <seqsteps/>
      </sequence>
      <seqconfig>
         <output>
            <seq_outputs>
               <uvm>true <multioutput>false</multioutput>
               </uvm>
            </seq_outputs>
            <uvm>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>int</arguments>
                  <constant>int</constant>
                  <variable>int</variable>
               </datatype>
               <regmodel oid="0">default</regmodel>
               <write oid="0">write(status, %d, .parent(this))</write>
               <read oid="0">read(status, %lhs, .parent(this))</read>
               <timemultiplier>100</timemultiplier>
               <maxnesting>1</maxnesting>
               <consolidated>false</consolidated>
               <nameformat>%s</nameformat>
               <mout/>
            </uvm>
            <sv>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>integer</arguments>
                  <constant>integer</constant>
                  <variable>integer</variable>
               </datatype>
               <bus oid="0">default</bus>
               <write oid="0">write_mirror(%a, %d, 0, 0)</write>
               <read oid="0">read_mirror(%a)</read>
               <timeunit1>1</timeunit1>
               <timeunit2>ns</timeunit2>
               <timeprecision1>1</timeprecision1>
               <timeprecision2>ns</timeprecision2>
               <maxnesting>1</maxnesting>
               <consolidated>false</consolidated>
               <nameformat>%s</nameformat>
               <mout/>
            </sv>
            <firmware>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>int</arguments>
                  <constant>int</constant>
                  <variable>int</variable>
               </datatype>
               <templatename oid="0">default</templatename>
               <write oid="0">REG_WRITE(%a,%d)</write>
               <read oid="0">REG_READ(%a)</read>
               <fieldtemplatename oid="0">default</fieldtemplatename>
               <fieldwrite oid="0">FIELD_WRITE(%a,%d,%m,%lsb)</fieldwrite>
               <fieldread oid="0">FIELD_READ(%a,%m,%lsb)</fieldread>
               <timemultiplier>100</timemultiplier>
               <maxnesting>1</maxnesting>
               <consolidated>false</consolidated>
               <nameformat>%s</nameformat>
               <mout/>
            </firmware>
            <matlab>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>integer</arguments>
                  <constant>integer</constant>
                  <variable>integer</variable>
               </datatype>
               <templatename oid="0">default</templatename>
               <write oid="0">REG_WRITE(memory_name,%a,%d)</write>
               <read oid="0">REG_READ(memory_name,%a)</read>
               <fieldtemplatename oid="0">default</fieldtemplatename>
               <fieldwrite oid="0">FIELD_WRITE(memory_name,%a,%d,%msb,%lsb)</fieldwrite>
               <fieldread oid="0">FIELD_READ(memory_name,%a,%msb,%lsb)</fieldread>
               <timeunit1>1</timeunit1>
               <timeunit2>ns</timeunit2>
               <timeprecision1>1</timeprecision1>
               <timeprecision2>ns</timeprecision2>
               <maxnesting>1</maxnesting>
               <nameformat>%s</nameformat>
               <mout/>
            </matlab>
            <csv>
               <commands>
                  <isscmd oid="0">call</isscmd>
                  <cmd oid="0">CALL</cmd>
                  <isscmd oid="1">wait</isscmd>
                  <cmd oid="1">WAIT</cmd>
                  <isscmd oid="2">write_1_clr</isscmd>
                  <cmd oid="2">WRITE_CLR</cmd>
                  <isscmd oid="3">write_1_set</isscmd>
                  <cmd oid="3">WRITE_SET</cmd>
                  <isscmd oid="4">write</isscmd>
                  <cmd oid="4">WRITE</cmd>
                  <isscmd oid="5">switch</isscmd>
                  <cmd oid="5">SWITCH</cmd>
               </commands>
               <headers>
                  <issheader oid="0">address</issheader>
                  <header oid="0">address</header>
                  <issheader oid="1">description</issheader>
                  <header oid="1">description</header>
                  <issheader oid="2">step</issheader>
                  <header oid="2">step</header>
                  <issheader oid="3">value</issheader>
                  <header oid="3">value</header>
                  <issheader oid="4">command</issheader>
                  <header oid="4">command</header>
               </headers>
               <timemultiplier>100</timemultiplier>
               <maxnesting>1</maxnesting>
               <nameformat>%s</nameformat>
            </csv>
         </output>
      </seqconfig>
   </sequences>
</chip>