Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_KBandInput_1.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_KBandInput_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_KBandInput_1: "Transforming system: KBandIPsubPro_KBandInput_1"
Info: KBandIPsubPro_KBandInput_1: "Naming system components in system: KBandIPsubPro_KBandInput_1"
Info: KBandIPsubPro_KBandInput_1: "Processing generation queue"
Info: KBandIPsubPro_KBandInput_1: "Generating: KBandIPsubPro_KBandInput_1"
Info: KBandIPsubPro_KBandInput_1: "Generating: KBandIPsubPro_KBandInput_1_altera_msgdma_191_oqmyswq"
Info: KBandIPsubPro_KBandInput_1: "Generating: dispatcher"
Info: KBandIPsubPro_KBandInput_1: "Generating: read_master"
Info: KBandIPsubPro_KBandInput_1: Done "KBandIPsubPro_KBandInput_1" with 4 modules, 12 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
