\hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type}{}\section{N\+V\+M\+C\+T\+R\+L\+\_\+\+A\+D\+D\+R\+\_\+\+Type Union Reference}
\label{union_n_v_m_c_t_r_l___a_d_d_r___type}\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}


{\ttfamily \#include $<$nvmctrl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_ac9f49eaa00ec245d66e5342c02bcce9f}{ADDR}}:22\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:10\\
\} \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a56b8b654a7eafc78561f7127a140b7b0}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_n_v_m_c_t_r_l___a_d_d_r___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 22..31 Reserved \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_ac9f49eaa00ec245d66e5342c02bcce9f}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_ac9f49eaa00ec245d66e5342c02bcce9f}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!ADDR@{ADDR}}
\index{ADDR@{ADDR}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\subsubsection{\texorpdfstring{ADDR}{ADDR}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+DR}

bit\+: 0..21 N\+VM Address \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a56b8b654a7eafc78561f7127a140b7b0}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a56b8b654a7eafc78561f7127a140b7b0}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!bit@{bit}}
\index{bit@{bit}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_n_v_m_c_t_r_l___a_d_d_r___type_a6b91636401516a477989a336376d7b40}\label{union_n_v_m_c_t_r_l___a_d_d_r___type_a6b91636401516a477989a336376d7b40}} 
\index{NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}!reg@{reg}}
\index{reg@{reg}!NVMCTRL\_ADDR\_Type@{NVMCTRL\_ADDR\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2nvmctrl_8h}{nvmctrl.\+h}}\end{DoxyCompactItemize}
