$comment
	File created using the following command:
		vcd file half_adder.msim.vcd -direction
$end
$date
	Tue Sep 21 18:50:49 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module week3_3_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) Eq $end
$var wire 1 * Gt $end
$var wire 1 + L $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 B1~combout $end
$var wire 1 3 A1~combout $end
$var wire 1 4 inst4~1_combout $end
$var wire 1 5 A0~combout $end
$var wire 1 6 B0~combout $end
$var wire 1 7 A3~combout $end
$var wire 1 8 B2~combout $end
$var wire 1 9 A2~combout $end
$var wire 1 : B3~combout $end
$var wire 1 ; inst4~0_combout $end
$var wire 1 < inst4~2_combout $end
$var wire 1 = inst3~0_combout $end
$var wire 1 > inst3~1_combout $end
$var wire 1 ? inst3~2_combout $end
$var wire 1 @ inst5~0_combout $end
$var wire 1 A inst5~1_combout $end
$var wire 1 B inst5~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
1;
1<
0=
0>
0?
0@
0A
0B
$end
#30000
1"
13
1=
14
1>
0<
1?
0)
1*
#60000
1&
1'
12
18
0=
04
1A
0>
0;
1B
0?
1+
0*
#80000
0"
03
1@
14
#90000
1$
17
0B
1?
0+
1*
#130000
0$
07
1B
0?
1+
0*
#140000
0&
0'
02
08
0@
04
1;
0A
1<
0B
1)
0+
#170000
1#
19
1>
0;
1?
0<
1*
0)
#190000
1%
16
1@
#240000
0%
06
0@
#260000
0#
09
0>
1;
0?
1<
0*
1)
#270000
1(
1$
1:
17
#320000
0(
0$
0:
07
#1000000
