library ieee;
use ieee.std_logic_1164.all;

entity ShiftRegister4 is
begin
	port (clk 	  : in std_logic;
			sin 	  : in std_logic;
			dataOut : out std_logic_vector(3 downto 0));
			
end ShiftRegister4;
