# SoC-lab
FPGA design of the built-in self-test (BIST) for the SoC-lab


## ğŸ—‚ï¸ Structure
This section gives an overview about the folders inside this repository:
- ğŸ“ `SoC_Project.cache`: Cached IPs and syntheses
- ğŸ“ `SoC_Project.gen`: Synthesized IPs
- ğŸ“ `SoC_Project.hw`
- ğŸ“ `SoC_Project.ip_user_files`
- ğŸ“ `SoC_Project.runs`: Synthesis runs
- ğŸ“ `SoC_Project.srcs`: IP sources
- ğŸ“ `SoC_Project_Components`: VHDL design files
  - ğŸ“„ `bist.vhd`: BIST (built-in self test) design file
  - ğŸ“„ `controller.vhd`: BIST-controller design file
  - ğŸ“„ `design_top.vhd`: Top design file for Zynq
  - ğŸ“„ `lfsr.vhd`: LFSR (Linear Feedback Shift Register) design file
  - ğŸ“„ `misr.vhd`: MISR (Multiple-Input Signature Register) design file
  - ğŸ“„ `SoC_Project.xdc`: Hardware constraints file
- ğŸ“ `SoC_Project_Testbenches`: VHDL test benches
  - ğŸ“„ `bist_tb.vhd`: Test bench of BIST
  - ğŸ“„ `bist_testbench.wcfg`: Waveform configuration file of BIST
  - ğŸ“„ `lfsr_tb.vhd`: Test bench of LFSR
  - ğŸ“„ `lfsr_testbench.wcfg`: Waveform configuration file of LFSR
- ğŸ“ `Tcl`: Tcl-scripts to run a specific simulation
  - ğŸ“„ `README.txt`: How to run the simulation using Tcl
  - ğŸ“„ `run_bist_sim.tcl`: Simulation of BIST
  - ğŸ“„ `run_lfsr_sim.tcl`: Simulation of LFSR
- ğŸ“ `Vitis_workspace`: Workspace of Vitis (Microprocessor IDE)
- ğŸ“„ `.gitignore`: Contains ignored files and folders
- ğŸ“„ `hardware_platform.xsa`: Hardware platform file
- ğŸ“„ `README.md`: This ReadMe file
- ğŸ“„ `SoC_Project.xpr`: Vivado Project file
