# verilog
Those codes under this project all written by me during digital logic design course in 2022-2023 Fall semester
I could not able to find question pdfs
