Loading plugins phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -d CY8C5888LTI-LP097 -s E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.801ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.043ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Protocov.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -dcpsoc3 Protocov.v -verilog
======================================================================

======================================================================
Compiling:  Protocov.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -dcpsoc3 Protocov.v -verilog
======================================================================

======================================================================
Compiling:  Protocov.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -dcpsoc3 -verilog Protocov.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 01 00:18:47 2023


======================================================================
Compiling:  Protocov.v
Program  :   vpp
Options  :    -yv2 -q10 Protocov.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 01 00:18:47 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Protocov.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Protocov.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -dcpsoc3 -verilog Protocov.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 01 00:18:47 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\codegentemp\Protocov.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\codegentemp\Protocov.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Protocov.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -dcpsoc3 -verilog Protocov.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 01 00:18:47 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\codegentemp\Protocov.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\codegentemp\Protocov.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VehicleCAN:Net_31\
	\VehicleCAN:Net_30\
	\BluetoothUART:BUART:reset_sr\
	Net_89
	\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_68
	\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\BluetoothUART:BUART:sRX:MODULE_5:lt\
	\BluetoothUART:BUART:sRX:MODULE_5:eq\
	\BluetoothUART:BUART:sRX:MODULE_5:gt\
	\BluetoothUART:BUART:sRX:MODULE_5:gte\
	\BluetoothUART:BUART:sRX:MODULE_5:lte\
	\ProtocovUSB:dma_complete_0\
	\ProtocovUSB:Net_1922\
	\ProtocovUSB:dma_complete_1\
	\ProtocovUSB:Net_1921\
	\ProtocovUSB:dma_complete_2\
	\ProtocovUSB:Net_1920\
	\ProtocovUSB:dma_complete_3\
	\ProtocovUSB:Net_1919\
	\ProtocovUSB:dma_complete_4\
	\ProtocovUSB:Net_1918\
	\ProtocovUSB:dma_complete_5\
	\ProtocovUSB:Net_1917\
	\ProtocovUSB:dma_complete_6\
	\ProtocovUSB:Net_1916\
	\ProtocovUSB:dma_complete_7\
	\ProtocovUSB:Net_1915\
	Net_166
	\Counter_1:Net_49\
	\Counter_1:Net_82\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_167
	\FreqDiv_1:MODULE_6:b_31\
	\FreqDiv_1:MODULE_6:b_30\
	\FreqDiv_1:MODULE_6:b_29\
	\FreqDiv_1:MODULE_6:b_28\
	\FreqDiv_1:MODULE_6:b_27\
	\FreqDiv_1:MODULE_6:b_26\
	\FreqDiv_1:MODULE_6:b_25\
	\FreqDiv_1:MODULE_6:b_24\
	\FreqDiv_1:MODULE_6:b_23\
	\FreqDiv_1:MODULE_6:b_22\
	\FreqDiv_1:MODULE_6:b_21\
	\FreqDiv_1:MODULE_6:b_20\
	\FreqDiv_1:MODULE_6:b_19\
	\FreqDiv_1:MODULE_6:b_18\
	\FreqDiv_1:MODULE_6:b_17\
	\FreqDiv_1:MODULE_6:b_16\
	\FreqDiv_1:MODULE_6:b_15\
	\FreqDiv_1:MODULE_6:b_14\
	\FreqDiv_1:MODULE_6:b_13\
	\FreqDiv_1:MODULE_6:b_12\
	\FreqDiv_1:MODULE_6:b_11\
	\FreqDiv_1:MODULE_6:b_10\
	\FreqDiv_1:MODULE_6:b_9\
	\FreqDiv_1:MODULE_6:b_8\
	\FreqDiv_1:MODULE_6:b_7\
	\FreqDiv_1:MODULE_6:b_6\
	\FreqDiv_1:MODULE_6:b_5\
	\FreqDiv_1:MODULE_6:b_4\
	\FreqDiv_1:MODULE_6:b_3\
	\FreqDiv_1:MODULE_6:b_2\
	\FreqDiv_1:MODULE_6:b_1\
	\FreqDiv_1:MODULE_6:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:a_31\
	\FreqDiv_1:MODULE_6:g2:a0:a_30\
	\FreqDiv_1:MODULE_6:g2:a0:a_29\
	\FreqDiv_1:MODULE_6:g2:a0:a_28\
	\FreqDiv_1:MODULE_6:g2:a0:a_27\
	\FreqDiv_1:MODULE_6:g2:a0:a_26\
	\FreqDiv_1:MODULE_6:g2:a0:a_25\
	\FreqDiv_1:MODULE_6:g2:a0:a_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_31\
	\FreqDiv_1:MODULE_6:g2:a0:b_30\
	\FreqDiv_1:MODULE_6:g2:a0:b_29\
	\FreqDiv_1:MODULE_6:g2:a0:b_28\
	\FreqDiv_1:MODULE_6:g2:a0:b_27\
	\FreqDiv_1:MODULE_6:g2:a0:b_26\
	\FreqDiv_1:MODULE_6:g2:a0:b_25\
	\FreqDiv_1:MODULE_6:g2:a0:b_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_23\
	\FreqDiv_1:MODULE_6:g2:a0:b_22\
	\FreqDiv_1:MODULE_6:g2:a0:b_21\
	\FreqDiv_1:MODULE_6:g2:a0:b_20\
	\FreqDiv_1:MODULE_6:g2:a0:b_19\
	\FreqDiv_1:MODULE_6:g2:a0:b_18\
	\FreqDiv_1:MODULE_6:g2:a0:b_17\
	\FreqDiv_1:MODULE_6:g2:a0:b_16\
	\FreqDiv_1:MODULE_6:g2:a0:b_15\
	\FreqDiv_1:MODULE_6:g2:a0:b_14\
	\FreqDiv_1:MODULE_6:g2:a0:b_13\
	\FreqDiv_1:MODULE_6:g2:a0:b_12\
	\FreqDiv_1:MODULE_6:g2:a0:b_11\
	\FreqDiv_1:MODULE_6:g2:a0:b_10\
	\FreqDiv_1:MODULE_6:g2:a0:b_9\
	\FreqDiv_1:MODULE_6:g2:a0:b_8\
	\FreqDiv_1:MODULE_6:g2:a0:b_7\
	\FreqDiv_1:MODULE_6:g2:a0:b_6\
	\FreqDiv_1:MODULE_6:g2:a0:b_5\
	\FreqDiv_1:MODULE_6:g2:a0:b_4\
	\FreqDiv_1:MODULE_6:g2:a0:b_3\
	\FreqDiv_1:MODULE_6:g2:a0:b_2\
	\FreqDiv_1:MODULE_6:g2:a0:b_1\
	\FreqDiv_1:MODULE_6:g2:a0:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:s_31\
	\FreqDiv_1:MODULE_6:g2:a0:s_30\
	\FreqDiv_1:MODULE_6:g2:a0:s_29\
	\FreqDiv_1:MODULE_6:g2:a0:s_28\
	\FreqDiv_1:MODULE_6:g2:a0:s_27\
	\FreqDiv_1:MODULE_6:g2:a0:s_26\
	\FreqDiv_1:MODULE_6:g2:a0:s_25\
	\FreqDiv_1:MODULE_6:g2:a0:s_24\
	\FreqDiv_1:MODULE_6:g2:a0:s_23\
	\FreqDiv_1:MODULE_6:g2:a0:s_22\
	\FreqDiv_1:MODULE_6:g2:a0:s_21\
	\FreqDiv_1:MODULE_6:g2:a0:s_20\
	\FreqDiv_1:MODULE_6:g2:a0:s_19\
	\FreqDiv_1:MODULE_6:g2:a0:s_18\
	\FreqDiv_1:MODULE_6:g2:a0:s_17\
	\FreqDiv_1:MODULE_6:g2:a0:s_16\
	\FreqDiv_1:MODULE_6:g2:a0:s_15\
	\FreqDiv_1:MODULE_6:g2:a0:s_14\
	\FreqDiv_1:MODULE_6:g2:a0:s_13\
	\FreqDiv_1:MODULE_6:g2:a0:s_12\
	\FreqDiv_1:MODULE_6:g2:a0:s_11\
	\FreqDiv_1:MODULE_6:g2:a0:s_10\
	\FreqDiv_1:MODULE_6:g2:a0:s_9\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\VehicleBattVoltageAdc:Net_221\
	\VehicleBattVoltageAdc:Net_383\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_6_31\
	\FreqDiv_1:add_vi_vv_MODGEN_6_30\
	\FreqDiv_1:add_vi_vv_MODGEN_6_29\
	\FreqDiv_1:add_vi_vv_MODGEN_6_28\
	\FreqDiv_1:add_vi_vv_MODGEN_6_27\
	\FreqDiv_1:add_vi_vv_MODGEN_6_26\
	\FreqDiv_1:add_vi_vv_MODGEN_6_25\
	\FreqDiv_1:add_vi_vv_MODGEN_6_24\
	\FreqDiv_1:add_vi_vv_MODGEN_6_23\
	\FreqDiv_1:add_vi_vv_MODGEN_6_22\
	\FreqDiv_1:add_vi_vv_MODGEN_6_21\
	\FreqDiv_1:add_vi_vv_MODGEN_6_20\
	\FreqDiv_1:add_vi_vv_MODGEN_6_19\
	\FreqDiv_1:add_vi_vv_MODGEN_6_18\
	\FreqDiv_1:add_vi_vv_MODGEN_6_17\
	\FreqDiv_1:add_vi_vv_MODGEN_6_16\
	\FreqDiv_1:add_vi_vv_MODGEN_6_15\
	\FreqDiv_1:add_vi_vv_MODGEN_6_14\
	\FreqDiv_1:add_vi_vv_MODGEN_6_13\
	\FreqDiv_1:add_vi_vv_MODGEN_6_12\
	\FreqDiv_1:add_vi_vv_MODGEN_6_11\
	\FreqDiv_1:add_vi_vv_MODGEN_6_10\
	\FreqDiv_1:add_vi_vv_MODGEN_6_9\

Deleted 157 User equations/components.
Deleted 23 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__NextButton_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__PreviousButton_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__PowerEnableSelf_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__PowerEnableBatt_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__PowerEnableACC_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__VehicleCarBattVoltage_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__CanTx_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__CanRx_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:tx_hd_send_break\ to zero
Aliasing \BluetoothUART:BUART:HalfDuplexSend\ to zero
Aliasing \BluetoothUART:BUART:FinalParityType_1\ to zero
Aliasing \BluetoothUART:BUART:FinalParityType_0\ to zero
Aliasing \BluetoothUART:BUART:FinalAddrMode_2\ to zero
Aliasing \BluetoothUART:BUART:FinalAddrMode_1\ to zero
Aliasing \BluetoothUART:BUART:FinalAddrMode_0\ to zero
Aliasing \BluetoothUART:BUART:tx_ctrl_mark\ to zero
Aliasing \BluetoothUART:BUART:tx_status_6\ to zero
Aliasing \BluetoothUART:BUART:tx_status_5\ to zero
Aliasing \BluetoothUART:BUART:tx_status_4\ to zero
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODIN2_1\ to \BluetoothUART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODIN2_0\ to \BluetoothUART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODIN3_1\ to \BluetoothUART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODIN3_0\ to \BluetoothUART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \BluetoothUART:BUART:rx_status_1\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_3\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__UartTx_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing tmpOE__UartRx_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing \ProtocovUSB:tmpOE__Dm_net_0\ to tmpOE__PlayPauseButton_net_0
Aliasing \ProtocovUSB:tmpOE__Dp_net_0\ to tmpOE__PlayPauseButton_net_0
Aliasing \Counter_1:Net_95\ to zero
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_1:CounterUDB:capt_rising\ to zero
Aliasing \Counter_1:CounterUDB:tc_i\ to \Counter_1:CounterUDB:reload_tc\
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PlayPauseButton_net_0
Aliasing \VehicleBattVoltageAdc:vp_ctl_0\ to zero
Aliasing \VehicleBattVoltageAdc:vp_ctl_2\ to zero
Aliasing \VehicleBattVoltageAdc:vn_ctl_1\ to zero
Aliasing \VehicleBattVoltageAdc:vn_ctl_3\ to zero
Aliasing \VehicleBattVoltageAdc:vp_ctl_1\ to zero
Aliasing \VehicleBattVoltageAdc:vp_ctl_3\ to zero
Aliasing \VehicleBattVoltageAdc:vn_ctl_0\ to zero
Aliasing \VehicleBattVoltageAdc:vn_ctl_2\ to zero
Aliasing \VehicleBattVoltageAdc:soc\ to zero
Aliasing tmpOE__BlueLedd_net_0 to tmpOE__PlayPauseButton_net_0
Aliasing \BluetoothUART:BUART:reset_reg\\D\ to zero
Aliasing Net_76D to zero
Aliasing \BluetoothUART:BUART:rx_break_status\\D\ to zero
Aliasing \Counter_1:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__PlayPauseButton_net_0
Removing Lhs of wire one[6] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__NextButton_net_0[9] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__PreviousButton_net_0[15] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__PowerEnableSelf_net_0[21] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__PowerEnableBatt_net_0[27] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__PowerEnableACC_net_0[33] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__VehicleCarBattVoltage_net_0[39] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__CanTx_net_0[56] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__CanRx_net_0[62] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:Net_61\[68] = \BluetoothUART:Net_9\[67]
Removing Lhs of wire \BluetoothUART:BUART:tx_hd_send_break\[72] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:HalfDuplexSend\[73] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:FinalParityType_1\[74] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:FinalParityType_0\[75] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:FinalAddrMode_2\[76] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:FinalAddrMode_1\[77] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:FinalAddrMode_0\[78] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:tx_ctrl_mark\[79] = zero[2]
Removing Rhs of wire Net_252[86] = \BluetoothUART:BUART:rx_interrupt_out\[87]
Removing Rhs of wire \BluetoothUART:BUART:tx_bitclk_enable_pre\[91] = \BluetoothUART:BUART:tx_bitclk_dp\[127]
Removing Lhs of wire \BluetoothUART:BUART:tx_counter_tc\[137] = \BluetoothUART:BUART:tx_counter_dp\[128]
Removing Lhs of wire \BluetoothUART:BUART:tx_status_6\[138] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:tx_status_5\[139] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:tx_status_4\[140] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:tx_status_1\[142] = \BluetoothUART:BUART:tx_fifo_empty\[105]
Removing Lhs of wire \BluetoothUART:BUART:tx_status_3\[144] = \BluetoothUART:BUART:tx_fifo_notfull\[104]
Removing Rhs of wire \BluetoothUART:BUART:rx_count7_bit8_wire\[204] = \BluetoothUART:BUART:rx_count7_bit8\[205]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[213] = \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[224]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[215] = \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[225]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[216] = \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[241]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[217] = \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[255]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[218] = \BluetoothUART:BUART:sRX:s23Poll:MODIN1_1\[219]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN1_1\[219] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[220] = \BluetoothUART:BUART:sRX:s23Poll:MODIN1_0\[221]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN1_0\[221] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[227] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[228] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[229] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN2_1\[230] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[231] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN2_0\[232] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[233] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[234] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[235] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[236] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[237] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[238] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[243] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN3_1\[244] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[245] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODIN3_0\[246] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[247] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[248] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[249] = \BluetoothUART:BUART:pollcount_1\[211]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[250] = \BluetoothUART:BUART:pollcount_0\[214]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[251] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[252] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_status_1\[259] = zero[2]
Removing Rhs of wire \BluetoothUART:BUART:rx_status_2\[260] = \BluetoothUART:BUART:rx_parity_error_status\[261]
Removing Rhs of wire \BluetoothUART:BUART:rx_status_3\[262] = \BluetoothUART:BUART:rx_stop_bit_error\[263]
Removing Lhs of wire \BluetoothUART:BUART:sRX:cmp_vv_vv_MODGEN_4\[273] = \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_0\[321]
Removing Lhs of wire \BluetoothUART:BUART:sRX:cmp_vv_vv_MODGEN_5\[277] = \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xneq\[343]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_6\[278] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_5\[279] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_4\[280] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_3\[281] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_2\[282] = \BluetoothUART:BUART:sRX:MODIN4_6\[283]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODIN4_6\[283] = \BluetoothUART:BUART:rx_count_6\[200]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_1\[284] = \BluetoothUART:BUART:sRX:MODIN4_5\[285]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODIN4_5\[285] = \BluetoothUART:BUART:rx_count_5\[201]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newa_0\[286] = \BluetoothUART:BUART:sRX:MODIN4_4\[287]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODIN4_4\[287] = \BluetoothUART:BUART:rx_count_4\[202]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_6\[288] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_5\[289] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_4\[290] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_3\[291] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_2\[292] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_1\[293] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:newb_0\[294] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[295] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[296] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[297] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[298] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[299] = \BluetoothUART:BUART:rx_count_6\[200]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[300] = \BluetoothUART:BUART:rx_count_5\[201]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[301] = \BluetoothUART:BUART:rx_count_4\[202]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_6\[302] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_5\[303] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_4\[304] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_3\[305] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_2\[306] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_1\[307] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_4:g2:a0:datab_0\[308] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:newa_0\[323] = \BluetoothUART:BUART:rx_postpoll\[158]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:newb_0\[324] = \BluetoothUART:BUART:rx_parity_bit\[276]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[325] = \BluetoothUART:BUART:rx_postpoll\[158]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:datab_0\[326] = \BluetoothUART:BUART:rx_parity_bit\[276]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[327] = \BluetoothUART:BUART:rx_postpoll\[158]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[328] = \BluetoothUART:BUART:rx_parity_bit\[276]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[330] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[331] = \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[329]
Removing Lhs of wire \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[332] = \BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[329]
Removing Lhs of wire tmpOE__UartTx_net_0[354] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire tmpOE__UartRx_net_0[359] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \ProtocovUSB:tmpOE__Dm_net_0\[367] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \ProtocovUSB:tmpOE__Dp_net_0\[374] = tmpOE__PlayPauseButton_net_0[1]
Removing Rhs of wire Net_191[424] = \Counter_1:Net_43\[425]
Removing Lhs of wire \Counter_1:Net_89\[429] = zero[2]
Removing Lhs of wire \Counter_1:Net_95\[430] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[439] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[440] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[452] = \Counter_1:CounterUDB:control_7\[444]
Removing Lhs of wire \Counter_1:CounterUDB:capt_rising\[454] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:capt_falling\[455] = \Counter_1:CounterUDB:prevCapture\[453]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[461] = \Counter_1:CounterUDB:control_7\[444]
Removing Lhs of wire \Counter_1:CounterUDB:counter_enable\[462] = \Counter_1:CounterUDB:control_7\[444]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[463] = \Counter_1:CounterUDB:cmp_out_status\[464]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[465] = \Counter_1:CounterUDB:per_zero\[466]
Removing Rhs of wire \Counter_1:CounterUDB:status_2\[467] = \Counter_1:CounterUDB:overflow_status\[468]
Removing Rhs of wire \Counter_1:CounterUDB:status_3\[469] = \Counter_1:CounterUDB:underflow_status\[470]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[471] = \Counter_1:CounterUDB:hwCapture\[457]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[472] = \Counter_1:CounterUDB:fifo_full\[473]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[474] = \Counter_1:CounterUDB:fifo_nempty\[475]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[478] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[483] = \Counter_1:CounterUDB:reload_tc\[460]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[485] = \Counter_1:CounterUDB:cmp_less\[486]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[493] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[494] = \Counter_1:CounterUDB:count_enable\[492]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[495] = \Counter_1:CounterUDB:reload\[458]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_8\[584] = \FreqDiv_1:MODULE_6:g2:a0:s_8\[744]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_7\[585] = \FreqDiv_1:MODULE_6:g2:a0:s_7\[745]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_6\[586] = \FreqDiv_1:MODULE_6:g2:a0:s_6\[746]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_5\[587] = \FreqDiv_1:MODULE_6:g2:a0:s_5\[747]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_4\[588] = \FreqDiv_1:MODULE_6:g2:a0:s_4\[748]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_3\[589] = \FreqDiv_1:MODULE_6:g2:a0:s_3\[749]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_2\[590] = \FreqDiv_1:MODULE_6:g2:a0:s_2\[750]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_1\[591] = \FreqDiv_1:MODULE_6:g2:a0:s_1\[751]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_0\[592] = \FreqDiv_1:MODULE_6:g2:a0:s_0\[752]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_23\[633] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_22\[634] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_21\[635] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_20\[636] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_19\[637] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_18\[638] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_17\[639] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_16\[640] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_15\[641] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_14\[642] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_13\[643] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_12\[644] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_11\[645] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_10\[646] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_9\[647] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_8\[648] = \FreqDiv_1:MODIN5_8\[649]
Removing Lhs of wire \FreqDiv_1:MODIN5_8\[649] = \FreqDiv_1:count_8\[575]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_7\[650] = \FreqDiv_1:MODIN5_7\[651]
Removing Lhs of wire \FreqDiv_1:MODIN5_7\[651] = \FreqDiv_1:count_7\[576]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_6\[652] = \FreqDiv_1:MODIN5_6\[653]
Removing Lhs of wire \FreqDiv_1:MODIN5_6\[653] = \FreqDiv_1:count_6\[577]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_5\[654] = \FreqDiv_1:MODIN5_5\[655]
Removing Lhs of wire \FreqDiv_1:MODIN5_5\[655] = \FreqDiv_1:count_5\[578]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_4\[656] = \FreqDiv_1:MODIN5_4\[657]
Removing Lhs of wire \FreqDiv_1:MODIN5_4\[657] = \FreqDiv_1:count_4\[579]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_3\[658] = \FreqDiv_1:MODIN5_3\[659]
Removing Lhs of wire \FreqDiv_1:MODIN5_3\[659] = \FreqDiv_1:count_3\[580]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_2\[660] = \FreqDiv_1:MODIN5_2\[661]
Removing Lhs of wire \FreqDiv_1:MODIN5_2\[661] = \FreqDiv_1:count_2\[581]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_1\[662] = \FreqDiv_1:MODIN5_1\[663]
Removing Lhs of wire \FreqDiv_1:MODIN5_1\[663] = \FreqDiv_1:count_1\[582]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_0\[664] = \FreqDiv_1:MODIN5_0\[665]
Removing Lhs of wire \FreqDiv_1:MODIN5_0\[665] = \FreqDiv_1:count_0\[583]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[790] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[791] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \VehicleBattVoltageAdc:vp_ctl_0\[798] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vp_ctl_2\[799] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vn_ctl_1\[800] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vn_ctl_3\[801] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vp_ctl_1\[802] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vp_ctl_3\[803] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vn_ctl_0\[804] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:vn_ctl_2\[805] = zero[2]
Removing Lhs of wire \VehicleBattVoltageAdc:Net_188\[806] = Net_322[807]
Removing Lhs of wire \VehicleBattVoltageAdc:soc\[812] = zero[2]
Removing Lhs of wire tmpOE__BlueLedd_net_0[843] = tmpOE__PlayPauseButton_net_0[1]
Removing Lhs of wire \BluetoothUART:BUART:reset_reg\\D\[848] = zero[2]
Removing Lhs of wire Net_76D[853] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_parity_error_pre\\D\[873] = \BluetoothUART:BUART:rx_parity_error_pre\[271]
Removing Lhs of wire \BluetoothUART:BUART:rx_break_status\\D\[874] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[878] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[879] = \Counter_1:CounterUDB:overflow\[477]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[880] = \Counter_1:CounterUDB:underflow\[480]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[881] = \Counter_1:CounterUDB:reload_tc\[460]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[882] = \Counter_1:CounterUDB:cmp_out_i\[485]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[883] = \Counter_1:CounterUDB:cmp_out_i\[485]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[884] = Net_236[491]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[886] = tmpOE__PlayPauseButton_net_0[1]

------------------------------------------------------
Aliased 0 equations, 196 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PlayPauseButton_net_0' (cost = 0):
tmpOE__PlayPauseButton_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_addressmatch\' (cost = 0):
\BluetoothUART:BUART:rx_addressmatch\ <= (\BluetoothUART:BUART:rx_addressmatch2\
	OR \BluetoothUART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_bitclk_pre\' (cost = 2):
\BluetoothUART:BUART:rx_bitclk_pre\ <= ((not \BluetoothUART:BUART:rx_count_3\ and not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_bitclk_pre16x\' (cost = 2):
\BluetoothUART:BUART:rx_bitclk_pre16x\ <= ((not \BluetoothUART:BUART:rx_count_3\ and \BluetoothUART:BUART:rx_count_2\ and \BluetoothUART:BUART:rx_count_1\ and \BluetoothUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_poll_bit1\' (cost = 2):
\BluetoothUART:BUART:rx_poll_bit1\ <= ((not \BluetoothUART:BUART:rx_count_3\ and not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count7_bit8_wire\ and \BluetoothUART:BUART:rx_count_0\)
	OR (not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count_0\ and \BluetoothUART:BUART:rx_count_3\ and \BluetoothUART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_poll_bit2\' (cost = 2):
\BluetoothUART:BUART:rx_poll_bit2\ <= ((not \BluetoothUART:BUART:rx_count_3\ and not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count_0\ and not \BluetoothUART:BUART:rx_count7_bit8_wire\)
	OR (not \BluetoothUART:BUART:rx_count_3\ and \BluetoothUART:BUART:rx_count_2\ and \BluetoothUART:BUART:rx_count_1\ and \BluetoothUART:BUART:rx_count_0\ and \BluetoothUART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:pollingrange\' (cost = 24):
\BluetoothUART:BUART:pollingrange\ <= ((not \BluetoothUART:BUART:rx_count_3\ and not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count7_bit8_wire\)
	OR (not \BluetoothUART:BUART:rx_count_3\ and \BluetoothUART:BUART:rx_count_2\ and \BluetoothUART:BUART:rx_count_1\ and \BluetoothUART:BUART:rx_count_0\ and \BluetoothUART:BUART:rx_count7_bit8_wire\)
	OR (not \BluetoothUART:BUART:rx_count_2\ and not \BluetoothUART:BUART:rx_count_1\ and not \BluetoothUART:BUART:rx_count_0\ and \BluetoothUART:BUART:rx_count_3\ and \BluetoothUART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BluetoothUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \BluetoothUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\BluetoothUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \BluetoothUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= (not \BluetoothUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= (not \BluetoothUART:BUART:rx_count_5\
	OR not \BluetoothUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 7):
\BluetoothUART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= (not \BluetoothUART:BUART:rx_count_5\
	OR not \BluetoothUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= (\Counter_1:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_254' (cost = 0):
Net_254 <= (not Net_189);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <= (\Counter_1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_8\' (cost = 18):
\FreqDiv_1:MODULE_6:g2:a0:s_8\ <= ((not \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \BluetoothUART:BUART:pollcount_1\ and not \BluetoothUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \BluetoothUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 6):
\BluetoothUART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \BluetoothUART:BUART:pollcount_0\ and \BluetoothUART:BUART:pollcount_1\)
	OR (not \BluetoothUART:BUART:pollcount_1\ and \BluetoothUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:reload_tc\' (cost = 0):
\Counter_1:CounterUDB:reload_tc\ <= (\Counter_1:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_1\' (cost = 18):
\FreqDiv_1:MODULE_6:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BluetoothUART:BUART:rx_postpoll\' (cost = 72):
\BluetoothUART:BUART:rx_postpoll\ <= (\BluetoothUART:BUART:pollcount_1\
	OR (Net_189 and \BluetoothUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \BluetoothUART:BUART:pollcount_1\ and not Net_189 and not \BluetoothUART:BUART:rx_parity_bit\)
	OR (not \BluetoothUART:BUART:pollcount_1\ and not \BluetoothUART:BUART:pollcount_0\ and not \BluetoothUART:BUART:rx_parity_bit\)
	OR (\BluetoothUART:BUART:pollcount_1\ and \BluetoothUART:BUART:rx_parity_bit\)
	OR (Net_189 and \BluetoothUART:BUART:pollcount_0\ and \BluetoothUART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \BluetoothUART:BUART:pollcount_1\ and not Net_189 and not \BluetoothUART:BUART:rx_parity_bit\)
	OR (not \BluetoothUART:BUART:pollcount_1\ and not \BluetoothUART:BUART:pollcount_0\ and not \BluetoothUART:BUART:rx_parity_bit\)
	OR (\BluetoothUART:BUART:pollcount_1\ and \BluetoothUART:BUART:rx_parity_bit\)
	OR (Net_189 and \BluetoothUART:BUART:pollcount_0\ and \BluetoothUART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_2\' (cost = 27):
\FreqDiv_1:MODULE_6:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_3\' (cost = 36):
\FreqDiv_1:MODULE_6:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_4\' (cost = 45):
\FreqDiv_1:MODULE_6:g2:a0:s_4\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_5\' (cost = 54):
\FreqDiv_1:MODULE_6:g2:a0:s_5\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_6\' (cost = 63):
\FreqDiv_1:MODULE_6:g2:a0:s_6\ <= ((not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_7\' (cost = 72):
\FreqDiv_1:MODULE_6:g2:a0:s_7\ <= ((not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 68 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BluetoothUART:BUART:rx_status_0\ to zero
Aliasing \BluetoothUART:BUART:rx_status_6\ to zero
Aliasing \Counter_1:CounterUDB:hwCapture\ to zero
Aliasing \Counter_1:CounterUDB:status_2\ to zero
Aliasing \Counter_1:CounterUDB:overflow\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BluetoothUART:BUART:rx_markspace_status\\D\ to zero
Aliasing \BluetoothUART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \BluetoothUART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \BluetoothUART:BUART:rx_bitclk_enable\[157] = \BluetoothUART:BUART:rx_bitclk\[206]
Removing Lhs of wire \BluetoothUART:BUART:rx_status_0\[257] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_status_6\[266] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:hwCapture\[457] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:status_2\[467] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:overflow\[477] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[761] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[771] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:tx_ctrl_mark_last\\D\[855] = \BluetoothUART:BUART:tx_ctrl_mark_last\[148]
Removing Lhs of wire \BluetoothUART:BUART:rx_markspace_status\\D\[868] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_parity_error_status\\D\[869] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_addr_match_status\\D\[871] = zero[2]
Removing Lhs of wire \BluetoothUART:BUART:rx_markspace_pre\\D\[872] = \BluetoothUART:BUART:rx_markspace_pre\[270]
Removing Lhs of wire \BluetoothUART:BUART:rx_parity_bit\\D\[877] = \BluetoothUART:BUART:rx_parity_bit\[276]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\BluetoothUART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \BluetoothUART:BUART:rx_parity_bit\ and Net_189 and \BluetoothUART:BUART:pollcount_0\)
	OR (not \BluetoothUART:BUART:pollcount_1\ and not \BluetoothUART:BUART:pollcount_0\ and \BluetoothUART:BUART:rx_parity_bit\)
	OR (not \BluetoothUART:BUART:pollcount_1\ and not Net_189 and \BluetoothUART:BUART:rx_parity_bit\)
	OR (not \BluetoothUART:BUART:rx_parity_bit\ and \BluetoothUART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj" -dcpsoc3 Protocov.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.002ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 01 November 2023 00:18:48
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov.cyprj -d CY8C5888LTI-LP097 Protocov.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \BluetoothUART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_76 from registered to combinatorial
    Converted constant MacroCell: \BluetoothUART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \BluetoothUART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \BluetoothUART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \BluetoothUART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:overflow_reg_i\ from registered to combinatorial
Assigning clock VehicleCAN_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_227
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=11, Signal=Net_180
    Analog  Clock 0: Automatic-assigning  clock 'ClockVehicleBattVoltageADC'. Fanout=2, Signal=Net_322
    Digital Clock 2: Automatic-assigning  clock 'BluetoothUART_IntClock'. Fanout=1, Signal=\BluetoothUART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BluetoothUART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: BluetoothUART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BluetoothUART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \BluetoothUART:BUART:rx_parity_bit\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:rx_parity_bit\ (fanout=0)

    Removing \BluetoothUART:BUART:rx_address_detected\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:rx_address_detected\ (fanout=0)

    Removing \BluetoothUART:BUART:rx_parity_error_pre\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \BluetoothUART:BUART:rx_markspace_pre\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \BluetoothUART:BUART:rx_state_1\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:rx_state_1\ (fanout=9)

    Removing \BluetoothUART:BUART:tx_parity_bit\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:tx_parity_bit\ (fanout=0)

    Removing \BluetoothUART:BUART:tx_mark\, Duplicate of \BluetoothUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\BluetoothUART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PlayPauseButton(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PlayPauseButton(0)__PA ,
            pad => PlayPauseButton(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NextButton(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NextButton(0)__PA ,
            pad => NextButton(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PreviousButton(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PreviousButton(0)__PA ,
            pad => PreviousButton(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PowerEnableSelf(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PowerEnableSelf(0)__PA ,
            pad => PowerEnableSelf(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PowerEnableBatt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PowerEnableBatt(0)__PA ,
            pad => PowerEnableBatt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PowerEnableACC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PowerEnableACC(0)__PA ,
            pad => PowerEnableACC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VehicleCarBattVoltage(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VehicleCarBattVoltage(0)__PA ,
            analog_term => Net_623 ,
            pad => VehicleCarBattVoltage(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CanTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CanTx(0)__PA ,
            pin_input => Net_12 ,
            pad => CanTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CanRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CanRx(0)__PA ,
            fb => Net_11 ,
            pad => CanRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UartTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UartTx(0)__PA ,
            fb => Net_189 ,
            pad => UartTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UartRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UartRx(0)__PA ,
            pin_input => Net_73 ,
            pad => UartRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ProtocovUSB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ProtocovUSB:Dm(0)\__PA ,
            analog_term => \ProtocovUSB:Net_597\ ,
            pad => \ProtocovUSB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ProtocovUSB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ProtocovUSB:Dp(0)\__PA ,
            analog_term => \ProtocovUSB:Net_1000\ ,
            pad => \ProtocovUSB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BlueLedd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BlueLedd(0)__PA ,
            pad => BlueLedd(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\BluetoothUART:BUART:pollcount_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:pollcount_1_split\ (fanout=1)

    MacroCell: Name=Net_73, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:txn\
        );
        Output = Net_73 (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\
        );
        Output = \BluetoothUART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_fifo_empty\ * 
              \BluetoothUART:BUART:tx_state_2\
        );
        Output = \BluetoothUART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_fifo_notfull\
        );
        Output = \BluetoothUART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
        );
        Output = \BluetoothUART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BluetoothUART:BUART:pollcount_1\
            + \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BluetoothUART:BUART:rx_load_fifo\ * 
              \BluetoothUART:BUART:rx_fifofull\
        );
        Output = \BluetoothUART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BluetoothUART:BUART:rx_fifonotempty\ * 
              \BluetoothUART:BUART:rx_state_stop1_reg\
        );
        Output = \BluetoothUART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Counter_1:CounterUDB:status_1\ * Net_189_SYNCOUT
        );
        Output = \Counter_1:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:status_1\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\ * Net_236
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=1)

    MacroCell: Name=Net_250, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252 * !Net_191
        );
        Output = Net_250 (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BluetoothUART:BUART:txn\ * \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:txn\ * \BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_shift_out\ * 
              !\BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              !\BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_shift_out\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              !\BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:txn\ (fanout=2)

    MacroCell: Name=\BluetoothUART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\BluetoothUART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              !\BluetoothUART:BUART:tx_fifo_empty\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_fifo_empty\ * 
              !\BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_fifo_empty\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\BluetoothUART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\BluetoothUART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \BluetoothUART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\BluetoothUART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:tx_ctrl_mark_last\ (fanout=9)

    MacroCell: Name=\BluetoothUART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_0\ (fanout=9)

    MacroCell: Name=\BluetoothUART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\BluetoothUART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_3\ (fanout=8)

    MacroCell: Name=\BluetoothUART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              \BluetoothUART:BUART:rx_last\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_2\ (fanout=8)

    MacroCell: Name=\BluetoothUART:BUART:rx_count7_bit8_wire\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:rx_count7_tc\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_count7_bit8_wire\ (fanout=9)

    MacroCell: Name=\BluetoothUART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\BluetoothUART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\
        );
        Output = \BluetoothUART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + \BluetoothUART:BUART:pollcount_1_split\
        );
        Output = \BluetoothUART:BUART:pollcount_1\ (fanout=5)

    MacroCell: Name=\BluetoothUART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:pollcount_0\ (fanout=6)

    MacroCell: Name=\BluetoothUART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\BluetoothUART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:status_1\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_236
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_236, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_236 * !\FreqDiv_1:not_last_reset\
            + !Net_236 * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_236 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_236 (fanout=3)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=10)

    MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=8)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=9)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=10)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BluetoothUART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            cs_addr_2 => \BluetoothUART:BUART:tx_state_1\ ,
            cs_addr_1 => \BluetoothUART:BUART:tx_state_0\ ,
            cs_addr_0 => \BluetoothUART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \BluetoothUART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \BluetoothUART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \BluetoothUART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            cs_addr_0 => \BluetoothUART:BUART:counter_load_not\ ,
            ce0_reg => \BluetoothUART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \BluetoothUART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BluetoothUART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            cs_addr_2 => \BluetoothUART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \BluetoothUART:BUART:rx_state_0\ ,
            cs_addr_0 => \BluetoothUART:BUART:rx_bitclk_enable\ ,
            route_si => \BluetoothUART:BUART:rx_postpoll\ ,
            f0_load => \BluetoothUART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \BluetoothUART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \BluetoothUART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_227 ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            chain_out => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_1:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_227 ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            z0_comb => \Counter_1:CounterUDB:status_1\ ,
            cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
            chain_in => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BluetoothUART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            status_3 => \BluetoothUART:BUART:tx_fifo_notfull\ ,
            status_2 => \BluetoothUART:BUART:tx_status_2\ ,
            status_1 => \BluetoothUART:BUART:tx_fifo_empty\ ,
            status_0 => \BluetoothUART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BluetoothUART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            status_5 => \BluetoothUART:BUART:rx_status_5\ ,
            status_4 => \BluetoothUART:BUART:rx_status_4\ ,
            status_3 => \BluetoothUART:BUART:rx_status_3\ ,
            interrupt => Net_252 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_189_SYNCOUT ,
            clock => Net_227 ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_3 => \Counter_1:CounterUDB:status_3\ ,
            status_1 => \Counter_1:CounterUDB:status_1\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ ,
            interrupt => Net_191 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =UartTx(0)_SYNC
        PORT MAP (
            in => Net_189 ,
            out => Net_189_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_227 ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\BluetoothUART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \BluetoothUART:Net_9\ ,
            load => \BluetoothUART:BUART:rx_counter_load\ ,
            count_6 => \BluetoothUART:BUART:rx_count_6\ ,
            count_5 => \BluetoothUART:BUART:rx_count_5\ ,
            count_4 => \BluetoothUART:BUART:rx_count_4\ ,
            count_3 => \BluetoothUART:BUART:rx_count_3\ ,
            count_2 => \BluetoothUART:BUART:rx_count_2\ ,
            count_1 => \BluetoothUART:BUART:rx_count_1\ ,
            count_0 => \BluetoothUART:BUART:rx_count_0\ ,
            tc => \BluetoothUART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110110"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\VehicleCAN:isr\
        PORT MAP (
            interrupt => Net_261 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ProtocovUSB:dp_int\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ProtocovUSB:ep_1\
        PORT MAP (
            interrupt => \ProtocovUSB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ProtocovUSB:ep_0\
        PORT MAP (
            interrupt => \ProtocovUSB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ProtocovUSB:bus_reset\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ProtocovUSB:arb_int\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IntBluetoothUART
        PORT MAP (
            interrupt => Net_250 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\VehicleBattVoltageAdc:IRQ\
        PORT MAP (
            interrupt => Net_323 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   46 :  146 :  192 : 23.96 %
  Unique P-terms              :   82 :  302 :  384 : 21.35 %
  Total P-terms               :   96 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.137ms
Tech Mapping phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : BlueLedd(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CanRx(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : CanTx(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : NextButton(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PlayPauseButton(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PowerEnableACC(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PowerEnableBatt(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PowerEnableSelf(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PreviousButton(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : UartRx(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : UartTx(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : VehicleCarBattVoltage(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \ProtocovUSB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \ProtocovUSB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \ProtocovUSB:USB\
SAR[1]@[FFB(SAR,1)] : \VehicleBattVoltageAdc:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \VehicleBattVoltageAdc:vRef_1024\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : BlueLedd(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CanRx(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : CanTx(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : NextButton(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PlayPauseButton(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PowerEnableACC(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PowerEnableBatt(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PowerEnableSelf(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PreviousButton(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : UartRx(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : UartTx(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : VehicleCarBattVoltage(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \ProtocovUSB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \ProtocovUSB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \ProtocovUSB:USB\
SAR[0]@[FFB(SAR,0)] : \VehicleBattVoltageAdc:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \VehicleBattVoltageAdc:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_623 {
    sar_0_vplus
    agl1_x_sar_0_vplus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: \VehicleBattVoltageAdc:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \VehicleBattVoltageAdc:Net_209\ {
  }
  Net: \VehicleBattVoltageAdc:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_623
  agl1_x_sar_0_vplus                               -> Net_623
  agl1                                             -> Net_623
  agl1_x_p15_5                                     -> Net_623
  p15_5                                            -> Net_623
  sar_0_vrefhi                                     -> \VehicleBattVoltageAdc:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \VehicleBattVoltageAdc:Net_126\
  sar_0_vminus                                     -> \VehicleBattVoltageAdc:Net_126\
  common_vref_1024                                 -> \VehicleBattVoltageAdc:Net_233\
  sar_0_vref_1024                                  -> \VehicleBattVoltageAdc:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \VehicleBattVoltageAdc:Net_233\
  sar_0_vref                                       -> \VehicleBattVoltageAdc:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.56
                   Pterms :            5.50
               Macrocells :            2.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.75 :       5.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:status_1\ * 
              !\Counter_1:CounterUDB:underflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BluetoothUART:BUART:rx_load_fifo\ * 
              \BluetoothUART:BUART:rx_fifofull\
        );
        Output = \BluetoothUART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BluetoothUART:BUART:rx_fifonotempty\ * 
              \BluetoothUART:BUART:rx_state_stop1_reg\
        );
        Output = \BluetoothUART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:status_1\
        );
        Output = \Counter_1:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_fifo_notfull\
        );
        Output = \BluetoothUART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\BluetoothUART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        status_5 => \BluetoothUART:BUART:rx_status_5\ ,
        status_4 => \BluetoothUART:BUART:rx_status_4\ ,
        status_3 => \BluetoothUART:BUART:rx_status_3\ ,
        interrupt => Net_252 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Counter_1:CounterUDB:status_1\ * Net_189_SYNCOUT
        );
        Output = \Counter_1:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:count_stored_i\ * Net_236
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_236
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_236, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_236 * !\FreqDiv_1:not_last_reset\
            + !Net_236 * \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * 
              \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_236 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_236 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_227 ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        z0_comb => \Counter_1:CounterUDB:status_1\ ,
        cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
        chain_in => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC16:counterdp:u0\

count7cell: Name =\BluetoothUART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        load => \BluetoothUART:BUART:rx_counter_load\ ,
        count_6 => \BluetoothUART:BUART:rx_count_6\ ,
        count_5 => \BluetoothUART:BUART:rx_count_5\ ,
        count_4 => \BluetoothUART:BUART:rx_count_4\ ,
        count_3 => \BluetoothUART:BUART:rx_count_3\ ,
        count_2 => \BluetoothUART:BUART:rx_count_2\ ,
        count_1 => \BluetoothUART:BUART:rx_count_1\ ,
        count_0 => \BluetoothUART:BUART:rx_count_0\ ,
        tc => \BluetoothUART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110110"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_227) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_250, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_252 * !Net_191
        );
        Output = Net_250 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_73, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:txn\
        );
        Output = Net_73 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BluetoothUART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_0\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:pollcount_0\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_189_SYNCOUT ,
        clock => Net_227 ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_3 => \Counter_1:CounterUDB:status_3\ ,
        status_1 => \Counter_1:CounterUDB:status_1\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ ,
        interrupt => Net_191 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_227 ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_8\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_1:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_4\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_4\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_5\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_4\ * 
              \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_5\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_6\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_6\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_7\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_8\ * 
              \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * \FreqDiv_1:count_5\ * 
              \FreqDiv_1:count_4\ * !\FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * \FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + \FreqDiv_1:count_8\ * \FreqDiv_1:count_7\ * \FreqDiv_1:count_6\ * 
              \FreqDiv_1:count_5\ * \FreqDiv_1:count_4\ * 
              !\FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BluetoothUART:BUART:pollcount_1\
            + \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              \BluetoothUART:BUART:rx_last\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BluetoothUART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_bitclk_enable\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_6\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              \BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\ * 
              !\BluetoothUART:BUART:rx_count_5\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_state_3\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BluetoothUART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              \BluetoothUART:BUART:rx_state_3\ * 
              \BluetoothUART:BUART:rx_state_2\
        );
        Output = \BluetoothUART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BluetoothUART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        cs_addr_2 => \BluetoothUART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \BluetoothUART:BUART:rx_state_0\ ,
        cs_addr_0 => \BluetoothUART:BUART:rx_bitclk_enable\ ,
        route_si => \BluetoothUART:BUART:rx_postpoll\ ,
        f0_load => \BluetoothUART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \BluetoothUART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \BluetoothUART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:rx_count7_bit8_wire\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
            + !\BluetoothUART:BUART:rx_count7_tc\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_count7_bit8_wire\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_ctrl_mark_last\ * 
              !\BluetoothUART:BUART:rx_state_0\ * 
              !\BluetoothUART:BUART:rx_state_3\ * 
              !\BluetoothUART:BUART:rx_state_2\
        );
        Output = \BluetoothUART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              !\BluetoothUART:BUART:tx_fifo_empty\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_fifo_empty\ * 
              !\BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_fifo_empty\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_fifo_empty\ * 
              \BluetoothUART:BUART:tx_state_2\
        );
        Output = \BluetoothUART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_227 ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        chain_out => \Counter_1:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_1:CounterUDB:sC16:counterdp:u1\

synccell: Name =UartTx(0)_SYNC
    PORT MAP (
        in => Net_189 ,
        out => Net_189_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:pollcount_1_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              !\BluetoothUART:BUART:pollcount_1\ * 
              \BluetoothUART:BUART:pollcount_0\ * Net_189_SYNCOUT
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + \BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * !Net_189_SYNCOUT
        );
        Output = \BluetoothUART:BUART:pollcount_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\ * 
              \BluetoothUART:BUART:pollcount_1\ * 
              !\BluetoothUART:BUART:pollcount_0\
            + \BluetoothUART:BUART:pollcount_1_split\
        );
        Output = \BluetoothUART:BUART:pollcount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\BluetoothUART:BUART:rx_count_3\ * 
              !\BluetoothUART:BUART:rx_count_2\ * 
              !\BluetoothUART:BUART:rx_count_1\ * 
              !\BluetoothUART:BUART:rx_count_0\ * 
              !\BluetoothUART:BUART:rx_count7_bit8_wire\
            + !\BluetoothUART:BUART:rx_count_3\ * 
              \BluetoothUART:BUART:rx_count_2\ * 
              \BluetoothUART:BUART:rx_count_1\ * 
              \BluetoothUART:BUART:rx_count_0\ * 
              \BluetoothUART:BUART:rx_count7_bit8_wire\
        );
        Output = \BluetoothUART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BluetoothUART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        cs_addr_2 => \BluetoothUART:BUART:tx_state_1\ ,
        cs_addr_1 => \BluetoothUART:BUART:tx_state_0\ ,
        cs_addr_0 => \BluetoothUART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \BluetoothUART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \BluetoothUART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \BluetoothUART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BluetoothUART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        status_3 => \BluetoothUART:BUART:tx_fifo_notfull\ ,
        status_2 => \BluetoothUART:BUART:tx_status_2\ ,
        status_1 => \BluetoothUART:BUART:tx_fifo_empty\ ,
        status_0 => \BluetoothUART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \BluetoothUART:BUART:txn\ * \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:txn\ * \BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_shift_out\ * 
              !\BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              !\BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_shift_out\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              !\BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \BluetoothUART:BUART:tx_ctrl_mark_last\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\BluetoothUART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\ * 
              \BluetoothUART:BUART:tx_state_2\
            + \BluetoothUART:BUART:tx_state_1\ * 
              \BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_bitclk\
            + \BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_2\ * 
              \BluetoothUART:BUART:tx_counter_dp\ * 
              \BluetoothUART:BUART:tx_bitclk\
        );
        Output = \BluetoothUART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BluetoothUART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_bitclk_enable_pre\
            + !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              !\BluetoothUART:BUART:tx_state_2\
        );
        Output = \BluetoothUART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BluetoothUART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\BluetoothUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\BluetoothUART:BUART:tx_state_1\ * 
              !\BluetoothUART:BUART:tx_state_0\ * 
              \BluetoothUART:BUART:tx_state_2\
            + !\BluetoothUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \BluetoothUART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \BluetoothUART:Net_9\ ,
        cs_addr_0 => \BluetoothUART:BUART:counter_load_not\ ,
        ce0_reg => \BluetoothUART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \BluetoothUART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IntBluetoothUART
        PORT MAP (
            interrupt => Net_250 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ProtocovUSB:ep_1\
        PORT MAP (
            interrupt => \ProtocovUSB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\VehicleBattVoltageAdc:IRQ\
        PORT MAP (
            interrupt => Net_323 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\ProtocovUSB:dp_int\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\VehicleCAN:isr\
        PORT MAP (
            interrupt => Net_261 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\ProtocovUSB:arb_int\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\ProtocovUSB:bus_reset\
        PORT MAP (
            interrupt => \ProtocovUSB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\ProtocovUSB:ep_0\
        PORT MAP (
            interrupt => \ProtocovUSB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PowerEnableACC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PowerEnableACC(0)__PA ,
        pad => PowerEnableACC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CanTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CanTx(0)__PA ,
        pin_input => Net_12 ,
        pad => CanTx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CanRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CanRx(0)__PA ,
        fb => Net_11 ,
        pad => CanRx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PlayPauseButton(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PlayPauseButton(0)__PA ,
        pad => PlayPauseButton(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = NextButton(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NextButton(0)__PA ,
        pad => NextButton(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PreviousButton(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PreviousButton(0)__PA ,
        pad => PreviousButton(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PowerEnableSelf(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PowerEnableSelf(0)__PA ,
        pad => PowerEnableSelf(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PowerEnableBatt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PowerEnableBatt(0)__PA ,
        pad => PowerEnableBatt(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = BlueLedd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BlueLedd(0)__PA ,
        pad => BlueLedd(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\ProtocovUSB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PlayPauseButton_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PlayPauseButton_net_0 ,
            out_reset => zero ,
            interrupt => \ProtocovUSB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "cd07f62c-3f08-4b86-a5cb-8ccc45312a33/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = UartTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UartTx(0)__PA ,
        fb => Net_189 ,
        pad => UartTx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = UartRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UartRx(0)__PA ,
        pin_input => Net_73 ,
        pad => UartRx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VehicleCarBattVoltage(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VehicleCarBattVoltage(0)__PA ,
        analog_term => Net_623 ,
        pad => VehicleCarBattVoltage(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \ProtocovUSB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ProtocovUSB:Dp(0)\__PA ,
        analog_term => \ProtocovUSB:Net_1000\ ,
        pad => \ProtocovUSB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ProtocovUSB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ProtocovUSB:Dm(0)\__PA ,
        analog_term => \ProtocovUSB:Net_597\ ,
        pad => \ProtocovUSB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\VehicleCAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_262 ,
            interrupt => Net_261 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_227 ,
            dclk_0 => Net_227_local ,
            dclk_glb_1 => Net_180 ,
            dclk_1 => Net_180_local ,
            aclk_glb_0 => Net_322 ,
            aclk_0 => Net_322_local ,
            clk_a_dig_glb_0 => Net_322_adig ,
            clk_a_dig_0 => Net_322_adig_local ,
            dclk_glb_2 => \BluetoothUART:Net_9\ ,
            dclk_2 => \BluetoothUART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\ProtocovUSB:USB\
        PORT MAP (
            dp => \ProtocovUSB:Net_1000\ ,
            dm => \ProtocovUSB:Net_597\ ,
            sof_int => Net_263 ,
            arb_int => \ProtocovUSB:Net_1889\ ,
            usb_int => \ProtocovUSB:Net_1876\ ,
            ept_int_8 => \ProtocovUSB:ep_int_8\ ,
            ept_int_7 => \ProtocovUSB:ep_int_7\ ,
            ept_int_6 => \ProtocovUSB:ep_int_6\ ,
            ept_int_5 => \ProtocovUSB:ep_int_5\ ,
            ept_int_4 => \ProtocovUSB:ep_int_4\ ,
            ept_int_3 => \ProtocovUSB:ep_int_3\ ,
            ept_int_2 => \ProtocovUSB:ep_int_2\ ,
            ept_int_1 => \ProtocovUSB:ep_int_1\ ,
            ept_int_0 => \ProtocovUSB:ep_int_0\ ,
            ord_int => \ProtocovUSB:Net_95\ ,
            dma_req_7 => \ProtocovUSB:dma_request_7\ ,
            dma_req_6 => \ProtocovUSB:dma_request_6\ ,
            dma_req_5 => \ProtocovUSB:dma_request_5\ ,
            dma_req_4 => \ProtocovUSB:dma_request_4\ ,
            dma_req_3 => \ProtocovUSB:dma_request_3\ ,
            dma_req_2 => \ProtocovUSB:dma_request_2\ ,
            dma_req_1 => \ProtocovUSB:dma_request_1\ ,
            dma_req_0 => \ProtocovUSB:dma_request_0\ ,
            dma_termin => \ProtocovUSB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\VehicleBattVoltageAdc:vRef_1024\
        PORT MAP (
            vout => \VehicleBattVoltageAdc:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\VehicleBattVoltageAdc:ADC_SAR\
        PORT MAP (
            vplus => Net_623 ,
            vminus => \VehicleBattVoltageAdc:Net_126\ ,
            ext_pin => \VehicleBattVoltageAdc:Net_209\ ,
            vrefhi_out => \VehicleBattVoltageAdc:Net_126\ ,
            vref => \VehicleBattVoltageAdc:Net_233\ ,
            clock => Net_322 ,
            pump_clock => Net_322 ,
            irq => \VehicleBattVoltageAdc:Net_252\ ,
            next => Net_271 ,
            data_out_udb_11 => \VehicleBattVoltageAdc:Net_207_11\ ,
            data_out_udb_10 => \VehicleBattVoltageAdc:Net_207_10\ ,
            data_out_udb_9 => \VehicleBattVoltageAdc:Net_207_9\ ,
            data_out_udb_8 => \VehicleBattVoltageAdc:Net_207_8\ ,
            data_out_udb_7 => \VehicleBattVoltageAdc:Net_207_7\ ,
            data_out_udb_6 => \VehicleBattVoltageAdc:Net_207_6\ ,
            data_out_udb_5 => \VehicleBattVoltageAdc:Net_207_5\ ,
            data_out_udb_4 => \VehicleBattVoltageAdc:Net_207_4\ ,
            data_out_udb_3 => \VehicleBattVoltageAdc:Net_207_3\ ,
            data_out_udb_2 => \VehicleBattVoltageAdc:Net_207_2\ ,
            data_out_udb_1 => \VehicleBattVoltageAdc:Net_207_1\ ,
            data_out_udb_0 => \VehicleBattVoltageAdc:Net_207_0\ ,
            eof_udb => Net_323 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        PowerEnableACC(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                 CanTx(0) | In(Net_12)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |                 CanRx(0) | FB(Net_11)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |       PlayPauseButton(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |            NextButton(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |        PreviousButton(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       PowerEnableSelf(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       PowerEnableBatt(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |              BlueLedd(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-------------------------------
  15 |   3 |     * |      NONE |     HI_Z_DIGITAL |                UartTx(0) | FB(Net_189)
     |   4 |     * |      NONE |         CMOS_OUT |                UartRx(0) | In(Net_73)
     |   5 |     * |      NONE |      HI_Z_ANALOG | VehicleCarBattVoltage(0) | Analog(Net_623)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |      \ProtocovUSB:Dp(0)\ | Analog(\ProtocovUSB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      \ProtocovUSB:Dm(0)\ | Analog(\ProtocovUSB:Net_597\)
-------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.060ms
Digital Placement phase: Elapsed time ==> 1s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Protocov_r.vh2" --pcf-path "Protocov.pco" --des-name "Protocov" --dsf-path "Protocov.dsf" --sdc-path "Protocov.sdc" --lib-path "Protocov_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( BluetoothUART_IntClock ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_2 ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
Warning: sta.M0019: Protocov_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_1 ) to clock ( Clock_2 ). (File=E:\GIT Hub Project\protocov\Protocov\Protocov.cydsn\Protocov_timing.html)
Timing report is in Protocov_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.444ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.444ms
API generation phase: Elapsed time ==> 1s.860ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
