publications 
publications 
publications
ph
dissertation
multiprocessor
system
chip
data
memory
customization
embedded
array
intensive
applications
ilya
issenin
advisor
prof
nikil
dutt
ph
dissertation
university
california
irvine
2007
pdf
slides
powerpoint
press
read
button
view
conferences
compiler
driven
data
layout
optimization
regular
irregular
array
access
patterns
doosan
cho
sudeep
pasricha
ilya
issenin
nikil
dutt
yunheung
paek
lctes
2008
tucson
arizona
usa
pdf
compiler
loop
framework
explore
horizontally
partitioned
cache
architectures
aviral
shrivastava
ilya
issenin
nikil
dutt
asp
dac
2008
seoul
korea
pdf
software
controlled
memory
layout
reorganization
irregular
array
access
patterns
doosan
cho
ilya
issenin
nikil
dutt
jonghee
yoon
yunheung
paek
cases
2007
salzburg
austria
pdf
data
reuse
driven
memory
network
chip
co
synthesis
ilya
issenin
nikil
dutt
iess
2007
california
usa
pdf
slides
powerpoint
data
reuse
driven
energy
aware
mpsoc
co
synthesis
memory
communication
architecture
streaming
applications
ilya
issenin
nikil
dutt
codes
isss
2006
seoul
korea
pdf
slides
powerpoint
mitigating
soft
error
failures
multimedia
applications
selective
data
protection
kyoungwoo
lee
aviral
shrivastava
ilya
issenin
nikil
dutt
cases
2006
seoul
korea
pdf
multiprocessor
system
chip
data
reuse
analysis
exploring
customized
memory
hierarchies
ilya
issenin
erik
brockmeyer
bart
durinck
nikil
dutt
dac
2006
san
francisco
california
usa
pdf
slides
powerpoint
compilation
techniques
energy
reduction
horizontally
partitioned
cache
architectures
aviral
shrivastava
ilya
issenin
nikil
dutt
cases
2005
san
francisco
california
usa
pdf
slides
powerpoint
foray
gen
automatic
generation
affine
functions
memory
optimizations
ilya
issenin
nikil
dutt
date
2005
munich
germany
march
2005
pdf
slides
powerpoint
data
reuse
analysis
technique
software
controlled
memory
hierarchies
ilya
issenin
erik
brockmeyer
miguel
miranda
nikil
dutt
date
2004
paris
france
february
2004
pdf
slides
internet
explorer
slides
powerpoint
profile
based
dynamic
voltage
scheduling
using
program
checkpoints
ana
azevedo
ilya
issenin
radu
cornea
rajesh
gupta
nikil
dutt
alex
veidenbaum
alex
nicolau
date
2002
pdf
architectural
compiler
strategies
dynamic
power
management
copper
project
ana
azevedo
radu
cornea
ilya
issenin
rajesh
gupta
nikil
dutt
alex
nicolau
alex
veidenbaum
iwia
2001
pdf
journals
partially
protected
caches
reduce
failures
due
soft
errors
multimedia
applications
kyoungwoo
lee
aviral
shrivastava
ilya
issenin
nikil
dutt
nalini
venkatasubramanian
tvlsi
sept
2009
pdf
adaptive
scratch
pad
memory
management
dynamic
behavior
multimedia
applications
doosan
cho
sudeep
pasricha
ilya
issenin
nikil
dutt
minwook
ahn
yunheung
paek
tcad
apr
2009
pdf
compiler
loop
design
space
exploration
framework
energy
reduction
horizontally
partitioned
cache
architectures
aviral
shrivastava
ilya
issenin
nikil
dutt
sanghyun
park
yunheung
paek
tcad
march
2009
pdf
data
reuse
driven
energy
aware
co
synthesis
scratch
pad
memory
hierarchical
bus
based
communication
architecture
multiprocessor
streaming
applications
ilya
issenin
erik
brockmeyer
bart
durinck
nikil
dutt
tcad
aug
2008
pdf
using
foray
models
enable
mpsoc
memory
optimizations
ilya
issenin
nikil
dutt
invited
paper
ijpp
may
2007
pdf
drdu
data
reuse
analysis
technique
efficient
scratch
pad
memory
management
ilya
issenin
erik
brockmeyer
miguel
miranda
nikil
dutt
todaes
april
2007
pdf
back
home
page
