# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vsim -voptargs=+acc work.tb_weightRAM
# vsim -voptargs="+acc" work.tb_weightRAM 
# Start time: 10:26:40 on Apr 11,2016
# ** Error: (vsim-7) Failed to open  file "/home/josefonseca/Documents/thesis/verilog/weight_ram/work/@_opt1/_deps" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "/home/josefonseca/Documents/thesis/verilog/weight_ram/work/@_opt1/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_weightRAM(fast)
# Loading work.weightRAM(fast)
# ** Warning: (vsim-3015) tb_weightRAM.v(36): [PCDPC] - Port size (288) does not match connection size (289) for port 'rowOutput'. The port definition is at: weightRAM.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /tb_weightRAM/WRAM01 File: weightRAM.v
do wave.do
run -all
# Simulation started at 0.000000
#      0
# 
#      1
# 
#      2
# 
#      3
# 
#      4
# 
#      5
# 
#      6
# 
#      7
# 
#      8
# 
#      9
# 
#     10
# 
#     11
# 
#     12
# 
#     13
# 
#     14
# 
#     15
# 
# ** Note: $stop    : tb_weightRAM.v(62)
#    Time: 3600 ns  Iteration: 0  Instance: /tb_weightRAM
# Break in Module tb_weightRAM at tb_weightRAM.v line 62
add wave -position 0  .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data
# Drop insertion failed: .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data
# (vish-4014) No objects found matching '.main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data'.
add wave -position end  sim:/tb_weightRAM/clock
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/josefonseca/Documents/thesis/verilog/weight_ram/wave.do
vsim -voptargs=+acc work.tb_weightRAM
# End time: 10:27:52 on Apr 11,2016, Elapsed time: 0:01:12
# Errors: 3, Warnings: 2
# vsim -voptargs="+acc" work.tb_weightRAM 
# Start time: 10:27:52 on Apr 11,2016
# ** Error: (vsim-7) Failed to open  file "/home/josefonseca/Documents/thesis/verilog/weight_ram/work/@_opt1/_deps" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "/home/josefonseca/Documents/thesis/verilog/weight_ram/work/@_opt1/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.tb_weightRAM(fast)
# Loading work.weightRAM(fast)
# ** Warning: (vsim-3015) tb_weightRAM.v(36): [PCDPC] - Port size (288) does not match connection size (289) for port 'rowOutput'. The port definition is at: weightRAM.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /tb_weightRAM/WRAM01 File: weightRAM.v
do wave.do
run -all
# Simulation started at 0.000000
#      0
# 
#      1
# 
#      2
# 
#      3
# 
#      4
# 
#      5
# 
#      6
# 
#      7
# 
#      8
# 
#      9
# 
#     10
# 
#     11
# 
#     12
# 
#     13
# 
#     14
# 
#     15
# 
# ** Note: $stop    : tb_weightRAM.v(62)
#    Time: 3600 ns  Iteration: 0  Instance: /tb_weightRAM
# Break in Module tb_weightRAM at tb_weightRAM.v line 62
# End time: 10:28:58 on Apr 11,2016, Elapsed time: 0:01:06
# Errors: 1, Warnings: 2
