Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 15:40:23 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demux1to8_timing_summary_routed.rpt -pb demux1to8_timing_summary_routed.pb -rpx demux1to8_timing_summary_routed.rpx -warn_on_violation
| Design       : demux1to8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 3.887ns (51.552%)  route 3.653ns (48.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.779     2.709    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.152     2.861 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.736    y_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.804     7.540 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.540    y[5]
    W17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.893ns (52.220%)  route 3.562ns (47.780%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  f_IBUF_inst/O
                         net (fo=8, routed)           1.695     2.630    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.154     2.784 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.651    y_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.804     7.454 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.454    y[7]
    V17                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 3.883ns (52.769%)  route 3.476ns (47.231%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.776     2.707    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.152     2.859 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.559    y_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.801     7.359 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.359    y[3]
    W15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 3.671ns (50.777%)  route 3.558ns (49.223%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  f_IBUF_inst/O
                         net (fo=8, routed)           1.695     2.630    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     2.754 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.617    y_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     7.229 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.229    y[6]
    W16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.669ns (51.536%)  route 3.450ns (48.464%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.779     2.709    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.124     2.833 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.505    y_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     7.119 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.119    y[4]
    V15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 3.898ns (55.645%)  route 3.107ns (44.355%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  s_IBUF[0]_inst/O
                         net (fo=8, routed)           1.436     2.372    s_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.152     2.524 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.195    y_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.809     7.005 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.005    y[0]
    U15                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 3.662ns (52.562%)  route 3.305ns (47.438%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  s[1] (IN)
                         net (fo=0)                   0.000     0.000    s[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  s_IBUF[1]_inst/O
                         net (fo=8, routed)           1.776     2.707    s_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     2.831 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     4.359    y_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.966 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.966    y[2]
    W13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 3.658ns (54.099%)  route 3.104ns (45.901%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           1.436     2.372    s_IBUF[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     2.496 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.164    y_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.762 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.762    y[1]
    W14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.323ns (64.638%)  route 0.724ns (35.362%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           0.405     0.569    s_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.045     0.614 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.932    y_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.047 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.047    y[1]
    W14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.333ns (62.895%)  route 0.786ns (37.105%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  f_IBUF_inst/O
                         net (fo=8, routed)           0.505     0.669    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.045     0.714 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.995    y_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.119 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.119    y[2]
    W13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.398ns (65.350%)  route 0.741ns (34.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  s[2] (IN)
                         net (fo=0)                   0.000     0.000    s[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  s_IBUF[2]_inst/O
                         net (fo=8, routed)           0.405     0.569    s_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.048     0.617 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.953    y_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.187     2.139 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.139    y[0]
    U15                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.340ns (61.240%)  route 0.848ns (38.760%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  f_IBUF_inst/O
                         net (fo=8, routed)           0.506     0.670    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     0.715 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.057    y_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.188 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.188    y[4]
    V15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.390ns (61.979%)  route 0.853ns (38.021%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  f_IBUF_inst/O
                         net (fo=8, routed)           0.505     0.669    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.048     0.717 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.065    y_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.178     2.242 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.242    y[3]
    W15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.339ns (57.915%)  route 0.973ns (42.085%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  s_IBUF[0]_inst/O
                         net (fo=8, routed)           0.564     0.730    s_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.045     0.775 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.184    y_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.312 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.312    y[6]
    W16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.394ns (59.946%)  route 0.931ns (40.054%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  f_IBUF_inst/O
                         net (fo=8, routed)           0.506     0.670    f_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.049     0.719 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.144    y_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         1.180     2.325 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.325    y[5]
    W17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.390ns (58.918%)  route 0.969ns (41.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  s[0] (IN)
                         net (fo=0)                   0.000     0.000    s[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  s_IBUF[0]_inst/O
                         net (fo=8, routed)           0.564     0.730    s_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.042     0.772 r  y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.177    y_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         1.183     2.360 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.360    y[7]
    V17                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------





