Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_main_behav xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.coincidence_pulse
Compiling module xil_defaultlib.three_detector_coincidence
Compiling module xil_defaultlib.baud_rate_counter
Compiling module xil_defaultlib.data_triggering
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.out_select_mux
Compiling module xil_defaultlib.output_shuffle
Compiling module xil_defaultlib.send_byte
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.tb_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_main_behav
