{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710795751069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VERILOGStart04 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"VERILOGStart04\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710795751079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710795751112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710795751113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710795751113 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710795751167 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710795751301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710795751301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710795751301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710795751301 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710795751302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710795751302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710795751302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710795751302 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710795751302 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710795751302 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710795751303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttonWaiting " "Pin buttonWaiting not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { buttonWaiting } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttonWaiting } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttonLeft " "Pin buttonLeft not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { buttonLeft } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttonLeft } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttonRight " "Pin buttonRight not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { buttonRight } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttonRight } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buttonSelection " "Pin buttonSelection not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { buttonSelection } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buttonSelection } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[0\] " "Pin led1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led1[0] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 86 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[1\] " "Pin led1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led1[1] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 86 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[2\] " "Pin led1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led1[2] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 86 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led1\[3\] " "Pin led1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led1[3] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 86 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[0\] " "Pin led5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[0] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[1\] " "Pin led5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[1] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[2\] " "Pin led5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[2] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[3\] " "Pin led5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[3] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[4\] " "Pin led5\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[4] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[5\] " "Pin led5\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[5] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[6\] " "Pin led5\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[6] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led5\[7\] " "Pin led5\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { led5[7] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en\[0\] " "Pin en\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en[0] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en\[1\] " "Pin en\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en[1] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en\[2\] " "Pin en\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en[2] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en\[3\] " "Pin en\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en[3] } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 54 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { clk } } } { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710795751507 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710795751507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VERILOGStart04.sdc " "Synopsys Design Constraints File file not found: 'VERILOGStart04.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710795751665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710795751665 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710795751667 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1710795751667 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710795751667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710795751678 ""}  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 4 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710795751678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710795751889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710795751889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710795751889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710795751890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710795751890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710795751890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710795751890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710795751891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710795751901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710795751901 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710795751901 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 4 16 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 4 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710795751903 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710795751903 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710795751903 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710795751903 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710795751903 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710795751903 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710795751920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710795752343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710795752394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710795752401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710795752974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710795752974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710795753196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710795753491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710795753491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710795753739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710795753739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710795753739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710795753745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710795753796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710795753913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710795753958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710795754081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710795754356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/output_files/VERILOGStart04.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/output_files/VERILOGStart04.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710795754617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5530 " "Peak virtual memory: 5530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710795754875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 00:02:34 2024 " "Processing ended: Tue Mar 19 00:02:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710795754875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710795754875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710795754875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710795754875 ""}
