# Development of the classical 5-stage MIPS core