==20468== Cachegrind, a cache and branch-prediction profiler
==20468== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20468== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20468== Command: ./srr-large
==20468== 
--20468-- warning: L3 cache found, using its data for the LL simulation.
--20468-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20468-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20468== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20468== (see section Limitations in user manual)
==20468== NOTE: further instances of this message will not be shown
==20468== 
==20468== I   refs:      919,217,731,559
==20468== I1  misses:              1,619
==20468== LLi misses:              1,577
==20468== I1  miss rate:            0.00%
==20468== LLi miss rate:            0.00%
==20468== 
==20468== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20468== D1  misses:      1,529,533,122  (  1,444,550,579 rd   +      84,982,543 wr)
==20468== LLd misses:            899,627  (        343,613 rd   +         556,014 wr)
==20468== D1  miss rate:             0.4% (            0.6%     +             0.1%  )
==20468== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20468== 
==20468== LL refs:         1,529,534,741  (  1,444,552,198 rd   +      84,982,543 wr)
==20468== LL misses:             901,204  (        345,190 rd   +         556,014 wr)
==20468== LL miss rate:              0.0% (            0.0%     +             0.0%  )
