### Cores

Architecture|Bit width|Cores
----|----|----
ARMv1|32/26|ARM1
ARMv2|32/26|ARM2,ARM3
ARMv3|32/26|ARM6,ARM7
ARMv4|32/26|ARM8
ARMv4T|32|ARM7TDMI,ARM9TDMI
ARMv5|32|ARM7EJ,ARM9E,ARM10E
ARMv6|32|ARM11
ARMv6-M|32|ARM Cortex-M0,ARM Cortex-M0+,ARM Cortex-M1
ARMv7-M|32|ARM Cortex-M3
ARMv7E-M|32|ARM Cortex-M4,ARM Cortex-M7
ARMv7-R|32|ARM Cortex-R4,ARM Cortex-R5,ARM Cortex-R7
ARMv7-A|32|ARM Cortex-A5,ARM Cortex-A7,ARM Cortex-A8,ARM Cortex-A9,ARM Cortex-A12,ARM Cortex-A15,ARM Cortex-A17
ARMv8-A|64/32|ARM Cortex-A53,ARM Cortex-A57
ARMv8-R|32


![](https://github.com/loveisbug/lettuce/blob/master/wiki/pic/V5_to_V8_Architecture.jpg)