<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759726151222 {padding: 0px;}
div.rbtoc1759726151222 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759726151222 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759726151222'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.7.1-OrderingFeature-Overview'>Overview</a></li>
<li><a href='#Ncore3.7.1-OrderingFeature-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#Ncore3.7.1-OrderingFeature-FunctionalChecksandCoverage'>Functional Checks and Coverage</a></li>
<li><a href='#Ncore3.7.1-OrderingFeature-DirectedTestcases'>Directed Testcases</a></li>
<li><a href='#Ncore3.7.1-OrderingFeature-RandomTestcases'>Random Testcases</a></li>
</ul>
</div><h1 id="Ncore3.7.1-OrderingFeature-Overview">Overview</h1><ul><li><p>ARM IHI 0022H.c</p></li></ul><p>A6.5 Manager ordering guarantees</p><p>A6.6 Ordering requirements</p><ul><li><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/Ea0fd2-csQ5LojYhlva_fegBokYjMNa7g4k1MXDkyIdGyQ?e=qj79Rt" rel="nofollow">Ncore 3.7 System Architecture Specification version 1.0.9</a> </p></li></ul><p>5.4.7 Definition of a Memory Address Map</p><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" alt="image-20250916-152626.png" width="760" src="https://arterisip.atlassian.net/wiki/download/attachments/1571651706/image-20250916-152626.png?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" alt="image-20250916-152759.png" width="752" src="https://arterisip.atlassian.net/wiki/download/attachments/1571651706/image-20250916-152759.png?api=v2"></span><ul><li><p>$WORK_TOP/cpr/csr/ioaiu.csr.cpr (branch:Ncore3.7/develop)</p></li></ul><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" alt="image-20250916-154841.png" width="466" src="https://arterisip.atlassian.net/wiki/download/attachments/1571651706/image-20250916-154841.png?api=v2"></span><span class="confluence-embedded-file-wrapper image-left-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-left" alt="image-20250916-154739.png" width="1527" src="https://arterisip.atlassian.net/wiki/download/attachments/1571651706/image-20250916-154739.png?api=v2"></span><ul><li><p>NCore 3.7 IOAIU Micro-Architecture Specification Version 1.15</p></li></ul><h1 id="Ncore3.7.1-OrderingFeature-StimulusDescription">Stimulus Description</h1><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="8754e50d-f0c4-4081-aac4-7406a9955369" class="confluenceTable"><colgroup><col style="width: 155.0px;"/><col style="width: 180.0px;"/><col style="width: 265.0px;"/><col style="width: 293.0px;"/><col style="width: 285.0px;"/><col style="width: 175.0px;"/><col style="width: 105.0px;"/><col style="width: 103.0px;"/><col style="width: 104.0px;"/><col style="width: 112.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Name of Field</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Constraint</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XAIUTCR.TransOrderModeRd</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>This setting controls transaction ordering based on AXI ID</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>pcie_IOAIU(owo=1)</p></li></ul><p>:do not update reset value, ie. pcieOrderMode</p><ul><li><p>ACE: do not update reset value ie strictReqMode</p></li><li><p>nonACE_nonIOAIUp:</p></li></ul><p>strictReqMode:10% pcieOrderMode:90%</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p /><p>11.4.1.6	Regarding TransOrderModeRd/Wr</p><p>7.1.2.1   Ordering Mode Registers</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.transOrderMode</p><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib.sv</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>XAIUTCR.TransOrderModeWr</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>This setting controls transaction ordering based on AXI ID</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><ul><li><p>pcie_IOAIU(owo=1): do not update reset value, ie. pcieOrderMode</p></li><li><p>ACE: do not update reset value ie strictReqMode</p></li><li><p>nonACE_nonIOAIUp:</p></li></ul><p>strictReqMode:10% pcieOrderMode:90%</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p /><p>11.4.1.6	Regarding TransOrderModeRd/Wr</p><p>7.1.2.1   Ordering Mode Registers</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.transOrderMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_csr_seq_lib</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>GPRAR.Policy</p><p>GPRAR.ReadID</p><p>GPRAR.WriteID</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Policy determines the setting of our internal OR[1:0] field which defines<br/>the behavior of the agent at the bottom of Ncore</p><p>ReadID=1 implies NoOrdering by ArID ie free listing for reads.</p><p>WriteID=1 implies NoOrdering by AwID ie free listing for writes.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Only supported combinations: </p><ol start="1"><li><p>Policy = 2’b11, WriteID = 1’b0, ReadID = 1’b0</p></li><li><p>Policy = 2’b10, WriteID = 1’b1, ReadID = 1’b1 </p></li><li><p>Policy = 2’b10, WriteID = 1’b0, ReadID = 1’b0</p></li></ol></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/Ea0fd2-csQ5LojYhlva_fegBokYjMNa7g4k1MXDkyIdGyQ?e=qj79Rt" rel="nofollow">Ncore 3.7 System Architecture Specification version 1.0.9</a> </p><p>5.4.7.1 Supported combinations of among policy and Read/WriteID</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.Policy_WrID_RdID</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ncore_memory_map.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7.1-OrderingFeature-FunctionalChecksandCoverage">Functional Checks and Coverage</h1><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="13f7235f-4876-40db-9680-5cc53586ef09" class="confluenceTable"><colgroup><col style="width: 355.0px;"/><col style="width: 296.0px;"/><col style="width: 201.0px;"/><col style="width: 222.0px;"/><col style="width: 152.0px;"/><col style="width: 166.0px;"/><col style="width: 175.0px;"/><col style="width: 224.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority </strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check that CMDreq.OR matches the expectation from  IOAIU uArch specification</p><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>non_IOAIUp: Follow Table1 cmdReq OR values</p><p>IOAIUp: Section 11.4.1.1 CMDReq</p><p>The OR bits for commands sent to the DII or DMI will be 2’b01 indicating that the transactions must be Write Ordered if they are not Device Transactions (AxCache[3:1] == 0). If they are device transactions, they will be Endpoint Ordered (2’b11).</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.OWO.CMDreq.OR</p><p>//#Check.IOAIU.CMDReq.OR_pcieOrderMode</p><p>//#Check.IOAIU.CMDReq.OR_strictReqMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>non_IOAIUp: transOrderMode_Rd=strictReqMode</p><p>check fails if Read txn issues CMDreq if there are prior Read txns with same arid that have not issued CMDreq</p><p>transOrderMode_Wr=strictReqMode</p><p>check fails if Write txn issues CMDreq if there are prior Write txns with same awid that have not issued CMDreq</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.2 Strict Order Mode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.AXID.Ordering_strictReqMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>non_IOAIUp: transOrderMode_Rd=strictReqMode</p><p>check fails if Read txn issues CMDreq but there are prior Read txns with same arid that have issued CMDreq but have not received both STRreq and DTRreq</p><p>transOrderMode_Wr=strictReqMode</p><p>check fails if Write txn issues CMDreq but there are prior Write txns with same awid that have issued CMDreq but have not received STRreq</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.2 Strict Order Mode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.AXID.OrderingQualification_StrictReqMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>non_IOAIUp: transOrderMode_Rd=pcieOrderMode</p><p>check fails if Read txn issues CMDreq if there are prior Read txns with same arid that have not issued CMDreq and GPRAR.ReadID=0</p><p>transOrderMode_Wr=pcieOrderMode</p><p>check fails if Write txn issues CMDreq if there are prior Write txns with same awid that have not issued CMDreq and GPRAR.WriteID=0</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.3 PCIe Ordering Mode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.AXID.Ordering_pcieOrderMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>non_IOAIUp: transOrderMode_Rd=strictReqMode</p><p>check fails if Read txn issues CMDreq but there are prior Read txns with same arid that have issued CMDreq but have not received both STRreq and DTRreq and GPRAR.ReadID=0</p><p>transOrderMode_Wr=strictReqMode</p><p>check fails if Write txn issues CMDreq but there are prior Write txns with same awid that have issued CMDreq but have not received STRreq and and GPRAR.WriteID=0</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.3 PCIe Ordering Mode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.AXID.OrderingQualification_pcieOrderMode</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check for address ordering only in proxyCache IOAIU. The check fires when a CMDreq is issued but there is a cacheline match txn outstanding in IOAIU that had already issued CMDreq in the past but did not receive STRreq. </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.7 Address Ordering</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.Address_Ordering</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Going through the uArch document section, it does seem like additional checks can be added here. </p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check fails if -</p><ol start="1"><li><p>IOAIU issues BResp for Write txn, but there is a older write with same AWID for which BResp is still pending. </p></li><li><p>IOAIU issues RResp for Read txn, but there is an older read txn with same ARID for which RResp is still pending.</p></li></ol></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.6 Response Ordering</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>//#Check.IOAIU.Response_Ordering</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check fails if - </p><ol start="1"><li><p>IOAIU issues a DVM on SMI CMDreq when there is an older DVM transaction that has not yet issued a SMI CMDreq.</p></li><li><p>IOAIU issues a DVM on SMI CMDreq where there is an older DVM transaction that has issued a SMI CMDreq but not yet received a DTWResp</p></li></ol></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>NCore 3.7 IOAIU Micro-Architecture Specification<br/>Version 1.15</p><p>7.1.2.9 DVE Ordering</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>        //#Check.IOAIU.DVMOrdering.OldDTWRsp-&gt;NewCmdReq</p><p /><p>//#Check.IOAIU.DVMOrdering.CMdReqsOrdering</p><p>         </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7.1-OrderingFeature-DirectedTestcases">Directed Testcases</h1><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="82283152-2d64-4bc5-af67-cb82c8cfb96b" class="confluenceTable"><colgroup><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 211.0px;"/><col style="width: 296.0px;"/><col style="width: 165.0px;"/><col style="width: 225.0px;"/><col style="width: 100.0px;"/><col style="width: 349.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>testcase Name</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>rd_after_wr_selfchk_seq</p><p>flavors:</p><p>dii_tgt</p><p>coh_dmi_tgt</p><p>noncoh_dmi_tgt</p><p>with_loaded_traffic</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Step1: Issue a Wr transaction to addrA	<br/>Step2: Wait for Bresp for Wr transaction	<br/>Step3: Issue a Rd transaction to addrA	<br/>Step4:. Check that RdData == WrData	</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ARM IHI 0022H.c</p><p>A6.6 Ordering requirements</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Test.IOAIU.Ordering_Test1</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Added a constraint that arcache[1] == awcache[1] for (Policy==Relaxed &amp;&amp; ReadID/WriteID==1)</p><p>See details in <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=-8&amp;jql=updated%20%3E%3D%20-1w%20AND%20project%20%3D%20CONC%20ORDER%20BY%20updated%20DESC&amp;selectedIssue=CONC-17863#:~:text=Add%20parent-,CONC%2D17863,-data_integrity_check%20mismatch%20for" rel="nofollow">CONC-17863</a></p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>rd_after_b2b_wr_selfchk_seq</p><p>flavors:</p><p>dii_tgt</p><p>coh_dmi_tgt</p><p>noncoh_dmi_tgt</p><p>with_loaded_traffic</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Step1: Issue a Wr1 in cycleX and Wr2 in cycleX+1, to addr A with same awid</p><p>Step2: Wait for Bresp for Wr2 txn</p><p>Step3: Issue multiple Rd txns to addrA<br/>Step4:. On every RResp, check that RdData == Wr2 Data iff (!owo &amp;&amp; WriteID==1)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ARM IHI 0022H.c</p><p>A6.6 Ordering requirements</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Test.IOAIU.Ordering_Test2</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>The check is disabled on non-IOAIUp configs iff (Policy=Relaxed &amp;&amp; ReadID/WriteID==1), since there is no guarantee for writes to be ordered when WriteID=1</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>rd_after_2_wr_selfchk_seq				</p><p>flavors:</p><p>dii_tgt</p><p>coh_dmi_tgt</p><p>noncoh_dmi_tgt</p><p>with_loaded_traffic</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>rd_after_2_wr_selfchk_seq				<br/>Step1: Issue a Wr1, wait for Wr1 BResp, issue Wr2, wait for Wr2 BResp to addrA with different awid				<br/>Step2: Wait for Bresp for Wr2 txn				<br/>Step3: Issue multiple Rd txns to addrA				<br/>Step4:. On every RResp, check that RdData == Wr2 Data				</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>ARM IHI 0022H.c</p><p>A6.6 Ordering requirements</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Test.IOAIU.Ordering_Test3</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7.1-OrderingFeature-RandomTestcases">Random Testcases</h1><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="7d0e9b81-c516-4dfe-8d48-32aad634de0d" class="confluenceTable"><colgroup><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 211.0px;"/><col style="width: 296.0px;"/><col style="width: 165.0px;"/><col style="width: 225.0px;"/><col style="width: 100.0px;"/><col style="width: 349.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>testcase Name</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>random_traffic_test_w_axid_collision</p></td><td class="confluenceTd"><p>Do random traffic with all transactions sharing the same axid. This is to stress axid ordering.</p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/Ea0fd2-csQ5LojYhlva_fegBokYjMNa7g4k1MXDkyIdGyQ?e=qj79Rt" rel="nofollow">Ncore 3.7 System Architecture Specification version 1.0.9</a> </p><p>7.1.2.2 Strict Order Mode</p><p>7.1.2.3 PCIe Ordering Mode</p></td><td class="confluenceTd"><p>#Test.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>random_traffic_test</p></td><td class="confluenceTd"><p>Do random traffic with all transactions, with all ordering checks from scoreboard active</p></td><td class="confluenceTd"><ul><li><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/Ea0fd2-csQ5LojYhlva_fegBokYjMNa7g4k1MXDkyIdGyQ?e=qj79Rt" rel="nofollow">Ncore 3.7 System Architecture Specification version 1.0.9</a> </p></li></ul><p>5.4.7 Definition of a Memory Address Map</p></td><td class="confluenceTd"><p>#Test.IOAIU.random_traffic</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div>