{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.714953",
   "Default View_TopLeft":"-180,-273",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M00_AXIS -pg 1 -lvl 7 -x 1810 -y 250 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port M_AXI_MM2S -pg 1 -lvl 7 -x 1810 -y 420 -defaultsOSRD
preplace port port-id_m_axi_mm2s_aclk -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_mm2s_introut -pg 1 -lvl 7 -x 1810 -y 480 -defaultsOSRD
preplace port port-id_RFDC_reset -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace portBus Din -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 2 -x 370 -y 500 -defaultsOSRD
preplace inst axis_data_fifo_2 -pg 1 -lvl 2 -x 370 -y 90 -defaultsOSRD
preplace inst MUX_Select -pg 1 -lvl 2 -x 370 -y 240 -defaultsOSRD
preplace inst DAC_Enable -pg 1 -lvl 4 -x 950 -y 110 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -x 1600 -y 90 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 5 -x 1240 -y 90 -defaultsOSRD
preplace inst axis_register_slice_0 -pg 1 -lvl 5 -x 1240 -y 240 -defaultsOSRD
preplace inst axi_dma_tx -pg 1 -lvl 6 -x 1600 -y 450 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 4 -x 950 -y 250 -defaultsOSRD
preplace inst DAC_reset -pg 1 -lvl 1 -x 120 -y 110 -defaultsOSRD
preplace inst axis_broadcaster_0 -pg 1 -lvl 6 -x 1600 -y 260 -defaultsOSRD
preplace inst adc_strm_mux_0 -pg 1 -lvl 3 -x 680 -y 230 -defaultsOSRD
preplace netloc DAC_reset_Dout 1 1 5 230 180 500J 140 830 170 1080 330 1390J
preplace netloc axi_dma_rx_mm2s_introut 1 6 1 NJ 480
preplace netloc axi_resetn_1 1 0 6 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 1390J
preplace netloc axis_broadcaster_0_s_axis_tready 1 5 1 1420 100n
preplace netloc axis_register_slice_0_m_axis_tvalid 1 4 2 1090 160 1390
preplace netloc usp_rf_data_converter_0_clk_adc2 1 0 6 NJ 440 240 300 530 320 830 330 1070 320 1420
preplace netloc util_vector_logic_0_Res 1 5 2 1400J 160 1780
preplace netloc util_vector_logic_1_Res 1 5 1 1410 90n
preplace netloc xlslice_0_Dout 1 4 2 1080 20 1410
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 0 4 20 170 220 170 490J 110 NJ
preplace netloc MUX_Select_Dout 1 2 1 NJ 240
preplace netloc axi_dma_rx_M_AXI_MM2S 1 6 1 NJ 420
preplace netloc axi_dma_tx_M_AXIS_MM2S 1 1 6 250 360 NJ 360 NJ 360 NJ 360 NJ 360 1780
preplace netloc axi_interconnect_2_M01_AXI 1 0 6 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ
preplace netloc axis_broadcaster_0_M00_AXIS 1 6 1 NJ 250
preplace netloc axis_broadcaster_0_M01_AXIS 1 1 6 250 10 NJ 10 NJ 10 NJ 10 NJ 10 1790
preplace netloc axis_data_fifo_0_M_AXIS 1 4 1 1090 220n
preplace netloc axis_register_slice_0_M_AXIS 1 5 1 N 220
preplace netloc axis_data_fifo_2_M_AXIS 1 2 1 510 90n
preplace netloc axis_data_fifo_1_M_AXIS 1 2 1 520 200n
preplace netloc adc_strm_mux_0_m0_axi_stream 1 3 1 N 230
levelinfo -pg 1 0 120 370 680 950 1240 1600 1810
pagesize -pg 1 -db -bbox -sgen -180 0 1960 600
"
}
0
