Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 13 17:29:31 2023
| Host         : LAPTOP-S4STEU6A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_compe_timing_summary_routed.rpt -pb BCD_compe_timing_summary_routed.pb -rpx BCD_compe_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_compe
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            segOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.335ns  (logic 5.539ns (48.865%)  route 5.796ns (51.135%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  B_IBUF[2]_inst/O
                         net (fo=7, routed)           3.007     4.466    B_IBUF[2]
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.590 r  segOut_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.590    B_decod[2]
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I1_O)      0.247     4.837 r  segOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.789     7.626    segOut_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.709    11.335 r  segOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.335    segOut[2]
    U8                                                                r  segOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            segOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.115ns  (logic 5.517ns (49.638%)  route 5.598ns (50.362%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=7, routed)           2.869     4.323    B_IBUF[3]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  segOut_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.447    B_decod[4]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     4.692 r  segOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.729     7.421    segOut_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.694    11.115 r  segOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.115    segOut[4]
    U5                                                                r  segOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            segOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 5.506ns (49.546%)  route 5.607ns (50.454%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=7, routed)           2.869     4.323    B_IBUF[3]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  segOut_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.447    B_decod[3]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     4.664 r  segOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738     7.403    segOut_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711    11.113 r  segOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.113    segOut[3]
    V8                                                                r  segOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            segOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 5.493ns (49.454%)  route 5.614ns (50.546%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=7, routed)           2.809     4.275    B_IBUF[0]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.124     4.399 r  segOut_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.399    B_decod[0]
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     4.616 r  segOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.805     7.421    segOut_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    11.107 r  segOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.107    segOut[0]
    W7                                                                r  segOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            segOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 5.506ns (50.361%)  route 5.427ns (49.639%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=7, routed)           2.666     4.132    B_IBUF[0]
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.256 r  segOut_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.256    B_decod[1]
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     4.470 r  segOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.761     7.231    segOut_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702    10.933 r  segOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.933    segOut[1]
    W6                                                                r  segOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            segOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.877ns  (logic 5.481ns (50.397%)  route 5.395ns (49.603%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=7, routed)           2.824     4.290    B_IBUF[0]
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.124     4.414 r  segOut_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.414    B_decod[5]
    SLICE_X46Y10         MUXF7 (Prop_muxf7_I1_O)      0.214     4.628 r  segOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.571     7.199    segOut_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.677    10.877 r  segOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.877    segOut[5]
    V5                                                                r  segOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            segOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 5.529ns (50.970%)  route 5.319ns (49.030%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF[3]_inst/O
                         net (fo=7, routed)           2.801     4.255    B_IBUF[3]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     4.379 r  segOut_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.379    B_decod[6]
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     4.624 r  segOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.518     7.142    segOut_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    10.848 r  segOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.848    segOut[6]
    U7                                                                r  segOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selet
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 5.076ns (48.180%)  route 5.459ns (51.820%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  selet (IN)
                         net (fo=0)                   0.000     0.000    selet
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  selet_IBUF_inst/O
                         net (fo=9, routed)           3.787     5.240    an_OBUF[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.364 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.036    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.535 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.535    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selet
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.956ns (52.011%)  route 4.572ns (47.989%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  selet (IN)
                         net (fo=0)                   0.000     0.000    selet
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  selet_IBUF_inst/O
                         net (fo=9, routed)           4.572     6.025    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     9.528 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.528    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selet
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.425ns (44.414%)  route 1.783ns (55.586%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  selet (IN)
                         net (fo=0)                   0.000     0.000    selet
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  selet_IBUF_inst/O
                         net (fo=9, routed)           1.783     2.004    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.208 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.208    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            segOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.607ns (48.405%)  route 1.713ns (51.595%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           0.908     1.140    A_IBUF[1]
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.185 r  segOut_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.185    seg[5]
    SLICE_X46Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.247 r  segOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.805     2.052    segOut_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     3.321 r  segOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.321    segOut[5]
    V5                                                                r  segOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            segOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.643ns (49.370%)  route 1.685ns (50.630%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           0.906     1.138    A_IBUF[1]
    SLICE_X47Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.183 r  segOut_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.183    seg[6]
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I0_O)      0.071     1.254 r  segOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.779     2.033    segOut_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.295     3.328 r  segOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.328    segOut[6]
    U7                                                                r  segOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            segOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.636ns (47.273%)  route 1.825ns (52.727%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           0.944     1.174    A_IBUF[0]
    SLICE_X47Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.219 r  segOut_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.219    seg[3]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_I0_O)      0.062     1.281 r  segOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.161    segOut_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.299     3.460 r  segOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.460    segOut[3]
    V8                                                                r  segOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            segOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.629ns (46.786%)  route 1.853ns (53.214%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[0]_inst/O
                         net (fo=7, routed)           0.952     1.182    A_IBUF[0]
    SLICE_X46Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.227 r  segOut_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.227    seg[1]
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.062     1.289 r  segOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.901     2.190    segOut_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     3.483 r  segOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.483    segOut[1]
    W6                                                                r  segOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            segOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.632ns (46.816%)  route 1.854ns (53.184%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           0.988     1.220    A_IBUF[1]
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.265 r  segOut_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.265    seg[4]
    SLICE_X47Y11         MUXF7 (Prop_muxf7_I0_O)      0.071     1.336 r  segOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.865     2.201    segOut_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     3.485 r  segOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.485    segOut[4]
    U5                                                                r  segOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            segOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 1.598ns (45.319%)  route 1.929ns (54.681%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[2]_inst/O
                         net (fo=7, routed)           1.011     1.227    A_IBUF[2]
    SLICE_X47Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.272 r  segOut_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.272    seg[0]
    SLICE_X47Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.334 r  segOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.918     2.252    segOut_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     3.527 r  segOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    segOut[0]
    W7                                                                r  segOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selet
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.534ns  (logic 1.466ns (41.494%)  route 2.067ns (58.506%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  selet (IN)
                         net (fo=0)                   0.000     0.000    selet
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  selet_IBUF_inst/O
                         net (fo=9, routed)           1.740     1.961    an_OBUF[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.006 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.333    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.534 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.534    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            segOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.537ns  (logic 1.649ns (46.612%)  route 1.888ns (53.388%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           0.988     1.220    A_IBUF[1]
    SLICE_X46Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.265 r  segOut_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.265    seg[2]
    SLICE_X46Y11         MUXF7 (Prop_muxf7_I0_O)      0.073     1.338 r  segOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.900     2.238    segOut_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     3.537 r  segOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.537    segOut[2]
    U8                                                                r  segOut[2] (OUT)
  -------------------------------------------------------------------    -------------------





