lbl_80964C78:
/* 80964C78 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80964C7C 00000004  7C 08 02 A6 */	mflr r0
/* 80964C80 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80964C84 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80964C88 00000010  93 C1 00 08 */	stw r30, 8(r1)
/* 80964C8C 00000014  7C 7E 1B 78 */	mr r30, r3
/* 80964C90 00000018  7C 9F 23 78 */	mr r31, r4
/* 80964C94 0000001C  38 00 00 03 */	li r0, 3
/* 80964C98 00000020  B0 03 0E 22 */	sth r0, 0xe22(r3)
/* 80964C9C 00000024  38 7E 12 50 */	addi r3, r30, 0x1250
/* 80964CA0 00000028  4B FF DB 99 */	bl __ptmf_test
/* 80964CA4 0000002C  2C 03 00 00 */	cmpwi r3, 0
/* 80964CA8 00000030  41 82 00 18 */	beq lbl_80964CC0
/* 80964CAC 00000034  7F C3 F3 78 */	mr r3, r30
/* 80964CB0 00000038  38 80 00 00 */	li r4, 0
/* 80964CB4 0000003C  39 9E 12 50 */	addi r12, r30, 0x1250
/* 80964CB8 00000040  4B FF DB 81 */	bl __ptmf_scall
/* 80964CBC 00000044  60 00 00 00 */	nop 
lbl_80964CC0:
/* 80964CC0 00000000  38 00 00 00 */	li r0, 0
/* 80964CC4 00000004  B0 1E 0E 22 */	sth r0, 0xe22(r30)
/* 80964CC8 00000008  80 7F 00 00 */	lwz r3, 0(r31)
/* 80964CCC 0000000C  80 1F 00 04 */	lwz r0, 4(r31)
/* 80964CD0 00000010  90 7E 12 50 */	stw r3, 0x1250(r30)
/* 80964CD4 00000014  90 1E 12 54 */	stw r0, 0x1254(r30)
/* 80964CD8 00000018  80 1F 00 08 */	lwz r0, 8(r31)
/* 80964CDC 0000001C  90 1E 12 58 */	stw r0, 0x1258(r30)
/* 80964CE0 00000020  38 7E 12 50 */	addi r3, r30, 0x1250
/* 80964CE4 00000024  4B FF DB 55 */	bl __ptmf_test
/* 80964CE8 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80964CEC 0000002C  41 82 00 18 */	beq lbl_80964D04
/* 80964CF0 00000030  7F C3 F3 78 */	mr r3, r30
/* 80964CF4 00000034  38 80 00 00 */	li r4, 0
/* 80964CF8 00000038  39 9E 12 50 */	addi r12, r30, 0x1250
/* 80964CFC 0000003C  4B FF DB 3D */	bl __ptmf_scall
/* 80964D00 00000040  60 00 00 00 */	nop 
lbl_80964D04:
/* 80964D04 00000000  38 60 00 01 */	li r3, 1
/* 80964D08 00000004  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80964D0C 00000008  83 C1 00 08 */	lwz r30, 8(r1)
/* 80964D10 0000000C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80964D14 00000010  7C 08 03 A6 */	mtlr r0
/* 80964D18 00000014  38 21 00 10 */	addi r1, r1, 0x10
/* 80964D1C 00000018  4E 80 00 20 */	blr 
