Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 22:24:21 2023
| Host         : RUOZAITIAN-NB0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipelinedcpu_control_sets_placed.rpt
| Design       : pipelinedcpu
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    77 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           21 |
| No           | No                    | Yes                    |             318 |          144 |
| No           | Yes                   | No                     |             166 |           50 |
| Yes          | No                    | No                     |              14 |            4 |
| Yes          | No                    | Yes                    |            1344 |          901 |
| Yes          | Yes                   | No                     |              88 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
|  memclock_reg_n_0_BUFG                  |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  fsm/clk_10Hz_reg_n_0_BUFG              |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  fsm/clk_10Hz_reg_n_0_BUFG              |                                                                                                                    | reset_IBUF                                                                                                                  |                1 |              1 |
|  memclock_reg_n_0_BUFG                  | mem_stage/io_processor/iwled_i_1_n_0                                                                               |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | upg_rst                                                                                                                     |                1 |              2 |
|  if_stage/ist_mem/inst_mem_i_1_n_0      |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  mem_stage/ram_i_1_n_0                  |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                1 |              3 |
|  sd/clkout_reg_n_0                      |                                                                                                                    |                                                                                                                             |                1 |              3 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  memclock_reg_n_0_BUFG                  | mem_stage/io_processor/out3[7]_i_2_n_0                                                                             | mem_stage/io_processor/out3[7]_i_1_n_0                                                                                      |                1 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                6 |              8 |
|  memclock_reg_n_0_BUFG                  | mem_stage/io_processor/out2[7]_i_2_n_0                                                                             | mem_stage/io_processor/out2[7]_i_1_n_0                                                                                      |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  fsm/clk_10Hz_reg_n_0_BUFG              | fsm/state0                                                                                                         | reset_IBUF                                                                                                                  |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                3 |              9 |
|  clk_IBUF_BUFG                          |                                                                                                                    |                                                                                                                             |                8 |              9 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                2 |             10 |
|  memclock_reg_n_0_BUFG                  | mem_stage/io_processor/out1[15]_i_2_n_0                                                                            | mem_stage/io_processor/out1[15]_i_1_n_0                                                                                     |                4 |             15 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                5 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                8 |             20 |
|  fsm/clk_10Hz_reg_n_0_BUFG              | fsm/cnt[31]_i_2_n_0                                                                                                | fsm/cnt[31]_i_1_n_0                                                                                                         |                8 |             31 |
|  clk_IBUF_BUFG                          |                                                                                                                    | sd/clkout                                                                                                                   |                8 |             31 |
|  clk_IBUF_BUFG                          |                                                                                                                    | clock                                                                                                                       |                8 |             31 |
|  clk_IBUF_BUFG                          |                                                                                                                    | memclock                                                                                                                    |                8 |             31 |
|  clk_IBUF_BUFG                          |                                                                                                                    | uart_clk                                                                                                                    |                8 |             31 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[25][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               26 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[26][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[10][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               28 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[19][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[27][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               27 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[2][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               18 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[3][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               17 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[17][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[15][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               27 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[20][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[22][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               27 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[14][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               22 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[24][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               27 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[6][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               19 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[16][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[18][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               26 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[13][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               25 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[8][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               27 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[4][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               20 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[23][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               26 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[31][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               32 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[11][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               29 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[12][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               22 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[1][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               21 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[21][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               28 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[5][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               23 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[28][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               32 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[29][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               30 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[30][31]_i_1_n_0                                                                               | resetn                                                                                                                      |               30 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[9][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               22 |             32 |
| ~clock_reg_n_0_BUFG                     | id_stage/rf/register[7][31]_i_1_n_0                                                                                | resetn                                                                                                                      |               28 |             32 |
|  clk_IBUF_BUFG                          |                                                                                                                    | reset_IBUF                                                                                                                  |               12 |             33 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | upg_rst                                                                                                                     |               13 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |                9 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               18 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               13 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               16 |             56 |
|  clock_reg_n_0_BUFG                     | id_stage/cu/nostall                                                                                                | resetn                                                                                                                      |               35 |             97 |
|  clock_reg_n_0_BUFG                     |                                                                                                                    | resetn                                                                                                                      |              126 |            271 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                     3 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     9 |
| 9      |                     2 |
| 10     |                     1 |
| 15     |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


