Timing Analyzer report for RP
Wed Aug 06 16:11:31 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 100C Model Setup Summary
  9. Slow 900mV 100C Model Hold Summary
 10. Slow 900mV 100C Model Recovery Summary
 11. Slow 900mV 100C Model Removal Summary
 12. Slow 900mV 100C Model Minimum Pulse Width Summary
 13. Slow 900mV 100C Model Metastability Summary
 14. Slow 900mV -40C Model Fmax Summary
 15. Slow 900mV -40C Model Setup Summary
 16. Slow 900mV -40C Model Hold Summary
 17. Slow 900mV -40C Model Recovery Summary
 18. Slow 900mV -40C Model Removal Summary
 19. Slow 900mV -40C Model Minimum Pulse Width Summary
 20. Slow 900mV -40C Model Metastability Summary
 21. Fast 900mV 100C Model Setup Summary
 22. Fast 900mV 100C Model Hold Summary
 23. Fast 900mV 100C Model Recovery Summary
 24. Fast 900mV 100C Model Removal Summary
 25. Fast 900mV 100C Model Minimum Pulse Width Summary
 26. Fast 900mV 100C Model Metastability Summary
 27. Fast 900mV -40C Model Setup Summary
 28. Fast 900mV -40C Model Hold Summary
 29. Fast 900mV -40C Model Recovery Summary
 30. Fast 900mV -40C Model Removal Summary
 31. Fast 900mV -40C Model Minimum Pulse Width Summary
 32. Fast 900mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv n40c Model)
 37. Signal Integrity Metrics (Slow 900mv 100c Model)
 38. Signal Integrity Metrics (Fast 900mv n40c Model)
 39. Signal Integrity Metrics (Fast 900mv 100c Model)
 40. Clock Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; RP                                                      ;
; Device Family         ; Stratix V                                               ;
; Device Name           ; 5SEEBF45I3YY                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; RP_top.sdc    ; OK     ; Wed Aug 06 16:11:27 2025 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; sys_clk    ; Base ; 5.120  ; 195.31 MHz ; 0.000 ; 2.560 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


--------------------------------------
; Slow 900mV 100C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


---------------------------------------
; Slow 900mV 100C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 900mV 100C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 900mV 100C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 900mV 100C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Slow 900mV -40C Model Fmax Summary ;
--------------------------------------
No paths to report.


---------------------------------------
; Slow 900mV -40C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 900mV -40C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 900mV -40C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 900mV -40C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Slow 900mV -40C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Slow 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------
; Fast 900mV 100C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Fast 900mV 100C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Fast 900mV 100C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 900mV 100C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Fast 900mV 100C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------
; Fast 900mV -40C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Fast 900mV -40C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Fast 900mV -40C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 900mV -40C Model Removal Summary ;
-----------------------------------------
No paths to report.


-----------------------------------------------------
; Fast 900mV -40C Model Minimum Pulse Width Summary ;
-----------------------------------------------------
No paths to report.


-----------------------------------------------
; Fast 900mV -40C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------+
; Input Transition Times                                                ;
+--------------------+--------------+-----------------+-----------------+
; Pin                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------+--------------+-----------------+-----------------+
; clk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_valid_i        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[8]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[9]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[10]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[11]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[12]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[13]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[14]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[15]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[16]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[17]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cnp_flow_id_i[18]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_valid_i       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_flow_id_i[18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_sent_i[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------+
; Clock Status Summary                  ;
+--------+---------+------+-------------+
; Target ; Clock   ; Type ; Status      ;
+--------+---------+------+-------------+
; clk    ; sys_clk ; Base ; Constrained ;
+--------+---------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Wed Aug 06 16:11:22 2025
Info: Command: quartus_sta RP -c RP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'RP_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Slow 900mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 900mV 100C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info: Analyzing Fast 900mV -40C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5710 megabytes
    Info: Processing ended: Wed Aug 06 16:11:31 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


