{
  "module_name": "ct20k1reg.h",
  "hash_id": "9a2dad4f8ab62cc90081d1c88379aef27e9c203a55731256e3b1b6f0b07d9637",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/ctxfi/ct20k1reg.h",
  "human_readable_source": " \n \n\n#ifndef CT20K1REG_H\n#define CT20K1REG_H\n\n \n#define \tDSPXRAM_START \t\t\t0x000000\n#define \tDSPXRAM_END \t\t\t0x013FFC\n#define \tDSPAXRAM_START \t\t\t0x020000\n#define \tDSPAXRAM_END \t\t\t0x023FFC\n#define \tDSPYRAM_START \t\t\t0x040000\n#define \tDSPYRAM_END \t\t\t0x04FFFC\n#define \tDSPAYRAM_START \t\t\t0x020000\n#define \tDSPAYRAM_END \t\t\t0x063FFC\n#define \tDSPMICRO_START \t\t\t0x080000\n#define \tDSPMICRO_END \t\t\t0x0B3FFC\n#define \tDSP0IO_START \t\t\t0x100000\n#define \tDSP0IO_END\t \t\t0x101FFC\n#define \tAUDIORINGIPDSP0_START \t\t0x100000\n#define \tAUDIORINGIPDSP0_END \t\t0x1003FC\n#define \tAUDIORINGOPDSP0_START \t\t0x100400\n#define \tAUDIORINGOPDSP0_END \t\t0x1007FC\n#define \tAUDPARARINGIODSP0_START \t0x100800\n#define \tAUDPARARINGIODSP0_END\t \t0x100BFC\n#define \tDSP0LOCALHWREG_START \t\t0x100C00\n#define \tDSP0LOCALHWREG_END\t \t0x100C3C\n#define \tDSP0XYRAMAGINDEX_START \t\t0x100C40\n#define \tDSP0XYRAMAGINDEX_END\t \t0x100C5C\n#define \tDSP0XYRAMAGMDFR_START \t\t0x100C60\n#define \tDSP0XYRAMAGMDFR_END\t \t0x100C7C\n#define \tDSP0INTCONTLVEC_START \t\t0x100C80\n#define \tDSP0INTCONTLVEC_END\t \t0x100CD8\n#define \tINTCONTLGLOBALREG_START \t0x100D1C\n#define \tINTCONTLGLOBALREG_END\t \t0x100D3C\n#define\t\tHOSTINTFPORTADDRCONTDSP0\t0x100D40\n#define\t\tHOSTINTFPORTDATADSP0\t\t0x100D44\n#define\t\tTIME0PERENBDSP0\t\t\t0x100D60\n#define\t\tTIME0COUNTERDSP0\t\t0x100D64\n#define\t\tTIME1PERENBDSP0\t\t\t0x100D68\n#define\t\tTIME1COUNTERDSP0\t\t0x100D6C\n#define\t\tTIME2PERENBDSP0\t\t\t0x100D70\n#define\t\tTIME2COUNTERDSP0\t\t0x100D74\n#define\t\tTIME3PERENBDSP0\t\t\t0x100D78\n#define\t\tTIME3COUNTERDSP0\t\t0x100D7C\n#define \tXRAMINDOPERREFNOUP_STARTDSP0 \t0x100D80\n#define \tXRAMINDOPERREFNOUP_ENDDSP0\t0x100D9C\n#define \tXRAMINDOPERREFUP_STARTDSP0\t0x100DA0\n#define \tXRAMINDOPERREFUP_ENDDSP0\t0x100DBC\n#define \tYRAMINDOPERREFNOUP_STARTDSP0 \t0x100DC0\n#define \tYRAMINDOPERREFNOUP_ENDDSP0 \t0x100DDC\n#define \tYRAMINDOPERREFUP_STARTDSP0\t0x100DE0\n#define \tYRAMINDOPERREFUP_ENDDSP0 \t0x100DFC\n#define \tDSP0CONDCODE \t\t\t0x100E00\n#define \tDSP0STACKFLAG \t\t\t0x100E04\n#define \tDSP0PROGCOUNTSTACKPTREG \t0x100E08\n#define \tDSP0PROGCOUNTSTACKDATAREG \t0x100E0C\n#define \tDSP0CURLOOPADDRREG \t\t0x100E10\n#define \tDSP0CURLOOPCOUNT \t\t0x100E14\n#define \tDSP0TOPLOOPCOUNTSTACK \t\t0x100E18\n#define \tDSP0TOPLOOPADDRSTACK \t\t0x100E1C\n#define \tDSP0LOOPSTACKPTR \t\t0x100E20\n#define \tDSP0STASSTACKDATAREG \t\t0x100E24\n#define \tDSP0STASSTACKPTR \t\t0x100E28\n#define \tDSP0PROGCOUNT \t\t\t0x100E2C\n#define  \tGLOBDSPDEBGREG\t\t\t0x100E30\n#define  \tGLOBDSPBREPTRREG\t\t0x100E30\n#define \tDSP0XYRAMBASE_START \t\t0x100EA0\n#define \tDSP0XYRAMBASE_END \t\t0x100EBC\n#define \tDSP0XYRAMLENG_START \t\t0x100EC0\n#define \tDSP0XYRAMLENG_END \t\t0x100EDC\n#define\t\tSEMAPHOREREGDSP0\t\t0x100EE0\n#define\t\tDSP0INTCONTMASKREG\t\t0x100EE4\n#define\t\tDSP0INTCONTPENDREG\t\t0x100EE8\n#define\t\tDSP0INTCONTSERVINT\t\t0x100EEC\n#define\t\tDSPINTCONTEXTINTMODREG\t\t0x100EEC\n#define\t\tGPIODSP0\t\t\t0x100EFC\n#define \tDMADSPBASEADDRREG_STARTDSP0\t0x100F00\n#define \tDMADSPBASEADDRREG_ENDDSP0\t0x100F1C\n#define \tDMAHOSTBASEADDRREG_STARTDSP0\t0x100F20\n#define \tDMAHOSTBASEADDRREG_ENDDSP0\t0x100F3C\n#define \tDMADSPCURADDRREG_STARTDSP0\t0x100F40\n#define \tDMADSPCURADDRREG_ENDDSP0\t0x100F5C\n#define \tDMAHOSTCURADDRREG_STARTDSP0\t0x100F60\n#define \tDMAHOSTCURADDRREG_ENDDSP0\t0x100F7C\n#define \tDMATANXCOUNTREG_STARTDSP0\t0x100F80\n#define \tDMATANXCOUNTREG_ENDDSP0\t\t0x100F9C\n#define \tDMATIMEBUGREG_STARTDSP0\t\t0x100FA0\n#define \tDMATIMEBUGREG_ENDDSP0\t\t0x100FAC\n#define \tDMACNTLMODFREG_STARTDSP0\t0x100FA0\n#define \tDMACNTLMODFREG_ENDDSP0\t\t0x100FAC\n\n#define \tDMAGLOBSTATSREGDSP0\t\t0x100FEC\n#define \tDSP0XGPRAM_START \t\t0x101000\n#define \tDSP0XGPRAM_END \t\t\t0x1017FC\n#define \tDSP0YGPRAM_START \t\t0x101800\n#define \tDSP0YGPRAM_END \t\t\t0x101FFC\n\n\n\n\n#define \tAUDIORINGIPDSP1_START \t\t0x102000\n#define \tAUDIORINGIPDSP1_END\t \t0x1023FC\n#define \tAUDIORINGOPDSP1_START \t\t0x102400\n#define \tAUDIORINGOPDSP1_END\t \t0x1027FC\n#define \tAUDPARARINGIODSP1_START \t0x102800\n#define \tAUDPARARINGIODSP1_END\t \t0x102BFC\n#define \tDSP1LOCALHWREG_START \t\t0x102C00\n#define \tDSP1LOCALHWREG_END\t \t0x102C3C\n#define \tDSP1XYRAMAGINDEX_START \t\t0x102C40\n#define \tDSP1XYRAMAGINDEX_END\t \t0x102C5C\n#define \tDSP1XYRAMAGMDFR_START \t\t0x102C60\n#define \tDSP1XYRAMAGMDFR_END\t \t0x102C7C\n#define \tDSP1INTCONTLVEC_START \t\t0x102C80\n#define \tDSP1INTCONTLVEC_END\t \t0x102CD8\n#define\t\tHOSTINTFPORTADDRCONTDSP1\t0x102D40\n#define\t\tHOSTINTFPORTDATADSP1\t\t0x102D44\n#define\t\tTIME0PERENBDSP1\t\t\t0x102D60\n#define\t\tTIME0COUNTERDSP1\t\t0x102D64\n#define\t\tTIME1PERENBDSP1\t\t\t0x102D68\n#define\t\tTIME1COUNTERDSP1\t\t0x102D6C\n#define\t\tTIME2PERENBDSP1\t\t\t0x102D70\n#define\t\tTIME2COUNTERDSP1\t\t0x102D74\n#define\t\tTIME3PERENBDSP1\t\t\t0x102D78\n#define\t\tTIME3COUNTERDSP1\t\t0x102D7C\n#define \tXRAMINDOPERREFNOUP_STARTDSP1 \t0x102D80\n#define \tXRAMINDOPERREFNOUP_ENDDSP1\t0x102D9C\n#define \tXRAMINDOPERREFUP_STARTDSP1\t0x102DA0\n#define \tXRAMINDOPERREFUP_ENDDSP1\t0x102DBC\n#define \tYRAMINDOPERREFNOUP_STARTDSP1 \t0x102DC0\n#define \tYRAMINDOPERREFNOUP_ENDDSP1\t0x102DDC\n#define \tYRAMINDOPERREFUP_STARTDSP1\t0x102DE0\n#define \tYRAMINDOPERREFUP_ENDDSP1\t0x102DFC\n\n#define \tDSP1CONDCODE \t\t\t0x102E00\n#define \tDSP1STACKFLAG \t\t\t0x102E04\n#define \tDSP1PROGCOUNTSTACKPTREG \t0x102E08\n#define \tDSP1PROGCOUNTSTACKDATAREG \t0x102E0C\n#define \tDSP1CURLOOPADDRREG \t\t0x102E10\n#define \tDSP1CURLOOPCOUNT \t\t0x102E14\n#define \tDSP1TOPLOOPCOUNTSTACK \t\t0x102E18\n#define \tDSP1TOPLOOPADDRSTACK \t\t0x102E1C\n#define \tDSP1LOOPSTACKPTR \t\t0x102E20\n#define \tDSP1STASSTACKDATAREG \t\t0x102E24\n#define \tDSP1STASSTACKPTR \t\t0x102E28\n#define \tDSP1PROGCOUNT \t\t\t0x102E2C\n#define \tDSP1XYRAMBASE_START \t\t0x102EA0\n#define \tDSP1XYRAMBASE_END \t\t0x102EBC\n#define \tDSP1XYRAMLENG_START \t\t0x102EC0\n#define \tDSP1XYRAMLENG_END \t\t0x102EDC\n#define\t\tSEMAPHOREREGDSP1\t\t0x102EE0\n#define\t\tDSP1INTCONTMASKREG\t\t0x102EE4\n#define\t\tDSP1INTCONTPENDREG\t\t0x102EE8\n#define\t\tDSP1INTCONTSERVINT\t\t0x102EEC\n#define\t\tGPIODSP1\t\t\t0x102EFC\n#define \tDMADSPBASEADDRREG_STARTDSP1\t0x102F00\n#define \tDMADSPBASEADDRREG_ENDDSP1\t0x102F1C\n#define \tDMAHOSTBASEADDRREG_STARTDSP1\t0x102F20\n#define \tDMAHOSTBASEADDRREG_ENDDSP1\t0x102F3C\n#define \tDMADSPCURADDRREG_STARTDSP1\t0x102F40\n#define \tDMADSPCURADDRREG_ENDDSP1\t0x102F5C\n#define \tDMAHOSTCURADDRREG_STARTDSP1\t0x102F60\n#define \tDMAHOSTCURADDRREG_ENDDSP1\t0x102F7C\n#define \tDMATANXCOUNTREG_STARTDSP1\t0x102F80\n#define \tDMATANXCOUNTREG_ENDDSP1\t\t0x102F9C\n#define \tDMATIMEBUGREG_STARTDSP1\t\t0x102FA0\n#define \tDMATIMEBUGREG_ENDDSP1\t\t0x102FAC\n#define \tDMACNTLMODFREG_STARTDSP1\t0x102FA0\n#define \tDMACNTLMODFREG_ENDDSP1\t\t0x102FAC\n\n#define \tDMAGLOBSTATSREGDSP1\t\t0x102FEC\n#define \tDSP1XGPRAM_START \t\t0x103000\n#define \tDSP1XGPRAM_END \t\t\t0x1033FC\n#define \tDSP1YGPRAM_START \t\t0x103400\n#define \tDSP1YGPRAM_END \t\t\t0x1037FC\n\n\n\n#define \tAUDIORINGIPDSP2_START \t\t0x104000\n#define \tAUDIORINGIPDSP2_END\t \t0x1043FC\n#define \tAUDIORINGOPDSP2_START \t\t0x104400\n#define \tAUDIORINGOPDSP2_END\t \t0x1047FC\n#define \tAUDPARARINGIODSP2_START \t0x104800\n#define \tAUDPARARINGIODSP2_END\t \t0x104BFC\n#define \tDSP2LOCALHWREG_START \t\t0x104C00\n#define \tDSP2LOCALHWREG_END\t \t0x104C3C\n#define \tDSP2XYRAMAGINDEX_START \t\t0x104C40\n#define \tDSP2XYRAMAGINDEX_END\t \t0x104C5C\n#define \tDSP2XYRAMAGMDFR_START \t\t0x104C60\n#define \tDSP2XYRAMAGMDFR_END\t\t0x104C7C\n#define \tDSP2INTCONTLVEC_START \t\t0x104C80\n#define \tDSP2INTCONTLVEC_END\t \t0x104CD8\n#define\t\tHOSTINTFPORTADDRCONTDSP2\t0x104D40\n#define\t\tHOSTINTFPORTDATADSP2\t\t0x104D44\n#define\t\tTIME0PERENBDSP2\t\t\t0x104D60\n#define\t\tTIME0COUNTERDSP2\t\t0x104D64\n#define\t\tTIME1PERENBDSP2\t\t\t0x104D68\n#define\t\tTIME1COUNTERDSP2\t\t0x104D6C\n#define\t\tTIME2PERENBDSP2\t\t\t0x104D70\n#define\t\tTIME2COUNTERDSP2\t\t0x104D74\n#define\t\tTIME3PERENBDSP2\t\t\t0x104D78\n#define\t\tTIME3COUNTERDSP2\t\t0x104D7C\n#define \tXRAMINDOPERREFNOUP_STARTDSP2 \t0x104D80\n#define \tXRAMINDOPERREFNOUP_ENDDSP2\t0x104D9C\n#define \tXRAMINDOPERREFUP_STARTDSP2\t0x104DA0\n#define \tXRAMINDOPERREFUP_ENDDSP2\t0x104DBC\n#define \tYRAMINDOPERREFNOUP_STARTDSP2 \t0x104DC0\n#define \tYRAMINDOPERREFNOUP_ENDDSP2\t0x104DDC\n#define \tYRAMINDOPERREFUP_STARTDSP2\t0x104DE0\n#define \tYRAMINDOPERREFUP_ENDDSP2 \t0x104DFC\n#define \tDSP2CONDCODE \t\t\t0x104E00\n#define \tDSP2STACKFLAG \t\t\t0x104E04\n#define \tDSP2PROGCOUNTSTACKPTREG \t0x104E08\n#define \tDSP2PROGCOUNTSTACKDATAREG \t0x104E0C\n#define \tDSP2CURLOOPADDRREG \t\t0x104E10\n#define \tDSP2CURLOOPCOUNT \t\t0x104E14\n#define \tDSP2TOPLOOPCOUNTSTACK \t\t0x104E18\n#define \tDSP2TOPLOOPADDRSTACK \t\t0x104E1C\n#define \tDSP2LOOPSTACKPTR \t\t0x104E20\n#define \tDSP2STASSTACKDATAREG \t\t0x104E24\n#define \tDSP2STASSTACKPTR \t\t0x104E28\n#define \tDSP2PROGCOUNT \t\t\t0x104E2C\n#define \tDSP2XYRAMBASE_START \t\t0x104EA0\n#define \tDSP2XYRAMBASE_END \t\t0x104EBC\n#define \tDSP2XYRAMLENG_START \t\t0x104EC0\n#define \tDSP2XYRAMLENG_END \t\t0x104EDC\n#define\t\tSEMAPHOREREGDSP2\t\t0x104EE0\n#define\t\tDSP2INTCONTMASKREG\t\t0x104EE4\n#define\t\tDSP2INTCONTPENDREG\t\t0x104EE8\n#define\t\tDSP2INTCONTSERVINT\t\t0x104EEC\n#define\t\tGPIODSP2\t\t\t0x104EFC\n#define \tDMADSPBASEADDRREG_STARTDSP2\t0x104F00\n#define \tDMADSPBASEADDRREG_ENDDSP2\t0x104F1C\n#define \tDMAHOSTBASEADDRREG_STARTDSP2\t0x104F20\n#define \tDMAHOSTBASEADDRREG_ENDDSP2\t0x104F3C\n#define \tDMADSPCURADDRREG_STARTDSP2\t0x104F40\n#define \tDMADSPCURADDRREG_ENDDSP2\t0x104F5C\n#define \tDMAHOSTCURADDRREG_STARTDSP2\t0x104F60\n#define \tDMAHOSTCURADDRREG_ENDDSP2\t0x104F7C\n#define \tDMATANXCOUNTREG_STARTDSP2\t0x104F80\n#define \tDMATANXCOUNTREG_ENDDSP2\t\t0x104F9C\n#define \tDMATIMEBUGREG_STARTDSP2\t\t0x104FA0\n#define \tDMATIMEBUGREG_ENDDSP2\t\t0x104FAC\n#define \tDMACNTLMODFREG_STARTDSP2\t0x104FA0\n#define \tDMACNTLMODFREG_ENDDSP2\t\t0x104FAC\n\n#define \tDMAGLOBSTATSREGDSP2\t\t0x104FEC\n#define \tDSP2XGPRAM_START \t\t0x105000\n#define \tDSP2XGPRAM_END \t\t\t0x1051FC\n#define \tDSP2YGPRAM_START \t\t0x105800\n#define \tDSP2YGPRAM_END \t\t\t0x1059FC\n\n\n\n#define \tAUDIORINGIPDSP3_START \t\t0x106000\n#define \tAUDIORINGIPDSP3_END\t \t0x1063FC\n#define \tAUDIORINGOPDSP3_START \t\t0x106400\n#define \tAUDIORINGOPDSP3_END\t \t0x1067FC\n#define \tAUDPARARINGIODSP3_START \t0x106800\n#define \tAUDPARARINGIODSP3_END\t \t0x106BFC\n#define \tDSP3LOCALHWREG_START \t\t0x106C00\n#define \tDSP3LOCALHWREG_END\t \t0x106C3C\n#define \tDSP3XYRAMAGINDEX_START \t\t0x106C40\n#define \tDSP3XYRAMAGINDEX_END\t \t0x106C5C\n#define \tDSP3XYRAMAGMDFR_START \t\t0x106C60\n#define \tDSP3XYRAMAGMDFR_END\t\t0x106C7C\n#define \tDSP3INTCONTLVEC_START \t\t0x106C80\n#define \tDSP3INTCONTLVEC_END\t \t0x106CD8\n#define\t\tHOSTINTFPORTADDRCONTDSP3\t0x106D40\n#define\t\tHOSTINTFPORTDATADSP3\t\t0x106D44\n#define\t\tTIME0PERENBDSP3\t\t\t0x106D60\n#define\t\tTIME0COUNTERDSP3\t\t0x106D64\n#define\t\tTIME1PERENBDSP3\t\t\t0x106D68\n#define\t\tTIME1COUNTERDSP3\t\t0x106D6C\n#define\t\tTIME2PERENBDSP3\t\t\t0x106D70\n#define\t\tTIME2COUNTERDSP3\t\t0x106D74\n#define\t\tTIME3PERENBDSP3\t\t\t0x106D78\n#define\t\tTIME3COUNTERDSP3\t\t0x106D7C\n#define \tXRAMINDOPERREFNOUP_STARTDSP3 \t0x106D80\n#define \tXRAMINDOPERREFNOUP_ENDDSP3\t0x106D9C\n#define \tXRAMINDOPERREFUP_STARTDSP3\t0x106DA0\n#define \tXRAMINDOPERREFUP_ENDDSP3\t0x106DBC\n#define \tYRAMINDOPERREFNOUP_STARTDSP3 \t0x106DC0\n#define \tYRAMINDOPERREFNOUP_ENDDSP3\t0x106DDC\n#define \tYRAMINDOPERREFUP_STARTDSP3\t0x106DE0\n#define \tYRAMINDOPERREFUP_ENDDSP3\t0x100DFC\n\n#define \tDSP3CONDCODE \t\t\t0x106E00\n#define \tDSP3STACKFLAG \t\t\t0x106E04\n#define \tDSP3PROGCOUNTSTACKPTREG \t0x106E08\n#define \tDSP3PROGCOUNTSTACKDATAREG \t0x106E0C\n#define \tDSP3CURLOOPADDRREG \t\t0x106E10\n#define \tDSP3CURLOOPCOUNT \t\t0x106E14\n#define \tDSP3TOPLOOPCOUNTSTACK \t\t0x106E18\n#define \tDSP3TOPLOOPADDRSTACK \t\t0x106E1C\n#define \tDSP3LOOPSTACKPTR \t\t0x106E20\n#define \tDSP3STASSTACKDATAREG \t\t0x106E24\n#define \tDSP3STASSTACKPTR \t\t0x106E28\n#define \tDSP3PROGCOUNT \t\t\t0x106E2C\n#define \tDSP3XYRAMBASE_START \t\t0x106EA0\n#define \tDSP3XYRAMBASE_END \t\t0x106EBC\n#define \tDSP3XYRAMLENG_START \t\t0x106EC0\n#define \tDSP3XYRAMLENG_END \t\t0x106EDC\n#define\t\tSEMAPHOREREGDSP3\t\t0x106EE0\n#define\t\tDSP3INTCONTMASKREG\t\t0x106EE4\n#define\t\tDSP3INTCONTPENDREG\t\t0x106EE8\n#define\t\tDSP3INTCONTSERVINT\t\t0x106EEC\n#define\t\tGPIODSP3\t\t\t0x106EFC\n#define \tDMADSPBASEADDRREG_STARTDSP3\t0x106F00\n#define \tDMADSPBASEADDRREG_ENDDSP3\t0x106F1C\n#define \tDMAHOSTBASEADDRREG_STARTDSP3\t0x106F20\n#define \tDMAHOSTBASEADDRREG_ENDDSP3\t0x106F3C\n#define \tDMADSPCURADDRREG_STARTDSP3\t0x106F40\n#define \tDMADSPCURADDRREG_ENDDSP3\t0x106F5C\n#define \tDMAHOSTCURADDRREG_STARTDSP3\t0x106F60\n#define \tDMAHOSTCURADDRREG_ENDDSP3\t0x106F7C\n#define \tDMATANXCOUNTREG_STARTDSP3\t0x106F80\n#define \tDMATANXCOUNTREG_ENDDSP3\t\t0x106F9C\n#define \tDMATIMEBUGREG_STARTDSP3\t\t0x106FA0\n#define \tDMATIMEBUGREG_ENDDSP3\t\t0x106FAC\n#define \tDMACNTLMODFREG_STARTDSP3\t0x106FA0\n#define \tDMACNTLMODFREG_ENDDSP3\t\t0x106FAC\n\n#define \tDMAGLOBSTATSREGDSP3\t\t0x106FEC\n#define \tDSP3XGPRAM_START \t\t0x107000\n#define \tDSP3XGPRAM_END \t\t\t0x1071FC\n#define \tDSP3YGPRAM_START \t\t0x107800\n#define \tDSP3YGPRAM_END \t\t\t0x1079FC\n\n \n\n#define  \tDSPAIMAP_START\t\t\t0x108000\n#define  \tDSPAIMAP_END\t\t\t0x1083FC\n#define  \tDSPPIMAP_START\t\t\t0x108400\n#define  \tDSPPIMAP_END\t\t\t0x1087FC\n#define  \tDSPPOMAP_START\t\t\t0x108800\n#define  \tDSPPOMAP_END\t\t\t0x108BFC\n#define  \tDSPPOCTL\t\t\t0x108C00\n#define \tTKCTL_START\t\t\t0x110000\n#define \tTKCTL_END\t\t\t0x110FFC\n#define \tTKCC_START\t\t\t0x111000\n#define \tTKCC_END\t\t\t0x111FFC\n#define \tTKIMAP_START\t\t\t0x112000\n#define \tTKIMAP_END\t\t\t0x112FFC\n#define\t\tTKDCTR16\t\t\t0x113000\n#define\t\tTKPB16\t\t\t\t0x113004\n#define\t\tTKBS16\t\t\t\t0x113008\n#define\t\tTKDCTR32\t\t\t0x11300C\n#define\t\tTKPB32\t\t\t\t0x113010\n#define\t\tTKBS32\t\t\t\t0x113014\n#define\t\tICDCTR16\t\t\t0x113018\n#define\t\tITBS16\t\t\t\t0x11301C\n#define\t\tICDCTR32\t\t\t0x113020\n#define\t\tITBS32\t\t\t\t0x113024\n#define\t\tITSTART\t\t\t\t0x113028\n#define\t\tTKSQ\t\t\t\t0x11302C\n\n#define\t\tTKSCCTL_START\t\t\t0x114000\n#define\t\tTKSCCTL_END\t\t\t0x11403C\n#define\t\tTKSCADR_START\t\t\t0x114100\n#define\t\tTKSCADR_END\t\t\t0x11413C\n#define\t\tTKSCDATAX_START\t\t\t0x114800\n#define\t\tTKSCDATAX_END\t\t\t0x1149FC\n#define\t\tTKPCDATAX_START\t\t\t0x120000\n#define\t\tTKPCDATAX_END\t\t\t0x12FFFC\n\n#define\t\tMALSA\t\t\t\t0x130000\n#define\t\tMAPPHA\t\t\t\t0x130004\n#define\t\tMAPPLA\t\t\t\t0x130008\n#define\t\tMALSB\t\t\t\t0x130010\n#define\t\tMAPPHB\t\t\t\t0x130014\n#define\t\tMAPPLB\t\t\t\t0x130018\n\n#define \tTANSPORTMAPABREGS_START\t\t0x130020\n#define \tTANSPORTMAPABREGS_END\t\t0x13A2FC\n\n#define\t\tPTPAHX\t\t\t\t0x13B000\n#define\t\tPTPALX\t\t\t\t0x13B004\n\n#define\t\tTANSPPAGETABLEPHYADDR015_START\t0x13B008\n#define\t\tTANSPPAGETABLEPHYADDR015_END\t0x13B07C\n#define\t\tTRNQADRX_START\t\t\t0x13B100\n#define\t\tTRNQADRX_END\t\t\t0x13B13C\n#define\t\tTRNQTIMX_START\t\t\t0x13B200\n#define\t\tTRNQTIMX_END\t\t\t0x13B23C\n#define\t\tTRNQAPARMX_START\t\t0x13B300\n#define\t\tTRNQAPARMX_END\t\t\t0x13B33C\n\n#define\t\tTRNQCNT\t\t\t\t0x13B400\n#define\t\tTRNCTL\t\t\t\t0x13B404\n#define\t\tTRNIS\t\t\t\t0x13B408\n#define\t\tTRNCURTS\t\t\t0x13B40C\n\n#define\t\tAMOP_START\t\t\t0x140000\n#define\t\tAMOPLO\t\t\t\t0x140000\n#define\t\tAMOPHI\t\t\t\t0x140004\n#define\t\tAMOP_END\t\t\t0x147FFC\n#define\t\tPMOP_START\t\t\t0x148000\n#define\t\tPMOPLO\t\t\t\t0x148000\n#define\t\tPMOPHI\t\t\t\t0x148004\n#define\t\tPMOP_END\t\t\t0x14FFFC\n#define\t\tPCURR_START\t\t\t0x150000\n#define\t\tPCURR_END\t\t\t0x153FFC\n#define\t\tPTRAG_START\t\t\t0x154000\n#define\t\tPTRAG_END\t\t\t0x157FFC\n#define\t\tPSR_START\t\t\t0x158000\n#define\t\tPSR_END\t\t\t\t0x15BFFC\n\n#define\t\tPFSTAT4SEG_START\t\t0x160000\n#define\t\tPFSTAT4SEG_END\t\t\t0x160BFC\n#define\t\tPFSTAT2SEG_START\t\t0x160C00\n#define\t\tPFSTAT2SEG_END\t\t\t0x1617FC\n#define\t\tPFTARG4SEG_START\t\t0x164000\n#define\t\tPFTARG4SEG_END\t\t\t0x164BFC\n#define\t\tPFTARG2SEG_START\t\t0x164C00\n#define\t\tPFTARG2SEG_END\t\t\t0x1657FC\n#define\t\tPFSR4SEG_START\t\t\t0x168000\n#define\t\tPFSR4SEG_END\t\t\t0x168BFC\n#define\t\tPFSR2SEG_START\t\t\t0x168C00\n#define\t\tPFSR2SEG_END\t\t\t0x1697FC\n#define\t\tPCURRMS4SEG_START\t\t0x16C000\n#define\t\tPCURRMS4SEG_END\t\t\t0x16CCFC\n#define\t\tPCURRMS2SEG_START\t\t0x16CC00\n#define\t\tPCURRMS2SEG_END\t\t\t0x16D7FC\n#define\t\tPTARGMS4SEG_START\t\t0x170000\n#define\t\tPTARGMS4SEG_END\t\t\t0x172FFC\n#define\t\tPTARGMS2SEG_START\t\t0x173000\n#define\t\tPTARGMS2SEG_END\t\t\t0x1747FC\n#define\t\tPSRMS4SEG_START\t\t\t0x170000\n#define\t\tPSRMS4SEG_END\t\t\t0x172FFC\n#define\t\tPSRMS2SEG_START\t\t\t0x173000\n#define\t\tPSRMS2SEG_END\t\t\t0x1747FC\n\n#define\t\tPRING_LO_START\t\t\t0x190000\n#define\t\tPRING_LO_END\t\t\t0x193FFC\n#define\t\tPRING_HI_START\t\t\t0x194000\n#define\t\tPRING_HI_END\t\t\t0x197FFC\n#define\t\tPRING_LO_HI_START\t\t0x198000\n#define\t\tPRING_LO_HI\t\t\t0x198000\n#define\t\tPRING_LO_HI_END\t\t\t0x19BFFC\n\n#define\t\tPINTFIFO\t\t\t0x1A0000\n#define\t\tSRCCTL\t\t\t\t0x1B0000\n#define\t\tSRCCCR\t\t\t\t0x1B0004\n#define\t\tSRCIMAP\t\t\t\t0x1B0008\n#define\t\tSRCODDC\t\t\t\t0x1B000C\n#define\t\tSRCCA\t\t\t\t0x1B0010\n#define\t\tSRCCF\t\t\t\t0x1B0014\n#define\t\tSRCSA\t\t\t\t0x1B0018\n#define\t\tSRCLA\t\t\t\t0x1B001C\n#define\t\tSRCCTLSWR\t\t\t0x1B0020\n\n \n#define\t\tSRCALBA\t\t\t\t0x1B002C\n#define\t\tSRCMCTL\t\t\t\t0x1B012C\n#define\t\tSRCCERR\t\t\t\t0x1B022C\n#define\t\tSRCITB\t\t\t\t0x1B032C\n#define\t\tSRCIPM\t\t\t\t0x1B082C\n#define\t\tSRCIP\t\t\t\t0x1B102C\n#define\t\tSRCENBSTAT\t\t\t0x1B202C\n#define\t\tSRCENBLO\t\t\t0x1B212C\n#define\t\tSRCENBHI\t\t\t0x1B222C\n#define\t\tSRCENBS\t\t\t\t0x1B232C\n#define\t\tSRCENB\t\t\t\t0x1B282C\n#define\t\tSRCENB07\t\t\t0x1B282C\n#define\t\tSRCENBS07\t\t\t0x1B302C\n\n#define\t\tSRCDN0Z\t\t\t\t0x1B0030\n#define\t\tSRCDN0Z0\t\t\t0x1B0030\n#define\t\tSRCDN0Z1\t\t\t0x1B0034\n#define\t\tSRCDN0Z2\t\t\t0x1B0038\n#define\t\tSRCDN0Z3\t\t\t0x1B003C\n#define\t\tSRCDN1Z\t\t\t\t0x1B0040\n#define\t\tSRCDN1Z0\t\t\t0x1B0040\n#define\t\tSRCDN1Z1\t\t\t0x1B0044\n#define\t\tSRCDN1Z2\t\t\t0x1B0048\n#define\t\tSRCDN1Z3\t\t\t0x1B004C\n#define\t\tSRCDN1Z4\t\t\t0x1B0050\n#define\t\tSRCDN1Z5\t\t\t0x1B0054\n#define\t\tSRCDN1Z6\t\t\t0x1B0058\n#define\t\tSRCDN1Z7\t\t\t0x1B005C\n#define\t\tSRCUPZ\t\t\t\t0x1B0060\n#define\t\tSRCUPZ0\t\t\t\t0x1B0060\n#define\t\tSRCUPZ1\t\t\t\t0x1B0064\n#define\t\tSRCUPZ2\t\t\t\t0x1B0068\n#define\t\tSRCUPZ3\t\t\t\t0x1B006C\n#define\t\tSRCUPZ4\t\t\t\t0x1B0070\n#define\t\tSRCUPZ5\t\t\t\t0x1B0074\n#define\t\tSRCUPZ6\t\t\t\t0x1B0078\n#define\t\tSRCUPZ7\t\t\t\t0x1B007C\n#define\t\tSRCCD0\t\t\t\t0x1B0080\n#define\t\tSRCCD1\t\t\t\t0x1B0084\n#define\t\tSRCCD2\t\t\t\t0x1B0088\n#define\t\tSRCCD3\t\t\t\t0x1B008C\n#define\t\tSRCCD4\t\t\t\t0x1B0090\n#define\t\tSRCCD5\t\t\t\t0x1B0094\n#define\t\tSRCCD6\t\t\t\t0x1B0098\n#define\t\tSRCCD7\t\t\t\t0x1B009C\n#define\t\tSRCCD8\t\t\t\t0x1B00A0\n#define\t\tSRCCD9\t\t\t\t0x1B00A4\n#define\t\tSRCCDA\t\t\t\t0x1B00A8\n#define\t\tSRCCDB\t\t\t\t0x1B00AC\n#define\t\tSRCCDC\t\t\t\t0x1B00B0\n#define\t\tSRCCDD\t\t\t\t0x1B00B4\n#define\t\tSRCCDE\t\t\t\t0x1B00B8\n#define\t\tSRCCDF\t\t\t\t0x1B00BC\n#define\t\tSRCCD10\t\t\t\t0x1B00C0\n#define\t\tSRCCD11\t\t\t\t0x1B00C4\n#define\t\tSRCCD12\t\t\t\t0x1B00C8\n#define\t\tSRCCD13\t\t\t\t0x1B00CC\n#define\t\tSRCCD14\t\t\t\t0x1B00D0\n#define\t\tSRCCD15\t\t\t\t0x1B00D4\n#define\t\tSRCCD16\t\t\t\t0x1B00D8\n#define\t\tSRCCD17\t\t\t\t0x1B00DC\n#define\t\tSRCCD18\t\t\t\t0x1B00E0\n#define\t\tSRCCD19\t\t\t\t0x1B00E4\n#define\t\tSRCCD1A\t\t\t\t0x1B00E8\n#define\t\tSRCCD1B\t\t\t\t0x1B00EC\n#define\t\tSRCCD1C\t\t\t\t0x1B00F0\n#define\t\tSRCCD1D\t\t\t\t0x1B00F4\n#define\t\tSRCCD1E\t\t\t\t0x1B00F8\n#define\t\tSRCCD1F\t\t\t\t0x1B00FC\n\n#define\t\tSRCCONTRBLOCK_START\t\t0x1B0100\n#define\t\tSRCCONTRBLOCK_END\t\t0x1BFFFC\n#define\t\tFILTOP_START\t0x1C0000\n#define\t\tFILTOP_END\t0x1C05FC\n#define\t\tFILTIMAP_START\t0x1C0800\n#define\t\tFILTIMAP_END\t0x1C0DFC\n#define\t\tFILTZ1_START\t0x1C1000\n#define\t\tFILTZ1_END\t0x1C15FC\n#define\t\tFILTZ2_START\t0x1C1800\n#define\t\tFILTZ2_END\t0x1C1DFC\n#define\t\tDAOIMAP_START\t0x1C5000\n#define\t\tDAOIMAP\t\t0x1C5000\n#define\t\tDAOIMAP_END\t0x1C5124\n\n#define\t\tAC97D\t\t0x1C5400\n#define\t\tAC97A\t\t0x1C5404\n#define\t\tAC97CTL\t\t0x1C5408\n#define\t\tI2SCTL\t\t0x1C5420\n\n#define\t\tSPOS\t\t0x1C5440\n#define\t\tSPOSA\t\t0x1C5440\n#define\t\tSPOSB\t\t0x1C5444\n#define\t\tSPOSC\t\t0x1C5448\n#define\t\tSPOSD\t\t0x1C544C\n\n#define\t\tSPISA\t\t0x1C5450\n#define\t\tSPISB\t\t0x1C5454\n#define\t\tSPISC\t\t0x1C5458\n#define\t\tSPISD\t\t0x1C545C\n\n#define\t\tSPFSCTL\t\t0x1C5460\n\n#define\t\tSPFS0\t\t0x1C5468\n#define\t\tSPFS1\t\t0x1C546C\n#define\t\tSPFS2\t\t0x1C5470\n#define\t\tSPFS3\t\t0x1C5474\n#define\t\tSPFS4\t\t0x1C5478\n#define\t\tSPFS5\t\t0x1C547C\n\n#define\t\tSPOCTL\t\t0x1C5480\n#define\t\tSPICTL\t\t0x1C5484\n#define\t\tSPISTS\t\t0x1C5488\n#define\t\tSPINTP\t\t0x1C548C\n#define\t\tSPINTE\t\t0x1C5490\n#define\t\tSPUTCTLAB\t0x1C5494\n#define\t\tSPUTCTLCD\t0x1C5498\n\n#define\t\tSRTSPA\t\t0x1C54C0\n#define\t\tSRTSPB\t\t0x1C54C4\n#define\t\tSRTSPC\t\t0x1C54C8\n#define\t\tSRTSPD\t\t0x1C54CC\n\n#define\t\tSRTSCTL\t\t0x1C54D0\n#define\t\tSRTSCTLA\t0x1C54D0\n#define\t\tSRTSCTLB\t0x1C54D4\n#define\t\tSRTSCTLC\t0x1C54D8\n#define\t\tSRTSCTLD\t0x1C54DC\n\n#define\t\tSRTI2S\t\t0x1C54E0\n#define\t\tSRTICTL\t\t0x1C54F0\n\n#define\t\tWC\t\t0x1C6000\n#define\t\tTIMR\t\t0x1C6004\n# define\tTIMR_IE\t\t(1<<15)\n# define\tTIMR_IP\t\t(1<<14)\n\n#define\t\tGIP\t\t0x1C6010\n#define\t\tGIE\t\t0x1C6014\n#define\t\tDIE\t\t0x1C6018\n#define\t\tDIC\t\t0x1C601C\n#define\t\tGPIO\t\t0x1C6020\n#define\t\tGPIOCTL\t\t0x1C6024\n#define\t\tGPIP\t\t0x1C6028\n#define\t\tGPIE\t\t0x1C602C\n#define\t\tDSPINT0\t\t0x1C6030\n#define\t\tDSPEIOC\t\t0x1C6034\n#define\t\tMUADAT\t\t0x1C6040\n#define\t\tMUACMD\t\t0x1C6044\n#define \tMUASTAT\t\t0x1C6044\n#define\t\tMUBDAT\t\t0x1C6048\n#define\t\tMUBCMD\t\t0x1C604C\n#define\t\tMUBSTAT\t\t0x1C604C\n#define\t\tUARTCMA\t\t0x1C6050\n#define\t\tUARTCMB\t\t0x1C6054\n#define\t\tUARTIP\t\t0x1C6058\n#define\t\tUARTIE\t\t0x1C605C\n#define\t\tPLLCTL\t\t0x1C6060\n#define\t\tPLLDCD\t\t0x1C6064\n#define\t\tGCTL\t\t0x1C6070\n#define\t\tID0\t\t0x1C6080\n#define\t\tID1\t\t0x1C6084\n#define\t\tID2\t\t0x1C6088\n#define\t\tID3\t\t0x1C608C\n#define\t\tSDRCTL\t\t0x1C7000\n\n\n#define I2SA_L    0x0L\n#define I2SA_R    0x1L\n#define I2SB_L    0x8L\n#define I2SB_R    0x9L\n#define I2SC_L    0x10L\n#define I2SC_R    0x11L\n#define I2SD_L    0x18L\n#define I2SD_R    0x19L\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}