Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,LSRAM 18K,PLLs and CCCs,Chip Globals,MSS,Multi-Mode UART
FCCC_C0_0/FCCC_C0_0/Primitives,0,0,0,0,1,0,1,2,0,0
Filterwheel_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,1,0,0
Filterwheel_sb_0/CORERESETP_0/Primitives,2,9,0,0,0,0,0,1,0,0
Filterwheel_sb_0/CoreAHBLite_0/CAHBLTl1OI1/CAHBLTOOIll/CAHBLTlO1I/Primitives,9,1,0,0,0,0,0,0,0,0
Filterwheel_sb_0/CoreAHBLite_0/CAHBLTl1OI1/CAHBLTOOIll/Primitives,43,33,0,0,0,0,0,0,0,0
Filterwheel_sb_0/CoreAHBLite_0/CAHBLTl1OI1/CAHBLTlOIll/CAHBLTlIIl/Primitives,2,2,0,0,0,0,0,0,0,0
Filterwheel_sb_0/CoreAHBLite_0/CAHBLTl1OI1/CAHBLTlOIll/Primitives,1,1,0,0,0,0,0,0,0,0
Filterwheel_sb_0/Filterwheel_sb_MSS_0/Primitives,0,0,0,0,0,0,0,0,1,0
Main_0/BootupReset/Primitives,15,12,0,0,0,0,0,1,0,0
Main_0/GenRamAddrBus.0.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.1.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.2.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.3.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.4.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.5.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.6.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.7.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.8.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamAddrBus.9.IBUF_RamAddr_i/Primitives,1,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.0.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.1.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.10.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.11.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.12.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.13.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.14.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.15.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.2.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.3.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.4.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.5.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.6.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.7.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.8.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/GenRamDataBus.9.IOBUF_RamData_i/Primitives,0,1,0,0,0,0,0,0,0,0
Main_0/IBufCE/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/IBufRxd0/Primitives,0,3,0,0,0,0,0,0,0,0
Main_0/IBufRxd1/Primitives,0,3,0,0,0,0,0,0,0,0
Main_0/IBufRxd2/Primitives,0,3,0,0,0,0,0,0,0,0
Main_0/IBufWE/Primitives,3,2,0,0,0,0,0,0,0,0
Main_0/Primitives,70,768,0,0,0,0,0,3,0,0
Main_0/RS422_Rx0/ClkSyncWrite/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx0/Uart/ClkSyncRxd/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx0/Uart/Uart/Primitives,36,25,0,0,0,0,0,0,0,0
Main_0/RS422_Rx0/UartFifo/Primitives,2,4,0,0,0,0,0,0,0,0
Main_0/RS422_Rx0/UartFifo/fifo_i/Primitives,65,52,36,36,0,1,0,0,0,0
Main_0/RS422_Rx1/ClkSyncWrite/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx1/Uart/ClkSyncRxd/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx1/Uart/Uart/Primitives,36,25,0,0,0,0,0,0,0,0
Main_0/RS422_Rx1/UartFifo/Primitives,2,4,0,0,0,0,0,0,0,0
Main_0/RS422_Rx1/UartFifo/fifo_i/Primitives,65,52,36,36,0,1,0,0,0,0
Main_0/RS422_Rx2/ClkSyncWrite/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx2/Uart/ClkSyncRxd/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Rx2/Uart/Uart/Primitives,36,25,0,0,0,0,0,0,0,0
Main_0/RS422_Rx2/UartFifo/Primitives,2,4,0,0,0,0,0,0,0,0
Main_0/RS422_Rx2/UartFifo/fifo_i/Primitives,65,52,36,36,0,1,0,0,0,0
Main_0/RS422_Tx0/IBufStartTx/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx0/IBufTxInProgress_i/Primitives,1,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx0/Primitives,5,6,0,0,0,0,0,0,0,0
Main_0/RS422_Tx0/UartTxFifo/Primitives,3,5,0,0,0,0,0,0,0,0
Main_0/RS422_Tx0/UartTxFifo/fifo_i/Primitives,67,53,36,36,0,1,0,0,0,0
Main_0/RS422_Tx0/UartTxUart/Primitives,19,7,0,0,0,0,0,0,0,0
Main_0/RS422_Tx1/IBufStartTx/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx1/IBufTxInProgress_i/Primitives,1,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx1/Primitives,5,6,0,0,0,0,0,0,0,0
Main_0/RS422_Tx1/UartTxFifo/Primitives,3,5,0,0,0,0,0,0,0,0
Main_0/RS422_Tx1/UartTxFifo/fifo_i/Primitives,67,53,36,36,0,1,0,0,0,0
Main_0/RS422_Tx1/UartTxUart/Primitives,19,7,0,0,0,0,0,0,0,0
Main_0/RS422_Tx2/IBufStartTx/Primitives,0,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx2/IBufTxInProgress_i/Primitives,1,2,0,0,0,0,0,0,0,0
Main_0/RS422_Tx2/Primitives,5,6,0,0,0,0,0,0,0,0
Main_0/RS422_Tx2/UartTxFifo/Primitives,3,5,0,0,0,0,0,0,0,0
Main_0/RS422_Tx2/UartTxFifo/fifo_i/Primitives,67,53,36,36,0,1,0,0,0,0
Main_0/RS422_Tx2/UartTxUart/Primitives,19,7,0,0,0,0,0,0,0,0
Main_0/RegisterSpace/Primitives,1151,101,0,0,0,0,0,1,0,0
Main_0/StepperMotor/Primitives,44,17,0,0,0,0,0,1,0,0
Main_0/StepperMotor/StepOneShot/Primitives,36,25,0,0,0,0,0,0,0,0
Main_0/Uart0BitClockDiv/Primitives,18,8,0,0,0,0,0,1,0,0
Main_0/Uart0TxBitClockDiv/Primitives,2,4,0,0,0,0,0,1,0,0
Main_0/Uart1BitClockDiv/Primitives,18,8,0,0,0,0,0,1,0,0
Main_0/Uart1TxBitClockDiv/Primitives,8,4,0,0,0,0,0,1,0,0
Main_0/Uart2BitClockDiv/Primitives,18,8,0,0,0,0,0,1,0,0
Main_0/Uart2TxBitClockDiv/Primitives,2,4,0,0,0,0,0,1,0,0
Primitives/Primitives,1,0,0,0,28,0,0,0,0,0
