/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_int_ctrl_lcl_reg                                           */
/*  File     : med_int_ctrl_lcl_reg.h                                         */
/*                                                                            */
/*  Author   : reggen 1.55                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_INT_CTRL_LCL_REG_H__
#define __MED_INT_CTRL_LCL_REG_H__

/** @ingroup rdl
 *  @file med_int_ctrl_lcl_reg.h
 */
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0        0x00000000
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1        0x00000400
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2        0x00000800
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3        0x00000C00
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4        0x00001000
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5        0x00001400
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6        0x00001800
#define MED_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7        0x00001C00
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00       0x00008000
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01       0x00008040
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02       0x00008080
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03       0x000080C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04       0x00008100
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05       0x00008140
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06       0x00008180
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07       0x000081C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08       0x00008200
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09       0x00008240
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10       0x00008280
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11       0x000082C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12       0x00008300
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13       0x00008340
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14       0x00008380
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15       0x000083C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16       0x00008400
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17       0x00008440
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18       0x00008480
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19       0x000084C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20       0x00008500
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21       0x00008540
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22       0x00008580
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23       0x000085C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24       0x00008600
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25       0x00008640
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26       0x00008680
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27       0x000086C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28       0x00008700
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29       0x00008740
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30       0x00008780
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31       0x000087C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32       0x00008800
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33       0x00008840
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34       0x00008880
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35       0x000088C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36       0x00008900
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37       0x00008940
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38       0x00008980
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39       0x000089C0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40       0x00008A00
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41       0x00008A40
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42       0x00008A80
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43       0x00008AC0
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44       0x00008B00
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45       0x00008B40
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46       0x00008B80
#define MED_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47       0x00008BC0
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER0      0x0000A000
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER1      0x0000A004
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER2      0x0000A008
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER3      0x0000A00C
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER4      0x0000A010
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER5      0x0000A014
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER6      0x0000A018
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER7      0x0000A01C
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER8      0x0000A020
#define MED_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER9      0x0000A024
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS0_SET         0x0000C000
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS0_CLR         0x0000C004
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS1_SET         0x0000C008
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS1_CLR         0x0000C00C
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS2_SET         0x0000C010
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS2_CLR         0x0000C014
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS3_SET         0x0000C018
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS3_CLR         0x0000C01C
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS4_SET         0x0000C020
#define MED_INT_CTRL_LCL_REG_COMP_INT_STS4_CLR         0x0000C024
#define MED_INT_CTRL_LCL_REG_COMP_INT_MASK0            0x0000C100
#define MED_INT_CTRL_LCL_REG_COMP_INT_MASK1            0x0000C108
#define MED_INT_CTRL_LCL_REG_COMP_INT_MASK2            0x0000C110
#define MED_INT_CTRL_LCL_REG_COMP_INT_MASK3            0x0000C118
#define MED_INT_CTRL_LCL_REG_COMP_INT_MASK4            0x0000C120
#define MED_INT_CTRL_LCL_REG_IOL_REG_ACCESS_ERR_STS    0x0000C200
#define MED_INT_CTRL_LCL_REG_IOL_REG_ACCESS_INTR_EN    0x0000C204
#define MED_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_ERR_STS 0x0000C208
#define MED_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_INTR_EN 0x0000C20C

#endif
