Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 20 12:37:32 2024
| Host         : P1-03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stepper_control_sets_placed.rpt
| Design       : stepper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |              28 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------+---------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                    | ps2/data_inter0     |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                    | ps2/clk_inter0      |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | ps2/shift_frame    | ps2/reset_bit_count |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | ps2/load_rx_data   |                     |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | ps2/shift_frame    |                     |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | ps2/E[0]           |                     |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG |                    | BTNR_IBUF           |                7 |             23 |         3.29 |
|  CLK100MHZ_IBUF_BUFG | current[0]_i_2_n_0 | current[0]_i_1_n_0  |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                    |                     |               17 |             47 |         2.76 |
+----------------------+--------------------+---------------------+------------------+----------------+--------------+


