
nvem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000120a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d00  08012238  08012238  00022238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013f38  08013f38  00023f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013f40  08013f40  00023f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08013f44  08013f44  00023f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  08013f48  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000132a0  20000088  08013fd0  00030088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20013328  08013fd0  00033328  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 10 .debug_info   0005d984  00000000  00000000  000300b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000c01d  00000000  00000000  0008da35  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00019a36  00000000  00000000  00099a52  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001ee0  00000000  00000000  000b3488  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002df8  00000000  00000000  000b5368  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00018aca  00000000  00000000  000b8160  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000b201  00000000  00000000  000d0c2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000dbe2b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006874  00000000  00000000  000dbea8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012220 	.word	0x08012220

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08012220 	.word	0x08012220

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f092 0f00 	teq	r2, #0
 80004ca:	bf14      	ite	ne
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e720      	b.n	8000324 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aedc 	beq.w	80002d2 <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6c1      	b.n	80002d2 <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_frsub>:
 8000be0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	e002      	b.n	8000bec <__addsf3>
 8000be6:	bf00      	nop

08000be8 <__aeabi_fsub>:
 8000be8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bec <__addsf3>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	bf1f      	itttt	ne
 8000bf0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bf4:	ea92 0f03 	teqne	r2, r3
 8000bf8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bfc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c00:	d06a      	beq.n	8000cd8 <__addsf3+0xec>
 8000c02:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c06:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c0a:	bfc1      	itttt	gt
 8000c0c:	18d2      	addgt	r2, r2, r3
 8000c0e:	4041      	eorgt	r1, r0
 8000c10:	4048      	eorgt	r0, r1
 8000c12:	4041      	eorgt	r1, r0
 8000c14:	bfb8      	it	lt
 8000c16:	425b      	neglt	r3, r3
 8000c18:	2b19      	cmp	r3, #25
 8000c1a:	bf88      	it	hi
 8000c1c:	4770      	bxhi	lr
 8000c1e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4240      	negne	r0, r0
 8000c2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c32:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c36:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4249      	negne	r1, r1
 8000c3e:	ea92 0f03 	teq	r2, r3
 8000c42:	d03f      	beq.n	8000cc4 <__addsf3+0xd8>
 8000c44:	f1a2 0201 	sub.w	r2, r2, #1
 8000c48:	fa41 fc03 	asr.w	ip, r1, r3
 8000c4c:	eb10 000c 	adds.w	r0, r0, ip
 8000c50:	f1c3 0320 	rsb	r3, r3, #32
 8000c54:	fa01 f103 	lsl.w	r1, r1, r3
 8000c58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5c:	d502      	bpl.n	8000c64 <__addsf3+0x78>
 8000c5e:	4249      	negs	r1, r1
 8000c60:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c64:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c68:	d313      	bcc.n	8000c92 <__addsf3+0xa6>
 8000c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c6e:	d306      	bcc.n	8000c7e <__addsf3+0x92>
 8000c70:	0840      	lsrs	r0, r0, #1
 8000c72:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c76:	f102 0201 	add.w	r2, r2, #1
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	d251      	bcs.n	8000d22 <__addsf3+0x136>
 8000c7e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c86:	bf08      	it	eq
 8000c88:	f020 0001 	biceq.w	r0, r0, #1
 8000c8c:	ea40 0003 	orr.w	r0, r0, r3
 8000c90:	4770      	bx	lr
 8000c92:	0049      	lsls	r1, r1, #1
 8000c94:	eb40 0000 	adc.w	r0, r0, r0
 8000c98:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	d1ed      	bne.n	8000c7e <__addsf3+0x92>
 8000ca2:	fab0 fc80 	clz	ip, r0
 8000ca6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000caa:	ebb2 020c 	subs.w	r2, r2, ip
 8000cae:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cb2:	bfaa      	itet	ge
 8000cb4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb8:	4252      	neglt	r2, r2
 8000cba:	4318      	orrge	r0, r3
 8000cbc:	bfbc      	itt	lt
 8000cbe:	40d0      	lsrlt	r0, r2
 8000cc0:	4318      	orrlt	r0, r3
 8000cc2:	4770      	bx	lr
 8000cc4:	f092 0f00 	teq	r2, #0
 8000cc8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ccc:	bf06      	itte	eq
 8000cce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cd2:	3201      	addeq	r2, #1
 8000cd4:	3b01      	subne	r3, #1
 8000cd6:	e7b5      	b.n	8000c44 <__addsf3+0x58>
 8000cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce0:	bf18      	it	ne
 8000ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce6:	d021      	beq.n	8000d2c <__addsf3+0x140>
 8000ce8:	ea92 0f03 	teq	r2, r3
 8000cec:	d004      	beq.n	8000cf8 <__addsf3+0x10c>
 8000cee:	f092 0f00 	teq	r2, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	4608      	moveq	r0, r1
 8000cf6:	4770      	bx	lr
 8000cf8:	ea90 0f01 	teq	r0, r1
 8000cfc:	bf1c      	itt	ne
 8000cfe:	2000      	movne	r0, #0
 8000d00:	4770      	bxne	lr
 8000d02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d06:	d104      	bne.n	8000d12 <__addsf3+0x126>
 8000d08:	0040      	lsls	r0, r0, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d16:	bf3c      	itt	cc
 8000d18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bxcc	lr
 8000d1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2a:	4770      	bx	lr
 8000d2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d30:	bf16      	itet	ne
 8000d32:	4608      	movne	r0, r1
 8000d34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d38:	4601      	movne	r1, r0
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	bf06      	itte	eq
 8000d3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d42:	ea90 0f01 	teqeq	r0, r1
 8000d46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_ui2f>:
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e004      	b.n	8000d5c <__aeabi_i2f+0x8>
 8000d52:	bf00      	nop

08000d54 <__aeabi_i2f>:
 8000d54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d58:	bf48      	it	mi
 8000d5a:	4240      	negmi	r0, r0
 8000d5c:	ea5f 0c00 	movs.w	ip, r0
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d68:	4601      	mov	r1, r0
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	e01c      	b.n	8000daa <__aeabi_l2f+0x2a>

08000d70 <__aeabi_ul2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e00a      	b.n	8000d94 <__aeabi_l2f+0x14>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_l2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d8c:	d502      	bpl.n	8000d94 <__aeabi_l2f+0x14>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	ea5f 0c01 	movs.w	ip, r1
 8000d98:	bf02      	ittt	eq
 8000d9a:	4684      	moveq	ip, r0
 8000d9c:	4601      	moveq	r1, r0
 8000d9e:	2000      	moveq	r0, #0
 8000da0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000da4:	bf08      	it	eq
 8000da6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000daa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dae:	fabc f28c 	clz	r2, ip
 8000db2:	3a08      	subs	r2, #8
 8000db4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db8:	db10      	blt.n	8000ddc <__aeabi_l2f+0x5c>
 8000dba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dc4:	f1c2 0220 	rsb	r2, r2, #32
 8000dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd0:	eb43 0002 	adc.w	r0, r3, r2
 8000dd4:	bf08      	it	eq
 8000dd6:	f020 0001 	biceq.w	r0, r0, #1
 8000dda:	4770      	bx	lr
 8000ddc:	f102 0220 	add.w	r2, r2, #32
 8000de0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dec:	fa21 f202 	lsr.w	r2, r1, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_fmul>:
 8000dfc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e04:	bf1e      	ittt	ne
 8000e06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e0a:	ea92 0f0c 	teqne	r2, ip
 8000e0e:	ea93 0f0c 	teqne	r3, ip
 8000e12:	d06f      	beq.n	8000ef4 <__aeabi_fmul+0xf8>
 8000e14:	441a      	add	r2, r3
 8000e16:	ea80 0c01 	eor.w	ip, r0, r1
 8000e1a:	0240      	lsls	r0, r0, #9
 8000e1c:	bf18      	it	ne
 8000e1e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e22:	d01e      	beq.n	8000e62 <__aeabi_fmul+0x66>
 8000e24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e28:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e2c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e30:	fba0 3101 	umull	r3, r1, r0, r1
 8000e34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e38:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e3c:	bf3e      	ittt	cc
 8000e3e:	0049      	lslcc	r1, r1, #1
 8000e40:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e44:	005b      	lslcc	r3, r3, #1
 8000e46:	ea40 0001 	orr.w	r0, r0, r1
 8000e4a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e4e:	2afd      	cmp	r2, #253	; 0xfd
 8000e50:	d81d      	bhi.n	8000e8e <__aeabi_fmul+0x92>
 8000e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e5a:	bf08      	it	eq
 8000e5c:	f020 0001 	biceq.w	r0, r0, #1
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e6a:	bf08      	it	eq
 8000e6c:	0249      	lsleq	r1, r1, #9
 8000e6e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e72:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e76:	3a7f      	subs	r2, #127	; 0x7f
 8000e78:	bfc2      	ittt	gt
 8000e7a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e7e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e82:	4770      	bxgt	lr
 8000e84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e88:	f04f 0300 	mov.w	r3, #0
 8000e8c:	3a01      	subs	r2, #1
 8000e8e:	dc5d      	bgt.n	8000f4c <__aeabi_fmul+0x150>
 8000e90:	f112 0f19 	cmn.w	r2, #25
 8000e94:	bfdc      	itt	le
 8000e96:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e9a:	4770      	bxle	lr
 8000e9c:	f1c2 0200 	rsb	r2, r2, #0
 8000ea0:	0041      	lsls	r1, r0, #1
 8000ea2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ea6:	f1c2 0220 	rsb	r2, r2, #32
 8000eaa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eae:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eb2:	f140 0000 	adc.w	r0, r0, #0
 8000eb6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eba:	bf08      	it	eq
 8000ebc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec0:	4770      	bx	lr
 8000ec2:	f092 0f00 	teq	r2, #0
 8000ec6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0040      	lsleq	r0, r0, #1
 8000ece:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed2:	3a01      	subeq	r2, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fmul+0xce>
 8000ed6:	ea40 000c 	orr.w	r0, r0, ip
 8000eda:	f093 0f00 	teq	r3, #0
 8000ede:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0049      	lsleq	r1, r1, #1
 8000ee6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eea:	3b01      	subeq	r3, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fmul+0xe6>
 8000eee:	ea41 010c 	orr.w	r1, r1, ip
 8000ef2:	e78f      	b.n	8000e14 <__aeabi_fmul+0x18>
 8000ef4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	bf18      	it	ne
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d00a      	beq.n	8000f1a <__aeabi_fmul+0x11e>
 8000f04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f08:	bf18      	it	ne
 8000f0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f0e:	d1d8      	bne.n	8000ec2 <__aeabi_fmul+0xc6>
 8000f10:	ea80 0001 	eor.w	r0, r0, r1
 8000f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f18:	4770      	bx	lr
 8000f1a:	f090 0f00 	teq	r0, #0
 8000f1e:	bf17      	itett	ne
 8000f20:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f24:	4608      	moveq	r0, r1
 8000f26:	f091 0f00 	teqne	r1, #0
 8000f2a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f2e:	d014      	beq.n	8000f5a <__aeabi_fmul+0x15e>
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d101      	bne.n	8000f3a <__aeabi_fmul+0x13e>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	d10f      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f3a:	ea93 0f0c 	teq	r3, ip
 8000f3e:	d103      	bne.n	8000f48 <__aeabi_fmul+0x14c>
 8000f40:	024b      	lsls	r3, r1, #9
 8000f42:	bf18      	it	ne
 8000f44:	4608      	movne	r0, r1
 8000f46:	d108      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f48:	ea80 0001 	eor.w	r0, r0, r1
 8000f4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f58:	4770      	bx	lr
 8000f5a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f5e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f62:	4770      	bx	lr

08000f64 <__aeabi_fdiv>:
 8000f64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f6c:	bf1e      	ittt	ne
 8000f6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f72:	ea92 0f0c 	teqne	r2, ip
 8000f76:	ea93 0f0c 	teqne	r3, ip
 8000f7a:	d069      	beq.n	8001050 <__aeabi_fdiv+0xec>
 8000f7c:	eba2 0203 	sub.w	r2, r2, r3
 8000f80:	ea80 0c01 	eor.w	ip, r0, r1
 8000f84:	0249      	lsls	r1, r1, #9
 8000f86:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f8a:	d037      	beq.n	8000ffc <__aeabi_fdiv+0x98>
 8000f8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f90:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f94:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f98:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	bf38      	it	cc
 8000fa0:	005b      	lslcc	r3, r3, #1
 8000fa2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fa6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000faa:	428b      	cmp	r3, r1
 8000fac:	bf24      	itt	cs
 8000fae:	1a5b      	subcs	r3, r3, r1
 8000fb0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fb4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fb8:	bf24      	itt	cs
 8000fba:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fbe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fc2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fc6:	bf24      	itt	cs
 8000fc8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fd0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fd4:	bf24      	itt	cs
 8000fd6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fda:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	bf18      	it	ne
 8000fe2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fe6:	d1e0      	bne.n	8000faa <__aeabi_fdiv+0x46>
 8000fe8:	2afd      	cmp	r2, #253	; 0xfd
 8000fea:	f63f af50 	bhi.w	8000e8e <__aeabi_fmul+0x92>
 8000fee:	428b      	cmp	r3, r1
 8000ff0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ff4:	bf08      	it	eq
 8000ff6:	f020 0001 	biceq.w	r0, r0, #1
 8000ffa:	4770      	bx	lr
 8000ffc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001000:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001004:	327f      	adds	r2, #127	; 0x7f
 8001006:	bfc2      	ittt	gt
 8001008:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800100c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001010:	4770      	bxgt	lr
 8001012:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	3a01      	subs	r2, #1
 800101c:	e737      	b.n	8000e8e <__aeabi_fmul+0x92>
 800101e:	f092 0f00 	teq	r2, #0
 8001022:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001026:	bf02      	ittt	eq
 8001028:	0040      	lsleq	r0, r0, #1
 800102a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800102e:	3a01      	subeq	r2, #1
 8001030:	d0f9      	beq.n	8001026 <__aeabi_fdiv+0xc2>
 8001032:	ea40 000c 	orr.w	r0, r0, ip
 8001036:	f093 0f00 	teq	r3, #0
 800103a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800103e:	bf02      	ittt	eq
 8001040:	0049      	lsleq	r1, r1, #1
 8001042:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001046:	3b01      	subeq	r3, #1
 8001048:	d0f9      	beq.n	800103e <__aeabi_fdiv+0xda>
 800104a:	ea41 010c 	orr.w	r1, r1, ip
 800104e:	e795      	b.n	8000f7c <__aeabi_fdiv+0x18>
 8001050:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001054:	ea92 0f0c 	teq	r2, ip
 8001058:	d108      	bne.n	800106c <__aeabi_fdiv+0x108>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	f47f af7d 	bne.w	8000f5a <__aeabi_fmul+0x15e>
 8001060:	ea93 0f0c 	teq	r3, ip
 8001064:	f47f af70 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001068:	4608      	mov	r0, r1
 800106a:	e776      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800106c:	ea93 0f0c 	teq	r3, ip
 8001070:	d104      	bne.n	800107c <__aeabi_fdiv+0x118>
 8001072:	024b      	lsls	r3, r1, #9
 8001074:	f43f af4c 	beq.w	8000f10 <__aeabi_fmul+0x114>
 8001078:	4608      	mov	r0, r1
 800107a:	e76e      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800107c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001080:	bf18      	it	ne
 8001082:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001086:	d1ca      	bne.n	800101e <__aeabi_fdiv+0xba>
 8001088:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800108c:	f47f af5c 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001090:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001094:	f47f af3c 	bne.w	8000f10 <__aeabi_fmul+0x114>
 8001098:	e75f      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800109a:	bf00      	nop

0800109c <__gesf2>:
 800109c:	f04f 3cff 	mov.w	ip, #4294967295
 80010a0:	e006      	b.n	80010b0 <__cmpsf2+0x4>
 80010a2:	bf00      	nop

080010a4 <__lesf2>:
 80010a4:	f04f 0c01 	mov.w	ip, #1
 80010a8:	e002      	b.n	80010b0 <__cmpsf2+0x4>
 80010aa:	bf00      	nop

080010ac <__cmpsf2>:
 80010ac:	f04f 0c01 	mov.w	ip, #1
 80010b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010b4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010c0:	bf18      	it	ne
 80010c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010c6:	d011      	beq.n	80010ec <__cmpsf2+0x40>
 80010c8:	b001      	add	sp, #4
 80010ca:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ce:	bf18      	it	ne
 80010d0:	ea90 0f01 	teqne	r0, r1
 80010d4:	bf58      	it	pl
 80010d6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010da:	bf88      	it	hi
 80010dc:	17c8      	asrhi	r0, r1, #31
 80010de:	bf38      	it	cc
 80010e0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010e4:	bf18      	it	ne
 80010e6:	f040 0001 	orrne.w	r0, r0, #1
 80010ea:	4770      	bx	lr
 80010ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010f0:	d102      	bne.n	80010f8 <__cmpsf2+0x4c>
 80010f2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010f6:	d105      	bne.n	8001104 <__cmpsf2+0x58>
 80010f8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010fc:	d1e4      	bne.n	80010c8 <__cmpsf2+0x1c>
 80010fe:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001102:	d0e1      	beq.n	80010c8 <__cmpsf2+0x1c>
 8001104:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop

0800110c <__aeabi_cfrcmple>:
 800110c:	4684      	mov	ip, r0
 800110e:	4608      	mov	r0, r1
 8001110:	4661      	mov	r1, ip
 8001112:	e7ff      	b.n	8001114 <__aeabi_cfcmpeq>

08001114 <__aeabi_cfcmpeq>:
 8001114:	b50f      	push	{r0, r1, r2, r3, lr}
 8001116:	f7ff ffc9 	bl	80010ac <__cmpsf2>
 800111a:	2800      	cmp	r0, #0
 800111c:	bf48      	it	mi
 800111e:	f110 0f00 	cmnmi.w	r0, #0
 8001122:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001124 <__aeabi_fcmpeq>:
 8001124:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001128:	f7ff fff4 	bl	8001114 <__aeabi_cfcmpeq>
 800112c:	bf0c      	ite	eq
 800112e:	2001      	moveq	r0, #1
 8001130:	2000      	movne	r0, #0
 8001132:	f85d fb08 	ldr.w	pc, [sp], #8
 8001136:	bf00      	nop

08001138 <__aeabi_fcmplt>:
 8001138:	f84d ed08 	str.w	lr, [sp, #-8]!
 800113c:	f7ff ffea 	bl	8001114 <__aeabi_cfcmpeq>
 8001140:	bf34      	ite	cc
 8001142:	2001      	movcc	r0, #1
 8001144:	2000      	movcs	r0, #0
 8001146:	f85d fb08 	ldr.w	pc, [sp], #8
 800114a:	bf00      	nop

0800114c <__aeabi_fcmple>:
 800114c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001150:	f7ff ffe0 	bl	8001114 <__aeabi_cfcmpeq>
 8001154:	bf94      	ite	ls
 8001156:	2001      	movls	r0, #1
 8001158:	2000      	movhi	r0, #0
 800115a:	f85d fb08 	ldr.w	pc, [sp], #8
 800115e:	bf00      	nop

08001160 <__aeabi_fcmpge>:
 8001160:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001164:	f7ff ffd2 	bl	800110c <__aeabi_cfrcmple>
 8001168:	bf94      	ite	ls
 800116a:	2001      	movls	r0, #1
 800116c:	2000      	movhi	r0, #0
 800116e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001172:	bf00      	nop

08001174 <__aeabi_fcmpgt>:
 8001174:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001178:	f7ff ffc8 	bl	800110c <__aeabi_cfrcmple>
 800117c:	bf34      	ite	cc
 800117e:	2001      	movcc	r0, #1
 8001180:	2000      	movcs	r0, #0
 8001182:	f85d fb08 	ldr.w	pc, [sp], #8
 8001186:	bf00      	nop

08001188 <__aeabi_f2iz>:
 8001188:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800118c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001190:	d30f      	bcc.n	80011b2 <__aeabi_f2iz+0x2a>
 8001192:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001196:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800119a:	d90d      	bls.n	80011b8 <__aeabi_f2iz+0x30>
 800119c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011a4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011a8:	fa23 f002 	lsr.w	r0, r3, r2
 80011ac:	bf18      	it	ne
 80011ae:	4240      	negne	r0, r0
 80011b0:	4770      	bx	lr
 80011b2:	f04f 0000 	mov.w	r0, #0
 80011b6:	4770      	bx	lr
 80011b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011bc:	d101      	bne.n	80011c2 <__aeabi_f2iz+0x3a>
 80011be:	0242      	lsls	r2, r0, #9
 80011c0:	d105      	bne.n	80011ce <__aeabi_f2iz+0x46>
 80011c2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011c6:	bf08      	it	eq
 80011c8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011cc:	4770      	bx	lr
 80011ce:	f04f 0000 	mov.w	r0, #0
 80011d2:	4770      	bx	lr

080011d4 <__aeabi_f2uiz>:
 80011d4:	0042      	lsls	r2, r0, #1
 80011d6:	d20e      	bcs.n	80011f6 <__aeabi_f2uiz+0x22>
 80011d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011dc:	d30b      	bcc.n	80011f6 <__aeabi_f2uiz+0x22>
 80011de:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011e6:	d409      	bmi.n	80011fc <__aeabi_f2uiz+0x28>
 80011e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011f0:	fa23 f002 	lsr.w	r0, r3, r2
 80011f4:	4770      	bx	lr
 80011f6:	f04f 0000 	mov.w	r0, #0
 80011fa:	4770      	bx	lr
 80011fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001200:	d101      	bne.n	8001206 <__aeabi_f2uiz+0x32>
 8001202:	0242      	lsls	r2, r0, #9
 8001204:	d102      	bne.n	800120c <__aeabi_f2uiz+0x38>
 8001206:	f04f 30ff 	mov.w	r0, #4294967295
 800120a:	4770      	bx	lr
 800120c:	f04f 0000 	mov.w	r0, #0
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop

08001214 <__aeabi_uldivmod>:
 8001214:	b953      	cbnz	r3, 800122c <__aeabi_uldivmod+0x18>
 8001216:	b94a      	cbnz	r2, 800122c <__aeabi_uldivmod+0x18>
 8001218:	2900      	cmp	r1, #0
 800121a:	bf08      	it	eq
 800121c:	2800      	cmpeq	r0, #0
 800121e:	bf1c      	itt	ne
 8001220:	f04f 31ff 	movne.w	r1, #4294967295
 8001224:	f04f 30ff 	movne.w	r0, #4294967295
 8001228:	f000 b97a 	b.w	8001520 <__aeabi_idiv0>
 800122c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001234:	f000 f806 	bl	8001244 <__udivmoddi4>
 8001238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800123c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001240:	b004      	add	sp, #16
 8001242:	4770      	bx	lr

08001244 <__udivmoddi4>:
 8001244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001248:	468c      	mov	ip, r1
 800124a:	460e      	mov	r6, r1
 800124c:	4604      	mov	r4, r0
 800124e:	9d08      	ldr	r5, [sp, #32]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d150      	bne.n	80012f6 <__udivmoddi4+0xb2>
 8001254:	428a      	cmp	r2, r1
 8001256:	4617      	mov	r7, r2
 8001258:	d96c      	bls.n	8001334 <__udivmoddi4+0xf0>
 800125a:	fab2 fe82 	clz	lr, r2
 800125e:	f1be 0f00 	cmp.w	lr, #0
 8001262:	d00b      	beq.n	800127c <__udivmoddi4+0x38>
 8001264:	f1ce 0c20 	rsb	ip, lr, #32
 8001268:	fa01 f60e 	lsl.w	r6, r1, lr
 800126c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001270:	fa02 f70e 	lsl.w	r7, r2, lr
 8001274:	ea4c 0c06 	orr.w	ip, ip, r6
 8001278:	fa00 f40e 	lsl.w	r4, r0, lr
 800127c:	0c3a      	lsrs	r2, r7, #16
 800127e:	fbbc f9f2 	udiv	r9, ip, r2
 8001282:	b2bb      	uxth	r3, r7
 8001284:	fb02 cc19 	mls	ip, r2, r9, ip
 8001288:	fb09 fa03 	mul.w	sl, r9, r3
 800128c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8001290:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8001294:	45b2      	cmp	sl, r6
 8001296:	d90a      	bls.n	80012ae <__udivmoddi4+0x6a>
 8001298:	19f6      	adds	r6, r6, r7
 800129a:	f109 31ff 	add.w	r1, r9, #4294967295
 800129e:	f080 8125 	bcs.w	80014ec <__udivmoddi4+0x2a8>
 80012a2:	45b2      	cmp	sl, r6
 80012a4:	f240 8122 	bls.w	80014ec <__udivmoddi4+0x2a8>
 80012a8:	f1a9 0902 	sub.w	r9, r9, #2
 80012ac:	443e      	add	r6, r7
 80012ae:	eba6 060a 	sub.w	r6, r6, sl
 80012b2:	fbb6 f0f2 	udiv	r0, r6, r2
 80012b6:	fb02 6610 	mls	r6, r2, r0, r6
 80012ba:	fb00 f303 	mul.w	r3, r0, r3
 80012be:	b2a4      	uxth	r4, r4
 80012c0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80012c4:	42a3      	cmp	r3, r4
 80012c6:	d909      	bls.n	80012dc <__udivmoddi4+0x98>
 80012c8:	19e4      	adds	r4, r4, r7
 80012ca:	f100 32ff 	add.w	r2, r0, #4294967295
 80012ce:	f080 810b 	bcs.w	80014e8 <__udivmoddi4+0x2a4>
 80012d2:	42a3      	cmp	r3, r4
 80012d4:	f240 8108 	bls.w	80014e8 <__udivmoddi4+0x2a4>
 80012d8:	3802      	subs	r0, #2
 80012da:	443c      	add	r4, r7
 80012dc:	2100      	movs	r1, #0
 80012de:	1ae4      	subs	r4, r4, r3
 80012e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012e4:	2d00      	cmp	r5, #0
 80012e6:	d062      	beq.n	80013ae <__udivmoddi4+0x16a>
 80012e8:	2300      	movs	r3, #0
 80012ea:	fa24 f40e 	lsr.w	r4, r4, lr
 80012ee:	602c      	str	r4, [r5, #0]
 80012f0:	606b      	str	r3, [r5, #4]
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	428b      	cmp	r3, r1
 80012f8:	d907      	bls.n	800130a <__udivmoddi4+0xc6>
 80012fa:	2d00      	cmp	r5, #0
 80012fc:	d055      	beq.n	80013aa <__udivmoddi4+0x166>
 80012fe:	2100      	movs	r1, #0
 8001300:	e885 0041 	stmia.w	r5, {r0, r6}
 8001304:	4608      	mov	r0, r1
 8001306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130a:	fab3 f183 	clz	r1, r3
 800130e:	2900      	cmp	r1, #0
 8001310:	f040 808f 	bne.w	8001432 <__udivmoddi4+0x1ee>
 8001314:	42b3      	cmp	r3, r6
 8001316:	d302      	bcc.n	800131e <__udivmoddi4+0xda>
 8001318:	4282      	cmp	r2, r0
 800131a:	f200 80fc 	bhi.w	8001516 <__udivmoddi4+0x2d2>
 800131e:	1a84      	subs	r4, r0, r2
 8001320:	eb66 0603 	sbc.w	r6, r6, r3
 8001324:	2001      	movs	r0, #1
 8001326:	46b4      	mov	ip, r6
 8001328:	2d00      	cmp	r5, #0
 800132a:	d040      	beq.n	80013ae <__udivmoddi4+0x16a>
 800132c:	e885 1010 	stmia.w	r5, {r4, ip}
 8001330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001334:	b912      	cbnz	r2, 800133c <__udivmoddi4+0xf8>
 8001336:	2701      	movs	r7, #1
 8001338:	fbb7 f7f2 	udiv	r7, r7, r2
 800133c:	fab7 fe87 	clz	lr, r7
 8001340:	f1be 0f00 	cmp.w	lr, #0
 8001344:	d135      	bne.n	80013b2 <__udivmoddi4+0x16e>
 8001346:	2101      	movs	r1, #1
 8001348:	1bf6      	subs	r6, r6, r7
 800134a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800134e:	fa1f f887 	uxth.w	r8, r7
 8001352:	fbb6 f2fc 	udiv	r2, r6, ip
 8001356:	fb0c 6612 	mls	r6, ip, r2, r6
 800135a:	fb08 f002 	mul.w	r0, r8, r2
 800135e:	0c23      	lsrs	r3, r4, #16
 8001360:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8001364:	42b0      	cmp	r0, r6
 8001366:	d907      	bls.n	8001378 <__udivmoddi4+0x134>
 8001368:	19f6      	adds	r6, r6, r7
 800136a:	f102 33ff 	add.w	r3, r2, #4294967295
 800136e:	d202      	bcs.n	8001376 <__udivmoddi4+0x132>
 8001370:	42b0      	cmp	r0, r6
 8001372:	f200 80d2 	bhi.w	800151a <__udivmoddi4+0x2d6>
 8001376:	461a      	mov	r2, r3
 8001378:	1a36      	subs	r6, r6, r0
 800137a:	fbb6 f0fc 	udiv	r0, r6, ip
 800137e:	fb0c 6610 	mls	r6, ip, r0, r6
 8001382:	fb08 f800 	mul.w	r8, r8, r0
 8001386:	b2a3      	uxth	r3, r4
 8001388:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 800138c:	45a0      	cmp	r8, r4
 800138e:	d907      	bls.n	80013a0 <__udivmoddi4+0x15c>
 8001390:	19e4      	adds	r4, r4, r7
 8001392:	f100 33ff 	add.w	r3, r0, #4294967295
 8001396:	d202      	bcs.n	800139e <__udivmoddi4+0x15a>
 8001398:	45a0      	cmp	r8, r4
 800139a:	f200 80b9 	bhi.w	8001510 <__udivmoddi4+0x2cc>
 800139e:	4618      	mov	r0, r3
 80013a0:	eba4 0408 	sub.w	r4, r4, r8
 80013a4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80013a8:	e79c      	b.n	80012e4 <__udivmoddi4+0xa0>
 80013aa:	4629      	mov	r1, r5
 80013ac:	4628      	mov	r0, r5
 80013ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013b2:	fa07 f70e 	lsl.w	r7, r7, lr
 80013b6:	f1ce 0320 	rsb	r3, lr, #32
 80013ba:	fa26 f203 	lsr.w	r2, r6, r3
 80013be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80013c2:	fbb2 f1fc 	udiv	r1, r2, ip
 80013c6:	fa1f f887 	uxth.w	r8, r7
 80013ca:	fb0c 2211 	mls	r2, ip, r1, r2
 80013ce:	fa06 f60e 	lsl.w	r6, r6, lr
 80013d2:	fa20 f303 	lsr.w	r3, r0, r3
 80013d6:	fb01 f908 	mul.w	r9, r1, r8
 80013da:	4333      	orrs	r3, r6
 80013dc:	0c1e      	lsrs	r6, r3, #16
 80013de:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 80013e2:	45b1      	cmp	r9, r6
 80013e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80013e8:	d909      	bls.n	80013fe <__udivmoddi4+0x1ba>
 80013ea:	19f6      	adds	r6, r6, r7
 80013ec:	f101 32ff 	add.w	r2, r1, #4294967295
 80013f0:	f080 808c 	bcs.w	800150c <__udivmoddi4+0x2c8>
 80013f4:	45b1      	cmp	r9, r6
 80013f6:	f240 8089 	bls.w	800150c <__udivmoddi4+0x2c8>
 80013fa:	3902      	subs	r1, #2
 80013fc:	443e      	add	r6, r7
 80013fe:	eba6 0609 	sub.w	r6, r6, r9
 8001402:	fbb6 f0fc 	udiv	r0, r6, ip
 8001406:	fb0c 6210 	mls	r2, ip, r0, r6
 800140a:	fb00 f908 	mul.w	r9, r0, r8
 800140e:	b29e      	uxth	r6, r3
 8001410:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001414:	45b1      	cmp	r9, r6
 8001416:	d907      	bls.n	8001428 <__udivmoddi4+0x1e4>
 8001418:	19f6      	adds	r6, r6, r7
 800141a:	f100 33ff 	add.w	r3, r0, #4294967295
 800141e:	d271      	bcs.n	8001504 <__udivmoddi4+0x2c0>
 8001420:	45b1      	cmp	r9, r6
 8001422:	d96f      	bls.n	8001504 <__udivmoddi4+0x2c0>
 8001424:	3802      	subs	r0, #2
 8001426:	443e      	add	r6, r7
 8001428:	eba6 0609 	sub.w	r6, r6, r9
 800142c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001430:	e78f      	b.n	8001352 <__udivmoddi4+0x10e>
 8001432:	f1c1 0720 	rsb	r7, r1, #32
 8001436:	fa22 f807 	lsr.w	r8, r2, r7
 800143a:	408b      	lsls	r3, r1
 800143c:	ea48 0303 	orr.w	r3, r8, r3
 8001440:	fa26 f407 	lsr.w	r4, r6, r7
 8001444:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001448:	fbb4 f9fe 	udiv	r9, r4, lr
 800144c:	fa1f fc83 	uxth.w	ip, r3
 8001450:	fb0e 4419 	mls	r4, lr, r9, r4
 8001454:	408e      	lsls	r6, r1
 8001456:	fa20 f807 	lsr.w	r8, r0, r7
 800145a:	fb09 fa0c 	mul.w	sl, r9, ip
 800145e:	ea48 0806 	orr.w	r8, r8, r6
 8001462:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8001466:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 800146a:	45a2      	cmp	sl, r4
 800146c:	fa02 f201 	lsl.w	r2, r2, r1
 8001470:	fa00 f601 	lsl.w	r6, r0, r1
 8001474:	d908      	bls.n	8001488 <__udivmoddi4+0x244>
 8001476:	18e4      	adds	r4, r4, r3
 8001478:	f109 30ff 	add.w	r0, r9, #4294967295
 800147c:	d244      	bcs.n	8001508 <__udivmoddi4+0x2c4>
 800147e:	45a2      	cmp	sl, r4
 8001480:	d942      	bls.n	8001508 <__udivmoddi4+0x2c4>
 8001482:	f1a9 0902 	sub.w	r9, r9, #2
 8001486:	441c      	add	r4, r3
 8001488:	eba4 040a 	sub.w	r4, r4, sl
 800148c:	fbb4 f0fe 	udiv	r0, r4, lr
 8001490:	fb0e 4410 	mls	r4, lr, r0, r4
 8001494:	fb00 fc0c 	mul.w	ip, r0, ip
 8001498:	fa1f f888 	uxth.w	r8, r8
 800149c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80014a0:	45a4      	cmp	ip, r4
 80014a2:	d907      	bls.n	80014b4 <__udivmoddi4+0x270>
 80014a4:	18e4      	adds	r4, r4, r3
 80014a6:	f100 3eff 	add.w	lr, r0, #4294967295
 80014aa:	d229      	bcs.n	8001500 <__udivmoddi4+0x2bc>
 80014ac:	45a4      	cmp	ip, r4
 80014ae:	d927      	bls.n	8001500 <__udivmoddi4+0x2bc>
 80014b0:	3802      	subs	r0, #2
 80014b2:	441c      	add	r4, r3
 80014b4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014b8:	fba0 8902 	umull	r8, r9, r0, r2
 80014bc:	eba4 0c0c 	sub.w	ip, r4, ip
 80014c0:	45cc      	cmp	ip, r9
 80014c2:	46c2      	mov	sl, r8
 80014c4:	46ce      	mov	lr, r9
 80014c6:	d315      	bcc.n	80014f4 <__udivmoddi4+0x2b0>
 80014c8:	d012      	beq.n	80014f0 <__udivmoddi4+0x2ac>
 80014ca:	b155      	cbz	r5, 80014e2 <__udivmoddi4+0x29e>
 80014cc:	ebb6 030a 	subs.w	r3, r6, sl
 80014d0:	eb6c 060e 	sbc.w	r6, ip, lr
 80014d4:	fa06 f707 	lsl.w	r7, r6, r7
 80014d8:	40cb      	lsrs	r3, r1
 80014da:	431f      	orrs	r7, r3
 80014dc:	40ce      	lsrs	r6, r1
 80014de:	602f      	str	r7, [r5, #0]
 80014e0:	606e      	str	r6, [r5, #4]
 80014e2:	2100      	movs	r1, #0
 80014e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014e8:	4610      	mov	r0, r2
 80014ea:	e6f7      	b.n	80012dc <__udivmoddi4+0x98>
 80014ec:	4689      	mov	r9, r1
 80014ee:	e6de      	b.n	80012ae <__udivmoddi4+0x6a>
 80014f0:	4546      	cmp	r6, r8
 80014f2:	d2ea      	bcs.n	80014ca <__udivmoddi4+0x286>
 80014f4:	ebb8 0a02 	subs.w	sl, r8, r2
 80014f8:	eb69 0e03 	sbc.w	lr, r9, r3
 80014fc:	3801      	subs	r0, #1
 80014fe:	e7e4      	b.n	80014ca <__udivmoddi4+0x286>
 8001500:	4670      	mov	r0, lr
 8001502:	e7d7      	b.n	80014b4 <__udivmoddi4+0x270>
 8001504:	4618      	mov	r0, r3
 8001506:	e78f      	b.n	8001428 <__udivmoddi4+0x1e4>
 8001508:	4681      	mov	r9, r0
 800150a:	e7bd      	b.n	8001488 <__udivmoddi4+0x244>
 800150c:	4611      	mov	r1, r2
 800150e:	e776      	b.n	80013fe <__udivmoddi4+0x1ba>
 8001510:	3802      	subs	r0, #2
 8001512:	443c      	add	r4, r7
 8001514:	e744      	b.n	80013a0 <__udivmoddi4+0x15c>
 8001516:	4608      	mov	r0, r1
 8001518:	e706      	b.n	8001328 <__udivmoddi4+0xe4>
 800151a:	3a02      	subs	r2, #2
 800151c:	443e      	add	r6, r7
 800151e:	e72b      	b.n	8001378 <__udivmoddi4+0x134>

08001520 <__aeabi_idiv0>:
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop

08001524 <coolant_stop>:

}

// Directly called by coolant_init(), coolant_set_state(), and mc_reset(), which can be at
// an interrupt-level. No report flag set, but only called by routines that don't need it.
void coolant_stop(){
 8001524:	4770      	bx	lr

08001526 <coolant_set_state>:

// Main program only. Immediately sets flood coolant running state and also mist coolant,
// if enabled. Also sets a flag to report an update to a coolant state.
// Called by coolant toggle override, parking restore, parking retract, sleep mode, g-code
// parser program end, and g-code parser coolant_sync().
void coolant_set_state(uint8_t mode){
 8001526:	4770      	bx	lr

08001528 <coolant_sync>:
  }
}
// G-code parser entry-point for setting coolant state. Forces a planner buffer sync and bails
// if an abort or check-mode is active.
void coolant_sync(uint8_t mode){
  if (sys.state == STATE_CHECK_MODE) { return; }
 8001528:	4b03      	ldr	r3, [pc, #12]	; (8001538 <coolant_sync+0x10>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d001      	beq.n	8001534 <coolant_sync+0xc>
  protocol_buffer_synchronize(); // Ensure coolant turns on when specified in program.
 8001530:	f002 bbc0 	b.w	8003cb4 <protocol_buffer_synchronize>
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	2000ca14 	.word	0x2000ca14

0800153c <gc_init>:
parser_state_t gc_state;
parser_block_t gc_block;

#define FAIL(status) return(status);

void gc_init(){
 800153c:	b508      	push	{r3, lr}
  memset(&gc_state, 0, sizeof(parser_state_t));
 800153e:	2100      	movs	r1, #0
 8001540:	2244      	movs	r2, #68	; 0x44
 8001542:	4807      	ldr	r0, [pc, #28]	; (8001560 <gc_init+0x24>)
 8001544:	f00e f9f2 	bl	800f92c <memset>
  // Load default G54 coordinate system.
  if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) {
 8001548:	4906      	ldr	r1, [pc, #24]	; (8001564 <gc_init+0x28>)
 800154a:	2000      	movs	r0, #0
 800154c:	f002 fc7a 	bl	8003e44 <settings_read_coord_data>
 8001550:	b920      	cbnz	r0, 800155c <gc_init+0x20>
    report_status_message(STATUS_SETTING_READ_FAIL);
  }
}
 8001552:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    report_status_message(STATUS_SETTING_READ_FAIL);
 8001556:	2007      	movs	r0, #7
 8001558:	f002 bc50 	b.w	8003dfc <report_status_message>
 800155c:	bd08      	pop	{r3, pc}
 800155e:	bf00      	nop
 8001560:	2000bf88 	.word	0x2000bf88
 8001564:	2000bfb0 	.word	0x2000bfb0

08001568 <gc_sync_position>:
// Sets g-code parser position in mm. Input in steps. Called by the system abort and hard
// limit pull-off routines.
void gc_sync_position(){
  system_convert_array_steps_to_mpos(gc_state.position,sys_position);
 8001568:	4901      	ldr	r1, [pc, #4]	; (8001570 <gc_sync_position+0x8>)
 800156a:	4802      	ldr	r0, [pc, #8]	; (8001574 <gc_sync_position+0xc>)
 800156c:	f003 be66 	b.w	800523c <system_convert_array_steps_to_mpos>
 8001570:	2000ca3c 	.word	0x2000ca3c
 8001574:	2000bfa4 	.word	0x2000bfa4

08001578 <gc_execute_line>:
// Executes one line of 0-terminated G-Code. The line is assumed to contain only uppercase
// characters and signed floating point values (no whitespace). Comments and block delete
// characters have been removed. In this function, all units and positions are converted and
// exported to grbl's internal functions in terms of (mm, mm/min) and absolute machine
// coordinates, respectively.
uint8_t gc_execute_line(char *line){
 8001578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     updates these modes and commands as the block line is parser and will only be used and
     executed after successful error-checking. The parser block struct also contains a block
     values struct, word tracking variables, and a non-modal commands tracker for the new
     block. This struct contains all of the necessary information to execute the block.
  */
  memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 800157c:	4eac      	ldr	r6, [pc, #688]	; (8001830 <gc_execute_line+0x2b8>)
uint8_t gc_execute_line(char *line){
 800157e:	b099      	sub	sp, #100	; 0x64
 8001580:	9009      	str	r0, [sp, #36]	; 0x24
  memset(&gc_block, 0, sizeof(parser_block_t)); // Initialize the parser block struct.
 8001582:	2240      	movs	r2, #64	; 0x40
 8001584:	2100      	movs	r1, #0
 8001586:	4630      	mov	r0, r6
 8001588:	f00e f9d0 	bl	800f92c <memset>
     a number, which can either be a 'G'/'M' command or sets/assigns a command value. Also,
     perform initial error-checks for command word modal group violations, for any repeated
     words, and for negative values set for the value words F, N, P, T, and S.
   */
  uint8_t word_bit      = 0; // Bit-value for assigning tracking variables
  uint8_t char_counter  = 0;
 800158c:	2200      	movs	r2, #0
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 800158e:	4ba9      	ldr	r3, [pc, #676]	; (8001834 <gc_execute_line+0x2bc>)
  uint16_t value_words = 0; // Tracks value words.
 8001590:	4693      	mov	fp, r2
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 8001592:	cb03      	ldmia	r3!, {r0, r1}
 8001594:	881b      	ldrh	r3, [r3, #0]
  uint16_t command_words = 0; // Tracks G and M command words. Also used for modal group violations.
 8001596:	4690      	mov	r8, r2
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 8001598:	f8a6 3009 	strh.w	r3, [r6, #9]
  char letter           = 0 ;
  float value           = 0.0;
 800159c:	2300      	movs	r3, #0
  uint8_t axis_words = 0; // XYZ tracking
 800159e:	4615      	mov	r5, r2
  uint8_t axis_command = AXIS_COMMAND_NONE;
 80015a0:	4617      	mov	r7, r2
  memcpy(&gc_block.modal,&gc_state.modal,sizeof(gc_modal_t)); // Copy current modes
 80015a2:	f8c6 0001 	str.w	r0, [r6, #1]
 80015a6:	f8c6 1005 	str.w	r1, [r6, #5]
  uint8_t char_counter  = 0;
 80015aa:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
  float value           = 0.0;
 80015ae:	930f      	str	r3, [sp, #60]	; 0x3c
  uint8_t int_value     = 0;
  uint16_t mantissa     = 0;
  uint8_t change_tool   = 0;
 80015b0:	9208      	str	r2, [sp, #32]
  uint8_t word_bit      = 0; // Bit-value for assigning tracking variables
 80015b2:	9206      	str	r2, [sp, #24]
  uint8_t ijk_words = 0; // IJK tracking
 80015b4:	9207      	str	r2, [sp, #28]
 80015b6:	930d      	str	r3, [sp, #52]	; 0x34
  float old_xyz[N_AXIS] = {0.0};
  memcpy(old_xyz, gc_state.position, N_AXIS*sizeof(float));

  while (line[char_counter] != 0) { // Loop until no more g-code words in line.
 80015b8:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 80015bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80015be:	f813 9002 	ldrb.w	r9, [r3, r2]
 80015c2:	f1b9 0f00 	cmp.w	r9, #0
 80015c6:	d125      	bne.n	8001614 <gc_execute_line+0x9c>

  // [0. Non-specific/common error-checks and miscellaneous setup]:

  // Determine implicit axis command conditions. Axis words have been passed, but no explicit axis
  // command has been sent. If so, set axis command to current motion mode.
  if (axis_words) {
 80015c8:	b115      	cbz	r5, 80015d0 <gc_execute_line+0x58>
    if (!axis_command) { axis_command = AXIS_COMMAND_MOTION_MODE; } // Assign implicit motion-mode
 80015ca:	2f00      	cmp	r7, #0
 80015cc:	bf08      	it	eq
 80015ce:	2702      	moveq	r7, #2
  }

  // Check for valid line number N value.
  if (bit_istrue(value_words,bit(WORD_N))) {
 80015d0:	f01b 0f20 	tst.w	fp, #32
 80015d4:	d004      	beq.n	80015e0 <gc_execute_line+0x68>
    // Line number value cannot be less than zero (done) or greater than max line number.
    if (gc_block.values.n > MAX_LINE_NUMBER) { FAIL(STATUS_GCODE_INVALID_LINE_NUMBER); } // [Exceeds max line number]
 80015d6:	6a32      	ldr	r2, [r6, #32]
 80015d8:	4b97      	ldr	r3, [pc, #604]	; (8001838 <gc_execute_line+0x2c0>)
 80015da:	429a      	cmp	r2, r3
 80015dc:	f300 86b3 	bgt.w	8002346 <gc_execute_line+0xdce>
  // [1. Comments ]: MSG's NOT SUPPORTED. Comment handling performed by protocol.

  // [2. Set feed rate mode ]: G93 F word missing with G1,G2/3 active, implicitly or explicitly. Feed rate
  //   is not defined after switching to G94 from G93.
  // NOTE: For jogging, ignore prior feed rate mode. Enforce G94 and check for required F word.
  if (gc_block.modal.feed_rate == FEED_RATE_MODE_INVERSE_TIME) { // = G93
 80015e0:	78b3      	ldrb	r3, [r6, #2]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	f040 81b1 	bne.w	800194a <gc_execute_line+0x3d2>
    // NOTE: G38 can also operate in inverse time, but is undefined as an error. Missing F word check added here.
    if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 80015e8:	2f02      	cmp	r7, #2
 80015ea:	d103      	bne.n	80015f4 <gc_execute_line+0x7c>
      if ((gc_block.modal.motion != MOTION_MODE_NONE) || (gc_block.modal.motion != MOTION_MODE_SEEK)) {
        if (bit_isfalse(value_words,bit(WORD_F))) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [F word missing]
 80015ec:	f01b 0f01 	tst.w	fp, #1
 80015f0:	f000 86b2 	beq.w	8002358 <gc_execute_line+0xde0>
  }

  // bit_false(value_words,bit(WORD_F)); // NOTE: Single-meaning value word. Set at end of error-checking.

  // [4. Set spindle speed ]: S is negative (done.)
  if (bit_isfalse(value_words,bit(WORD_S))) { gc_block.values.s = gc_state.spindle_speed; }
 80015f4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80015f8:	bf02      	ittt	eq
 80015fa:	4b8e      	ldreq	r3, [pc, #568]	; (8001834 <gc_execute_line+0x2bc>)
 80015fc:	68db      	ldreq	r3, [r3, #12]
 80015fe:	62f3      	streq	r3, [r6, #44]	; 0x2c
  // [7. Spindle control ]: N/A
  // [8. Coolant control ]: N/A
  // [9. Enable/disable feed rate or spindle overrides ]: NOT SUPPORTED.

  // [10. Dwell ]: P value missing. P is negative (done.) NOTE: See below.
  if (gc_block.non_modal_command == NON_MODAL_DWELL) {
 8001600:	7833      	ldrb	r3, [r6, #0]
 8001602:	2b04      	cmp	r3, #4
 8001604:	f040 81c0 	bne.w	8001988 <gc_execute_line+0x410>
    if (bit_isfalse(value_words,bit(WORD_P))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P word missing]
 8001608:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800160c:	f040 81b8 	bne.w	8001980 <gc_execute_line+0x408>
 8001610:	201c      	movs	r0, #28
 8001612:	e0c9      	b.n	80017a8 <gc_execute_line+0x230>
    if((letter < 'A') || (letter > 'Z')) { FAIL(STATUS_EXPECTED_COMMAND_LETTER); } // [Expected word letter]
 8001614:	f1a9 0141 	sub.w	r1, r9, #65	; 0x41
 8001618:	2919      	cmp	r1, #25
 800161a:	f200 8682 	bhi.w	8002322 <gc_execute_line+0xdaa>
    char_counter++;
 800161e:	3201      	adds	r2, #1
 8001620:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
    if (!read_float(line, &char_counter, &value)) { FAIL(STATUS_BAD_NUMBER_FORMAT); } // [Expected word value]
 8001624:	f10d 013b 	add.w	r1, sp, #59	; 0x3b
 8001628:	aa0f      	add	r2, sp, #60	; 0x3c
 800162a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800162c:	f001 fb48 	bl	8002cc0 <read_float>
 8001630:	2800      	cmp	r0, #0
 8001632:	f000 8679 	beq.w	8002328 <gc_execute_line+0xdb0>
    int_value = trunc(value);
 8001636:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 800163a:	4650      	mov	r0, sl
 800163c:	f7fe ff34 	bl	80004a8 <__aeabi_f2d>
 8001640:	f00f fae8 	bl	8010c14 <trunc>
 8001644:	f7ff fa5c 	bl	8000b00 <__aeabi_d2uiz>
 8001648:	b2c4      	uxtb	r4, r0
    mantissa =  round(100*(value - int_value)); // Compute mantissa for Gxx.x commands.
 800164a:	4620      	mov	r0, r4
 800164c:	f7ff fb82 	bl	8000d54 <__aeabi_i2f>
 8001650:	4601      	mov	r1, r0
 8001652:	4650      	mov	r0, sl
 8001654:	f7ff fac8 	bl	8000be8 <__aeabi_fsub>
 8001658:	4978      	ldr	r1, [pc, #480]	; (800183c <gc_execute_line+0x2c4>)
 800165a:	f7ff fbcf 	bl	8000dfc <__aeabi_fmul>
 800165e:	f7fe ff23 	bl	80004a8 <__aeabi_f2d>
 8001662:	f00f fa57 	bl	8010b14 <round>
 8001666:	f7ff fa4b 	bl	8000b00 <__aeabi_d2uiz>
    switch(letter) {
 800166a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
    mantissa =  round(100*(value - int_value)); // Compute mantissa for Gxx.x commands.
 800166e:	b280      	uxth	r0, r0
    switch(letter) {
 8001670:	d01e      	beq.n	80016b0 <gc_execute_line+0x138>
 8001672:	f1b9 0f4d 	cmp.w	r9, #77	; 0x4d
 8001676:	f000 80b5 	beq.w	80017e4 <gc_execute_line+0x26c>
        switch(letter){
 800167a:	f1a9 0346 	sub.w	r3, r9, #70	; 0x46
 800167e:	2b14      	cmp	r3, #20
 8001680:	d823      	bhi.n	80016ca <gc_execute_line+0x152>
 8001682:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001686:	00fd      	.short	0x00fd
 8001688:	00220022 	.word	0x00220022
 800168c:	01200118 	.word	0x01200118
 8001690:	01300128 	.word	0x01300128
 8001694:	01330022 	.word	0x01330022
 8001698:	01390022 	.word	0x01390022
 800169c:	013d0022 	.word	0x013d0022
 80016a0:	01450141 	.word	0x01450141
 80016a4:	00220022 	.word	0x00220022
 80016a8:	01500022 	.word	0x01500022
 80016ac:	015c0156 	.word	0x015c0156
        switch(int_value) {
 80016b0:	2c28      	cmp	r4, #40	; 0x28
 80016b2:	f000 8091 	beq.w	80017d8 <gc_execute_line+0x260>
 80016b6:	d81d      	bhi.n	80016f4 <gc_execute_line+0x17c>
 80016b8:	2c13      	cmp	r4, #19
 80016ba:	d808      	bhi.n	80016ce <gc_execute_line+0x156>
 80016bc:	2c11      	cmp	r4, #17
 80016be:	d26d      	bcs.n	800179c <gc_execute_line+0x224>
 80016c0:	2c04      	cmp	r4, #4
 80016c2:	d058      	beq.n	8001776 <gc_execute_line+0x1fe>
 80016c4:	d311      	bcc.n	80016ea <gc_execute_line+0x172>
 80016c6:	2c0a      	cmp	r4, #10
 80016c8:	d050      	beq.n	800176c <gc_execute_line+0x1f4>
      if (coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
      if (gc_block.values.l != 20) {
        if (gc_block.values.l == 2) {
          if (bit_istrue(value_words,bit(WORD_R))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G10 L2 R not supported]
        } else {
          FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND);
 80016ca:	2014      	movs	r0, #20
 80016cc:	e06c      	b.n	80017a8 <gc_execute_line+0x230>
        switch(int_value) {
 80016ce:	2c1c      	cmp	r4, #28
 80016d0:	d04c      	beq.n	800176c <gc_execute_line+0x1f4>
 80016d2:	d806      	bhi.n	80016e2 <gc_execute_line+0x16a>
 80016d4:	2c15      	cmp	r4, #21
 80016d6:	d8f8      	bhi.n	80016ca <gc_execute_line+0x152>
            gc_block.modal.units = 21 - int_value;
 80016d8:	f1c4 0415 	rsb	r4, r4, #21
 80016dc:	70f4      	strb	r4, [r6, #3]
            word_bit = MODAL_GROUP_G6;
 80016de:	2406      	movs	r4, #6
          break;
 80016e0:	e05f      	b.n	80017a2 <gc_execute_line+0x22a>
        switch(int_value) {
 80016e2:	2c1e      	cmp	r4, #30
 80016e4:	d042      	beq.n	800176c <gc_execute_line+0x1f4>
 80016e6:	2c26      	cmp	r4, #38	; 0x26
 80016e8:	d1ef      	bne.n	80016ca <gc_execute_line+0x152>
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 80016ea:	2f00      	cmp	r7, #0
 80016ec:	f040 861f 	bne.w	800232e <gc_execute_line+0xdb6>
            axis_command = AXIS_COMMAND_MOTION_MODE;
 80016f0:	2702      	movs	r7, #2
 80016f2:	e01e      	b.n	8001732 <gc_execute_line+0x1ba>
        switch(int_value) {
 80016f4:	2c3d      	cmp	r4, #61	; 0x3d
 80016f6:	d06a      	beq.n	80017ce <gc_execute_line+0x256>
 80016f8:	d815      	bhi.n	8001726 <gc_execute_line+0x1ae>
 80016fa:	2c35      	cmp	r4, #53	; 0x35
 80016fc:	d03b      	beq.n	8001776 <gc_execute_line+0x1fe>
 80016fe:	d80c      	bhi.n	800171a <gc_execute_line+0x1a2>
 8001700:	2c2b      	cmp	r4, #43	; 0x2b
 8001702:	d001      	beq.n	8001708 <gc_execute_line+0x190>
 8001704:	2c31      	cmp	r4, #49	; 0x31
 8001706:	d1e0      	bne.n	80016ca <gc_execute_line+0x152>
            if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict] }
 8001708:	2f00      	cmp	r7, #0
 800170a:	f040 8610 	bne.w	800232e <gc_execute_line+0xdb6>
            if (int_value == 49) { // G49
 800170e:	2c31      	cmp	r4, #49	; 0x31
 8001710:	d158      	bne.n	80017c4 <gc_execute_line+0x24c>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_CANCEL;
 8001712:	71b7      	strb	r7, [r6, #6]
            word_bit = MODAL_GROUP_G8;
 8001714:	2408      	movs	r4, #8
            axis_command = AXIS_COMMAND_TOOL_LENGTH_OFFSET;
 8001716:	2703      	movs	r7, #3
 8001718:	e03a      	b.n	8001790 <gc_execute_line+0x218>
        switch(int_value) {
 800171a:	2c3b      	cmp	r4, #59	; 0x3b
 800171c:	d8d5      	bhi.n	80016ca <gc_execute_line+0x152>
            gc_block.modal.coord_select = int_value - 54; // Shift to array indexing.
 800171e:	3c36      	subs	r4, #54	; 0x36
 8001720:	71f4      	strb	r4, [r6, #7]
            word_bit = MODAL_GROUP_G12;
 8001722:	2409      	movs	r4, #9
          break;
 8001724:	e03d      	b.n	80017a2 <gc_execute_line+0x22a>
        switch(int_value) {
 8001726:	2c5b      	cmp	r4, #91	; 0x5b
 8001728:	d817      	bhi.n	800175a <gc_execute_line+0x1e2>
 800172a:	2c5a      	cmp	r4, #90	; 0x5a
 800172c:	d23f      	bcs.n	80017ae <gc_execute_line+0x236>
 800172e:	2c50      	cmp	r4, #80	; 0x50
 8001730:	d1cb      	bne.n	80016ca <gc_execute_line+0x152>
            if (int_value == 38){
 8001732:	2c26      	cmp	r4, #38	; 0x26
            gc_block.modal.motion = int_value;
 8001734:	7074      	strb	r4, [r6, #1]
            if (int_value == 38){
 8001736:	d153      	bne.n	80017e0 <gc_execute_line+0x268>
              if (!((mantissa == 20) || (mantissa == 30) || (mantissa == 40) || (mantissa == 50))) {
 8001738:	f1a0 0314 	sub.w	r3, r0, #20
 800173c:	b29b      	uxth	r3, r3
 800173e:	2b1e      	cmp	r3, #30
 8001740:	d8c3      	bhi.n	80016ca <gc_execute_line+0x152>
 8001742:	4a3f      	ldr	r2, [pc, #252]	; (8001840 <gc_execute_line+0x2c8>)
 8001744:	fa22 f303 	lsr.w	r3, r2, r3
 8001748:	07dc      	lsls	r4, r3, #31
 800174a:	d5be      	bpl.n	80016ca <gc_execute_line+0x152>
              gc_block.modal.motion += (mantissa/10)+100;
 800174c:	240a      	movs	r4, #10
 800174e:	fbb0 f0f4 	udiv	r0, r0, r4
 8001752:	3876      	subs	r0, #118	; 0x76
 8001754:	7070      	strb	r0, [r6, #1]
            word_bit = MODAL_GROUP_G1;
 8001756:	2401      	movs	r4, #1
 8001758:	e01a      	b.n	8001790 <gc_execute_line+0x218>
        switch(int_value) {
 800175a:	2c5c      	cmp	r4, #92	; 0x5c
 800175c:	d006      	beq.n	800176c <gc_execute_line+0x1f4>
 800175e:	2c5e      	cmp	r4, #94	; 0x5e
 8001760:	d8b3      	bhi.n	80016ca <gc_execute_line+0x152>
            gc_block.modal.feed_rate = 94 - int_value;
 8001762:	f1c4 045e 	rsb	r4, r4, #94	; 0x5e
 8001766:	70b4      	strb	r4, [r6, #2]
            word_bit = MODAL_GROUP_G5;
 8001768:	2405      	movs	r4, #5
          break;
 800176a:	e01a      	b.n	80017a2 <gc_execute_line+0x22a>
            if (mantissa == 0) { // Ignore G28.1, G30.1, and G92.1
 800176c:	b918      	cbnz	r0, 8001776 <gc_execute_line+0x1fe>
              if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 800176e:	2f00      	cmp	r7, #0
 8001770:	f040 85dd 	bne.w	800232e <gc_execute_line+0xdb6>
              axis_command = AXIS_COMMAND_NON_MODAL;
 8001774:	2701      	movs	r7, #1
            if ((int_value == 28) || (int_value == 30) || (int_value == 92)) {
 8001776:	f004 03fd 	and.w	r3, r4, #253	; 0xfd
 800177a:	2b1c      	cmp	r3, #28
            gc_block.non_modal_command = int_value;
 800177c:	7034      	strb	r4, [r6, #0]
            if ((int_value == 28) || (int_value == 30) || (int_value == 92)) {
 800177e:	d001      	beq.n	8001784 <gc_execute_line+0x20c>
 8001780:	2c5c      	cmp	r4, #92	; 0x5c
 8001782:	d12b      	bne.n	80017dc <gc_execute_line+0x264>
              if (!((mantissa == 0) || (mantissa == 10))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); }
 8001784:	b108      	cbz	r0, 800178a <gc_execute_line+0x212>
 8001786:	280a      	cmp	r0, #10
 8001788:	d19f      	bne.n	80016ca <gc_execute_line+0x152>
              gc_block.non_modal_command += mantissa;
 800178a:	4420      	add	r0, r4
            word_bit = MODAL_GROUP_G0;
 800178c:	2400      	movs	r4, #0
              gc_block.non_modal_command += mantissa;
 800178e:	7030      	strb	r0, [r6, #0]
        if ( bit_istrue(command_words,bit(word_bit)) ) {
 8001790:	fa48 f304 	asr.w	r3, r8, r4
 8001794:	07d8      	lsls	r0, r3, #31
 8001796:	d56b      	bpl.n	8001870 <gc_execute_line+0x2f8>
          FAIL(STATUS_GCODE_MODAL_GROUP_VIOLATION);
 8001798:	2015      	movs	r0, #21
 800179a:	e005      	b.n	80017a8 <gc_execute_line+0x230>
            gc_block.modal.plane_select = int_value - 17;
 800179c:	3c11      	subs	r4, #17
 800179e:	7174      	strb	r4, [r6, #5]
            word_bit = MODAL_GROUP_G2;
 80017a0:	2402      	movs	r4, #2
        if (mantissa > 0) { FAIL(STATUS_GCODE_COMMAND_VALUE_NOT_INTEGER); } // [Unsupported or invalid Gxx.x command]
 80017a2:	2800      	cmp	r0, #0
 80017a4:	d0f4      	beq.n	8001790 <gc_execute_line+0x218>
 80017a6:	2017      	movs	r0, #23
  }

  // TODO: % to denote start of program.

  return(STATUS_OK);
}
 80017a8:	b019      	add	sp, #100	; 0x64
 80017aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (mantissa == 0) {
 80017ae:	b918      	cbnz	r0, 80017b8 <gc_execute_line+0x240>
              gc_block.modal.distance = int_value - 90;
 80017b0:	3c5a      	subs	r4, #90	; 0x5a
 80017b2:	7134      	strb	r4, [r6, #4]
              word_bit = MODAL_GROUP_G3;
 80017b4:	2403      	movs	r4, #3
 80017b6:	e7eb      	b.n	8001790 <gc_execute_line+0x218>
              if ((mantissa != 10) || (int_value == 90)) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G90.1 not supported]
 80017b8:	280a      	cmp	r0, #10
 80017ba:	d186      	bne.n	80016ca <gc_execute_line+0x152>
 80017bc:	2c5a      	cmp	r4, #90	; 0x5a
 80017be:	d084      	beq.n	80016ca <gc_execute_line+0x152>
              word_bit = MODAL_GROUP_G4;
 80017c0:	2404      	movs	r4, #4
 80017c2:	e7e5      	b.n	8001790 <gc_execute_line+0x218>
            } else if (mantissa == 10) { // G43.1
 80017c4:	280a      	cmp	r0, #10
 80017c6:	d180      	bne.n	80016ca <gc_execute_line+0x152>
              gc_block.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
 80017c8:	2301      	movs	r3, #1
 80017ca:	71b3      	strb	r3, [r6, #6]
 80017cc:	e7a2      	b.n	8001714 <gc_execute_line+0x19c>
            if (mantissa != 0) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G61.1 not supported]
 80017ce:	2800      	cmp	r0, #0
 80017d0:	f47f af7b 	bne.w	80016ca <gc_execute_line+0x152>
            word_bit = MODAL_GROUP_G13;
 80017d4:	240a      	movs	r4, #10
 80017d6:	e7db      	b.n	8001790 <gc_execute_line+0x218>
            word_bit = MODAL_GROUP_G7;
 80017d8:	2407      	movs	r4, #7
 80017da:	e7e2      	b.n	80017a2 <gc_execute_line+0x22a>
            word_bit = MODAL_GROUP_G0;
 80017dc:	2400      	movs	r4, #0
 80017de:	e7e0      	b.n	80017a2 <gc_execute_line+0x22a>
            word_bit = MODAL_GROUP_G1;
 80017e0:	2401      	movs	r4, #1
 80017e2:	e7de      	b.n	80017a2 <gc_execute_line+0x22a>
        if (mantissa > 0) {
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d1de      	bne.n	80017a6 <gc_execute_line+0x22e>
        switch(int_value) {
 80017e8:	2c06      	cmp	r4, #6
 80017ea:	d018      	beq.n	800181e <gc_execute_line+0x2a6>
 80017ec:	d806      	bhi.n	80017fc <gc_execute_line+0x284>
 80017ee:	2c02      	cmp	r4, #2
 80017f0:	d828      	bhi.n	8001844 <gc_execute_line+0x2cc>
            switch(int_value) {
 80017f2:	b1c4      	cbz	r4, 8001826 <gc_execute_line+0x2ae>
 80017f4:	2c01      	cmp	r4, #1
 80017f6:	d018      	beq.n	800182a <gc_execute_line+0x2b2>
              default: gc_block.modal.program_flow = int_value; // Program end and reset
 80017f8:	7234      	strb	r4, [r6, #8]
 80017fa:	e016      	b.n	800182a <gc_execute_line+0x2b2>
        switch(int_value) {
 80017fc:	2c1e      	cmp	r4, #30
 80017fe:	d0fb      	beq.n	80017f8 <gc_execute_line+0x280>
 8001800:	d80a      	bhi.n	8001818 <gc_execute_line+0x2a0>
 8001802:	2c09      	cmp	r4, #9
 8001804:	f63f af61 	bhi.w	80016ca <gc_execute_line+0x152>
              switch(int_value) {
 8001808:	2c08      	cmp	r4, #8
 800180a:	d02d      	beq.n	8001868 <gc_execute_line+0x2f0>
 800180c:	2c09      	cmp	r4, #9
 800180e:	d02d      	beq.n	800186c <gc_execute_line+0x2f4>
                case 7: gc_block.modal.coolant = COOLANT_MIST_ENABLE; break;
 8001810:	2380      	movs	r3, #128	; 0x80
                case 9: gc_block.modal.coolant = COOLANT_DISABLE;   break;
 8001812:	7273      	strb	r3, [r6, #9]
              word_bit = MODAL_GROUP_M8;
 8001814:	2467      	movs	r4, #103	; 0x67
                case 9: gc_block.modal.coolant = COOLANT_DISABLE;   break;
 8001816:	e7bb      	b.n	8001790 <gc_execute_line+0x218>
        switch(int_value) {
 8001818:	2c64      	cmp	r4, #100	; 0x64
 800181a:	d0b9      	beq.n	8001790 <gc_execute_line+0x218>
 800181c:	e755      	b.n	80016ca <gc_execute_line+0x152>
             change_tool = 1;
 800181e:	2301      	movs	r3, #1
        switch(int_value) {
 8001820:	9c06      	ldr	r4, [sp, #24]
             change_tool = 1;
 8001822:	9308      	str	r3, [sp, #32]
 8001824:	e7b4      	b.n	8001790 <gc_execute_line+0x218>
              case 0: gc_block.modal.program_flow = PROGRAM_FLOW_PAUSED; break; // Program pause
 8001826:	2303      	movs	r3, #3
 8001828:	7233      	strb	r3, [r6, #8]
            word_bit = MODAL_GROUP_M4;
 800182a:	2465      	movs	r4, #101	; 0x65
 800182c:	e7b0      	b.n	8001790 <gc_execute_line+0x218>
 800182e:	bf00      	nop
 8001830:	2000bfcc 	.word	0x2000bfcc
 8001834:	2000bf88 	.word	0x2000bf88
 8001838:	00989680 	.word	0x00989680
 800183c:	42c80000 	.word	0x42c80000
 8001840:	40100401 	.word	0x40100401
            switch(int_value) {
 8001844:	2c04      	cmp	r4, #4
 8001846:	d005      	beq.n	8001854 <gc_execute_line+0x2dc>
 8001848:	2c05      	cmp	r4, #5
 800184a:	d00b      	beq.n	8001864 <gc_execute_line+0x2ec>
                gc_block.modal.spindle = SPINDLE_ENABLE_CW;
 800184c:	2310      	movs	r3, #16
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
 800184e:	72b3      	strb	r3, [r6, #10]
            word_bit = MODAL_GROUP_M7;
 8001850:	2466      	movs	r4, #102	; 0x66
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
 8001852:	e79d      	b.n	8001790 <gc_execute_line+0x218>
                  if bit_isfalse(settings.flags,BITFLAG_LASER_MODE) {
 8001854:	4bba      	ldr	r3, [pc, #744]	; (8001b40 <gc_execute_line+0x5c8>)
 8001856:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
 800185a:	0799      	lsls	r1, r3, #30
 800185c:	f57f af35 	bpl.w	80016ca <gc_execute_line+0x152>
                gc_block.modal.spindle = SPINDLE_ENABLE_CCW;
 8001860:	2320      	movs	r3, #32
 8001862:	e7f4      	b.n	800184e <gc_execute_line+0x2d6>
              case 5: gc_block.modal.spindle = SPINDLE_DISABLE; break;
 8001864:	2300      	movs	r3, #0
 8001866:	e7f2      	b.n	800184e <gc_execute_line+0x2d6>
                case 8: gc_block.modal.coolant = COOLANT_FLOOD_ENABLE; break;
 8001868:	2340      	movs	r3, #64	; 0x40
 800186a:	e7d2      	b.n	8001812 <gc_execute_line+0x29a>
                case 9: gc_block.modal.coolant = COOLANT_DISABLE;   break;
 800186c:	2300      	movs	r3, #0
 800186e:	e7d0      	b.n	8001812 <gc_execute_line+0x29a>
        command_words |= bit(word_bit);
 8001870:	2301      	movs	r3, #1
 8001872:	40a3      	lsls	r3, r4
 8001874:	ea43 0808 	orr.w	r8, r3, r8
 8001878:	fa1f f888 	uxth.w	r8, r8
          case 'Z': word_bit = WORD_Z; gc_block.values.xyz[Z_AXIS] = value; axis_words |= (1<<Z_AXIS); break;
 800187c:	9406      	str	r4, [sp, #24]
 800187e:	e69b      	b.n	80015b8 <gc_execute_line+0x40>
          case 'F': word_bit = WORD_F; gc_block.values.f = value; break;
 8001880:	2400      	movs	r4, #0
 8001882:	f8c6 a00c 	str.w	sl, [r6, #12]
        if (bit_istrue(value_words,bit(word_bit))) { FAIL(STATUS_GCODE_WORD_REPEATED); } // [Word repeated]
 8001886:	fa4b f304 	asr.w	r3, fp, r4
 800188a:	07da      	lsls	r2, r3, #31
 800188c:	f100 8555 	bmi.w	800233a <gc_execute_line+0xdc2>
        if ( bit(word_bit) & (bit(WORD_F)|bit(WORD_N)|bit(WORD_P)|bit(WORD_T)|bit(WORD_S)) ) {
 8001890:	f240 3361 	movw	r3, #865	; 0x361
 8001894:	4123      	asrs	r3, r4
 8001896:	07db      	lsls	r3, r3, #31
 8001898:	d506      	bpl.n	80018a8 <gc_execute_line+0x330>
          if (value < 0.0) { FAIL(STATUS_NEGATIVE_VALUE); } // [Word value cannot be negative]
 800189a:	2100      	movs	r1, #0
 800189c:	4650      	mov	r0, sl
 800189e:	f7ff fc4b 	bl	8001138 <__aeabi_fcmplt>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	f040 854c 	bne.w	8002340 <gc_execute_line+0xdc8>
        value_words |= bit(word_bit); // Flag to indicate parameter assigned.
 80018a8:	2101      	movs	r1, #1
 80018aa:	40a1      	lsls	r1, r4
 80018ac:	ea41 0b0b 	orr.w	fp, r1, fp
 80018b0:	fa1f fb8b 	uxth.w	fp, fp
 80018b4:	e7e2      	b.n	800187c <gc_execute_line+0x304>
          case 'I': word_bit = WORD_I; gc_block.values.ijk[X_AXIS] = value; ijk_words |= (1<<X_AXIS); break;
 80018b6:	9b07      	ldr	r3, [sp, #28]
 80018b8:	f8c6 a010 	str.w	sl, [r6, #16]
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	9307      	str	r3, [sp, #28]
 80018c2:	2401      	movs	r4, #1
 80018c4:	e7df      	b.n	8001886 <gc_execute_line+0x30e>
          case 'J': word_bit = WORD_J; gc_block.values.ijk[Y_AXIS] = value; ijk_words |= (1<<Y_AXIS); break;
 80018c6:	9b07      	ldr	r3, [sp, #28]
 80018c8:	f8c6 a014 	str.w	sl, [r6, #20]
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	9307      	str	r3, [sp, #28]
 80018d2:	2402      	movs	r4, #2
 80018d4:	e7d7      	b.n	8001886 <gc_execute_line+0x30e>
          case 'K': word_bit = WORD_K; gc_block.values.ijk[Z_AXIS] = value; ijk_words |= (1<<Z_AXIS); break;
 80018d6:	9b07      	ldr	r3, [sp, #28]
 80018d8:	f8c6 a018 	str.w	sl, [r6, #24]
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	9307      	str	r3, [sp, #28]
 80018e2:	2403      	movs	r4, #3
 80018e4:	e7cf      	b.n	8001886 <gc_execute_line+0x30e>
          case 'L': word_bit = WORD_L; gc_block.values.l = int_value; break;
 80018e6:	7734      	strb	r4, [r6, #28]
 80018e8:	2404      	movs	r4, #4
 80018ea:	e7cc      	b.n	8001886 <gc_execute_line+0x30e>
          case 'N': word_bit = WORD_N; gc_block.values.n = trunc(value); break;
 80018ec:	4650      	mov	r0, sl
 80018ee:	f7ff fc4b 	bl	8001188 <__aeabi_f2iz>
 80018f2:	2405      	movs	r4, #5
 80018f4:	6230      	str	r0, [r6, #32]
 80018f6:	e7c6      	b.n	8001886 <gc_execute_line+0x30e>
          case 'P': word_bit = WORD_P; gc_block.values.p = value; break;
 80018f8:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 80018fc:	2406      	movs	r4, #6
 80018fe:	e7c2      	b.n	8001886 <gc_execute_line+0x30e>
          case 'R': word_bit = WORD_R; gc_block.values.r = value; break;
 8001900:	f8c6 a028 	str.w	sl, [r6, #40]	; 0x28
 8001904:	2407      	movs	r4, #7
 8001906:	e7be      	b.n	8001886 <gc_execute_line+0x30e>
          case 'S': word_bit = WORD_S; gc_block.values.s = value; break;
 8001908:	f8c6 a02c 	str.w	sl, [r6, #44]	; 0x2c
 800190c:	2408      	movs	r4, #8
 800190e:	e7ba      	b.n	8001886 <gc_execute_line+0x30e>
          case 'T': word_bit = WORD_T; if(value > MAX_TOOL_NUMBER)  { FAIL(STATUS_GCODE_MAX_VALUE_EXCEEDED); }gc_block.values.t = int_value;break;
 8001910:	498c      	ldr	r1, [pc, #560]	; (8001b44 <gc_execute_line+0x5cc>)
 8001912:	4650      	mov	r0, sl
 8001914:	f7ff fc2e 	bl	8001174 <__aeabi_fcmpgt>
 8001918:	2800      	cmp	r0, #0
 800191a:	f040 850b 	bne.w	8002334 <gc_execute_line+0xdbc>
 800191e:	f886 4030 	strb.w	r4, [r6, #48]	; 0x30
 8001922:	2409      	movs	r4, #9
 8001924:	e7af      	b.n	8001886 <gc_execute_line+0x30e>
          case 'X': word_bit = WORD_X; gc_block.values.xyz[X_AXIS] = value; axis_words |= (1<<X_AXIS); break;
 8001926:	f8c6 a034 	str.w	sl, [r6, #52]	; 0x34
 800192a:	f045 0501 	orr.w	r5, r5, #1
 800192e:	240a      	movs	r4, #10
 8001930:	e7a9      	b.n	8001886 <gc_execute_line+0x30e>
          case 'Y': word_bit = WORD_Y; gc_block.values.xyz[Y_AXIS] = value; axis_words |= (1<<Y_AXIS); break;
 8001932:	f8c6 a038 	str.w	sl, [r6, #56]	; 0x38
 8001936:	f045 0502 	orr.w	r5, r5, #2
 800193a:	240b      	movs	r4, #11
 800193c:	e7a3      	b.n	8001886 <gc_execute_line+0x30e>
          case 'Z': word_bit = WORD_Z; gc_block.values.xyz[Z_AXIS] = value; axis_words |= (1<<Z_AXIS); break;
 800193e:	f8c6 a03c 	str.w	sl, [r6, #60]	; 0x3c
 8001942:	f045 0504 	orr.w	r5, r5, #4
 8001946:	240c      	movs	r4, #12
 8001948:	e79d      	b.n	8001886 <gc_execute_line+0x30e>
    if (gc_state.modal.feed_rate == FEED_RATE_MODE_UNITS_PER_MIN) { // Last state is also G94
 800194a:	4b7f      	ldr	r3, [pc, #508]	; (8001b48 <gc_execute_line+0x5d0>)
 800194c:	785a      	ldrb	r2, [r3, #1]
 800194e:	2a00      	cmp	r2, #0
 8001950:	f47f ae50 	bne.w	80015f4 <gc_execute_line+0x7c>
      if (bit_istrue(value_words,bit(WORD_F))) {
 8001954:	f01b 0f01 	tst.w	fp, #1
 8001958:	d00f      	beq.n	800197a <gc_execute_line+0x402>
        if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.f *= MM_PER_INCH; }
 800195a:	78f3      	ldrb	r3, [r6, #3]
 800195c:	2b01      	cmp	r3, #1
 800195e:	f47f ae49 	bne.w	80015f4 <gc_execute_line+0x7c>
 8001962:	68f0      	ldr	r0, [r6, #12]
 8001964:	f7fe fda0 	bl	80004a8 <__aeabi_f2d>
 8001968:	a373      	add	r3, pc, #460	; (adr r3, 8001b38 <gc_execute_line+0x5c0>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	f7fe fdef 	bl	8000550 <__aeabi_dmul>
 8001972:	f7ff f8e5 	bl	8000b40 <__aeabi_d2f>
 8001976:	60f0      	str	r0, [r6, #12]
 8001978:	e63c      	b.n	80015f4 <gc_execute_line+0x7c>
        gc_block.values.f = gc_state.feed_rate; // Push last state feed rate
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	60f3      	str	r3, [r6, #12]
 800197e:	e639      	b.n	80015f4 <gc_execute_line+0x7c>
    bit_false(value_words,bit(WORD_P));
 8001980:	f02b 0b40 	bic.w	fp, fp, #64	; 0x40
 8001984:	fa1f fb8b 	uxth.w	fp, fp
  switch (gc_block.modal.plane_select) {
 8001988:	7973      	ldrb	r3, [r6, #5]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d039      	beq.n	8001a02 <gc_execute_line+0x48a>
      axis_linear = X_AXIS;
 800198e:	2b01      	cmp	r3, #1
 8001990:	bf0c      	ite	eq
 8001992:	2301      	moveq	r3, #1
 8001994:	2300      	movne	r3, #0
 8001996:	930b      	str	r3, [sp, #44]	; 0x2c
 8001998:	bf0c      	ite	eq
 800199a:	2300      	moveq	r3, #0
 800199c:	2302      	movne	r3, #2
 800199e:	930a      	str	r3, [sp, #40]	; 0x28
 80019a0:	bf0c      	ite	eq
 80019a2:	2302      	moveq	r3, #2
 80019a4:	2301      	movne	r3, #1
      axis_0 = X_AXIS;
 80019a6:	9309      	str	r3, [sp, #36]	; 0x24
  if (gc_block.modal.units == UNITS_MODE_INCHES) {
 80019a8:	78f3      	ldrb	r3, [r6, #3]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d02e      	beq.n	8001a0c <gc_execute_line+0x494>
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates called in block.
 80019ae:	2f03      	cmp	r7, #3
 80019b0:	d105      	bne.n	80019be <gc_execute_line+0x446>
    if (gc_block.modal.tool_length == TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC) {
 80019b2:	79b3      	ldrb	r3, [r6, #6]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d102      	bne.n	80019be <gc_execute_line+0x446>
      if (axis_words ^ (1<<TOOL_LENGTH_OFFSET_AXIS)) { FAIL(STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR); }
 80019b8:	2d04      	cmp	r5, #4
 80019ba:	f040 84c7 	bne.w	800234c <gc_execute_line+0xdd4>
  memcpy(block_coord_system,gc_state.coord_system,sizeof(gc_state.coord_system));
 80019be:	4c62      	ldr	r4, [pc, #392]	; (8001b48 <gc_execute_line+0x5d0>)
 80019c0:	ab10      	add	r3, sp, #64	; 0x40
 80019c2:	f104 0228 	add.w	r2, r4, #40	; 0x28
  if ( bit_istrue(command_words,bit(MODAL_GROUP_G12)) ) { // Check if called in block
 80019c6:	f418 7f00 	tst.w	r8, #512	; 0x200
  memcpy(block_coord_system,gc_state.coord_system,sizeof(gc_state.coord_system));
 80019ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80019cc:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8001b54 <gc_execute_line+0x5dc>
 80019d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  if ( bit_istrue(command_words,bit(MODAL_GROUP_G12)) ) { // Check if called in block
 80019d4:	d134      	bne.n	8001a40 <gc_execute_line+0x4c8>
  switch (gc_block.non_modal_command) {
 80019d6:	f898 6000 	ldrb.w	r6, [r8]
 80019da:	2e0a      	cmp	r6, #10
 80019dc:	d040      	beq.n	8001a60 <gc_execute_line+0x4e8>
 80019de:	2e5c      	cmp	r6, #92	; 0x5c
 80019e0:	f000 80bc 	beq.w	8001b5c <gc_execute_line+0x5e4>
      if (axis_command != AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // TLO block any axis command.
 80019e4:	2f03      	cmp	r7, #3
 80019e6:	f040 80e9 	bne.w	8001bbc <gc_execute_line+0x644>
      switch (gc_block.non_modal_command) {
 80019ea:	2e1e      	cmp	r6, #30
 80019ec:	f000 8125 	beq.w	8001c3a <gc_execute_line+0x6c2>
 80019f0:	2e35      	cmp	r6, #53	; 0x35
 80019f2:	f000 813d 	beq.w	8001c70 <gc_execute_line+0x6f8>
 80019f6:	2e1c      	cmp	r6, #28
 80019f8:	f040 80d9 	bne.w	8001bae <gc_execute_line+0x636>
            if (!settings_read_coord_data(SETTING_INDEX_G28,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 80019fc:	4953      	ldr	r1, [pc, #332]	; (8001b4c <gc_execute_line+0x5d4>)
 80019fe:	2006      	movs	r0, #6
 8001a00:	e11d      	b.n	8001c3e <gc_execute_line+0x6c6>
      axis_linear = Z_AXIS;
 8001a02:	2202      	movs	r2, #2
 8001a04:	920b      	str	r2, [sp, #44]	; 0x2c
      axis_1 = Y_AXIS;
 8001a06:	2201      	movs	r2, #1
 8001a08:	920a      	str	r2, [sp, #40]	; 0x28
 8001a0a:	e7cc      	b.n	80019a6 <gc_execute_line+0x42e>
  if (gc_block.modal.units == UNITS_MODE_INCHES) {
 8001a0c:	2400      	movs	r4, #0
 8001a0e:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8001b58 <gc_execute_line+0x5e0>
      if (bit_istrue(axis_words,bit(idx)) ) {
 8001a12:	fa45 f304 	asr.w	r3, r5, r4
 8001a16:	07d8      	lsls	r0, r3, #31
 8001a18:	d50c      	bpl.n	8001a34 <gc_execute_line+0x4bc>
        gc_block.values.xyz[idx] *= MM_PER_INCH;
 8001a1a:	f8d9 0000 	ldr.w	r0, [r9]
 8001a1e:	f7fe fd43 	bl	80004a8 <__aeabi_f2d>
 8001a22:	a345      	add	r3, pc, #276	; (adr r3, 8001b38 <gc_execute_line+0x5c0>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	f7fe fd92 	bl	8000550 <__aeabi_dmul>
 8001a2c:	f7ff f888 	bl	8000b40 <__aeabi_d2f>
 8001a30:	f8c9 0000 	str.w	r0, [r9]
 8001a34:	3401      	adds	r4, #1
    for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8001a36:	2c03      	cmp	r4, #3
 8001a38:	f109 0904 	add.w	r9, r9, #4
 8001a3c:	d1e9      	bne.n	8001a12 <gc_execute_line+0x49a>
 8001a3e:	e7b6      	b.n	80019ae <gc_execute_line+0x436>
    if (gc_block.modal.coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 8001a40:	f898 0007 	ldrb.w	r0, [r8, #7]
 8001a44:	2806      	cmp	r0, #6
 8001a46:	d901      	bls.n	8001a4c <gc_execute_line+0x4d4>
 8001a48:	201d      	movs	r0, #29
 8001a4a:	e6ad      	b.n	80017a8 <gc_execute_line+0x230>
    if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 8001a4c:	79a2      	ldrb	r2, [r4, #6]
 8001a4e:	4282      	cmp	r2, r0
 8001a50:	d0c1      	beq.n	80019d6 <gc_execute_line+0x45e>
      if (!(settings_read_coord_data(gc_block.modal.coord_select,block_coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 8001a52:	4619      	mov	r1, r3
 8001a54:	f002 f9f6 	bl	8003e44 <settings_read_coord_data>
 8001a58:	2800      	cmp	r0, #0
 8001a5a:	d1bc      	bne.n	80019d6 <gc_execute_line+0x45e>
        if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 8001a5c:	2007      	movs	r0, #7
 8001a5e:	e6a3      	b.n	80017a8 <gc_execute_line+0x230>
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS) }; // [No axis words]
 8001a60:	b90d      	cbnz	r5, 8001a66 <gc_execute_line+0x4ee>
 8001a62:	201a      	movs	r0, #26
 8001a64:	e6a0      	b.n	80017a8 <gc_execute_line+0x230>
      if (bit_isfalse(value_words,((1<<WORD_P)|(1<<WORD_L)))) { FAIL(STATUS_GCODE_VALUE_WORD_MISSING); } // [P/L word missing]
 8001a66:	f01b 0f50 	tst.w	fp, #80	; 0x50
 8001a6a:	f43f add1 	beq.w	8001610 <gc_execute_line+0x98>
      coord_select = trunc(gc_block.values.p); // Convert p value to int.
 8001a6e:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
 8001a72:	f7fe fd19 	bl	80004a8 <__aeabi_f2d>
 8001a76:	f00f f8cd 	bl	8010c14 <trunc>
 8001a7a:	f7ff f841 	bl	8000b00 <__aeabi_d2uiz>
 8001a7e:	b2c0      	uxtb	r0, r0
      if (coord_select > N_COORDINATE_SYSTEM) { FAIL(STATUS_GCODE_UNSUPPORTED_COORD_SYS); } // [Greater than N sys]
 8001a80:	2806      	cmp	r0, #6
 8001a82:	d8e1      	bhi.n	8001a48 <gc_execute_line+0x4d0>
      if (gc_block.values.l != 20) {
 8001a84:	f898 301c 	ldrb.w	r3, [r8, #28]
 8001a88:	2b14      	cmp	r3, #20
 8001a8a:	d006      	beq.n	8001a9a <gc_execute_line+0x522>
        if (gc_block.values.l == 2) {
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	f47f ae1c 	bne.w	80016ca <gc_execute_line+0x152>
          if (bit_istrue(value_words,bit(WORD_R))) { FAIL(STATUS_GCODE_UNSUPPORTED_COMMAND); } // [G10 L2 R not supported]
 8001a92:	f01b 0f80 	tst.w	fp, #128	; 0x80
 8001a96:	f47f ae18 	bne.w	80016ca <gc_execute_line+0x152>
      bit_false(value_words,(bit(WORD_L)|bit(WORD_P)));
 8001a9a:	f02b 0b50 	bic.w	fp, fp, #80	; 0x50
 8001a9e:	fa1f fb8b 	uxth.w	fp, fp
      if (coord_select > 0) {
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	d040      	beq.n	8001b28 <gc_execute_line+0x5b0>
        coord_select--;                             // Adjust P1-P6 index to EEPROM coordinate data indexing.
 8001aa6:	3801      	subs	r0, #1
 8001aa8:	b2c3      	uxtb	r3, r0
        coord_select = gc_block.modal.coord_select; // Index P0 as the active coordinate system
 8001aaa:	9306      	str	r3, [sp, #24]
      if (!settings_read_coord_data(coord_select,gc_block.values.ijk)) {
 8001aac:	4927      	ldr	r1, [pc, #156]	; (8001b4c <gc_execute_line+0x5d4>)
 8001aae:	9806      	ldr	r0, [sp, #24]
 8001ab0:	f002 f9c8 	bl	8003e44 <settings_read_coord_data>
 8001ab4:	2800      	cmp	r0, #0
 8001ab6:	d0d1      	beq.n	8001a5c <gc_execute_line+0x4e4>
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 8001ab8:	f04f 0a00 	mov.w	sl, #0
          if (gc_block.values.l == 20) {
 8001abc:	f898 301c 	ldrb.w	r3, [r8, #28]
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 8001ac0:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
 8001ac4:	4c21      	ldr	r4, [pc, #132]	; (8001b4c <gc_execute_line+0x5d4>)
 8001ac6:	4e22      	ldr	r6, [pc, #136]	; (8001b50 <gc_execute_line+0x5d8>)
          if (gc_block.values.l == 20) {
 8001ac8:	930c      	str	r3, [sp, #48]	; 0x30
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 8001aca:	f1a4 0910 	sub.w	r9, r4, #16
        if (bit_istrue(axis_words,bit(idx)) ) {
 8001ace:	fa45 f20a 	asr.w	r2, r5, sl
 8001ad2:	07d1      	lsls	r1, r2, #31
 8001ad4:	d512      	bpl.n	8001afc <gc_execute_line+0x584>
          if (gc_block.values.l == 20) {
 8001ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ad8:	2b14      	cmp	r3, #20
 8001ada:	d128      	bne.n	8001b2e <gc_execute_line+0x5b6>
            gc_block.values.ijk[idx] = gc_state.position[idx]-gc_state.coord_offset[idx]-gc_block.values.xyz[idx];
 8001adc:	69b1      	ldr	r1, [r6, #24]
 8001ade:	6830      	ldr	r0, [r6, #0]
 8001ae0:	f7ff f882 	bl	8000be8 <__aeabi_fsub>
 8001ae4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001ae6:	f7ff f87f 	bl	8000be8 <__aeabi_fsub>
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 8001aea:	f1ba 0f02 	cmp.w	sl, #2
            gc_block.values.ijk[idx] = gc_state.position[idx]-gc_state.coord_offset[idx]-gc_block.values.xyz[idx];
 8001aee:	6020      	str	r0, [r4, #0]
            if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.ijk[idx] -= gc_state.tool_length_offset; }
 8001af0:	d104      	bne.n	8001afc <gc_execute_line+0x584>
 8001af2:	4641      	mov	r1, r8
 8001af4:	f7ff f878 	bl	8000be8 <__aeabi_fsub>
 8001af8:	f8c9 0018 	str.w	r0, [r9, #24]
 8001afc:	f10a 0a01 	add.w	sl, sl, #1
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8001b00:	f1ba 0f03 	cmp.w	sl, #3
 8001b04:	f104 0404 	add.w	r4, r4, #4
 8001b08:	f106 0604 	add.w	r6, r6, #4
 8001b0c:	d1df      	bne.n	8001ace <gc_execute_line+0x556>
  if (gc_block.modal.motion == MOTION_MODE_NONE) {
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <gc_execute_line+0x5dc>)
 8001b10:	785e      	ldrb	r6, [r3, #1]
 8001b12:	4699      	mov	r9, r3
 8001b14:	2e50      	cmp	r6, #80	; 0x50
 8001b16:	f040 80bb 	bne.w	8001c90 <gc_execute_line+0x718>
    if (axis_words) { FAIL(STATUS_GCODE_AXIS_WORDS_EXIST); } // [No axis words allowed]
 8001b1a:	2d00      	cmp	r5, #0
 8001b1c:	f040 8419 	bne.w	8002352 <gc_execute_line+0xdda>
  if (axis_command) { bit_false(value_words,(bit(WORD_X)|bit(WORD_Y)|bit(WORD_Z)|bit(WORD_A)|bit(WORD_B)|bit(WORD_C))); } // Remove axis words.
 8001b20:	2f00      	cmp	r7, #0
 8001b22:	f000 80be 	beq.w	8001ca2 <gc_execute_line+0x72a>
 8001b26:	e1bd      	b.n	8001ea4 <gc_execute_line+0x92c>
        coord_select = gc_block.modal.coord_select; // Index P0 as the active coordinate system
 8001b28:	f898 3007 	ldrb.w	r3, [r8, #7]
 8001b2c:	e7bd      	b.n	8001aaa <gc_execute_line+0x532>
            gc_block.values.ijk[idx] = gc_block.values.xyz[idx];
 8001b2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b30:	6022      	str	r2, [r4, #0]
 8001b32:	e7e3      	b.n	8001afc <gc_execute_line+0x584>
 8001b34:	f3af 8000 	nop.w
 8001b38:	66666666 	.word	0x66666666
 8001b3c:	40396666 	.word	0x40396666
 8001b40:	2000c01c 	.word	0x2000c01c
 8001b44:	437f0000 	.word	0x437f0000
 8001b48:	2000bf88 	.word	0x2000bf88
 8001b4c:	2000bfdc 	.word	0x2000bfdc
 8001b50:	2000bfa4 	.word	0x2000bfa4
 8001b54:	2000bfcc 	.word	0x2000bfcc
 8001b58:	2000c000 	.word	0x2000c000
      if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8001b5c:	2d00      	cmp	r5, #0
 8001b5e:	d080      	beq.n	8001a62 <gc_execute_line+0x4ea>
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 8001b60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b62:	2400      	movs	r4, #0
 8001b64:	f8df a118 	ldr.w	sl, [pc, #280]	; 8001c80 <gc_execute_line+0x708>
 8001b68:	4e44      	ldr	r6, [pc, #272]	; (8001c7c <gc_execute_line+0x704>)
 8001b6a:	9306      	str	r3, [sp, #24]
          gc_block.values.xyz[idx] = gc_state.position[idx]-block_coord_system[idx]-gc_block.values.xyz[idx];
 8001b6c:	f10d 0840 	add.w	r8, sp, #64	; 0x40
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 8001b70:	f1aa 0934 	sub.w	r9, sl, #52	; 0x34
        if (bit_istrue(axis_words,bit(idx)) ) {
 8001b74:	fa45 f204 	asr.w	r2, r5, r4
 8001b78:	07d2      	lsls	r2, r2, #31
 8001b7a:	d51b      	bpl.n	8001bb4 <gc_execute_line+0x63c>
          gc_block.values.xyz[idx] = gc_state.position[idx]-block_coord_system[idx]-gc_block.values.xyz[idx];
 8001b7c:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
 8001b80:	6830      	ldr	r0, [r6, #0]
 8001b82:	f7ff f831 	bl	8000be8 <__aeabi_fsub>
 8001b86:	f8da 1000 	ldr.w	r1, [sl]
 8001b8a:	f7ff f82d 	bl	8000be8 <__aeabi_fsub>
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 8001b8e:	2c02      	cmp	r4, #2
          gc_block.values.xyz[idx] = gc_state.position[idx]-block_coord_system[idx]-gc_block.values.xyz[idx];
 8001b90:	f8ca 0000 	str.w	r0, [sl]
          if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] -= gc_state.tool_length_offset; }
 8001b94:	d104      	bne.n	8001ba0 <gc_execute_line+0x628>
 8001b96:	9906      	ldr	r1, [sp, #24]
 8001b98:	f7ff f826 	bl	8000be8 <__aeabi_fsub>
 8001b9c:	f8c9 003c 	str.w	r0, [r9, #60]	; 0x3c
 8001ba0:	3401      	adds	r4, #1
      for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used.
 8001ba2:	2c03      	cmp	r4, #3
 8001ba4:	f106 0604 	add.w	r6, r6, #4
 8001ba8:	f10a 0a04 	add.w	sl, sl, #4
 8001bac:	d1e2      	bne.n	8001b74 <gc_execute_line+0x5fc>
  uint8_t coord_select = 0; // Tracks G10 P coordinate selection for execution
 8001bae:	2300      	movs	r3, #0
 8001bb0:	9306      	str	r3, [sp, #24]
 8001bb2:	e7ac      	b.n	8001b0e <gc_execute_line+0x596>
          gc_block.values.xyz[idx] = gc_state.coord_offset[idx];
 8001bb4:	69b2      	ldr	r2, [r6, #24]
 8001bb6:	f8ca 2000 	str.w	r2, [sl]
 8001bba:	e7f1      	b.n	8001ba0 <gc_execute_line+0x628>
        if (axis_words) {
 8001bbc:	2d00      	cmp	r5, #0
 8001bbe:	f43f af14 	beq.w	80019ea <gc_execute_line+0x472>
                if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE) {
 8001bc2:	f898 3004 	ldrb.w	r3, [r8, #4]
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 8001bc6:	f04f 0800 	mov.w	r8, #0
                if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE) {
 8001bca:	9306      	str	r3, [sp, #24]
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 8001bcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bce:	4c2c      	ldr	r4, [pc, #176]	; (8001c80 <gc_execute_line+0x708>)
 8001bd0:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001c7c <gc_execute_line+0x704>
 8001bd4:	930c      	str	r3, [sp, #48]	; 0x30
 8001bd6:	f1a4 0a34 	sub.w	sl, r4, #52	; 0x34
            if ( bit_isfalse(axis_words,bit(idx)) ) {
 8001bda:	fa45 f108 	asr.w	r1, r5, r8
 8001bde:	07cb      	lsls	r3, r1, #31
 8001be0:	d40c      	bmi.n	8001bfc <gc_execute_line+0x684>
              gc_block.values.xyz[idx] = gc_state.position[idx]; // No axis word in block. Keep same axis position.
 8001be2:	f8d9 1000 	ldr.w	r1, [r9]
 8001be6:	6021      	str	r1, [r4, #0]
 8001be8:	f108 0801 	add.w	r8, r8, #1
          for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 8001bec:	f1b8 0f03 	cmp.w	r8, #3
 8001bf0:	f109 0904 	add.w	r9, r9, #4
 8001bf4:	f104 0404 	add.w	r4, r4, #4
 8001bf8:	d1ef      	bne.n	8001bda <gc_execute_line+0x662>
 8001bfa:	e6f6      	b.n	80019ea <gc_execute_line+0x472>
              if (gc_block.non_modal_command != NON_MODAL_ABSOLUTE_OVERRIDE) {
 8001bfc:	2e35      	cmp	r6, #53	; 0x35
 8001bfe:	d0f3      	beq.n	8001be8 <gc_execute_line+0x670>
                if (gc_block.modal.distance == DISTANCE_MODE_ABSOLUTE) {
 8001c00:	9b06      	ldr	r3, [sp, #24]
 8001c02:	b99b      	cbnz	r3, 8001c2c <gc_execute_line+0x6b4>
                  gc_block.values.xyz[idx] += block_coord_system[idx] + gc_state.coord_offset[idx];
 8001c04:	ab10      	add	r3, sp, #64	; 0x40
 8001c06:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8001c0a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8001c0e:	f7fe ffed 	bl	8000bec <__addsf3>
 8001c12:	6821      	ldr	r1, [r4, #0]
 8001c14:	f7fe ffea 	bl	8000bec <__addsf3>
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 8001c18:	f1b8 0f02 	cmp.w	r8, #2
                  gc_block.values.xyz[idx] += block_coord_system[idx] + gc_state.coord_offset[idx];
 8001c1c:	6020      	str	r0, [r4, #0]
                  if (idx == TOOL_LENGTH_OFFSET_AXIS) { gc_block.values.xyz[idx] += gc_state.tool_length_offset; }
 8001c1e:	d1e3      	bne.n	8001be8 <gc_execute_line+0x670>
 8001c20:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001c22:	f7fe ffe3 	bl	8000bec <__addsf3>
 8001c26:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
 8001c2a:	e7dd      	b.n	8001be8 <gc_execute_line+0x670>
                  gc_block.values.xyz[idx] += gc_state.position[idx];
 8001c2c:	6820      	ldr	r0, [r4, #0]
 8001c2e:	f8d9 1000 	ldr.w	r1, [r9]
 8001c32:	f7fe ffdb 	bl	8000bec <__addsf3>
 8001c36:	6020      	str	r0, [r4, #0]
 8001c38:	e7d6      	b.n	8001be8 <gc_execute_line+0x670>
            if (!settings_read_coord_data(SETTING_INDEX_G30,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 8001c3a:	2007      	movs	r0, #7
 8001c3c:	4911      	ldr	r1, [pc, #68]	; (8001c84 <gc_execute_line+0x70c>)
            if (!settings_read_coord_data(SETTING_INDEX_G28,gc_block.values.ijk)) { FAIL(STATUS_SETTING_READ_FAIL); }
 8001c3e:	f002 f901 	bl	8003e44 <settings_read_coord_data>
 8001c42:	2800      	cmp	r0, #0
 8001c44:	f43f af0a 	beq.w	8001a5c <gc_execute_line+0x4e4>
          if (axis_words) {
 8001c48:	b915      	cbnz	r5, 8001c50 <gc_execute_line+0x6d8>
  uint8_t coord_select = 0; // Tracks G10 P coordinate selection for execution
 8001c4a:	9506      	str	r5, [sp, #24]
            axis_command = AXIS_COMMAND_NONE; // Set to none if no intermediate motion.
 8001c4c:	462f      	mov	r7, r5
 8001c4e:	e75e      	b.n	8001b0e <gc_execute_line+0x596>
 8001c50:	2300      	movs	r3, #0
              if (!(axis_words & (1<<idx))) { gc_block.values.ijk[idx] = gc_state.position[idx]; }
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <gc_execute_line+0x710>)
 8001c54:	480d      	ldr	r0, [pc, #52]	; (8001c8c <gc_execute_line+0x714>)
 8001c56:	fa45 f203 	asr.w	r2, r5, r3
 8001c5a:	07d4      	lsls	r4, r2, #31
 8001c5c:	d404      	bmi.n	8001c68 <gc_execute_line+0x6f0>
 8001c5e:	009a      	lsls	r2, r3, #2
 8001c60:	1854      	adds	r4, r2, r1
 8001c62:	4402      	add	r2, r0
 8001c64:	69d2      	ldr	r2, [r2, #28]
 8001c66:	6122      	str	r2, [r4, #16]
 8001c68:	3301      	adds	r3, #1
            for (idx=0; idx<N_AXIS; idx++) {
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d1f3      	bne.n	8001c56 <gc_execute_line+0x6de>
 8001c6e:	e79e      	b.n	8001bae <gc_execute_line+0x636>
          if (!(gc_block.modal.motion == MOTION_MODE_SEEK || gc_block.modal.motion == MOTION_MODE_LINEAR)) {
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <gc_execute_line+0x710>)
 8001c72:	785b      	ldrb	r3, [r3, #1]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d99a      	bls.n	8001bae <gc_execute_line+0x636>
            FAIL(STATUS_GCODE_G53_INVALID_MOTION_MODE); // [G53 G0/1 not active]
 8001c78:	201e      	movs	r0, #30
 8001c7a:	e595      	b.n	80017a8 <gc_execute_line+0x230>
 8001c7c:	2000bfa4 	.word	0x2000bfa4
 8001c80:	2000c000 	.word	0x2000c000
 8001c84:	2000bfdc 	.word	0x2000bfdc
 8001c88:	2000bfcc 	.word	0x2000bfcc
 8001c8c:	2000bf88 	.word	0x2000bf88
  } else if ( axis_command == AXIS_COMMAND_MOTION_MODE ) {
 8001c90:	2f02      	cmp	r7, #2
 8001c92:	f47f af45 	bne.w	8001b20 <gc_execute_line+0x5a8>
    if (gc_block.modal.motion == MOTION_MODE_SEEK) {
 8001c96:	2e00      	cmp	r6, #0
 8001c98:	f040 80f3 	bne.w	8001e82 <gc_execute_line+0x90a>
          if (!axis_words) { axis_command = AXIS_COMMAND_NONE; }
 8001c9c:	2d00      	cmp	r5, #0
 8001c9e:	f040 8101 	bne.w	8001ea4 <gc_execute_line+0x92c>
  bit_false(value_words,(bit(WORD_N)|bit(WORD_F)|bit(WORD_S)|bit(WORD_T))); // Remove single-meaning value words.
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	4627      	mov	r7, r4
 8001ca6:	f42b 7148 	bic.w	r1, fp, #800	; 0x320
 8001caa:	f021 0101 	bic.w	r1, r1, #1
  if (value_words) { FAIL(STATUS_GCODE_UNUSED_WORDS); } // [Unused words]
 8001cae:	2900      	cmp	r1, #0
 8001cb0:	f040 835e 	bne.w	8002370 <gc_execute_line+0xdf8>
  memset(pl_data,0,sizeof(plan_line_data_t)); // Zero pl_data struct
 8001cb4:	2214      	movs	r2, #20
 8001cb6:	a813      	add	r0, sp, #76	; 0x4c
 8001cb8:	f00d fe38 	bl	800f92c <memset>
  if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8001cbc:	4ba3      	ldr	r3, [pc, #652]	; (8001f4c <gc_execute_line+0x9d4>)
 8001cbe:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 8001f64 <gc_execute_line+0x9ec>
 8001cc2:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 8001cc6:	4ea2      	ldr	r6, [pc, #648]	; (8001f50 <gc_execute_line+0x9d8>)
 8001cc8:	f012 0f02 	tst.w	r2, #2
 8001ccc:	4699      	mov	r9, r3
 8001cce:	d00e      	beq.n	8001cee <gc_execute_line+0x776>
    if ( !((gc_block.modal.motion == MOTION_MODE_LINEAR) || (gc_block.modal.motion == MOTION_MODE_CW_ARC) || (gc_block.modal.motion == MOTION_MODE_CCW_ARC)) ) {
 8001cd0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	2b02      	cmp	r3, #2
      gc_parser_flags |= GC_PARSER_LASER_DISABLE;
 8001cd8:	bf88      	it	hi
 8001cda:	f044 0440 	orrhi.w	r4, r4, #64	; 0x40
    if (axis_words && (axis_command == AXIS_COMMAND_MOTION_MODE)) {
 8001cde:	2d00      	cmp	r5, #0
 8001ce0:	f000 8253 	beq.w	800218a <gc_execute_line+0xc12>
 8001ce4:	2f02      	cmp	r7, #2
 8001ce6:	f040 8250 	bne.w	800218a <gc_execute_line+0xc12>
      gc_parser_flags |= GC_PARSER_LASER_ISMOTION;
 8001cea:	f044 0480 	orr.w	r4, r4, #128	; 0x80
  gc_state.line_number = gc_block.values.n;
 8001cee:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8001cf2:	61b3      	str	r3, [r6, #24]
    pl_data->line_number = gc_state.line_number; // Record data for planner use.
 8001cf4:	9316      	str	r3, [sp, #88]	; 0x58
  gc_state.modal.feed_rate = gc_block.modal.feed_rate;
 8001cf6:	f898 3002 	ldrb.w	r3, [r8, #2]
 8001cfa:	7073      	strb	r3, [r6, #1]
  if (gc_state.modal.feed_rate) { pl_data->condition |= PL_COND_FLAG_INVERSE_TIME; } // Set condition flag for planner use.
 8001cfc:	b113      	cbz	r3, 8001d04 <gc_execute_line+0x78c>
 8001cfe:	2308      	movs	r3, #8
 8001d00:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
  gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8001d04:	f8d8 300c 	ldr.w	r3, [r8, #12]
  if ((gc_state.spindle_speed != gc_block.values.s) || bit_istrue(gc_parser_flags,GC_PARSER_LASER_FORCE_SYNC)) {
 8001d08:	f8d8 a02c 	ldr.w	sl, [r8, #44]	; 0x2c
  gc_state.feed_rate = gc_block.values.f; // Always copy this value. See feed rate error-checking.
 8001d0c:	6133      	str	r3, [r6, #16]
  if ((gc_state.spindle_speed != gc_block.values.s) || bit_istrue(gc_parser_flags,GC_PARSER_LASER_FORCE_SYNC)) {
 8001d0e:	4651      	mov	r1, sl
 8001d10:	68f0      	ldr	r0, [r6, #12]
  pl_data->feed_rate = gc_state.feed_rate; // Record data for planner use.
 8001d12:	9313      	str	r3, [sp, #76]	; 0x4c
  if ((gc_state.spindle_speed != gc_block.values.s) || bit_istrue(gc_parser_flags,GC_PARSER_LASER_FORCE_SYNC)) {
 8001d14:	f7ff fa06 	bl	8001124 <__aeabi_fcmpeq>
 8001d18:	f004 0540 	and.w	r5, r4, #64	; 0x40
 8001d1c:	b108      	cbz	r0, 8001d22 <gc_execute_line+0x7aa>
 8001d1e:	06a2      	lsls	r2, r4, #26
 8001d20:	d50c      	bpl.n	8001d3c <gc_execute_line+0x7c4>
    if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8001d22:	7a70      	ldrb	r0, [r6, #9]
 8001d24:	b138      	cbz	r0, 8001d36 <gc_execute_line+0x7be>
        if (bit_isfalse(gc_parser_flags,GC_PARSER_LASER_ISMOTION)) {
 8001d26:	0623      	lsls	r3, r4, #24
 8001d28:	d405      	bmi.n	8001d36 <gc_execute_line+0x7be>
          if (bit_istrue(gc_parser_flags,GC_PARSER_LASER_DISABLE)) {
 8001d2a:	2d00      	cmp	r5, #0
 8001d2c:	f000 8241 	beq.w	80021b2 <gc_execute_line+0xc3a>
             spindle_sync(gc_state.modal.spindle, 0.0);
 8001d30:	2100      	movs	r1, #0
            spindle_sync(gc_state.modal.spindle, gc_block.values.s);
 8001d32:	f002 fa85 	bl	8004240 <spindle_sync>
    gc_state.spindle_speed = gc_block.values.s; // Update spindle speed state.
 8001d36:	f8d8 302c 	ldr.w	r3, [r8, #44]	; 0x2c
 8001d3a:	60f3      	str	r3, [r6, #12]
  if (bit_isfalse(gc_parser_flags,GC_PARSER_LASER_DISABLE)) {
 8001d3c:	b90d      	cbnz	r5, 8001d42 <gc_execute_line+0x7ca>
    pl_data->spindle_speed = gc_state.spindle_speed; // Record data for planner use.
 8001d3e:	68f3      	ldr	r3, [r6, #12]
 8001d40:	9314      	str	r3, [sp, #80]	; 0x50
  gc_state.tool = gc_block.values.t;
 8001d42:	f898 3030 	ldrb.w	r3, [r8, #48]	; 0x30
 8001d46:	7533      	strb	r3, [r6, #20]
  if(change_tool && (settings.tool_change > 0)){
 8001d48:	9b08      	ldr	r3, [sp, #32]
 8001d4a:	b14b      	cbz	r3, 8001d60 <gc_execute_line+0x7e8>
 8001d4c:	f899 303c 	ldrb.w	r3, [r9, #60]	; 0x3c
 8001d50:	b133      	cbz	r3, 8001d60 <gc_execute_line+0x7e8>
    if(sys.is_homed){
 8001d52:	4b80      	ldr	r3, [pc, #512]	; (8001f54 <gc_execute_line+0x9dc>)
 8001d54:	7c1b      	ldrb	r3, [r3, #16]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 830d 	beq.w	8002376 <gc_execute_line+0xdfe>
      toolCurrentChange();
 8001d5c:	f003 fce8 	bl	8005730 <toolCurrentChange>
  if (gc_state.modal.spindle != gc_block.modal.spindle) {
 8001d60:	f898 000a 	ldrb.w	r0, [r8, #10]
 8001d64:	7a73      	ldrb	r3, [r6, #9]
 8001d66:	4283      	cmp	r3, r0
 8001d68:	d005      	beq.n	8001d76 <gc_execute_line+0x7fe>
    spindle_sync(gc_block.modal.spindle, pl_data->spindle_speed);
 8001d6a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8001d6c:	f002 fa68 	bl	8004240 <spindle_sync>
    gc_state.modal.spindle = gc_block.modal.spindle;
 8001d70:	f898 300a 	ldrb.w	r3, [r8, #10]
 8001d74:	7273      	strb	r3, [r6, #9]
  pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 8001d76:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8001d7a:	7a72      	ldrb	r2, [r6, #9]
  if (gc_state.modal.coolant != gc_block.modal.coolant) {
 8001d7c:	f898 0009 	ldrb.w	r0, [r8, #9]
  pl_data->condition |= gc_state.modal.spindle; // Set condition flag for planner use.
 8001d80:	4313      	orrs	r3, r2
 8001d82:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
  if (gc_state.modal.coolant != gc_block.modal.coolant) {
 8001d86:	7a33      	ldrb	r3, [r6, #8]
 8001d88:	4283      	cmp	r3, r0
 8001d8a:	d007      	beq.n	8001d9c <gc_execute_line+0x824>
    coolant_sync(gc_block.modal.coolant);
 8001d8c:	f7ff fbcc 	bl	8001528 <coolant_sync>
    if (gc_block.modal.coolant == COOLANT_DISABLE) {
 8001d90:	f898 3009 	ldrb.w	r3, [r8, #9]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f040 820e 	bne.w	80021b6 <gc_execute_line+0xc3e>
      gc_state.modal.coolant |= gc_block.modal.coolant;
 8001d9a:	7233      	strb	r3, [r6, #8]
  pl_data->condition |= gc_state.modal.coolant; // Set condition flag for planner use.
 8001d9c:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8001da0:	7a32      	ldrb	r2, [r6, #8]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
  if (gc_block.non_modal_command == NON_MODAL_DWELL) { mc_dwell(gc_block.values.p); }
 8001da8:	f898 3000 	ldrb.w	r3, [r8]
 8001dac:	2b04      	cmp	r3, #4
 8001dae:	d103      	bne.n	8001db8 <gc_execute_line+0x840>
 8001db0:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
 8001db4:	f000 fec4 	bl	8002b40 <mc_dwell>
  gc_state.modal.plane_select = gc_block.modal.plane_select;
 8001db8:	f898 3005 	ldrb.w	r3, [r8, #5]
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates a change.
 8001dbc:	2f03      	cmp	r7, #3
  gc_state.modal.plane_select = gc_block.modal.plane_select;
 8001dbe:	7133      	strb	r3, [r6, #4]
  gc_state.modal.units = gc_block.modal.units;
 8001dc0:	f898 3003 	ldrb.w	r3, [r8, #3]
 8001dc4:	70b3      	strb	r3, [r6, #2]
  if (axis_command == AXIS_COMMAND_TOOL_LENGTH_OFFSET ) { // Indicates a change.
 8001dc6:	d110      	bne.n	8001dea <gc_execute_line+0x872>
    gc_state.modal.tool_length = gc_block.modal.tool_length;
 8001dc8:	f898 3006 	ldrb.w	r3, [r8, #6]
 8001dcc:	7173      	strb	r3, [r6, #5]
    if (gc_state.modal.tool_length == TOOL_LENGTH_OFFSET_CANCEL) { // G49
 8001dce:	b913      	cbnz	r3, 8001dd6 <gc_execute_line+0x85e>
      gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] = 0.0;
 8001dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001dd2:	f8c8 303c 	str.w	r3, [r8, #60]	; 0x3c
    if ( gc_state.tool_length_offset != gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS] ) {
 8001dd6:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 8001dda:	6c30      	ldr	r0, [r6, #64]	; 0x40
 8001ddc:	4629      	mov	r1, r5
 8001dde:	f7ff f9a1 	bl	8001124 <__aeabi_fcmpeq>
 8001de2:	b910      	cbnz	r0, 8001dea <gc_execute_line+0x872>
      gc_state.tool_length_offset = gc_block.values.xyz[TOOL_LENGTH_OFFSET_AXIS];
 8001de4:	6435      	str	r5, [r6, #64]	; 0x40
      system_flag_wco_change();
 8001de6:	f003 fa19 	bl	800521c <system_flag_wco_change>
  if (gc_state.modal.coord_select != gc_block.modal.coord_select) {
 8001dea:	f898 3007 	ldrb.w	r3, [r8, #7]
 8001dee:	79b2      	ldrb	r2, [r6, #6]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d007      	beq.n	8001e04 <gc_execute_line+0x88c>
    gc_state.modal.coord_select = gc_block.modal.coord_select;
 8001df4:	71b3      	strb	r3, [r6, #6]
    memcpy(gc_state.coord_system,block_coord_system,N_AXIS*sizeof(float));
 8001df6:	4b58      	ldr	r3, [pc, #352]	; (8001f58 <gc_execute_line+0x9e0>)
 8001df8:	aa10      	add	r2, sp, #64	; 0x40
 8001dfa:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dfc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    system_flag_wco_change();
 8001e00:	f003 fa0c 	bl	800521c <system_flag_wco_change>
  gc_state.modal.distance = gc_block.modal.distance;
 8001e04:	f898 3004 	ldrb.w	r3, [r8, #4]
 8001e08:	70f3      	strb	r3, [r6, #3]
  switch(gc_block.non_modal_command) {
 8001e0a:	f898 3000 	ldrb.w	r3, [r8]
 8001e0e:	2b26      	cmp	r3, #38	; 0x26
 8001e10:	f000 8206 	beq.w	8002220 <gc_execute_line+0xca8>
 8001e14:	f200 81d2 	bhi.w	80021bc <gc_execute_line+0xc44>
 8001e18:	2b1c      	cmp	r3, #28
 8001e1a:	f000 81eb 	beq.w	80021f4 <gc_execute_line+0xc7c>
 8001e1e:	2b1e      	cmp	r3, #30
 8001e20:	f000 81e8 	beq.w	80021f4 <gc_execute_line+0xc7c>
 8001e24:	2b0a      	cmp	r3, #10
 8001e26:	f000 81d3 	beq.w	80021d0 <gc_execute_line+0xc58>
  gc_state.modal.motion = gc_block.modal.motion;
 8001e2a:	f898 3001 	ldrb.w	r3, [r8, #1]
  if (gc_state.modal.motion != MOTION_MODE_NONE) {
 8001e2e:	2b50      	cmp	r3, #80	; 0x50
  gc_state.modal.motion = gc_block.modal.motion;
 8001e30:	7033      	strb	r3, [r6, #0]
  if (gc_state.modal.motion != MOTION_MODE_NONE) {
 8001e32:	d00e      	beq.n	8001e52 <gc_execute_line+0x8da>
    if (axis_command == AXIS_COMMAND_MOTION_MODE) {
 8001e34:	2f02      	cmp	r7, #2
 8001e36:	d10c      	bne.n	8001e52 <gc_execute_line+0x8da>
      if (gc_state.modal.motion == MOTION_MODE_LINEAR) {
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	4d48      	ldr	r5, [pc, #288]	; (8001f5c <gc_execute_line+0x9e4>)
 8001e3c:	f040 81ff 	bne.w	800223e <gc_execute_line+0xcc6>
        mc_line(gc_block.values.xyz, pl_data);
 8001e40:	a913      	add	r1, sp, #76	; 0x4c
 8001e42:	4628      	mov	r0, r5
 8001e44:	f000 fc94 	bl	8002770 <mc_line>
        memcpy(gc_state.position, gc_block.values.xyz, sizeof(gc_block.values.xyz)); // gc_state.position[] = gc_block.values.xyz[]
 8001e48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e4c:	4b44      	ldr	r3, [pc, #272]	; (8001f60 <gc_execute_line+0x9e8>)
 8001e4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  gc_state.modal.program_flow = gc_block.modal.program_flow;
 8001e52:	f898 0008 	ldrb.w	r0, [r8, #8]
 8001e56:	71f0      	strb	r0, [r6, #7]
  if (gc_state.modal.program_flow) {
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	f43f aca5 	beq.w	80017a8 <gc_execute_line+0x230>
    protocol_buffer_synchronize(); // Sync and finish all remaining buffered motions before moving on.
 8001e5e:	f001 ff29 	bl	8003cb4 <protocol_buffer_synchronize>
    if (gc_state.modal.program_flow == PROGRAM_FLOW_PAUSED) {
 8001e62:	79f3      	ldrb	r3, [r6, #7]
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	4b3b      	ldr	r3, [pc, #236]	; (8001f54 <gc_execute_line+0x9dc>)
 8001e68:	f040 8237 	bne.w	80022da <gc_execute_line+0xd62>
      if (sys.state != STATE_CHECK_MODE) {
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d004      	beq.n	8001e7c <gc_execute_line+0x904>
        system_set_exec_state_flag(EXEC_FEED_HOLD); // Use feed hold for program pause.
 8001e72:	2008      	movs	r0, #8
 8001e74:	f003 f99a 	bl	80051ac <system_set_exec_state_flag>
        protocol_execute_realtime(); // Execute suspend.
 8001e78:	f001 fdf8 	bl	8003a6c <protocol_execute_realtime>
    gc_state.modal.program_flow = PROGRAM_FLOW_RUNNING; // Reset program flow.
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	71f0      	strb	r0, [r6, #7]
 8001e80:	e492      	b.n	80017a8 <gc_execute_line+0x230>
      if (gc_block.values.f == 0.0) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [Feed rate undefined]
 8001e82:	2100      	movs	r1, #0
 8001e84:	68d8      	ldr	r0, [r3, #12]
 8001e86:	f7ff f94d 	bl	8001124 <__aeabi_fcmpeq>
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	f040 8264 	bne.w	8002358 <gc_execute_line+0xde0>
      switch (gc_block.modal.motion) {
 8001e90:	2e8c      	cmp	r6, #140	; 0x8c
 8001e92:	d010      	beq.n	8001eb6 <gc_execute_line+0x93e>
 8001e94:	d808      	bhi.n	8001ea8 <gc_execute_line+0x930>
 8001e96:	2e02      	cmp	r6, #2
 8001e98:	d056      	beq.n	8001f48 <gc_execute_line+0x9d0>
 8001e9a:	2e03      	cmp	r6, #3
 8001e9c:	d01d      	beq.n	8001eda <gc_execute_line+0x962>
 8001e9e:	2e01      	cmp	r6, #1
 8001ea0:	f43f aefc 	beq.w	8001c9c <gc_execute_line+0x724>
 8001ea4:	2400      	movs	r4, #0
 8001ea6:	e0f6      	b.n	8002096 <gc_execute_line+0xb1e>
 8001ea8:	2e8e      	cmp	r6, #142	; 0x8e
 8001eaa:	d004      	beq.n	8001eb6 <gc_execute_line+0x93e>
 8001eac:	d301      	bcc.n	8001eb2 <gc_execute_line+0x93a>
 8001eae:	2e8f      	cmp	r6, #143	; 0x8f
 8001eb0:	d1f8      	bne.n	8001ea4 <gc_execute_line+0x92c>
          gc_parser_flags |= GC_PARSER_PROBE_IS_NO_ERROR; // No break intentional.
 8001eb2:	2410      	movs	r4, #16
 8001eb4:	e000      	b.n	8001eb8 <gc_execute_line+0x940>
  uint8_t gc_parser_flags = GC_PARSER_NONE;
 8001eb6:	2400      	movs	r4, #0
          if ((gc_block.modal.motion == MOTION_MODE_PROBE_AWAY) ||
 8001eb8:	3672      	adds	r6, #114	; 0x72
 8001eba:	b2f6      	uxtb	r6, r6
 8001ebc:	2e01      	cmp	r6, #1
              (gc_block.modal.motion == MOTION_MODE_PROBE_AWAY_NO_ERROR)) { gc_parser_flags |= GC_PARSER_PROBE_IS_AWAY; }
 8001ebe:	bf98      	it	ls
 8001ec0:	f044 0408 	orrls.w	r4, r4, #8
          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8001ec4:	2d00      	cmp	r5, #0
 8001ec6:	f43f adcc 	beq.w	8001a62 <gc_execute_line+0x4ea>
          if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8001eca:	220c      	movs	r2, #12
 8001ecc:	4923      	ldr	r1, [pc, #140]	; (8001f5c <gc_execute_line+0x9e4>)
 8001ece:	4824      	ldr	r0, [pc, #144]	; (8001f60 <gc_execute_line+0x9e8>)
 8001ed0:	f00d fd12 	bl	800f8f8 <memcmp>
 8001ed4:	2800      	cmp	r0, #0
 8001ed6:	d035      	beq.n	8001f44 <gc_execute_line+0x9cc>
 8001ed8:	e0dd      	b.n	8002096 <gc_execute_line+0xb1e>
  uint8_t gc_parser_flags = GC_PARSER_NONE;
 8001eda:	4604      	mov	r4, r0
          if (!axis_words) { FAIL(STATUS_GCODE_NO_AXIS_WORDS); } // [No axis words]
 8001edc:	2d00      	cmp	r5, #0
 8001ede:	f43f adc0 	beq.w	8001a62 <gc_execute_line+0x4ea>
          if (!(axis_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE); } // [No axis words in plane]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ee6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	408a      	lsls	r2, r1
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	421d      	tst	r5, r3
 8001ef2:	f000 8234 	beq.w	800235e <gc_execute_line+0xde6>
 8001ef6:	930c      	str	r3, [sp, #48]	; 0x30
          x = gc_block.values.xyz[axis_0]-gc_state.position[axis_0]; // Delta x between current position and target
 8001ef8:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8001f50 <gc_execute_line+0x9d8>
 8001efc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001efe:	eb09 0283 	add.w	r2, r9, r3, lsl #2
 8001f02:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 8001f06:	69c9      	ldr	r1, [r1, #28]
 8001f08:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8001f0a:	f7fe fe6d 	bl	8000be8 <__aeabi_fsub>
          y = gc_block.values.xyz[axis_1]-gc_state.position[axis_1]; // Delta y between current position and target
 8001f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
          x = gc_block.values.xyz[axis_0]-gc_state.position[axis_0]; // Delta x between current position and target
 8001f10:	4682      	mov	sl, r0
          y = gc_block.values.xyz[axis_1]-gc_state.position[axis_1]; // Delta y between current position and target
 8001f12:	eb09 0283 	add.w	r2, r9, r3, lsl #2
 8001f16:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 8001f1a:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8001f1c:	69c9      	ldr	r1, [r1, #28]
 8001f1e:	f7fe fe63 	bl	8000be8 <__aeabi_fsub>
          if (value_words & bit(WORD_R)) { // Arc Radius Mode
 8001f22:	f01b 0280 	ands.w	r2, fp, #128	; 0x80
          y = gc_block.values.xyz[axis_1]-gc_state.position[axis_1]; // Delta y between current position and target
 8001f26:	4606      	mov	r6, r0
          if (value_words & bit(WORD_R)) { // Arc Radius Mode
 8001f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f2a:	f000 80b7 	beq.w	800209c <gc_execute_line+0xb24>
            bit_false(value_words,bit(WORD_R));
 8001f2e:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
            if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8001f32:	220c      	movs	r2, #12
 8001f34:	4909      	ldr	r1, [pc, #36]	; (8001f5c <gc_execute_line+0x9e4>)
 8001f36:	f108 001c 	add.w	r0, r8, #28
            bit_false(value_words,bit(WORD_R));
 8001f3a:	fa1f fb8b 	uxth.w	fp, fp
            if (isequal_position_vector(gc_state.position, gc_block.values.xyz)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Invalid target]
 8001f3e:	f00d fcdb 	bl	800f8f8 <memcmp>
 8001f42:	b988      	cbnz	r0, 8001f68 <gc_execute_line+0x9f0>
 8001f44:	2021      	movs	r0, #33	; 0x21
 8001f46:	e42f      	b.n	80017a8 <gc_execute_line+0x230>
          gc_parser_flags |= GC_PARSER_ARC_IS_CLOCKWISE; // No break intentional.
 8001f48:	2404      	movs	r4, #4
 8001f4a:	e7c7      	b.n	8001edc <gc_execute_line+0x964>
 8001f4c:	2000c01c 	.word	0x2000c01c
 8001f50:	2000bf88 	.word	0x2000bf88
 8001f54:	2000ca14 	.word	0x2000ca14
 8001f58:	2000bfb0 	.word	0x2000bfb0
 8001f5c:	2000c000 	.word	0x2000c000
 8001f60:	2000bfa4 	.word	0x2000bfa4
 8001f64:	2000bfcc 	.word	0x2000bfcc
            if (gc_block.modal.units == UNITS_MODE_INCHES) { gc_block.values.r *= MM_PER_INCH; }
 8001f68:	f899 3003 	ldrb.w	r3, [r9, #3]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d10c      	bne.n	8001f8a <gc_execute_line+0xa12>
 8001f70:	f8d9 0028 	ldr.w	r0, [r9, #40]	; 0x28
 8001f74:	f7fe fa98 	bl	80004a8 <__aeabi_f2d>
 8001f78:	a3b5      	add	r3, pc, #724	; (adr r3, 8002250 <gc_execute_line+0xcd8>)
 8001f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7e:	f7fe fae7 	bl	8000550 <__aeabi_dmul>
 8001f82:	f7fe fddd 	bl	8000b40 <__aeabi_d2f>
 8001f86:	f8c9 0028 	str.w	r0, [r9, #40]	; 0x28
            float h_x2_div_d = 4.0 * gc_block.values.r*gc_block.values.r - x*x - y*y;
 8001f8a:	4bb7      	ldr	r3, [pc, #732]	; (8002268 <gc_execute_line+0xcf0>)
 8001f8c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001f8e:	f7fe fa8b 	bl	80004a8 <__aeabi_f2d>
 8001f92:	4680      	mov	r8, r0
 8001f94:	4689      	mov	r9, r1
 8001f96:	2200      	movs	r2, #0
 8001f98:	4bb4      	ldr	r3, [pc, #720]	; (800226c <gc_execute_line+0xcf4>)
 8001f9a:	f7fe fad9 	bl	8000550 <__aeabi_dmul>
 8001f9e:	4642      	mov	r2, r8
 8001fa0:	464b      	mov	r3, r9
 8001fa2:	f7fe fad5 	bl	8000550 <__aeabi_dmul>
 8001fa6:	4680      	mov	r8, r0
 8001fa8:	4689      	mov	r9, r1
 8001faa:	4650      	mov	r0, sl
 8001fac:	4651      	mov	r1, sl
 8001fae:	f7fe ff25 	bl	8000dfc <__aeabi_fmul>
 8001fb2:	f7fe fa79 	bl	80004a8 <__aeabi_f2d>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4640      	mov	r0, r8
 8001fbc:	4649      	mov	r1, r9
 8001fbe:	f7fe f913 	bl	80001e8 <__aeabi_dsub>
 8001fc2:	4680      	mov	r8, r0
 8001fc4:	4689      	mov	r9, r1
 8001fc6:	4630      	mov	r0, r6
 8001fc8:	4631      	mov	r1, r6
 8001fca:	f7fe ff17 	bl	8000dfc <__aeabi_fmul>
 8001fce:	f7fe fa6b 	bl	80004a8 <__aeabi_f2d>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4640      	mov	r0, r8
 8001fd8:	4649      	mov	r1, r9
 8001fda:	f7fe f905 	bl	80001e8 <__aeabi_dsub>
 8001fde:	f7fe fdaf 	bl	8000b40 <__aeabi_d2f>
            if (h_x2_div_d < 0) { FAIL(STATUS_GCODE_ARC_RADIUS_ERROR); } // [Arc radius error]
 8001fe2:	2100      	movs	r1, #0
            float h_x2_div_d = 4.0 * gc_block.values.r*gc_block.values.r - x*x - y*y;
 8001fe4:	4680      	mov	r8, r0
            if (h_x2_div_d < 0) { FAIL(STATUS_GCODE_ARC_RADIUS_ERROR); } // [Arc radius error]
 8001fe6:	f7ff f8a7 	bl	8001138 <__aeabi_fcmplt>
 8001fea:	2800      	cmp	r0, #0
 8001fec:	f040 81ba 	bne.w	8002364 <gc_execute_line+0xdec>
            h_x2_div_d = -sqrt(h_x2_div_d)/hypot_f(x,y); // == -(h * 2 / d)
 8001ff0:	4640      	mov	r0, r8
 8001ff2:	f7fe fa59 	bl	80004a8 <__aeabi_f2d>
 8001ff6:	f00e fe41 	bl	8010c7c <sqrt>
 8001ffa:	4681      	mov	r9, r0
 8001ffc:	4688      	mov	r8, r1
 8001ffe:	4650      	mov	r0, sl
 8002000:	4631      	mov	r1, r6
 8002002:	f000 ff05 	bl	8002e10 <hypot_f>
 8002006:	f7fe fa4f 	bl	80004a8 <__aeabi_f2d>
 800200a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
 800200e:	4602      	mov	r2, r0
 8002010:	460b      	mov	r3, r1
 8002012:	4648      	mov	r0, r9
 8002014:	4641      	mov	r1, r8
 8002016:	f7fe fbc5 	bl	80007a4 <__aeabi_ddiv>
 800201a:	f7fe fd91 	bl	8000b40 <__aeabi_d2f>
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 800201e:	4b92      	ldr	r3, [pc, #584]	; (8002268 <gc_execute_line+0xcf0>)
            if (gc_block.values.r < 0) {
 8002020:	f8df 9244 	ldr.w	r9, [pc, #580]	; 8002268 <gc_execute_line+0xcf0>
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 8002024:	785b      	ldrb	r3, [r3, #1]
            h_x2_div_d = -sqrt(h_x2_div_d)/hypot_f(x,y); // == -(h * 2 / d)
 8002026:	4680      	mov	r8, r0
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 8002028:	2b03      	cmp	r3, #3
            if (gc_block.values.r < 0) {
 800202a:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
            if (gc_block.modal.motion == MOTION_MODE_CCW_ARC) { h_x2_div_d = -h_x2_div_d; }
 800202e:	bf08      	it	eq
 8002030:	f100 4800 	addeq.w	r8, r0, #2147483648	; 0x80000000
            if (gc_block.values.r < 0) {
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	9307      	str	r3, [sp, #28]
 800203a:	f7ff f87d 	bl	8001138 <__aeabi_fcmplt>
 800203e:	9b07      	ldr	r3, [sp, #28]
 8002040:	b128      	cbz	r0, 800204e <gc_execute_line+0xad6>
                gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 8002042:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
                h_x2_div_d = -h_x2_div_d;
 8002046:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
                gc_block.values.r = -gc_block.values.r; // Finished with r. Set to positive for mc_arc
 800204a:	f8c9 3028 	str.w	r3, [r9, #40]	; 0x28
            gc_block.values.ijk[axis_0] = 0.5*(x-(y*h_x2_div_d));
 800204e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002050:	4631      	mov	r1, r6
 8002052:	3302      	adds	r3, #2
 8002054:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8002058:	4640      	mov	r0, r8
 800205a:	9307      	str	r3, [sp, #28]
 800205c:	f7fe fece 	bl	8000dfc <__aeabi_fmul>
 8002060:	4601      	mov	r1, r0
 8002062:	4650      	mov	r0, sl
 8002064:	f7fe fdc0 	bl	8000be8 <__aeabi_fsub>
 8002068:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800206c:	f7fe fec6 	bl	8000dfc <__aeabi_fmul>
 8002070:	9b07      	ldr	r3, [sp, #28]
            gc_block.values.ijk[axis_1] = 0.5*(y+(x*h_x2_div_d));
 8002072:	4651      	mov	r1, sl
            gc_block.values.ijk[axis_0] = 0.5*(x-(y*h_x2_div_d));
 8002074:	6098      	str	r0, [r3, #8]
            gc_block.values.ijk[axis_1] = 0.5*(y+(x*h_x2_div_d));
 8002076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002078:	4640      	mov	r0, r8
 800207a:	3302      	adds	r3, #2
 800207c:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 8002080:	f7fe febc 	bl	8000dfc <__aeabi_fmul>
 8002084:	4631      	mov	r1, r6
 8002086:	f7fe fdb1 	bl	8000bec <__addsf3>
 800208a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800208e:	f7fe feb5 	bl	8000dfc <__aeabi_fmul>
 8002092:	f8c9 0008 	str.w	r0, [r9, #8]
  if (axis_command) { bit_false(value_words,(bit(WORD_X)|bit(WORD_Y)|bit(WORD_Z)|bit(WORD_A)|bit(WORD_B)|bit(WORD_C))); } // Remove axis words.
 8002096:	f00b 01de 	and.w	r1, fp, #222	; 0xde
 800209a:	e608      	b.n	8001cae <gc_execute_line+0x736>
            if (!(ijk_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_OFFSETS_IN_PLANE); } // [No offsets in plane]
 800209c:	9907      	ldr	r1, [sp, #28]
 800209e:	420b      	tst	r3, r1
 80020a0:	f000 8163 	beq.w	800236a <gc_execute_line+0xdf2>
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 80020a4:	f899 3003 	ldrb.w	r3, [r9, #3]
            bit_false(value_words,(bit(WORD_I)|bit(WORD_J)|bit(WORD_K)));
 80020a8:	f02b 0b0e 	bic.w	fp, fp, #14
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 80020ac:	2b01      	cmp	r3, #1
            bit_false(value_words,(bit(WORD_I)|bit(WORD_J)|bit(WORD_K)));
 80020ae:	fa1f fb8b 	uxth.w	fp, fp
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 80020b2:	d04d      	beq.n	8002150 <gc_execute_line+0xbd8>
            y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 80020b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80020b6:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002268 <gc_execute_line+0xcf0>
 80020ba:	f103 0902 	add.w	r9, r3, #2
 80020be:	eb08 0989 	add.w	r9, r8, r9, lsl #2
 80020c2:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80020c6:	4630      	mov	r0, r6
 80020c8:	f7fe fd8e 	bl	8000be8 <__aeabi_fsub>
            x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 80020cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
            y -= gc_block.values.ijk[axis_1]; // Delta y between circle center and target
 80020ce:	9007      	str	r0, [sp, #28]
            x -= gc_block.values.ijk[axis_0]; // Delta x between circle center and target
 80020d0:	1c9e      	adds	r6, r3, #2
 80020d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80020d6:	68b1      	ldr	r1, [r6, #8]
 80020d8:	4650      	mov	r0, sl
 80020da:	f7fe fd85 	bl	8000be8 <__aeabi_fsub>
            float target_r = hypot_f(x,y);
 80020de:	9b07      	ldr	r3, [sp, #28]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f000 fe95 	bl	8002e10 <hypot_f>
            gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0], gc_block.values.ijk[axis_1]);
 80020e6:	f8d9 1008 	ldr.w	r1, [r9, #8]
            float target_r = hypot_f(x,y);
 80020ea:	4682      	mov	sl, r0
            gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0], gc_block.values.ijk[axis_1]);
 80020ec:	68b0      	ldr	r0, [r6, #8]
 80020ee:	f000 fe8f 	bl	8002e10 <hypot_f>
 80020f2:	f8c8 0028 	str.w	r0, [r8, #40]	; 0x28
            float delta_r = fabs(target_r-gc_block.values.r);
 80020f6:	4601      	mov	r1, r0
            gc_block.values.r = hypot_f(gc_block.values.ijk[axis_0], gc_block.values.ijk[axis_1]);
 80020f8:	4606      	mov	r6, r0
            float delta_r = fabs(target_r-gc_block.values.r);
 80020fa:	4650      	mov	r0, sl
 80020fc:	f7fe fd74 	bl	8000be8 <__aeabi_fsub>
 8002100:	f020 4a00 	bic.w	sl, r0, #2147483648	; 0x80000000
            if (delta_r > 0.005) {
 8002104:	4650      	mov	r0, sl
 8002106:	f7fe f9cf 	bl	80004a8 <__aeabi_f2d>
 800210a:	a353      	add	r3, pc, #332	; (adr r3, 8002258 <gc_execute_line+0xce0>)
 800210c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002110:	4680      	mov	r8, r0
 8002112:	4689      	mov	r9, r1
 8002114:	f7fe fcac 	bl	8000a70 <__aeabi_dcmpgt>
 8002118:	2800      	cmp	r0, #0
 800211a:	d0bc      	beq.n	8002096 <gc_execute_line+0xb1e>
              if (delta_r > 0.5) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.5mm
 800211c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002120:	4650      	mov	r0, sl
 8002122:	f7ff f827 	bl	8001174 <__aeabi_fcmpgt>
 8002126:	2800      	cmp	r0, #0
 8002128:	f47f af0c 	bne.w	8001f44 <gc_execute_line+0x9cc>
              if (delta_r > (0.001*gc_block.values.r)) { FAIL(STATUS_GCODE_INVALID_TARGET); } // [Arc definition error] > 0.005mm AND 0.1% radius
 800212c:	4630      	mov	r0, r6
 800212e:	f7fe f9bb 	bl	80004a8 <__aeabi_f2d>
 8002132:	a34b      	add	r3, pc, #300	; (adr r3, 8002260 <gc_execute_line+0xce8>)
 8002134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002138:	f7fe fa0a 	bl	8000550 <__aeabi_dmul>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4640      	mov	r0, r8
 8002142:	4649      	mov	r1, r9
 8002144:	f7fe fc94 	bl	8000a70 <__aeabi_dcmpgt>
 8002148:	2800      	cmp	r0, #0
 800214a:	f47f aefb 	bne.w	8001f44 <gc_execute_line+0x9cc>
 800214e:	e7a2      	b.n	8002096 <gc_execute_line+0xb1e>
            if (gc_block.modal.units == UNITS_MODE_INCHES) {
 8002150:	4690      	mov	r8, r2
 8002152:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8002274 <gc_execute_line+0xcfc>
                if (ijk_words & bit(idx)) { gc_block.values.ijk[idx] *= MM_PER_INCH; }
 8002156:	9b07      	ldr	r3, [sp, #28]
 8002158:	fa43 f308 	asr.w	r3, r3, r8
 800215c:	07d9      	lsls	r1, r3, #31
 800215e:	d50c      	bpl.n	800217a <gc_execute_line+0xc02>
 8002160:	f8d9 0000 	ldr.w	r0, [r9]
 8002164:	f7fe f9a0 	bl	80004a8 <__aeabi_f2d>
 8002168:	a339      	add	r3, pc, #228	; (adr r3, 8002250 <gc_execute_line+0xcd8>)
 800216a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216e:	f7fe f9ef 	bl	8000550 <__aeabi_dmul>
 8002172:	f7fe fce5 	bl	8000b40 <__aeabi_d2f>
 8002176:	f8c9 0000 	str.w	r0, [r9]
 800217a:	f108 0801 	add.w	r8, r8, #1
              for (idx=0; idx<N_AXIS; idx++) { // Axes indices are consistent, so loop may be used to save flash space.
 800217e:	f1b8 0f03 	cmp.w	r8, #3
 8002182:	f109 0904 	add.w	r9, r9, #4
 8002186:	d1e6      	bne.n	8002156 <gc_execute_line+0xbde>
 8002188:	e794      	b.n	80020b4 <gc_execute_line+0xb3c>
      if (gc_state.modal.spindle == SPINDLE_ENABLE_CW) {
 800218a:	7a73      	ldrb	r3, [r6, #9]
 800218c:	2b10      	cmp	r3, #16
 800218e:	f47f adae 	bne.w	8001cee <gc_execute_line+0x776>
        if ((gc_state.modal.motion == MOTION_MODE_LINEAR) || (gc_state.modal.motion == MOTION_MODE_CW_ARC) || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 8002192:	7833      	ldrb	r3, [r6, #0]
 8002194:	3b01      	subs	r3, #1
 8002196:	2b02      	cmp	r3, #2
 8002198:	f004 0340 	and.w	r3, r4, #64	; 0x40
 800219c:	d805      	bhi.n	80021aa <gc_execute_line+0xc32>
          if (bit_istrue(gc_parser_flags,GC_PARSER_LASER_DISABLE)) {
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f43f ada5 	beq.w	8001cee <gc_execute_line+0x776>
            gc_parser_flags |= GC_PARSER_LASER_FORCE_SYNC;
 80021a4:	f044 0420 	orr.w	r4, r4, #32
 80021a8:	e5a1      	b.n	8001cee <gc_execute_line+0x776>
          if (bit_isfalse(gc_parser_flags,GC_PARSER_LASER_DISABLE)) {
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f47f ad9f 	bne.w	8001cee <gc_execute_line+0x776>
 80021b0:	e7f8      	b.n	80021a4 <gc_execute_line+0xc2c>
            spindle_sync(gc_state.modal.spindle, gc_block.values.s);
 80021b2:	4651      	mov	r1, sl
 80021b4:	e5bd      	b.n	8001d32 <gc_execute_line+0x7ba>
      gc_state.modal.coolant |= gc_block.modal.coolant;
 80021b6:	7a32      	ldrb	r2, [r6, #8]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	e5ee      	b.n	8001d9a <gc_execute_line+0x822>
  switch(gc_block.non_modal_command) {
 80021bc:	2b5c      	cmp	r3, #92	; 0x5c
 80021be:	d034      	beq.n	800222a <gc_execute_line+0xcb2>
 80021c0:	2b66      	cmp	r3, #102	; 0x66
 80021c2:	d036      	beq.n	8002232 <gc_execute_line+0xcba>
 80021c4:	2b28      	cmp	r3, #40	; 0x28
 80021c6:	f47f ae30 	bne.w	8001e2a <gc_execute_line+0x8b2>
      settings_write_coord_data(SETTING_INDEX_G30,gc_state.position);
 80021ca:	4929      	ldr	r1, [pc, #164]	; (8002270 <gc_execute_line+0xcf8>)
 80021cc:	2007      	movs	r0, #7
 80021ce:	e029      	b.n	8002224 <gc_execute_line+0xcac>
      settings_write_coord_data(coord_select,gc_block.values.ijk);
 80021d0:	4d28      	ldr	r5, [pc, #160]	; (8002274 <gc_execute_line+0xcfc>)
 80021d2:	9806      	ldr	r0, [sp, #24]
 80021d4:	4629      	mov	r1, r5
 80021d6:	f001 fe43 	bl	8003e60 <settings_write_coord_data>
      if (gc_state.modal.coord_select == coord_select) {
 80021da:	79b3      	ldrb	r3, [r6, #6]
 80021dc:	9a06      	ldr	r2, [sp, #24]
 80021de:	4293      	cmp	r3, r2
 80021e0:	f47f ae23 	bne.w	8001e2a <gc_execute_line+0x8b2>
        memcpy(gc_state.coord_system,gc_block.values.ijk,N_AXIS*sizeof(float));
 80021e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021e8:	4b23      	ldr	r3, [pc, #140]	; (8002278 <gc_execute_line+0xd00>)
      memcpy(gc_state.coord_offset,gc_block.values.xyz,sizeof(gc_block.values.xyz));
 80021ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      system_flag_wco_change();
 80021ee:	f003 f815 	bl	800521c <system_flag_wco_change>
      break;
 80021f2:	e61a      	b.n	8001e2a <gc_execute_line+0x8b2>
      pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80021f4:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
      if (axis_command) { mc_line(gc_block.values.xyz, pl_data); }
 8002200:	b11f      	cbz	r7, 800220a <gc_execute_line+0xc92>
 8002202:	a913      	add	r1, sp, #76	; 0x4c
 8002204:	481d      	ldr	r0, [pc, #116]	; (800227c <gc_execute_line+0xd04>)
 8002206:	f000 fab3 	bl	8002770 <mc_line>
      mc_line(gc_block.values.ijk, pl_data);
 800220a:	4d1a      	ldr	r5, [pc, #104]	; (8002274 <gc_execute_line+0xcfc>)
 800220c:	a913      	add	r1, sp, #76	; 0x4c
 800220e:	4628      	mov	r0, r5
 8002210:	f000 faae 	bl	8002770 <mc_line>
      memcpy(gc_state.position, gc_block.values.ijk, N_AXIS*sizeof(float));
 8002214:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002218:	4b15      	ldr	r3, [pc, #84]	; (8002270 <gc_execute_line+0xcf8>)
 800221a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      break;
 800221e:	e604      	b.n	8001e2a <gc_execute_line+0x8b2>
      settings_write_coord_data(SETTING_INDEX_G28,gc_state.position);
 8002220:	2006      	movs	r0, #6
 8002222:	4913      	ldr	r1, [pc, #76]	; (8002270 <gc_execute_line+0xcf8>)
      settings_write_coord_data(SETTING_INDEX_G30,gc_state.position);
 8002224:	f001 fe1c 	bl	8003e60 <settings_write_coord_data>
      break;
 8002228:	e5ff      	b.n	8001e2a <gc_execute_line+0x8b2>
      memcpy(gc_state.coord_offset,gc_block.values.xyz,sizeof(gc_block.values.xyz));
 800222a:	4a14      	ldr	r2, [pc, #80]	; (800227c <gc_execute_line+0xd04>)
 800222c:	4b14      	ldr	r3, [pc, #80]	; (8002280 <gc_execute_line+0xd08>)
 800222e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002230:	e7db      	b.n	80021ea <gc_execute_line+0xc72>
      clear_vector(gc_state.coord_offset); // Disable G92 offsets by zeroing offset vector.
 8002232:	2300      	movs	r3, #0
 8002234:	4a12      	ldr	r2, [pc, #72]	; (8002280 <gc_execute_line+0xd08>)
 8002236:	6373      	str	r3, [r6, #52]	; 0x34
 8002238:	6053      	str	r3, [r2, #4]
 800223a:	6093      	str	r3, [r2, #8]
 800223c:	e7d7      	b.n	80021ee <gc_execute_line+0xc76>
      } else if (gc_state.modal.motion == MOTION_MODE_SEEK) {
 800223e:	bb0b      	cbnz	r3, 8002284 <gc_execute_line+0xd0c>
        pl_data->condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 8002240:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 800224c:	e5f8      	b.n	8001e40 <gc_execute_line+0x8c8>
 800224e:	bf00      	nop
 8002250:	66666666 	.word	0x66666666
 8002254:	40396666 	.word	0x40396666
 8002258:	47ae147b 	.word	0x47ae147b
 800225c:	3f747ae1 	.word	0x3f747ae1
 8002260:	d2f1a9fc 	.word	0xd2f1a9fc
 8002264:	3f50624d 	.word	0x3f50624d
 8002268:	2000bfcc 	.word	0x2000bfcc
 800226c:	40100000 	.word	0x40100000
 8002270:	2000bfa4 	.word	0x2000bfa4
 8002274:	2000bfdc 	.word	0x2000bfdc
 8002278:	2000bfb0 	.word	0x2000bfb0
 800227c:	2000c000 	.word	0x2000c000
 8002280:	2000bfbc 	.word	0x2000bfbc
      } else if ((gc_state.modal.motion == MOTION_MODE_CW_ARC) || (gc_state.modal.motion == MOTION_MODE_CCW_ARC)) {
 8002284:	3b02      	subs	r3, #2
 8002286:	2b01      	cmp	r3, #1
 8002288:	d813      	bhi.n	80022b2 <gc_execute_line+0xd3a>
        mc_arc(gc_block.values.xyz, pl_data, gc_state.position, gc_block.values.ijk, gc_block.values.r,
 800228a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800228c:	f3c4 0480 	ubfx	r4, r4, #2, #1
 8002290:	9303      	str	r3, [sp, #12]
 8002292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002294:	9404      	str	r4, [sp, #16]
 8002296:	9302      	str	r3, [sp, #8]
 8002298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800229a:	4a38      	ldr	r2, [pc, #224]	; (800237c <gc_execute_line+0xe04>)
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 80022a2:	a913      	add	r1, sp, #76	; 0x4c
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	4628      	mov	r0, r5
 80022a8:	f1a5 0324 	sub.w	r3, r5, #36	; 0x24
 80022ac:	f000 fa88 	bl	80027c0 <mc_arc>
 80022b0:	e5ca      	b.n	8001e48 <gc_execute_line+0x8d0>
          pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 80022b2:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
        gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data, gc_parser_flags);
 80022b6:	4622      	mov	r2, r4
          pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 80022b8:	f043 0304 	orr.w	r3, r3, #4
        gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data, gc_parser_flags);
 80022bc:	a913      	add	r1, sp, #76	; 0x4c
 80022be:	4628      	mov	r0, r5
          pl_data->condition |= PL_COND_FLAG_NO_FEED_OVERRIDE;
 80022c0:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        gc_update_pos = mc_probe_cycle(gc_block.values.xyz, pl_data, gc_parser_flags);
 80022c4:	f000 fc6c 	bl	8002ba0 <mc_probe_cycle>
      if (gc_update_pos == GC_UPDATE_POS_TARGET) {
 80022c8:	2800      	cmp	r0, #0
 80022ca:	f43f adbd 	beq.w	8001e48 <gc_execute_line+0x8d0>
      } else if (gc_update_pos == GC_UPDATE_POS_SYSTEM) {
 80022ce:	2801      	cmp	r0, #1
 80022d0:	f47f adbf 	bne.w	8001e52 <gc_execute_line+0x8da>
        gc_sync_position(); // gc_state.position[] = sys_position
 80022d4:	f7ff f948 	bl	8001568 <gc_sync_position>
 80022d8:	e5bb      	b.n	8001e52 <gc_execute_line+0x8da>
      gc_state.modal.motion       = MOTION_MODE_LINEAR;
 80022da:	2201      	movs	r2, #1
 80022dc:	7032      	strb	r2, [r6, #0]
        sys.f_override = DEFAULT_FEED_OVERRIDE;
 80022de:	2264      	movs	r2, #100	; 0x64
      gc_state.modal.plane_select = PLANE_SELECT_XY;
 80022e0:	2400      	movs	r4, #0
        sys.f_override = DEFAULT_FEED_OVERRIDE;
 80022e2:	71da      	strb	r2, [r3, #7]
        sys.r_override = DEFAULT_RAPID_OVERRIDE;
 80022e4:	721a      	strb	r2, [r3, #8]
        sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;
 80022e6:	725a      	strb	r2, [r3, #9]
      if (sys.state != STATE_CHECK_MODE) {
 80022e8:	781b      	ldrb	r3, [r3, #0]
      gc_state.modal.plane_select = PLANE_SELECT_XY;
 80022ea:	7134      	strb	r4, [r6, #4]
      if (sys.state != STATE_CHECK_MODE) {
 80022ec:	2b02      	cmp	r3, #2
      gc_state.modal.distance     = DISTANCE_MODE_ABSOLUTE;
 80022ee:	70f4      	strb	r4, [r6, #3]
      gc_state.modal.feed_rate    = FEED_RATE_MODE_UNITS_PER_MIN;
 80022f0:	7074      	strb	r4, [r6, #1]
      gc_state.modal.coord_select = 0; // G54
 80022f2:	71b4      	strb	r4, [r6, #6]
      gc_state.modal.spindle = SPINDLE_DISABLE;
 80022f4:	7274      	strb	r4, [r6, #9]
      gc_state.modal.coolant = COOLANT_DISABLE;
 80022f6:	7234      	strb	r4, [r6, #8]
      if (sys.state != STATE_CHECK_MODE) {
 80022f8:	d00f      	beq.n	800231a <gc_execute_line+0xda2>
        if (!(settings_read_coord_data(gc_state.modal.coord_select,gc_state.coord_system))) { FAIL(STATUS_SETTING_READ_FAIL); }
 80022fa:	4921      	ldr	r1, [pc, #132]	; (8002380 <gc_execute_line+0xe08>)
 80022fc:	4620      	mov	r0, r4
 80022fe:	f001 fda1 	bl	8003e44 <settings_read_coord_data>
 8002302:	2800      	cmp	r0, #0
 8002304:	f43f abaa 	beq.w	8001a5c <gc_execute_line+0x4e4>
        system_flag_wco_change(); // Set to refresh immediately just in case something altered.
 8002308:	f002 ff88 	bl	800521c <system_flag_wco_change>
        spindle_set_state(SPINDLE_DISABLE,0.0);
 800230c:	4620      	mov	r0, r4
 800230e:	2100      	movs	r1, #0
 8002310:	f001 ff95 	bl	800423e <spindle_set_state>
        coolant_set_state(COOLANT_DISABLE);
 8002314:	4620      	mov	r0, r4
 8002316:	f7ff f906 	bl	8001526 <coolant_set_state>
      report_feedback_message(MESSAGE_PROGRAM_END);
 800231a:	2008      	movs	r0, #8
 800231c:	f001 fd79 	bl	8003e12 <report_feedback_message>
 8002320:	e5ac      	b.n	8001e7c <gc_execute_line+0x904>
    if((letter < 'A') || (letter > 'Z')) { FAIL(STATUS_EXPECTED_COMMAND_LETTER); } // [Expected word letter]
 8002322:	2001      	movs	r0, #1
 8002324:	f7ff ba40 	b.w	80017a8 <gc_execute_line+0x230>
    if (!read_float(line, &char_counter, &value)) { FAIL(STATUS_BAD_NUMBER_FORMAT); } // [Expected word value]
 8002328:	2002      	movs	r0, #2
 800232a:	f7ff ba3d 	b.w	80017a8 <gc_execute_line+0x230>
              if (axis_command) { FAIL(STATUS_GCODE_AXIS_COMMAND_CONFLICT); } // [Axis word/command conflict]
 800232e:	2018      	movs	r0, #24
 8002330:	f7ff ba3a 	b.w	80017a8 <gc_execute_line+0x230>
          case 'T': word_bit = WORD_T; if(value > MAX_TOOL_NUMBER)  { FAIL(STATUS_GCODE_MAX_VALUE_EXCEEDED); }gc_block.values.t = int_value;break;
 8002334:	2026      	movs	r0, #38	; 0x26
 8002336:	f7ff ba37 	b.w	80017a8 <gc_execute_line+0x230>
        if (bit_istrue(value_words,bit(word_bit))) { FAIL(STATUS_GCODE_WORD_REPEATED); } // [Word repeated]
 800233a:	2019      	movs	r0, #25
 800233c:	f7ff ba34 	b.w	80017a8 <gc_execute_line+0x230>
          if (value < 0.0) { FAIL(STATUS_NEGATIVE_VALUE); } // [Word value cannot be negative]
 8002340:	2004      	movs	r0, #4
 8002342:	f7ff ba31 	b.w	80017a8 <gc_execute_line+0x230>
    if (gc_block.values.n > MAX_LINE_NUMBER) { FAIL(STATUS_GCODE_INVALID_LINE_NUMBER); } // [Exceeds max line number]
 8002346:	201b      	movs	r0, #27
 8002348:	f7ff ba2e 	b.w	80017a8 <gc_execute_line+0x230>
      if (axis_words ^ (1<<TOOL_LENGTH_OFFSET_AXIS)) { FAIL(STATUS_GCODE_G43_DYNAMIC_AXIS_ERROR); }
 800234c:	2025      	movs	r0, #37	; 0x25
 800234e:	f7ff ba2b 	b.w	80017a8 <gc_execute_line+0x230>
    if (axis_words) { FAIL(STATUS_GCODE_AXIS_WORDS_EXIST); } // [No axis words allowed]
 8002352:	201f      	movs	r0, #31
 8002354:	f7ff ba28 	b.w	80017a8 <gc_execute_line+0x230>
      if (gc_block.values.f == 0.0) { FAIL(STATUS_GCODE_UNDEFINED_FEED_RATE); } // [Feed rate undefined]
 8002358:	2016      	movs	r0, #22
 800235a:	f7ff ba25 	b.w	80017a8 <gc_execute_line+0x230>
          if (!(axis_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_AXIS_WORDS_IN_PLANE); } // [No axis words in plane]
 800235e:	2020      	movs	r0, #32
 8002360:	f7ff ba22 	b.w	80017a8 <gc_execute_line+0x230>
            if (h_x2_div_d < 0) { FAIL(STATUS_GCODE_ARC_RADIUS_ERROR); } // [Arc radius error]
 8002364:	2022      	movs	r0, #34	; 0x22
 8002366:	f7ff ba1f 	b.w	80017a8 <gc_execute_line+0x230>
            if (!(ijk_words & (bit(axis_0)|bit(axis_1)))) { FAIL(STATUS_GCODE_NO_OFFSETS_IN_PLANE); } // [No offsets in plane]
 800236a:	2023      	movs	r0, #35	; 0x23
 800236c:	f7ff ba1c 	b.w	80017a8 <gc_execute_line+0x230>
  if (value_words) { FAIL(STATUS_GCODE_UNUSED_WORDS); } // [Unused words]
 8002370:	2024      	movs	r0, #36	; 0x24
 8002372:	f7ff ba19 	b.w	80017a8 <gc_execute_line+0x230>
      return STATUS_MACHINE_NOT_HOMED;
 8002376:	2012      	movs	r0, #18
 8002378:	f7ff ba16 	b.w	80017a8 <gc_execute_line+0x230>
 800237c:	2000bfa4 	.word	0x2000bfa4
 8002380:	2000bfb0 	.word	0x2000bfb0

08002384 <ioTask>:
#define CLEARBITS(x,y) 		((x) &= (~(y))) 			// wyczysc bity

 */
osThreadId IoTaskHandle;

void ioTask(){
 8002384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

		for(uint8_t i=0;i<32;i++){
			if(HAL_GPIO_ReadPin(INPUTS_PINS[i].gpio,INPUTS_PINS[i].pin) == GPIO_PIN_SET){
				INPUTS |= 1ul << i;
			}else{
				INPUTS &= ~(1ul << i);
 8002386:	2701      	movs	r7, #1
			if(HAL_GPIO_ReadPin(INPUTS_PINS[i].gpio,INPUTS_PINS[i].pin) == GPIO_PIN_SET){
 8002388:	4e0e      	ldr	r6, [pc, #56]	; (80023c4 <ioTask+0x40>)
void ioTask(){
 800238a:	2400      	movs	r4, #0
 800238c:	4d0e      	ldr	r5, [pc, #56]	; (80023c8 <ioTask+0x44>)
			if(HAL_GPIO_ReadPin(INPUTS_PINS[i].gpio,INPUTS_PINS[i].pin) == GPIO_PIN_SET){
 800238e:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 8002392:	8899      	ldrh	r1, [r3, #4]
 8002394:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
 8002398:	f004 fe3a 	bl	8007010 <HAL_GPIO_ReadPin>
				INPUTS |= 1ul << i;
 800239c:	682b      	ldr	r3, [r5, #0]
			if(HAL_GPIO_ReadPin(INPUTS_PINS[i].gpio,INPUTS_PINS[i].pin) == GPIO_PIN_SET){
 800239e:	2801      	cmp	r0, #1
				INPUTS |= 1ul << i;
 80023a0:	bf0b      	itete	eq
 80023a2:	40a0      	lsleq	r0, r4
				INPUTS &= ~(1ul << i);
 80023a4:	fa07 f204 	lslne.w	r2, r7, r4
				INPUTS |= 1ul << i;
 80023a8:	4318      	orreq	r0, r3
				INPUTS &= ~(1ul << i);
 80023aa:	4393      	bicne	r3, r2
 80023ac:	f104 0401 	add.w	r4, r4, #1
				INPUTS |= 1ul << i;
 80023b0:	bf0c      	ite	eq
 80023b2:	6028      	streq	r0, [r5, #0]
				INPUTS &= ~(1ul << i);
 80023b4:	602b      	strne	r3, [r5, #0]
		for(uint8_t i=0;i<32;i++){
 80023b6:	2c20      	cmp	r4, #32
 80023b8:	d1e9      	bne.n	800238e <ioTask+0xa>
			}
		}
		osDelay(1);//sys.uptime++;
 80023ba:	2001      	movs	r0, #1
 80023bc:	f005 ff52 	bl	8008264 <osDelay>
		for(uint8_t i=0;i<32;i++){
 80023c0:	e7e3      	b.n	800238a <ioTask+0x6>
 80023c2:	bf00      	nop
 80023c4:	080122a8 	.word	0x080122a8
 80023c8:	2000c014 	.word	0x2000c014

080023cc <ioInit>:
	}
}

void ioInit(){
 80023cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	GPIO_InitTypeDef GPIO_Limits = {0};
 80023d0:	f04f 0a14 	mov.w	sl, #20
void ioInit(){
 80023d4:	b092      	sub	sp, #72	; 0x48
	GPIO_InitTypeDef GPIO_Limits = {0};
 80023d6:	4652      	mov	r2, sl
 80023d8:	2100      	movs	r1, #0
 80023da:	a801      	add	r0, sp, #4
 80023dc:	f00d faa6 	bl	800f92c <memset>
	GPIO_Limits.Pull = GPIO_PULLUP;
 80023e0:	f04f 0901 	mov.w	r9, #1
	GPIO_Limits.Mode = GPIO_MODE_INPUT;
	GPIO_Limits.Speed = GPIO_SPEED_FREQ_HIGH;
 80023e4:	f04f 0802 	mov.w	r8, #2
	GPIO_Limits.Pin = GPIO_PIN_2|GPIO_PIN_15|GPIO_PIN_14;
 80023e8:	f24c 0304 	movw	r3, #49156	; 0xc004
	HAL_GPIO_Init(GPIOB, &GPIO_Limits);
 80023ec:	a901      	add	r1, sp, #4
 80023ee:	484a      	ldr	r0, [pc, #296]	; (8002518 <ioInit+0x14c>)
	GPIO_Limits.Pull = GPIO_PULLUP;
 80023f0:	f8cd 900c 	str.w	r9, [sp, #12]
	GPIO_Limits.Speed = GPIO_SPEED_FREQ_HIGH;
 80023f4:	f8cd 8010 	str.w	r8, [sp, #16]
	GPIO_Limits.Pin = GPIO_PIN_2|GPIO_PIN_15|GPIO_PIN_14;
 80023f8:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_Limits);
 80023fa:	f004 fd23 	bl	8006e44 <HAL_GPIO_Init>
	GPIO_Limits.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 80023fe:	f44f 531c 	mov.w	r3, #9984	; 0x2700
	HAL_GPIO_Init(GPIOD, &GPIO_Limits);
 8002402:	4f46      	ldr	r7, [pc, #280]	; (800251c <ioInit+0x150>)
 8002404:	a901      	add	r1, sp, #4
 8002406:	4638      	mov	r0, r7
	GPIO_Limits.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_8|GPIO_PIN_9;
 8002408:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOD, &GPIO_Limits);
 800240a:	f004 fd1b 	bl	8006e44 <HAL_GPIO_Init>
	GPIO_Limits.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_11;
 800240e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	HAL_GPIO_Init(GPIOE, &GPIO_Limits);
 8002412:	a901      	add	r1, sp, #4
 8002414:	4842      	ldr	r0, [pc, #264]	; (8002520 <ioInit+0x154>)
	GPIO_Limits.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_11;
 8002416:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOE, &GPIO_Limits);
 8002418:	f004 fd14 	bl	8006e44 <HAL_GPIO_Init>
	GPIO_Limits.Pin = GPIO_PIN_15|GPIO_PIN_14;
 800241c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
	HAL_GPIO_Init(GPIOF, &GPIO_Limits);
 8002420:	4e40      	ldr	r6, [pc, #256]	; (8002524 <ioInit+0x158>)
 8002422:	a901      	add	r1, sp, #4
 8002424:	4630      	mov	r0, r6
	GPIO_Limits.Pin = GPIO_PIN_15|GPIO_PIN_14;
 8002426:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOF, &GPIO_Limits);
 8002428:	f004 fd0c 	bl	8006e44 <HAL_GPIO_Init>
	GPIO_Limits.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 800242c:	23ff      	movs	r3, #255	; 0xff
	HAL_GPIO_Init(GPIOG, &GPIO_Limits);
 800242e:	4d3e      	ldr	r5, [pc, #248]	; (8002528 <ioInit+0x15c>)
 8002430:	a901      	add	r1, sp, #4
 8002432:	4628      	mov	r0, r5
	GPIO_Limits.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8002434:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOG, &GPIO_Limits);
 8002436:	f004 fd05 	bl	8006e44 <HAL_GPIO_Init>
	GPIO_Limits.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800243a:	f64f 73c0 	movw	r3, #65472	; 0xffc0
	HAL_GPIO_Init(GPIOH, &GPIO_Limits);
 800243e:	4c3b      	ldr	r4, [pc, #236]	; (800252c <ioInit+0x160>)
 8002440:	a901      	add	r1, sp, #4
 8002442:	4620      	mov	r0, r4
	GPIO_Limits.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002444:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOH, &GPIO_Limits);
 8002446:	f004 fcfd 	bl	8006e44 <HAL_GPIO_Init>
	//-----------------------------------------------------------------------------------------------------------------------------------

	GPIO_InitTypeDef GPIO_Outputs= {0};
 800244a:	4652      	mov	r2, sl
 800244c:	2100      	movs	r1, #0
 800244e:	a806      	add	r0, sp, #24
 8002450:	f00d fa6c 	bl	800f92c <memset>
    GPIO_Outputs.Mode = GPIO_MODE_OUTPUT_PP;
 8002454:	f8cd 901c 	str.w	r9, [sp, #28]
    GPIO_Outputs.Pull = GPIO_NOPULL;
    GPIO_Outputs.Speed = GPIO_SPEED_FREQ_HIGH;
    //
    GPIO_Outputs.Pin = GPIO_PIN_11;
 8002458:	f44f 6900 	mov.w	r9, #2048	; 0x800
    GPIO_Outputs.Speed = GPIO_SPEED_FREQ_HIGH;
 800245c:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  	HAL_GPIO_Init(GPIOC, &GPIO_Outputs);
 8002460:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8002538 <ioInit+0x16c>
 8002464:	a906      	add	r1, sp, #24
 8002466:	4640      	mov	r0, r8
    GPIO_Outputs.Pin = GPIO_PIN_11;
 8002468:	f8cd 9018 	str.w	r9, [sp, #24]
  	HAL_GPIO_Init(GPIOC, &GPIO_Outputs);
 800246c:	f004 fcea 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_11, GPIO_PIN_RESET);
 8002470:	4640      	mov	r0, r8
    //
    GPIO_Outputs.Pin = GPIO_PIN_3;
 8002472:	f04f 0808 	mov.w	r8, #8
  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_11, GPIO_PIN_RESET);
 8002476:	2200      	movs	r2, #0
 8002478:	4649      	mov	r1, r9
 800247a:	f004 fdcf 	bl	800701c <HAL_GPIO_WritePin>
  	HAL_GPIO_Init(GPIOD, &GPIO_Outputs);
 800247e:	a906      	add	r1, sp, #24
 8002480:	4638      	mov	r0, r7
    GPIO_Outputs.Pin = GPIO_PIN_3;
 8002482:	f8cd 8018 	str.w	r8, [sp, #24]
  	HAL_GPIO_Init(GPIOD, &GPIO_Outputs);
 8002486:	f004 fcdd 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, GPIO_PIN_RESET);
 800248a:	4638      	mov	r0, r7
    //
    GPIO_Outputs.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13;
 800248c:	f44f 573c 	mov.w	r7, #12032	; 0x2f00
  	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, GPIO_PIN_RESET);
 8002490:	2200      	movs	r2, #0
 8002492:	4641      	mov	r1, r8
 8002494:	f004 fdc2 	bl	800701c <HAL_GPIO_WritePin>
  	HAL_GPIO_Init(GPIOF, &GPIO_Outputs);
 8002498:	a906      	add	r1, sp, #24
 800249a:	4630      	mov	r0, r6
    GPIO_Outputs.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13;
 800249c:	9706      	str	r7, [sp, #24]
  	HAL_GPIO_Init(GPIOF, &GPIO_Outputs);
 800249e:	f004 fcd1 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13, GPIO_PIN_RESET);
 80024a2:	4630      	mov	r0, r6

    GPIO_Outputs.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 80024a4:	f44f 4616 	mov.w	r6, #38400	; 0x9600
  	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13, GPIO_PIN_RESET);
 80024a8:	2200      	movs	r2, #0
 80024aa:	4639      	mov	r1, r7
 80024ac:	f004 fdb6 	bl	800701c <HAL_GPIO_WritePin>
  	HAL_GPIO_Init(GPIOG, &GPIO_Outputs);
 80024b0:	a906      	add	r1, sp, #24
 80024b2:	4628      	mov	r0, r5
    GPIO_Outputs.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 80024b4:	9606      	str	r6, [sp, #24]
  	HAL_GPIO_Init(GPIOG, &GPIO_Outputs);
 80024b6:	f004 fcc5 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 80024ba:	4628      	mov	r0, r5

    GPIO_Outputs.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 80024bc:	252c      	movs	r5, #44	; 0x2c
  	HAL_GPIO_WritePin(GPIOG,GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 80024be:	2200      	movs	r2, #0
 80024c0:	4631      	mov	r1, r6
 80024c2:	f004 fdab 	bl	800701c <HAL_GPIO_WritePin>
  	HAL_GPIO_Init(GPIOH, &GPIO_Outputs);
 80024c6:	a906      	add	r1, sp, #24
 80024c8:	4620      	mov	r0, r4
    GPIO_Outputs.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 80024ca:	9506      	str	r5, [sp, #24]
  	HAL_GPIO_Init(GPIOH, &GPIO_Outputs);
 80024cc:	f004 fcba 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOH,GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 80024d0:	4629      	mov	r1, r5
    //
    GPIO_Outputs.Pin = GPIO_PIN_1|GPIO_PIN_3; // GPIO_PIN_8 = LED
 80024d2:	250a      	movs	r5, #10
  	HAL_GPIO_WritePin(GPIOH,GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 80024d4:	2200      	movs	r2, #0
 80024d6:	4620      	mov	r0, r4
  	HAL_GPIO_Init(GPIOI, &GPIO_Outputs);
 80024d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  	HAL_GPIO_WritePin(GPIOH,GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 80024dc:	f004 fd9e 	bl	800701c <HAL_GPIO_WritePin>
  	HAL_GPIO_Init(GPIOI, &GPIO_Outputs);
 80024e0:	a906      	add	r1, sp, #24
 80024e2:	4620      	mov	r0, r4
    GPIO_Outputs.Pin = GPIO_PIN_1|GPIO_PIN_3; // GPIO_PIN_8 = LED
 80024e4:	9506      	str	r5, [sp, #24]
  	HAL_GPIO_Init(GPIOI, &GPIO_Outputs);
 80024e6:	f004 fcad 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(GPIOI,GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80024ea:	4629      	mov	r1, r5

    osThreadDef(IOsTask, ioTask, osPriorityNormal, 0, 64);
 80024ec:	4d10      	ldr	r5, [pc, #64]	; (8002530 <ioInit+0x164>)
  	HAL_GPIO_WritePin(GPIOI,GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80024ee:	4620      	mov	r0, r4
 80024f0:	2200      	movs	r2, #0
    osThreadDef(IOsTask, ioTask, osPriorityNormal, 0, 64);
 80024f2:	ac0b      	add	r4, sp, #44	; 0x2c
  	HAL_GPIO_WritePin(GPIOI,GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 80024f4:	f004 fd92 	bl	800701c <HAL_GPIO_WritePin>
    osThreadDef(IOsTask, ioTask, osPriorityNormal, 0, 64);
 80024f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002500:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    IoTaskHandle = osThreadCreate(osThread(IOsTask), NULL);
 8002504:	2100      	movs	r1, #0
 8002506:	a80b      	add	r0, sp, #44	; 0x2c
 8002508:	f005 fe84 	bl	8008214 <osThreadCreate>
 800250c:	4b09      	ldr	r3, [pc, #36]	; (8002534 <ioInit+0x168>)
 800250e:	6018      	str	r0, [r3, #0]
}
 8002510:	b012      	add	sp, #72	; 0x48
 8002512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002516:	bf00      	nop
 8002518:	40020400 	.word	0x40020400
 800251c:	40020c00 	.word	0x40020c00
 8002520:	40021000 	.word	0x40021000
 8002524:	40021400 	.word	0x40021400
 8002528:	40021800 	.word	0x40021800
 800252c:	40021c00 	.word	0x40021c00
 8002530:	08012238 	.word	0x08012238
 8002534:	2000c010 	.word	0x2000c010
 8002538:	40020800 	.word	0x40020800

0800253c <limits_init>:
 800253c:	4770      	bx	lr

0800253e <limits_disable>:
	}


}
// Disables hard limits.
void limits_disable(){
 800253e:	4770      	bx	lr

08002540 <limits_go_home>:
// the trigger point of the limit switches. The rapid stops are handled by a system level axis lock
// mask, which prevents the stepper algorithm from executing step pulses. Homing motions typically
// circumvent the processes for executing motions in normal operation.
// NOTE: Only the abort realtime command can interrupt this process.
// TODO: Move limit pin-specific calls to a general function for portability.
void limits_go_home(uint8_t cycle_mask){
 8002540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (sys.abort) { return; } // Block if system reset has been issued.
 8002544:	4d74      	ldr	r5, [pc, #464]	; (8002718 <limits_go_home+0x1d8>)
void limits_go_home(uint8_t cycle_mask){
 8002546:	b08d      	sub	sp, #52	; 0x34
  if (sys.abort) { return; } // Block if system reset has been issued.
 8002548:	786c      	ldrb	r4, [r5, #1]
void limits_go_home(uint8_t cycle_mask){
 800254a:	4683      	mov	fp, r0
  if (sys.abort) { return; } // Block if system reset has been issued.
 800254c:	2c00      	cmp	r4, #0
 800254e:	f040 80aa 	bne.w	80026a6 <limits_go_home+0x166>
    step_pin[idx] = get_step_pin_mask(idx);

    if (bit_istrue(cycle_mask,bit(idx))) {
      // Set target based on max_travel setting. Ensure homing switches engaged with search scalar.
      // NOTE: settings.max_travel[] is stored as a negative value.
      max_travel = MAX(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 8002552:	f20f 19bc 	addw	r9, pc, #444	; 0x1bc
 8002556:	e9d9 8900 	ldrd	r8, r9, [r9]
  memset(pl_data,0,sizeof(plan_line_data_t));
 800255a:	2214      	movs	r2, #20
 800255c:	4621      	mov	r1, r4
 800255e:	a807      	add	r0, sp, #28
 8002560:	f00d f9e4 	bl	800f92c <memset>
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 8002564:	2306      	movs	r3, #6
  float max_travel = 0.0;
 8002566:	f04f 0a00 	mov.w	sl, #0
  pl_data->condition = (PL_COND_FLAG_SYSTEM_MOTION|PL_COND_FLAG_NO_FEED_OVERRIDE);
 800256a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    step_pin[idx] = get_step_pin_mask(idx);
 800256e:	b2e0      	uxtb	r0, r4
 8002570:	f001 fe5e 	bl	8004230 <get_step_pin_mask>
 8002574:	ab03      	add	r3, sp, #12
 8002576:	5518      	strb	r0, [r3, r4]
    if (bit_istrue(cycle_mask,bit(idx))) {
 8002578:	fa4b f304 	asr.w	r3, fp, r4
 800257c:	07db      	lsls	r3, r3, #31
 800257e:	d518      	bpl.n	80025b2 <limits_go_home+0x72>
      max_travel = MAX(max_travel,(-HOMING_AXIS_SEARCH_SCALAR)*settings.max_travel[idx]);
 8002580:	4b66      	ldr	r3, [pc, #408]	; (800271c <limits_go_home+0x1dc>)
 8002582:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002586:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002588:	f7fd ff8e 	bl	80004a8 <__aeabi_f2d>
 800258c:	4642      	mov	r2, r8
 800258e:	464b      	mov	r3, r9
 8002590:	f7fd ffde 	bl	8000550 <__aeabi_dmul>
 8002594:	4606      	mov	r6, r0
 8002596:	460f      	mov	r7, r1
 8002598:	4650      	mov	r0, sl
 800259a:	f7fd ff85 	bl	80004a8 <__aeabi_f2d>
 800259e:	4632      	mov	r2, r6
 80025a0:	463b      	mov	r3, r7
 80025a2:	f7fe fa65 	bl	8000a70 <__aeabi_dcmpgt>
 80025a6:	b920      	cbnz	r0, 80025b2 <limits_go_home+0x72>
 80025a8:	4630      	mov	r0, r6
 80025aa:	4639      	mov	r1, r7
 80025ac:	f7fe fac8 	bl	8000b40 <__aeabi_d2f>
 80025b0:	4682      	mov	sl, r0
 80025b2:	3401      	adds	r4, #1
  for (idx=0; idx<N_AXIS; idx++) {
 80025b4:	2c03      	cmp	r4, #3
 80025b6:	d1da      	bne.n	800256e <limits_go_home+0x2e>
    }
  }

  // Set search mode with approach at seek rate to quickly engage the specified cycle_mask limit switches.
  bool approach = true;
  float homing_rate = settings.homing_seek_rate;
 80025b8:	4c58      	ldr	r4, [pc, #352]	; (800271c <limits_go_home+0x1dc>)
  bool approach = true;
 80025ba:	f04f 0801 	mov.w	r8, #1
  float homing_rate = settings.homing_seek_rate;
 80025be:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	2304      	movs	r3, #4
 80025c6:	9300      	str	r3, [sp, #0]

  uint8_t limit_state, axislock, n_active_axis;
  do {

    system_convert_array_steps_to_mpos(target,sys_position);
 80025c8:	ae04      	add	r6, sp, #16
 80025ca:	4955      	ldr	r1, [pc, #340]	; (8002720 <limits_go_home+0x1e0>)
 80025cc:	4630      	mov	r0, r6
 80025ce:	f002 fe35 	bl	800523c <system_convert_array_steps_to_mpos>
    // Initialize and declare variables needed for homing routine.
    axislock = 0;
    n_active_axis = 0;
 80025d2:	2000      	movs	r0, #0
    axislock = 0;
 80025d4:	4681      	mov	r9, r0
      if (bit_istrue(cycle_mask,bit(idx))) {
        n_active_axis++;
        sys_position[idx] = 0;
        // Set target direction based on cycle mask and homing cycle approach state.
        // NOTE: This happens to compile smaller than any other implementation tried.
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80025d6:	4602      	mov	r2, r0
        sys_position[idx] = 0;
 80025d8:	4603      	mov	r3, r0
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80025da:	f894 c0d6 	ldrb.w	ip, [r4, #214]	; 0xd6
          if (approach) { target[idx] = -max_travel; } else { target[idx] = max_travel; }
        } else {
          if (approach) { target[idx] = max_travel; } else { target[idx] = -max_travel; }
 80025de:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
      if (bit_istrue(cycle_mask,bit(idx))) {
 80025e2:	fa4b f702 	asr.w	r7, fp, r2
 80025e6:	07ff      	lsls	r7, r7, #31
 80025e8:	d517      	bpl.n	800261a <limits_go_home+0xda>
        sys_position[idx] = 0;
 80025ea:	4f4d      	ldr	r7, [pc, #308]	; (8002720 <limits_go_home+0x1e0>)
        n_active_axis++;
 80025ec:	3001      	adds	r0, #1
        sys_position[idx] = 0;
 80025ee:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80025f2:	fa4c f702 	asr.w	r7, ip, r2
 80025f6:	07ff      	lsls	r7, r7, #31
        n_active_axis++;
 80025f8:	b2c0      	uxtb	r0, r0
        if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80025fa:	d505      	bpl.n	8002608 <limits_go_home+0xc8>
          if (approach) { target[idx] = -max_travel; } else { target[idx] = max_travel; }
 80025fc:	f1b8 0f00 	cmp.w	r8, #0
 8002600:	d005      	beq.n	800260e <limits_go_home+0xce>
          if (approach) { target[idx] = max_travel; } else { target[idx] = -max_travel; }
 8002602:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8002606:	e004      	b.n	8002612 <limits_go_home+0xd2>
 8002608:	f1b8 0f00 	cmp.w	r8, #0
 800260c:	d0f9      	beq.n	8002602 <limits_go_home+0xc2>
 800260e:	f846 a022 	str.w	sl, [r6, r2, lsl #2]
        }
        // Apply axislock to the step port pins active in this cycle.
        axislock |= step_pin[idx];
 8002612:	af03      	add	r7, sp, #12
 8002614:	5cbf      	ldrb	r7, [r7, r2]
 8002616:	ea49 0907 	orr.w	r9, r9, r7
 800261a:	3201      	adds	r2, #1
    for (idx=0; idx<N_AXIS; idx++) {
 800261c:	2a03      	cmp	r2, #3
 800261e:	d1e0      	bne.n	80025e2 <limits_go_home+0xa2>
      }

    }
    homing_rate *= sqrt(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 8002620:	f7fd ff20 	bl	8000464 <__aeabi_ui2d>
 8002624:	f00e fb2a 	bl	8010c7c <sqrt>
 8002628:	4606      	mov	r6, r0
 800262a:	460f      	mov	r7, r1
 800262c:	9801      	ldr	r0, [sp, #4]
 800262e:	f7fd ff3b 	bl	80004a8 <__aeabi_f2d>
 8002632:	4632      	mov	r2, r6
 8002634:	463b      	mov	r3, r7
 8002636:	f7fd ff8b 	bl	8000550 <__aeabi_dmul>
    sys.homing_axis_lock = axislock;
 800263a:	f885 9006 	strb.w	r9, [r5, #6]
    homing_rate *= sqrt(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 800263e:	f7fe fa7f 	bl	8000b40 <__aeabi_d2f>
    // Perform homing cycle. Planner buffer should be empty, as required to initiate the homing cycle.
    pl_data->feed_rate = homing_rate; // Set current homing rate.
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 8002642:	a907      	add	r1, sp, #28
    homing_rate *= sqrt(n_active_axis); // [sqrt(N_AXIS)] Adjust so individual axes all move at homing rate.
 8002644:	9007      	str	r0, [sp, #28]
    plan_buffer_line(target, pl_data); // Bypass mc_line(). Directly plan homing motion.
 8002646:	a804      	add	r0, sp, #16
 8002648:	f000 fe4a 	bl	80032e0 <plan_buffer_line>
    sys.step_control = STEP_CONTROL_EXECUTE_SYS_MOTION; // Set to execute homing motion and clear existing flags.
 800264c:	2304      	movs	r3, #4
 800264e:	712b      	strb	r3, [r5, #4]
    st_prep_buffer(); // Prep and fill segment buffer from newly planned block.
 8002650:	f002 f87e 	bl	8004750 <st_prep_buffer>
    st_wake_up(); // Initiate motion
 8002654:	f001 feb8 	bl	80043c8 <st_wake_up>
    do {
      if (approach) {
 8002658:	f1b8 0f00 	cmp.w	r8, #0
 800265c:	d001      	beq.n	8002662 <limits_go_home+0x122>
            if (limit_state & (1 << idx)) {
                axislock &= ~(step_pin[idx]);
            }
          }
        }
        sys.homing_axis_lock = axislock;
 800265e:	f885 9006 	strb.w	r9, [r5, #6]
      }
      st_prep_buffer(); // Check and prep segment buffer. NOTE: Should take no longer than 200us.
 8002662:	f002 f875 	bl	8004750 <st_prep_buffer>
      // Exit routines: No time to run protocol_execute_realtime() in this loop.
      if (sys_rt_exec_state & (EXEC_SAFETY_DOOR | EXEC_RESET | EXEC_CYCLE_STOP)) {
 8002666:	4b2f      	ldr	r3, [pc, #188]	; (8002724 <limits_go_home+0x1e4>)
 8002668:	781a      	ldrb	r2, [r3, #0]
 800266a:	f012 0f34 	tst.w	r2, #52	; 0x34
 800266e:	d020      	beq.n	80026b2 <limits_go_home+0x172>
        uint8_t rt_exec = sys_rt_exec_state;
 8002670:	781e      	ldrb	r6, [r3, #0]
 8002672:	b2f6      	uxtb	r6, r6
        // Homing failure condition: Reset issued during cycle.
        if (rt_exec & EXEC_RESET) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8002674:	06f3      	lsls	r3, r6, #27
 8002676:	d502      	bpl.n	800267e <limits_go_home+0x13e>
 8002678:	2006      	movs	r0, #6
 800267a:	f002 fda7 	bl	80051cc <system_set_exec_alarm>
        // Homing failure condition: Safety door was opened.
        if (rt_exec & EXEC_SAFETY_DOOR) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_DOOR); }
 800267e:	06b7      	lsls	r7, r6, #26
 8002680:	d502      	bpl.n	8002688 <limits_go_home+0x148>
 8002682:	2007      	movs	r0, #7
 8002684:	f002 fda2 	bl	80051cc <system_set_exec_alarm>
        // Homing failure condition: Limit switch still engaged after pull-off motion
        if (!approach && (limits_get_state() & cycle_mask)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_PULLOFF); }
        // Homing failure condition: Limit switch not found during approach.
        if (approach && (rt_exec & EXEC_CYCLE_STOP)) { system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_APPROACH); }
 8002688:	f1b8 0f00 	cmp.w	r8, #0
 800268c:	d004      	beq.n	8002698 <limits_go_home+0x158>
 800268e:	0776      	lsls	r6, r6, #29
 8002690:	d502      	bpl.n	8002698 <limits_go_home+0x158>
 8002692:	2009      	movs	r0, #9
 8002694:	f002 fd9a 	bl	80051cc <system_set_exec_alarm>
        if (sys_rt_exec_alarm) {
 8002698:	4b23      	ldr	r3, [pc, #140]	; (8002728 <limits_go_home+0x1e8>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	b133      	cbz	r3, 80026ac <limits_go_home+0x16c>
          mc_reset(); // Stop motors, if they are running.
 800269e:	f000 fae3 	bl	8002c68 <mc_reset>
          protocol_execute_realtime();
 80026a2:	f001 f9e3 	bl	8003a6c <protocol_execute_realtime>

      sys_position[idx] = set_axis_position;
    }
  }
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
}
 80026a6:	b00d      	add	sp, #52	; 0x34
 80026a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 80026ac:	2004      	movs	r0, #4
 80026ae:	f002 fd85 	bl	80051bc <system_clear_exec_state_flag>
    st_reset(); // Immediately force kill steppers and reset step segment buffer.
 80026b2:	f002 f807 	bl	80046c4 <st_reset>
    delay_ms(settings.homing_debounce_delay); // Delay to allow transient dynamics to dissipate.
 80026b6:	f8b4 00e0 	ldrh.w	r0, [r4, #224]	; 0xe0
 80026ba:	f000 fb87 	bl	8002dcc <delay_ms>
    if (approach) {
 80026be:	f098 0801 	eors.w	r8, r8, #1
 80026c2:	d01d      	beq.n	8002700 <limits_go_home+0x1c0>
      max_travel = settings.homing_pulloff*HOMING_AXIS_LOCATE_SCALAR;
 80026c4:	4919      	ldr	r1, [pc, #100]	; (800272c <limits_go_home+0x1ec>)
 80026c6:	f8d4 00e4 	ldr.w	r0, [r4, #228]	; 0xe4
 80026ca:	f7fe fb97 	bl	8000dfc <__aeabi_fmul>
 80026ce:	4682      	mov	sl, r0
      homing_rate = settings.homing_feed_rate;
 80026d0:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
      homing_rate = settings.homing_seek_rate;
 80026d4:	9301      	str	r3, [sp, #4]
 80026d6:	9b00      	ldr	r3, [sp, #0]
 80026d8:	1e5a      	subs	r2, r3, #1
  } while (n_cycle-- > 0);
 80026da:	f012 03ff 	ands.w	r3, r2, #255	; 0xff
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	f47f af72 	bne.w	80025c8 <limits_go_home+0x88>
      sys_position[idx] = set_axis_position;
 80026e4:	4619      	mov	r1, r3
 80026e6:	4a0e      	ldr	r2, [pc, #56]	; (8002720 <limits_go_home+0x1e0>)
    if (cycle_mask & bit(idx)) {
 80026e8:	fa4b f003 	asr.w	r0, fp, r3
 80026ec:	07c0      	lsls	r0, r0, #31
      sys_position[idx] = set_axis_position;
 80026ee:	bf48      	it	mi
 80026f0:	f842 1023 	strmi.w	r1, [r2, r3, lsl #2]
 80026f4:	3301      	adds	r3, #1
  for (idx=0; idx<N_AXIS; idx++) {
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d1f6      	bne.n	80026e8 <limits_go_home+0x1a8>
  sys.step_control = STEP_CONTROL_NORMAL_OP; // Return step control to normal operation.
 80026fa:	2300      	movs	r3, #0
 80026fc:	712b      	strb	r3, [r5, #4]
 80026fe:	e7d2      	b.n	80026a6 <limits_go_home+0x166>
      max_travel = settings.homing_pulloff;
 8002700:	f8d4 a0e4 	ldr.w	sl, [r4, #228]	; 0xe4
      homing_rate = settings.homing_seek_rate;
 8002704:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 8002708:	e7e4      	b.n	80026d4 <limits_go_home+0x194>
 800270a:	bf00      	nop
 800270c:	f3af 8000 	nop.w
 8002710:	9999999a 	.word	0x9999999a
 8002714:	bff19999 	.word	0xbff19999
 8002718:	2000ca14 	.word	0x2000ca14
 800271c:	2000c01c 	.word	0x2000c01c
 8002720:	2000ca3c 	.word	0x2000ca3c
 8002724:	2000ca29 	.word	0x2000ca29
 8002728:	2000ca48 	.word	0x2000ca48
 800272c:	40a00000 	.word	0x40a00000

08002730 <limits_soft_check>:
// Performs a soft limit check. Called from mc_line() only. Assumes the machine has been homed,
// the workspace volume is in all negative space, and the system is in normal operation.
// NOTE: Used by jogging to limit travel within soft-limit volume.
void limits_soft_check(float *target){
 8002730:	b510      	push	{r4, lr}
  if (system_check_travel_limits(target)) {
 8002732:	f002 fdbf 	bl	80052b4 <system_check_travel_limits>
 8002736:	b1c0      	cbz	r0, 800276a <limits_soft_check+0x3a>
    sys.soft_limit = true;
 8002738:	2201      	movs	r2, #1
 800273a:	4c0c      	ldr	r4, [pc, #48]	; (800276c <limits_soft_check+0x3c>)
    // Force feed hold if cycle is active. All buffered blocks are guaranteed to be within
    // workspace volume so just come to a controlled stop so position is not lost. When complete
    // enter alarm mode.
    if (sys.state == STATE_CYCLE) {
 800273c:	7820      	ldrb	r0, [r4, #0]
    sys.soft_limit = true;
 800273e:	70e2      	strb	r2, [r4, #3]
    if (sys.state == STATE_CYCLE) {
 8002740:	2808      	cmp	r0, #8
 8002742:	d008      	beq.n	8002756 <limits_soft_check+0x26>
      do {
        protocol_execute_realtime();
        if (sys.abort) { return; }
      } while ( sys.state != STATE_IDLE );
    }
    mc_reset(); // Issue system reset and ensure spindle and coolant are shutdown.
 8002744:	f000 fa90 	bl	8002c68 <mc_reset>
    system_set_exec_alarm(EXEC_ALARM_SOFT_LIMIT); // Indicate soft limit critical event
 8002748:	2002      	movs	r0, #2
 800274a:	f002 fd3f 	bl	80051cc <system_set_exec_alarm>
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
    return;
  }
}
 800274e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    protocol_execute_realtime(); // Execute to enter critical event loop and system abort
 8002752:	f001 b98b 	b.w	8003a6c <protocol_execute_realtime>
      system_set_exec_state_flag(EXEC_FEED_HOLD);
 8002756:	f002 fd29 	bl	80051ac <system_set_exec_state_flag>
        protocol_execute_realtime();
 800275a:	f001 f987 	bl	8003a6c <protocol_execute_realtime>
        if (sys.abort) { return; }
 800275e:	7863      	ldrb	r3, [r4, #1]
 8002760:	b91b      	cbnz	r3, 800276a <limits_soft_check+0x3a>
      } while ( sys.state != STATE_IDLE );
 8002762:	7823      	ldrb	r3, [r4, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1f8      	bne.n	800275a <limits_soft_check+0x2a>
 8002768:	e7ec      	b.n	8002744 <limits_soft_check+0x14>
 800276a:	bd10      	pop	{r4, pc}
 800276c:	2000ca14 	.word	0x2000ca14

08002770 <mc_line>:
// (1 minute)/feed_rate time.
// NOTE: This is the primary gateway to the grbl planner. All line motions, including arc line
// segments, must pass through this routine before being passed to the planner. The seperation of
// mc_line and plan_buffer_line is done primarily to place non-planner-type functions from being
// in the planner and to let backlash compensation or canned cycle integration simple and direct.
void mc_line(float *target, plan_line_data_t *pl_data){
 8002770:	b570      	push	{r4, r5, r6, lr}
  // If enabled, check for soft limit violations. Placed here all line motions are picked up
  // from everywhere in Grbl.
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8002772:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <mc_line+0x48>)
void mc_line(float *target, plan_line_data_t *pl_data){
 8002774:	4605      	mov	r5, r0
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 8002776:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
void mc_line(float *target, plan_line_data_t *pl_data){
 800277a:	460e      	mov	r6, r1
  if (bit_istrue(settings.flags,BITFLAG_SOFT_LIMIT_ENABLE)) {
 800277c:	f013 0f20 	tst.w	r3, #32
 8002780:	4c0e      	ldr	r4, [pc, #56]	; (80027bc <mc_line+0x4c>)
 8002782:	d004      	beq.n	800278e <mc_line+0x1e>
    // NOTE: Block jog state. Jogging is a special case and soft limits are handled independently.
    if (sys.state != STATE_JOG) { limits_soft_check(target); }
 8002784:	7823      	ldrb	r3, [r4, #0]
 8002786:	2b20      	cmp	r3, #32
 8002788:	d001      	beq.n	800278e <mc_line+0x1e>
 800278a:	f7ff ffd1 	bl	8002730 <limits_soft_check>
  }

  // If in check gcode mode, prevent motion by blocking planner. Soft limits still work.
  if (sys.state == STATE_CHECK_MODE) { return; }
 800278e:	7823      	ldrb	r3, [r4, #0]
 8002790:	2b02      	cmp	r3, #2
 8002792:	d00f      	beq.n	80027b4 <mc_line+0x44>
  // parser and planner are separate from the system machine positions, this is doable.

  // If the buffer is full: good! That means we are well ahead of the robot.
  // Remain in this loop until there is room in the buffer.
  do {
    protocol_execute_realtime(); // Check for any run-time commands
 8002794:	f001 f96a 	bl	8003a6c <protocol_execute_realtime>
    if (sys.abort) { return; } // Bail, if system abort.
 8002798:	7863      	ldrb	r3, [r4, #1]
 800279a:	b95b      	cbnz	r3, 80027b4 <mc_line+0x44>
    if ( plan_check_full_buffer() ) { protocol_auto_cycle_start(); } // Auto-cycle start when buffer is full.
 800279c:	f000 fcf2 	bl	8003184 <plan_check_full_buffer>
 80027a0:	b110      	cbz	r0, 80027a8 <mc_line+0x38>
 80027a2:	f000 ffb3 	bl	800370c <protocol_auto_cycle_start>
 80027a6:	e7f5      	b.n	8002794 <mc_line+0x24>
    else { break; }
  } while (1);

  // Plan and queue motion into planner buffer
  // uint8_t plan_status; // Not used in normal operation.
  plan_buffer_line(target, pl_data);
 80027a8:	4631      	mov	r1, r6
 80027aa:	4628      	mov	r0, r5
}
 80027ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  plan_buffer_line(target, pl_data);
 80027b0:	f000 bd96 	b.w	80032e0 <plan_buffer_line>
 80027b4:	bd70      	pop	{r4, r5, r6, pc}
 80027b6:	bf00      	nop
 80027b8:	2000c01c 	.word	0x2000c01c
 80027bc:	2000ca14 	.word	0x2000ca14

080027c0 <mc_arc>:
// the direction of helical travel, radius == circle radius, isclockwise boolean. Used
// for vector transformation direction.
// The arc is approximated by generating a huge number of tiny, linear segments. The chordal tolerance
// of each segment is configured in settings.arc_tolerance, which is defined to be the maximum normal
// distance from segment to the circle when the end points both lie on the circle.
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 80027c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027c4:	461c      	mov	r4, r3
 80027c6:	4692      	mov	sl, r2
 80027c8:	b08f      	sub	sp, #60	; 0x3c
 80027ca:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 80027ce:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
  float center_axis0 = position[axis_0] + offset[axis_0];
 80027d8:	f854 b025 	ldr.w	fp, [r4, r5, lsl #2]
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 80027dc:	9304      	str	r3, [sp, #16]
  float center_axis0 = position[axis_0] + offset[axis_0];
 80027de:	00ab      	lsls	r3, r5, #2
 80027e0:	441a      	add	r2, r3
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 80027e2:	9001      	str	r0, [sp, #4]
  float center_axis0 = position[axis_0] + offset[axis_0];
 80027e4:	18e3      	adds	r3, r4, r3
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 80027e6:	9100      	str	r1, [sp, #0]
  float center_axis0 = position[axis_0] + offset[axis_0];
 80027e8:	4658      	mov	r0, fp
 80027ea:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80027ee:	9208      	str	r2, [sp, #32]
 80027f0:	9309      	str	r3, [sp, #36]	; 0x24
 80027f2:	f7fe f9fb 	bl	8000bec <__addsf3>
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 80027f6:	f89d 6068 	ldrb.w	r6, [sp, #104]	; 0x68
  float center_axis0 = position[axis_0] + offset[axis_0];
 80027fa:	9003      	str	r0, [sp, #12]
  float center_axis1 = position[axis_1] + offset[axis_1];
 80027fc:	00b3      	lsls	r3, r6, #2
 80027fe:	eb0a 0203 	add.w	r2, sl, r3
 8002802:	18e3      	adds	r3, r4, r3
 8002804:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
 8002808:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
 800280c:	4620      	mov	r0, r4
 800280e:	920a      	str	r2, [sp, #40]	; 0x28
 8002810:	930b      	str	r3, [sp, #44]	; 0x2c
 8002812:	f7fe f9eb 	bl	8000bec <__addsf3>
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
  float r_axis1 = -offset[axis_1];
  float rt_axis0 = target[axis_0] - center_axis0;
 8002816:	9b01      	ldr	r3, [sp, #4]
 8002818:	9903      	ldr	r1, [sp, #12]
  float center_axis1 = position[axis_1] + offset[axis_1];
 800281a:	9006      	str	r0, [sp, #24]
  float rt_axis0 = target[axis_0] - center_axis0;
 800281c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002820:	f7fe f9e2 	bl	8000be8 <__aeabi_fsub>
  float rt_axis1 = target[axis_1] - center_axis1;
 8002824:	9b01      	ldr	r3, [sp, #4]
  float rt_axis0 = target[axis_0] - center_axis0;
 8002826:	4605      	mov	r5, r0
  float rt_axis1 = target[axis_1] - center_axis1;
 8002828:	9906      	ldr	r1, [sp, #24]
 800282a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800282e:	f7fe f9db 	bl	8000be8 <__aeabi_fsub>
  float r_axis0 = -offset[axis_0];  // Radius vector from center to current location
 8002832:	f10b 4b00 	add.w	fp, fp, #2147483648	; 0x80000000
  float rt_axis1 = target[axis_1] - center_axis1;
 8002836:	4681      	mov	r9, r0

  // CCW angle between position and target from circle center. Only one atan2() trig computation required.
  float angular_travel = atan2(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8002838:	4629      	mov	r1, r5
 800283a:	4658      	mov	r0, fp
 800283c:	f7fe fade 	bl	8000dfc <__aeabi_fmul>
  float r_axis1 = -offset[axis_1];
 8002840:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  float angular_travel = atan2(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8002844:	4606      	mov	r6, r0
 8002846:	4649      	mov	r1, r9
 8002848:	4620      	mov	r0, r4
 800284a:	f7fe fad7 	bl	8000dfc <__aeabi_fmul>
 800284e:	4601      	mov	r1, r0
 8002850:	4630      	mov	r0, r6
 8002852:	f7fe f9cb 	bl	8000bec <__addsf3>
 8002856:	f7fd fe27 	bl	80004a8 <__aeabi_f2d>
 800285a:	4606      	mov	r6, r0
 800285c:	460f      	mov	r7, r1
 800285e:	4658      	mov	r0, fp
 8002860:	4649      	mov	r1, r9
 8002862:	f7fe facb 	bl	8000dfc <__aeabi_fmul>
 8002866:	4629      	mov	r1, r5
 8002868:	4681      	mov	r9, r0
 800286a:	4620      	mov	r0, r4
 800286c:	f7fe fac6 	bl	8000dfc <__aeabi_fmul>
 8002870:	4601      	mov	r1, r0
 8002872:	4648      	mov	r0, r9
 8002874:	f7fe f9b8 	bl	8000be8 <__aeabi_fsub>
 8002878:	f7fd fe16 	bl	80004a8 <__aeabi_f2d>
 800287c:	463b      	mov	r3, r7
 800287e:	4632      	mov	r2, r6
void mc_arc(float *target, plan_line_data_t *pl_data, float *position, float *offset, float radius,uint8_t axis_0, uint8_t axis_1, uint8_t axis_linear, uint8_t is_clockwise_arc){
 8002880:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  float angular_travel = atan2(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 8002884:	f00e f9f8 	bl	8010c78 <atan2>
 8002888:	f7fe f95a 	bl	8000b40 <__aeabi_d2f>
  if (is_clockwise_arc) { // Correct atan2 output per direction
 800288c:	9b04      	ldr	r3, [sp, #16]
  float angular_travel = atan2(r_axis0*rt_axis1-r_axis1*rt_axis0, r_axis0*rt_axis0+r_axis1*rt_axis1);
 800288e:	4605      	mov	r5, r0
  if (is_clockwise_arc) { // Correct atan2 output per direction
 8002890:	2b00      	cmp	r3, #0
 8002892:	d04c      	beq.n	800292e <mc_arc+0x16e>
    if (angular_travel >= -ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel -= 2*M_PI; }
 8002894:	f7fd fe08 	bl	80004a8 <__aeabi_f2d>
 8002898:	a39d      	add	r3, pc, #628	; (adr r3, 8002b10 <mc_arc+0x350>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	4606      	mov	r6, r0
 80028a0:	460f      	mov	r7, r1
 80028a2:	f7fe f8db 	bl	8000a5c <__aeabi_dcmpge>
 80028a6:	b148      	cbz	r0, 80028bc <mc_arc+0xfc>
 80028a8:	a39b      	add	r3, pc, #620	; (adr r3, 8002b18 <mc_arc+0x358>)
 80028aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ae:	4630      	mov	r0, r6
 80028b0:	4639      	mov	r1, r7
 80028b2:	f7fd fc99 	bl	80001e8 <__aeabi_dsub>
  } else {
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 80028b6:	f7fe f943 	bl	8000b40 <__aeabi_d2f>
 80028ba:	4605      	mov	r5, r0

  // NOTE: Segment end points are on the arc, which can lead to the arc diameter being smaller by up to
  // (2x) settings.arc_tolerance. For 99% of users, this is just fine. If a different arc segment fit
  // is desired, i.e. least-squares, midpoint on arc, just change the mm_per_arc_segment calculation.
  // For the intended uses of Grbl, this value shouldn't exceed 2000 for the strictest of cases.
  uint16_t segments = floor(fabs(0.5*angular_travel*radius)/sqrt(settings.arc_tolerance*(2*radius - settings.arc_tolerance)) );
 80028bc:	4b9c      	ldr	r3, [pc, #624]	; (8002b30 <mc_arc+0x370>)
 80028be:	4641      	mov	r1, r8
 80028c0:	f8d3 60c0 	ldr.w	r6, [r3, #192]	; 0xc0
 80028c4:	4640      	mov	r0, r8
 80028c6:	f7fe f991 	bl	8000bec <__addsf3>
 80028ca:	4631      	mov	r1, r6
 80028cc:	f7fe f98c 	bl	8000be8 <__aeabi_fsub>
 80028d0:	4631      	mov	r1, r6
 80028d2:	f7fe fa93 	bl	8000dfc <__aeabi_fmul>
 80028d6:	f7fd fde7 	bl	80004a8 <__aeabi_f2d>
 80028da:	f00e f9cf 	bl	8010c7c <sqrt>
 80028de:	4606      	mov	r6, r0
 80028e0:	4628      	mov	r0, r5
 80028e2:	460f      	mov	r7, r1
 80028e4:	f7fd fde0 	bl	80004a8 <__aeabi_f2d>
 80028e8:	2200      	movs	r2, #0
 80028ea:	4b92      	ldr	r3, [pc, #584]	; (8002b34 <mc_arc+0x374>)
 80028ec:	f7fd fe30 	bl	8000550 <__aeabi_dmul>
 80028f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80028f4:	4640      	mov	r0, r8
 80028f6:	f7fd fdd7 	bl	80004a8 <__aeabi_f2d>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002902:	f7fd fe25 	bl	8000550 <__aeabi_dmul>
 8002906:	463b      	mov	r3, r7
 8002908:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800290c:	4632      	mov	r2, r6
 800290e:	4639      	mov	r1, r7
 8002910:	f7fd ff48 	bl	80007a4 <__aeabi_ddiv>
 8002914:	f00e f838 	bl	8010988 <floor>
 8002918:	f7fe f8f2 	bl	8000b00 <__aeabi_d2uiz>
 800291c:	b286      	uxth	r6, r0

  if (segments) {
 800291e:	b9ce      	cbnz	r6, 8002954 <mc_arc+0x194>
      // Bail mid-circle on system abort. Runtime command check already performed by mc_line.
      if (sys.abort) { return; }
    }
  }
  // Ensure last segment arrives at target location.
  mc_line(target, pl_data);
 8002920:	9900      	ldr	r1, [sp, #0]
 8002922:	9801      	ldr	r0, [sp, #4]
}
 8002924:	b00f      	add	sp, #60	; 0x3c
 8002926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mc_line(target, pl_data);
 800292a:	f7ff bf21 	b.w	8002770 <mc_line>
    if (angular_travel <= ARC_ANGULAR_TRAVEL_EPSILON) { angular_travel += 2*M_PI; }
 800292e:	f7fd fdbb 	bl	80004a8 <__aeabi_f2d>
 8002932:	a37b      	add	r3, pc, #492	; (adr r3, 8002b20 <mc_arc+0x360>)
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	4606      	mov	r6, r0
 800293a:	460f      	mov	r7, r1
 800293c:	f7fe f884 	bl	8000a48 <__aeabi_dcmple>
 8002940:	2800      	cmp	r0, #0
 8002942:	d0bb      	beq.n	80028bc <mc_arc+0xfc>
 8002944:	a374      	add	r3, pc, #464	; (adr r3, 8002b18 <mc_arc+0x358>)
 8002946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294a:	4630      	mov	r0, r6
 800294c:	4639      	mov	r1, r7
 800294e:	f7fd fc4d 	bl	80001ec <__adddf3>
 8002952:	e7b0      	b.n	80028b6 <mc_arc+0xf6>
    if (pl_data->condition & PL_COND_FLAG_INVERSE_TIME) {
 8002954:	9b00      	ldr	r3, [sp, #0]
 8002956:	7a1f      	ldrb	r7, [r3, #8]
 8002958:	073b      	lsls	r3, r7, #28
 800295a:	d50c      	bpl.n	8002976 <mc_arc+0x1b6>
      pl_data->feed_rate *= segments;
 800295c:	4630      	mov	r0, r6
 800295e:	f7fe f9f9 	bl	8000d54 <__aeabi_i2f>
 8002962:	9b00      	ldr	r3, [sp, #0]
 8002964:	4601      	mov	r1, r0
 8002966:	6818      	ldr	r0, [r3, #0]
 8002968:	f7fe fa48 	bl	8000dfc <__aeabi_fmul>
 800296c:	9b00      	ldr	r3, [sp, #0]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 800296e:	f027 0708 	bic.w	r7, r7, #8
      pl_data->feed_rate *= segments;
 8002972:	6018      	str	r0, [r3, #0]
      bit_false(pl_data->condition,PL_COND_FLAG_INVERSE_TIME); // Force as feed absolute mode over arc segments.
 8002974:	721f      	strb	r7, [r3, #8]
    float theta_per_segment = angular_travel/segments;
 8002976:	4630      	mov	r0, r6
 8002978:	f7fe f9ec 	bl	8000d54 <__aeabi_i2f>
 800297c:	4680      	mov	r8, r0
 800297e:	4601      	mov	r1, r0
 8002980:	4628      	mov	r0, r5
 8002982:	f7fe faef 	bl	8000f64 <__aeabi_fdiv>
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 8002986:	9b02      	ldr	r3, [sp, #8]
 8002988:	9a02      	ldr	r2, [sp, #8]
 800298a:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800298e:	9304      	str	r3, [sp, #16]
 8002990:	9b02      	ldr	r3, [sp, #8]
    float theta_per_segment = angular_travel/segments;
 8002992:	4607      	mov	r7, r0
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 8002994:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
 8002998:	9b01      	ldr	r3, [sp, #4]
 800299a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800299e:	f7fe f923 	bl	8000be8 <__aeabi_fsub>
 80029a2:	4641      	mov	r1, r8
 80029a4:	f7fe fade 	bl	8000f64 <__aeabi_fdiv>
    float cos_T = 2.0 - theta_per_segment*theta_per_segment;
 80029a8:	4639      	mov	r1, r7
    float linear_per_segment = (target[axis_linear] - position[axis_linear])/segments;
 80029aa:	900c      	str	r0, [sp, #48]	; 0x30
    float cos_T = 2.0 - theta_per_segment*theta_per_segment;
 80029ac:	4638      	mov	r0, r7
 80029ae:	f7fe fa25 	bl	8000dfc <__aeabi_fmul>
 80029b2:	4601      	mov	r1, r0
 80029b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80029b8:	f7fe f916 	bl	8000be8 <__aeabi_fsub>
 80029bc:	4605      	mov	r5, r0
    float sin_T = theta_per_segment*0.16666667*(cos_T + 4.0);
 80029be:	4638      	mov	r0, r7
 80029c0:	f7fd fd72 	bl	80004a8 <__aeabi_f2d>
 80029c4:	a358      	add	r3, pc, #352	; (adr r3, 8002b28 <mc_arc+0x368>)
 80029c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ca:	f7fd fdc1 	bl	8000550 <__aeabi_dmul>
 80029ce:	4680      	mov	r8, r0
 80029d0:	4628      	mov	r0, r5
 80029d2:	4689      	mov	r9, r1
 80029d4:	f7fd fd68 	bl	80004a8 <__aeabi_f2d>
 80029d8:	2200      	movs	r2, #0
 80029da:	4b57      	ldr	r3, [pc, #348]	; (8002b38 <mc_arc+0x378>)
 80029dc:	f7fd fc06 	bl	80001ec <__adddf3>
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4640      	mov	r0, r8
 80029e6:	4649      	mov	r1, r9
 80029e8:	f7fd fdb2 	bl	8000550 <__aeabi_dmul>
 80029ec:	f7fe f8a8 	bl	8000b40 <__aeabi_d2f>
    cos_T *= 0.5;
 80029f0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
    float sin_T = theta_per_segment*0.16666667*(cos_T + 4.0);
 80029f4:	9002      	str	r0, [sp, #8]
    cos_T *= 0.5;
 80029f6:	4628      	mov	r0, r5
 80029f8:	f7fe fa00 	bl	8000dfc <__aeabi_fmul>
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 80029fc:	2501      	movs	r5, #1
    uint8_t count = 0;
 80029fe:	f04f 0800 	mov.w	r8, #0
    cos_T *= 0.5;
 8002a02:	9007      	str	r0, [sp, #28]
    for (i = 1; i<segments; i++) { // Increment (segments-1).
 8002a04:	b2ab      	uxth	r3, r5
 8002a06:	429e      	cmp	r6, r3
 8002a08:	d98a      	bls.n	8002920 <mc_arc+0x160>
      if (count < N_ARC_CORRECTION) {
 8002a0a:	f1b8 0f0b 	cmp.w	r8, #11
 8002a0e:	d83f      	bhi.n	8002a90 <mc_arc+0x2d0>
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 8002a10:	9902      	ldr	r1, [sp, #8]
 8002a12:	4658      	mov	r0, fp
 8002a14:	f7fe f9f2 	bl	8000dfc <__aeabi_fmul>
 8002a18:	9907      	ldr	r1, [sp, #28]
 8002a1a:	4681      	mov	r9, r0
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7fe f9ed 	bl	8000dfc <__aeabi_fmul>
 8002a22:	4601      	mov	r1, r0
 8002a24:	4648      	mov	r0, r9
 8002a26:	f7fe f8e1 	bl	8000bec <__addsf3>
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8002a2a:	9907      	ldr	r1, [sp, #28]
        r_axisi = r_axis0*sin_T + r_axis1*cos_T;
 8002a2c:	4681      	mov	r9, r0
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8002a2e:	4658      	mov	r0, fp
 8002a30:	f7fe f9e4 	bl	8000dfc <__aeabi_fmul>
 8002a34:	9902      	ldr	r1, [sp, #8]
 8002a36:	4683      	mov	fp, r0
 8002a38:	4620      	mov	r0, r4
 8002a3a:	f7fe f9df 	bl	8000dfc <__aeabi_fmul>
 8002a3e:	4601      	mov	r1, r0
 8002a40:	4658      	mov	r0, fp
 8002a42:	f7fe f8d1 	bl	8000be8 <__aeabi_fsub>
        r_axis1 = r_axisi;
 8002a46:	464c      	mov	r4, r9
        r_axis0 = r_axis0*cos_T - r_axis1*sin_T;
 8002a48:	4683      	mov	fp, r0
        count++;
 8002a4a:	f108 0801 	add.w	r8, r8, #1
 8002a4e:	fa5f f888 	uxtb.w	r8, r8
      position[axis_0] = center_axis0 + r_axis0;
 8002a52:	9903      	ldr	r1, [sp, #12]
 8002a54:	4658      	mov	r0, fp
 8002a56:	f7fe f8c9 	bl	8000bec <__addsf3>
 8002a5a:	9b08      	ldr	r3, [sp, #32]
      position[axis_1] = center_axis1 + r_axis1;
 8002a5c:	9906      	ldr	r1, [sp, #24]
      position[axis_0] = center_axis0 + r_axis0;
 8002a5e:	6018      	str	r0, [r3, #0]
      position[axis_1] = center_axis1 + r_axis1;
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7fe f8c3 	bl	8000bec <__addsf3>
 8002a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      position[axis_linear] += linear_per_segment;
 8002a68:	990c      	ldr	r1, [sp, #48]	; 0x30
      position[axis_1] = center_axis1 + r_axis1;
 8002a6a:	6018      	str	r0, [r3, #0]
      position[axis_linear] += linear_per_segment;
 8002a6c:	9b04      	ldr	r3, [sp, #16]
 8002a6e:	3501      	adds	r5, #1
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	f7fe f8bb 	bl	8000bec <__addsf3>
 8002a76:	9b04      	ldr	r3, [sp, #16]
      mc_line(position, pl_data);
 8002a78:	9900      	ldr	r1, [sp, #0]
      position[axis_linear] += linear_per_segment;
 8002a7a:	6018      	str	r0, [r3, #0]
      mc_line(position, pl_data);
 8002a7c:	4650      	mov	r0, sl
 8002a7e:	f7ff fe77 	bl	8002770 <mc_line>
      if (sys.abort) { return; }
 8002a82:	4b2e      	ldr	r3, [pc, #184]	; (8002b3c <mc_arc+0x37c>)
 8002a84:	785b      	ldrb	r3, [r3, #1]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d0bc      	beq.n	8002a04 <mc_arc+0x244>
}
 8002a8a:	b00f      	add	sp, #60	; 0x3c
 8002a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        cos_Ti = cos(i*theta_per_segment);
 8002a90:	4628      	mov	r0, r5
 8002a92:	f7fe f95f 	bl	8000d54 <__aeabi_i2f>
 8002a96:	4639      	mov	r1, r7
 8002a98:	f7fe f9b0 	bl	8000dfc <__aeabi_fmul>
 8002a9c:	f7fd fd04 	bl	80004a8 <__aeabi_f2d>
 8002aa0:	4680      	mov	r8, r0
 8002aa2:	4689      	mov	r9, r1
 8002aa4:	f00d ff38 	bl	8010918 <cos>
 8002aa8:	f7fe f84a 	bl	8000b40 <__aeabi_d2f>
        sin_Ti = sin(i*theta_per_segment);
 8002aac:	4649      	mov	r1, r9
        cos_Ti = cos(i*theta_per_segment);
 8002aae:	4604      	mov	r4, r0
        sin_Ti = sin(i*theta_per_segment);
 8002ab0:	4640      	mov	r0, r8
 8002ab2:	f00e f875 	bl	8010ba0 <sin>
 8002ab6:	f7fe f843 	bl	8000b40 <__aeabi_d2f>
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 8002aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002abc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002abe:	681b      	ldr	r3, [r3, #0]
        sin_Ti = sin(i*theta_per_segment);
 8002ac0:	4681      	mov	r9, r0
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 8002ac2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4620      	mov	r0, r4
 8002aca:	f8d2 8000 	ldr.w	r8, [r2]
 8002ace:	930d      	str	r3, [sp, #52]	; 0x34
 8002ad0:	f7fe f994 	bl	8000dfc <__aeabi_fmul>
 8002ad4:	4641      	mov	r1, r8
 8002ad6:	4683      	mov	fp, r0
 8002ad8:	4648      	mov	r0, r9
 8002ada:	f7fe f98f 	bl	8000dfc <__aeabi_fmul>
 8002ade:	4601      	mov	r1, r0
 8002ae0:	4658      	mov	r0, fp
 8002ae2:	f7fe f883 	bl	8000bec <__addsf3>
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 8002ae6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
        r_axis0 = -offset[axis_0]*cos_Ti + offset[axis_1]*sin_Ti;
 8002ae8:	4683      	mov	fp, r0
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 8002aea:	4619      	mov	r1, r3
 8002aec:	4648      	mov	r0, r9
 8002aee:	f7fe f985 	bl	8000dfc <__aeabi_fmul>
 8002af2:	4641      	mov	r1, r8
 8002af4:	4681      	mov	r9, r0
 8002af6:	4620      	mov	r0, r4
 8002af8:	f7fe f980 	bl	8000dfc <__aeabi_fmul>
 8002afc:	4601      	mov	r1, r0
 8002afe:	4648      	mov	r0, r9
 8002b00:	f7fe f872 	bl	8000be8 <__aeabi_fsub>
        count = 0;
 8002b04:	f04f 0800 	mov.w	r8, #0
        r_axis1 = -offset[axis_0]*sin_Ti - offset[axis_1]*cos_Ti;
 8002b08:	4604      	mov	r4, r0
 8002b0a:	e7a2      	b.n	8002a52 <mc_arc+0x292>
 8002b0c:	f3af 8000 	nop.w
 8002b10:	a0b5ed8d 	.word	0xa0b5ed8d
 8002b14:	bea0c6f7 	.word	0xbea0c6f7
 8002b18:	54442d18 	.word	0x54442d18
 8002b1c:	401921fb 	.word	0x401921fb
 8002b20:	a0b5ed8d 	.word	0xa0b5ed8d
 8002b24:	3ea0c6f7 	.word	0x3ea0c6f7
 8002b28:	5c7dda4b 	.word	0x5c7dda4b
 8002b2c:	3fc55555 	.word	0x3fc55555
 8002b30:	2000c01c 	.word	0x2000c01c
 8002b34:	3fe00000 	.word	0x3fe00000
 8002b38:	40100000 	.word	0x40100000
 8002b3c:	2000ca14 	.word	0x2000ca14

08002b40 <mc_dwell>:
// Execute dwell in seconds.
void mc_dwell(float seconds){
 8002b40:	b510      	push	{r4, lr}
  if (sys.state == STATE_CHECK_MODE) { return; }
 8002b42:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <mc_dwell+0x20>)
void mc_dwell(float seconds){
 8002b44:	4604      	mov	r4, r0
  if (sys.state == STATE_CHECK_MODE) { return; }
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d007      	beq.n	8002b5c <mc_dwell+0x1c>
  protocol_buffer_synchronize();
 8002b4c:	f001 f8b2 	bl	8003cb4 <protocol_buffer_synchronize>
  delay_sec(seconds, DELAY_MODE_DWELL);
 8002b50:	4620      	mov	r0, r4
}
 8002b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  delay_sec(seconds, DELAY_MODE_DWELL);
 8002b56:	2100      	movs	r1, #0
 8002b58:	f000 b93a 	b.w	8002dd0 <delay_sec>
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	2000ca14 	.word	0x2000ca14

08002b64 <mc_homing_cycle>:
// Perform homing cycle to locate and set machine zero. Only '$H' executes this command.
// NOTE: There should be no motions in the buffer and Grbl must be in an idle state before
// executing the homing cycle. This prevents incorrect buffered plans after homing.
void mc_homing_cycle(uint8_t cycle_mask){
 8002b64:	b510      	push	{r4, lr}
 8002b66:	4604      	mov	r4, r0
      system_set_exec_alarm(EXEC_ALARM_HARD_LIMIT);
      return;
    }
  #endif

  limits_disable(); // Disable hard limits pin change register for cycle duration
 8002b68:	f7ff fce9 	bl	800253e <limits_disable>

  // -------------------------------------------------------------------------------------
  // Perform homing routine. NOTE: Special motion case. Only system reset works.
  #ifdef HOMING_SINGLE_AXIS_COMMANDS
    if (cycle_mask) {
 8002b6c:	b17c      	cbz	r4, 8002b8e <mc_homing_cycle+0x2a>
      limits_go_home(cycle_mask);
 8002b6e:	4620      	mov	r0, r4
  #endif
  {
    // Search to engage all axes limit switches at faster homing seek rate.
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
    #ifdef HOMING_CYCLE_1
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 8002b70:	f7ff fce6 	bl	8002540 <limits_go_home>
    #ifdef HOMING_CYCLE_5
       limits_go_home(HOMING_CYCLE_5);  // Homing cycle 5
    #endif
  }

  protocol_execute_realtime(); // Check for reset and set system abort.
 8002b74:	f000 ff7a 	bl	8003a6c <protocol_execute_realtime>
  if (sys.abort) { return; } // Did not complete. Alarm state set by mc_alarm.
 8002b78:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <mc_homing_cycle+0x38>)
 8002b7a:	785b      	ldrb	r3, [r3, #1]
 8002b7c:	b963      	cbnz	r3, 8002b98 <mc_homing_cycle+0x34>

  // Homing cycle complete! Setup system for normal operation.
  // -------------------------------------------------------------------------------------
  // Sync gcode parser and planner positions to homed position.
  gc_sync_position();
 8002b7e:	f7fe fcf3 	bl	8001568 <gc_sync_position>
  plan_sync_position();
 8002b82:	f000 fd41 	bl	8003608 <plan_sync_position>
  // If hard limits feature enabled, re-enable hard limits pin change register after homing cycle.
  limits_init();
}
 8002b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  limits_init();
 8002b8a:	f7ff bcd7 	b.w	800253c <limits_init>
    limits_go_home(HOMING_CYCLE_0);  // Homing cycle 0
 8002b8e:	2004      	movs	r0, #4
 8002b90:	f7ff fcd6 	bl	8002540 <limits_go_home>
      limits_go_home(HOMING_CYCLE_1);  // Homing cycle 1
 8002b94:	2003      	movs	r0, #3
 8002b96:	e7eb      	b.n	8002b70 <mc_homing_cycle+0xc>
 8002b98:	bd10      	pop	{r4, pc}
 8002b9a:	bf00      	nop
 8002b9c:	2000ca14 	.word	0x2000ca14

08002ba0 <mc_probe_cycle>:
// Perform tool length probe cycle. Requires probe switch.
// NOTE: Upon probe failure, the program will be stopped and placed into ALARM state.
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags){
 8002ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  // TODO: Need to update this cycle so it obeys a non-auto cycle start.
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002ba4:	4c2c      	ldr	r4, [pc, #176]	; (8002c58 <mc_probe_cycle+0xb8>)
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags){
 8002ba6:	4680      	mov	r8, r0
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002ba8:	7823      	ldrb	r3, [r4, #0]
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags){
 8002baa:	4689      	mov	r9, r1
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002bac:	2b02      	cmp	r3, #2
uint8_t mc_probe_cycle(float *target, plan_line_data_t *pl_data, uint8_t parser_flags){
 8002bae:	4617      	mov	r7, r2
 8002bb0:	4625      	mov	r5, r4
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002bb2:	d04e      	beq.n	8002c52 <mc_probe_cycle+0xb2>
  // Finish all queued commands and empty planner buffer before starting probe cycle.
  protocol_buffer_synchronize();
 8002bb4:	f001 f87e 	bl	8003cb4 <protocol_buffer_synchronize>
  if (sys.abort) { return(GC_PROBE_ABORT); } // Return if system reset has been issued.
 8002bb8:	7866      	ldrb	r6, [r4, #1]
 8002bba:	b116      	cbz	r6, 8002bc2 <mc_probe_cycle+0x22>
  // NOTE: This probe initialization error applies to all probing cycles.
  if ( probe_get_state() ) { // Check probe pin state.
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
    protocol_execute_realtime();
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
    return(GC_PROBE_FAIL_INIT); // Nothing else to do but bail.
 8002bbc:	2002      	movs	r0, #2
 8002bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  probe_configure_invert_mask(is_probe_away);
 8002bc2:	f3c7 00c0 	ubfx	r0, r7, #3, #1
  sys.probe_succeeded = false; // Re-initialize probe history before beginning cycle.
 8002bc6:	7166      	strb	r6, [r4, #5]
  probe_configure_invert_mask(is_probe_away);
 8002bc8:	f000 fd4e 	bl	8003668 <probe_configure_invert_mask>
  if ( probe_get_state() ) { // Check probe pin state.
 8002bcc:	f000 fd74 	bl	80036b8 <probe_get_state>
 8002bd0:	b140      	cbz	r0, 8002be4 <mc_probe_cycle+0x44>
    system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_INITIAL);
 8002bd2:	2004      	movs	r0, #4
 8002bd4:	f002 fafa 	bl	80051cc <system_set_exec_alarm>
    protocol_execute_realtime();
 8002bd8:	f000 ff48 	bl	8003a6c <protocol_execute_realtime>
    probe_configure_invert_mask(false); // Re-initialize invert mask before returning.
 8002bdc:	4630      	mov	r0, r6
 8002bde:	f000 fd43 	bl	8003668 <probe_configure_invert_mask>
 8002be2:	e7eb      	b.n	8002bbc <mc_probe_cycle+0x1c>
  }

  // Setup and queue probing motion. Auto cycle-start should not start the cycle.
  mc_line(target, pl_data);
 8002be4:	4640      	mov	r0, r8
 8002be6:	4649      	mov	r1, r9
 8002be8:	f7ff fdc2 	bl	8002770 <mc_line>
  // Activate the probing state monitor in the stepper module.
  sys_probe_state = PROBE_ACTIVE;
 8002bec:	2301      	movs	r3, #1
 8002bee:	4c1b      	ldr	r4, [pc, #108]	; (8002c5c <mc_probe_cycle+0xbc>)
  // Perform probing cycle. Wait here until probe is triggered or motion completes.
  system_set_exec_state_flag(EXEC_CYCLE_START);
 8002bf0:	2002      	movs	r0, #2
  sys_probe_state = PROBE_ACTIVE;
 8002bf2:	7023      	strb	r3, [r4, #0]
  system_set_exec_state_flag(EXEC_CYCLE_START);
 8002bf4:	f002 fada 	bl	80051ac <system_set_exec_state_flag>
  do {
    protocol_execute_realtime();
 8002bf8:	f000 ff38 	bl	8003a6c <protocol_execute_realtime>
    if (sys.abort) { return(GC_PROBE_ABORT); } // Check for system abort
 8002bfc:	786b      	ldrb	r3, [r5, #1]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1dc      	bne.n	8002bbc <mc_probe_cycle+0x1c>
  } while (sys.state != STATE_IDLE);
 8002c02:	782b      	ldrb	r3, [r5, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1f7      	bne.n	8002bf8 <mc_probe_cycle+0x58>

  // Probing cycle complete!

  // Set state variables and error out, if the probe failed and cycle with error is enabled.
  if (sys_probe_state == PROBE_ACTIVE) {
 8002c08:	7823      	ldrb	r3, [r4, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d11e      	bne.n	8002c4c <mc_probe_cycle+0xac>
    if (is_no_error) {
 8002c0e:	06fb      	lsls	r3, r7, #27
 8002c10:	d518      	bpl.n	8002c44 <mc_probe_cycle+0xa4>
      memcpy(sys_probe_position, sys_position, sizeof(sys_position));
 8002c12:	4b13      	ldr	r3, [pc, #76]	; (8002c60 <mc_probe_cycle+0xc0>)
 8002c14:	4a13      	ldr	r2, [pc, #76]	; (8002c64 <mc_probe_cycle+0xc4>)
 8002c16:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
      system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_CONTACT);
    }
  } else {
    sys.probe_succeeded = true; // Indicate to system the probing cycle completed successfully.
  }
  sys_probe_state = PROBE_OFF; // Ensure probe state monitor is disabled.
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	7020      	strb	r0, [r4, #0]
  probe_configure_invert_mask(false); // Re-initialize invert mask.
 8002c20:	f000 fd22 	bl	8003668 <probe_configure_invert_mask>
  protocol_execute_realtime();   // Check and execute run-time commands
 8002c24:	f000 ff22 	bl	8003a6c <protocol_execute_realtime>

  // Reset the stepper and planner buffers to remove the remainder of the probe motion.
  st_reset(); // Reset step segment buffer.
 8002c28:	f001 fd4c 	bl	80046c4 <st_reset>
  plan_reset(); // Reset planner buffer. Zero planner positions. Ensure probing motion is cleared.
 8002c2c:	f000 fa4a 	bl	80030c4 <plan_reset>
  plan_sync_position(); // Sync planner position to current machine position.
 8002c30:	f000 fcea 	bl	8003608 <plan_sync_position>

  // All done! Output the probe position as message.
  report_probe_parameters();
 8002c34:	f001 f8fa 	bl	8003e2c <report_probe_parameters>

  if (sys.probe_succeeded) {
 8002c38:	7968      	ldrb	r0, [r5, #5]
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002c3a:	3000      	adds	r0, #0
 8002c3c:	bf18      	it	ne
 8002c3e:	2001      	movne	r0, #1
 8002c40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      system_set_exec_alarm(EXEC_ALARM_PROBE_FAIL_CONTACT);
 8002c44:	2005      	movs	r0, #5
 8002c46:	f002 fac1 	bl	80051cc <system_set_exec_alarm>
 8002c4a:	e7e7      	b.n	8002c1c <mc_probe_cycle+0x7c>
    sys.probe_succeeded = true; // Indicate to system the probing cycle completed successfully.
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	716b      	strb	r3, [r5, #5]
 8002c50:	e7e4      	b.n	8002c1c <mc_probe_cycle+0x7c>
  if (sys.state == STATE_CHECK_MODE) { return(GC_PROBE_CHECK_MODE); }
 8002c52:	2000      	movs	r0, #0
    return(GC_PROBE_FOUND);
  }else {
    return(GC_PROBE_FAIL_END);  // Failed to trigger probe within travel. With or without error.
  }
}
 8002c54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c58:	2000ca14 	.word	0x2000ca14
 8002c5c:	2000ca2c 	.word	0x2000ca2c
 8002c60:	2000ca30 	.word	0x2000ca30
 8002c64:	2000ca3c 	.word	0x2000ca3c

08002c68 <mc_reset>:
// Method to ready the system to reset by setting the realtime reset command and killing any
// active processes in the system. This also checks if a system reset is issued while Grbl
// is in a motion state. If so, kills the steppers and sets the system alarm to flag position
// lost, since there was an abrupt uncontrolled deceleration. Called at an interrupt level by
// realtime abort command and hard limits. So, keep to a minimum.
void mc_reset(){
 8002c68:	b508      	push	{r3, lr}
  // Only this function can set the system reset. Helps prevent multiple kill calls.
  if (bit_isfalse(sys_rt_exec_state, EXEC_RESET)) {
 8002c6a:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <mc_reset+0x48>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	06db      	lsls	r3, r3, #27
 8002c70:	d41d      	bmi.n	8002cae <mc_reset+0x46>
    system_set_exec_state_flag(EXEC_RESET);
 8002c72:	2010      	movs	r0, #16
 8002c74:	f002 fa9a 	bl	80051ac <system_set_exec_state_flag>
    // Kill spindle and coolant.
    spindle_stop();
 8002c78:	f001 fae0 	bl	800423c <spindle_stop>
    coolant_stop();
 8002c7c:	f7fe fc52 	bl	8001524 <coolant_stop>
    // Kill steppers only if in any motion state, i.e. cycle, actively holding, or homing.
    // NOTE: If steppers are kept enabled via the step idle delay setting, this also keeps
    // the steppers enabled by avoiding the go_idle call altogether, unless the motion state is
    // violated, by which, all bets are off.
    if ((sys.state & (STATE_CYCLE | STATE_HOMING | STATE_JOG)) || (sys.step_control & (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION))) {
 8002c80:	4a0c      	ldr	r2, [pc, #48]	; (8002cb4 <mc_reset+0x4c>)
 8002c82:	7813      	ldrb	r3, [r2, #0]
 8002c84:	f013 0f2c 	tst.w	r3, #44	; 0x2c
 8002c88:	d103      	bne.n	8002c92 <mc_reset+0x2a>
 8002c8a:	7912      	ldrb	r2, [r2, #4]
 8002c8c:	f012 0f06 	tst.w	r2, #6
 8002c90:	d00d      	beq.n	8002cae <mc_reset+0x46>
      if (sys.state == STATE_HOMING) {
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d109      	bne.n	8002caa <mc_reset+0x42>
        if (!sys_rt_exec_alarm) {system_set_exec_alarm(EXEC_ALARM_HOMING_FAIL_RESET); }
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <mc_reset+0x50>)
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	b913      	cbnz	r3, 8002ca2 <mc_reset+0x3a>
 8002c9c:	2006      	movs	r0, #6
      } else {
        system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE);
 8002c9e:	f002 fa95 	bl	80051cc <system_set_exec_alarm>
      }
      st_go_idle(); // Force kill steppers. Position has likely been lost.
    }
  }
}
 8002ca2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      st_go_idle(); // Force kill steppers. Position has likely been lost.
 8002ca6:	f001 bbbf 	b.w	8004428 <st_go_idle>
        system_set_exec_alarm(EXEC_ALARM_ABORT_CYCLE);
 8002caa:	2003      	movs	r0, #3
 8002cac:	e7f7      	b.n	8002c9e <mc_reset+0x36>
 8002cae:	bd08      	pop	{r3, pc}
 8002cb0:	2000ca29 	.word	0x2000ca29
 8002cb4:	2000ca14 	.word	0x2000ca14
 8002cb8:	2000ca48 	.word	0x2000ca48
 8002cbc:	00000000 	.word	0x00000000

08002cc0 <read_float>:
// available conversion method examples, but has been highly optimized for Grbl. For known
// CNC applications, the typical decimal value is expected to be in the range of E0 to E-4.
// Scientific notation is officially not supported by g-code, and the 'E' character may
// be a g-code word on some CNC systems. So, 'E' notation will not be recognized.
// NOTE: Thanks to Radu-Eosif Mihailescu for identifying the issues with using strtod().
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr){
 8002cc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char *ptr = line + *char_counter;
 8002cc4:	780b      	ldrb	r3, [r1, #0]
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr){
 8002cc6:	4693      	mov	fp, r2
  char *ptr = line + *char_counter;
 8002cc8:	18c2      	adds	r2, r0, r3
  unsigned char c;

  // Grab first character and increment pointer. No spaces assumed in line.
  c = *ptr++;
 8002cca:	5cc3      	ldrb	r3, [r0, r3]
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr){
 8002ccc:	4606      	mov	r6, r0
  // Capture initial positive/minus character
  bool isnegative = false;
  if (c == '-') {
 8002cce:	2b2d      	cmp	r3, #45	; 0x2d
uint8_t read_float(char *line, uint8_t *char_counter, float *float_ptr){
 8002cd0:	468a      	mov	sl, r1
  if (c == '-') {
 8002cd2:	d118      	bne.n	8002d06 <read_float+0x46>
    isnegative = true;
 8002cd4:	2701      	movs	r7, #1
    c = *ptr++;
 8002cd6:	7853      	ldrb	r3, [r2, #1]
 8002cd8:	1c95      	adds	r5, r2, #2

  // Extract number into fast integer. Track decimal in terms of exponent value.
  uint32_t intval = 0;
  int8_t exp = 0;
  uint8_t ndigit = 0;
  bool isdecimal = false;
 8002cda:	2100      	movs	r1, #0
  uint8_t ndigit = 0;
 8002cdc:	460a      	mov	r2, r1
  int8_t exp = 0;
 8002cde:	460c      	mov	r4, r1
  uint32_t intval = 0;
 8002ce0:	4608      	mov	r0, r1
  while(1) {
    c -= '0';
 8002ce2:	3b30      	subs	r3, #48	; 0x30
 8002ce4:	b2db      	uxtb	r3, r3
    if (c <= 9) {
 8002ce6:	2b09      	cmp	r3, #9
 8002ce8:	d819      	bhi.n	8002d1e <read_float+0x5e>
      ndigit++;
 8002cea:	3201      	adds	r2, #1
 8002cec:	b2d2      	uxtb	r2, r2
      if (ndigit <= MAX_INT_DIGITS) {
 8002cee:	2a08      	cmp	r2, #8
 8002cf0:	d810      	bhi.n	8002d14 <read_float+0x54>
        if (isdecimal) { exp--; }
 8002cf2:	b109      	cbz	r1, 8002cf8 <read_float+0x38>
 8002cf4:	3c01      	subs	r4, #1
 8002cf6:	b264      	sxtb	r4, r4
        intval = (((intval << 2) + intval) << 1) + c; // intval*10 + c
 8002cf8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cfc:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
      isdecimal = true;
    } else {
      break;
    }
    c = *ptr++;
 8002d00:	f815 3b01 	ldrb.w	r3, [r5], #1
    c -= '0';
 8002d04:	e7ed      	b.n	8002ce2 <read_float+0x22>
  } else if (c == '+') {
 8002d06:	2b2b      	cmp	r3, #43	; 0x2b
  c = *ptr++;
 8002d08:	bf12      	itee	ne
 8002d0a:	1c55      	addne	r5, r2, #1
    c = *ptr++;
 8002d0c:	1c95      	addeq	r5, r2, #2
 8002d0e:	7853      	ldrbeq	r3, [r2, #1]
  bool isnegative = false;
 8002d10:	2700      	movs	r7, #0
 8002d12:	e7e2      	b.n	8002cda <read_float+0x1a>
        if (!(isdecimal)) { exp++; }  // Drop overflow digits
 8002d14:	2900      	cmp	r1, #0
 8002d16:	d1f3      	bne.n	8002d00 <read_float+0x40>
 8002d18:	3401      	adds	r4, #1
 8002d1a:	b264      	sxtb	r4, r4
 8002d1c:	e7f0      	b.n	8002d00 <read_float+0x40>
    } else if (c == (('.'-'0') & 0xff)  &&  !(isdecimal)) {
 8002d1e:	2bfe      	cmp	r3, #254	; 0xfe
 8002d20:	d102      	bne.n	8002d28 <read_float+0x68>
 8002d22:	b909      	cbnz	r1, 8002d28 <read_float+0x68>
      isdecimal = true;
 8002d24:	2101      	movs	r1, #1
 8002d26:	e7eb      	b.n	8002d00 <read_float+0x40>
  }

  // Return if no digits have been read.
  if (!ndigit) { return(false); };
 8002d28:	b31a      	cbz	r2, 8002d72 <read_float+0xb2>

  // Convert integer into floating point.
  float fval;
  fval = (float)intval;
 8002d2a:	f7fe f80f 	bl	8000d4c <__aeabi_ui2f>

  // Apply decimal. Should perform no more than two floating point multiplications for the
  // expected range of E0 to E-4.
  if (fval != 0) {
 8002d2e:	2100      	movs	r1, #0
  fval = (float)intval;
 8002d30:	9001      	str	r0, [sp, #4]
  if (fval != 0) {
 8002d32:	f7fe f9f7 	bl	8001124 <__aeabi_fcmpeq>
 8002d36:	9b01      	ldr	r3, [sp, #4]
 8002d38:	b988      	cbnz	r0, 8002d5e <read_float+0x9e>
    while (exp <= -2) {
      fval *= 0.01;
 8002d3a:	f20f 097c 	addw	r9, pc, #124	; 0x7c
 8002d3e:	e9d9 8900 	ldrd	r8, r9, [r9]
    while (exp <= -2) {
 8002d42:	1c62      	adds	r2, r4, #1
 8002d44:	db19      	blt.n	8002d7a <read_float+0xba>
      exp += 2;
    }
    if (exp < 0) {
 8002d46:	d125      	bne.n	8002d94 <read_float+0xd4>
      fval *= 0.1;
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fd fbad 	bl	80004a8 <__aeabi_f2d>
 8002d4e:	a31c      	add	r3, pc, #112	; (adr r3, 8002dc0 <read_float+0x100>)
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	f7fd fbfc 	bl	8000550 <__aeabi_dmul>
 8002d58:	f7fd fef2 	bl	8000b40 <__aeabi_d2f>
 8002d5c:	4603      	mov	r3, r0
      } while (--exp > 0);
    }
  }

  // Assign floating point value with correct sign.
  if (isnegative) {
 8002d5e:	b10f      	cbz	r7, 8002d64 <read_float+0xa4>
    *float_ptr = -fval;
 8002d60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
    *float_ptr = fval;
  }

  *char_counter = ptr - line - 1; // Set char_counter to next statement

  return(true);
 8002d64:	2201      	movs	r2, #1
  *char_counter = ptr - line - 1; // Set char_counter to next statement
 8002d66:	1bad      	subs	r5, r5, r6
 8002d68:	3d01      	subs	r5, #1
    *float_ptr = fval;
 8002d6a:	f8cb 3000 	str.w	r3, [fp]
  *char_counter = ptr - line - 1; // Set char_counter to next statement
 8002d6e:	f88a 5000 	strb.w	r5, [sl]
}
 8002d72:	4610      	mov	r0, r2
 8002d74:	b003      	add	sp, #12
 8002d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      fval *= 0.01;
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd fb94 	bl	80004a8 <__aeabi_f2d>
 8002d80:	464b      	mov	r3, r9
 8002d82:	4642      	mov	r2, r8
 8002d84:	f7fd fbe4 	bl	8000550 <__aeabi_dmul>
 8002d88:	f7fd feda 	bl	8000b40 <__aeabi_d2f>
 8002d8c:	3402      	adds	r4, #2
 8002d8e:	4603      	mov	r3, r0
 8002d90:	b264      	sxtb	r4, r4
 8002d92:	e7d6      	b.n	8002d42 <read_float+0x82>
    } else if (exp > 0) {
 8002d94:	2c00      	cmp	r4, #0
 8002d96:	d0e2      	beq.n	8002d5e <read_float+0x9e>
        fval *= 10.0;
 8002d98:	f8df 802c 	ldr.w	r8, [pc, #44]	; 8002dc8 <read_float+0x108>
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	4641      	mov	r1, r8
 8002da0:	f7fe f82c 	bl	8000dfc <__aeabi_fmul>
 8002da4:	3c01      	subs	r4, #1
 8002da6:	b2e2      	uxtb	r2, r4
 8002da8:	4603      	mov	r3, r0
 8002daa:	b254      	sxtb	r4, r2
      } while (--exp > 0);
 8002dac:	2a00      	cmp	r2, #0
 8002dae:	d1f5      	bne.n	8002d9c <read_float+0xdc>
 8002db0:	e7d5      	b.n	8002d5e <read_float+0x9e>
 8002db2:	bf00      	nop
 8002db4:	f3af 8000 	nop.w
 8002db8:	47ae147b 	.word	0x47ae147b
 8002dbc:	3f847ae1 	.word	0x3f847ae1
 8002dc0:	9999999a 	.word	0x9999999a
 8002dc4:	3fb99999 	.word	0x3fb99999
 8002dc8:	41200000 	.word	0x41200000

08002dcc <delay_ms>:
 8002dcc:	4770      	bx	lr
	...

08002dd0 <delay_sec>:
// To do
void delay(uint16_t ms){

}
// Non-blocking delay function used for general operation and suspend features.
void delay_sec(float seconds, uint8_t mode){
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	460e      	mov	r6, r1
  uint16_t i = ceil(1000/DWELL_TIME_STEP*seconds);
 8002dd4:	490c      	ldr	r1, [pc, #48]	; (8002e08 <delay_sec+0x38>)
 8002dd6:	f7fe f811 	bl	8000dfc <__aeabi_fmul>
 8002dda:	f7fd fb65 	bl	80004a8 <__aeabi_f2d>
 8002dde:	f00d fd17 	bl	8010810 <ceil>
 8002de2:	f7fd fe8d 	bl	8000b00 <__aeabi_d2uiz>
  while (i-- > 0) {
    if (sys.abort) { return; }
 8002de6:	4d09      	ldr	r5, [pc, #36]	; (8002e0c <delay_sec+0x3c>)
  uint16_t i = ceil(1000/DWELL_TIME_STEP*seconds);
 8002de8:	b284      	uxth	r4, r0
  while (i-- > 0) {
 8002dea:	b164      	cbz	r4, 8002e06 <delay_sec+0x36>
    if (sys.abort) { return; }
 8002dec:	786b      	ldrb	r3, [r5, #1]
 8002dee:	b953      	cbnz	r3, 8002e06 <delay_sec+0x36>
    if (mode == DELAY_MODE_DWELL) {
 8002df0:	b926      	cbnz	r6, 8002dfc <delay_sec+0x2c>
      protocol_execute_realtime();
 8002df2:	f000 fe3b 	bl	8003a6c <protocol_execute_realtime>
 8002df6:	3c01      	subs	r4, #1
 8002df8:	b2a4      	uxth	r4, r4
 8002dfa:	e7f6      	b.n	8002dea <delay_sec+0x1a>
    } else { // DELAY_MODE_SYS_SUSPEND
      // Execute rt_system() only to avoid nesting suspend loops.
      protocol_exec_rt_system();
 8002dfc:	f000 fc90 	bl	8003720 <protocol_exec_rt_system>
      if (sys.suspend & SUSPEND_RESTART_RETRACT) { return; } // Bail, if safety door reopens.
 8002e00:	78ab      	ldrb	r3, [r5, #2]
 8002e02:	079b      	lsls	r3, r3, #30
 8002e04:	d5f7      	bpl.n	8002df6 <delay_sec+0x26>
 8002e06:	bd70      	pop	{r4, r5, r6, pc}
 8002e08:	41a00000 	.word	0x41a00000
 8002e0c:	2000ca14 	.word	0x2000ca14

08002e10 <hypot_f>:
    delay(DWELL_TIME_STEP); // Delay DWELL_TIME_STEP increment
  }
}

// Simple hypotenuse computation function.
float hypot_f(float x, float y) { return(sqrt(x*x + y*y)); }
 8002e10:	b538      	push	{r3, r4, r5, lr}
 8002e12:	460d      	mov	r5, r1
 8002e14:	4601      	mov	r1, r0
 8002e16:	f7fd fff1 	bl	8000dfc <__aeabi_fmul>
 8002e1a:	4629      	mov	r1, r5
 8002e1c:	4604      	mov	r4, r0
 8002e1e:	4628      	mov	r0, r5
 8002e20:	f7fd ffec 	bl	8000dfc <__aeabi_fmul>
 8002e24:	4601      	mov	r1, r0
 8002e26:	4620      	mov	r0, r4
 8002e28:	f7fd fee0 	bl	8000bec <__addsf3>
 8002e2c:	f7fd fb3c 	bl	80004a8 <__aeabi_f2d>
 8002e30:	f00d ff24 	bl	8010c7c <sqrt>
 8002e34:	f7fd fe84 	bl	8000b40 <__aeabi_d2f>
 8002e38:	bd38      	pop	{r3, r4, r5, pc}

08002e3a <convert_delta_vector_to_unit_vector>:

float convert_delta_vector_to_unit_vector(float *vector){
 8002e3a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8_t idx;
  float magnitude = 0.0;
 8002e3e:	2500      	movs	r5, #0
float convert_delta_vector_to_unit_vector(float *vector){
 8002e40:	4604      	mov	r4, r0
  for (idx=0; idx<N_AXIS; idx++) {
    if (vector[idx] != 0.0) {
 8002e42:	46a9      	mov	r9, r5
 8002e44:	1f06      	subs	r6, r0, #4
 8002e46:	f100 0808 	add.w	r8, r0, #8
 8002e4a:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8002e4e:	4649      	mov	r1, r9
 8002e50:	4638      	mov	r0, r7
 8002e52:	f7fe f967 	bl	8001124 <__aeabi_fcmpeq>
 8002e56:	b940      	cbnz	r0, 8002e6a <convert_delta_vector_to_unit_vector+0x30>
      magnitude += vector[idx]*vector[idx];
 8002e58:	4639      	mov	r1, r7
 8002e5a:	4638      	mov	r0, r7
 8002e5c:	f7fd ffce 	bl	8000dfc <__aeabi_fmul>
 8002e60:	4601      	mov	r1, r0
 8002e62:	4628      	mov	r0, r5
 8002e64:	f7fd fec2 	bl	8000bec <__addsf3>
 8002e68:	4605      	mov	r5, r0
  for (idx=0; idx<N_AXIS; idx++) {
 8002e6a:	45b0      	cmp	r8, r6
 8002e6c:	d1ed      	bne.n	8002e4a <convert_delta_vector_to_unit_vector+0x10>
    }
  }
  magnitude = sqrt(magnitude);
 8002e6e:	4628      	mov	r0, r5
 8002e70:	f7fd fb1a 	bl	80004a8 <__aeabi_f2d>
 8002e74:	f00d ff02 	bl	8010c7c <sqrt>
 8002e78:	f7fd fe62 	bl	8000b40 <__aeabi_d2f>
 8002e7c:	4606      	mov	r6, r0
  float inv_magnitude = 1.0/magnitude;
 8002e7e:	4601      	mov	r1, r0
 8002e80:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002e84:	f7fe f86e 	bl	8000f64 <__aeabi_fdiv>
 8002e88:	4605      	mov	r5, r0
  for (idx=0; idx<N_AXIS; idx++) { vector[idx] *= inv_magnitude; }
 8002e8a:	4601      	mov	r1, r0
 8002e8c:	6820      	ldr	r0, [r4, #0]
 8002e8e:	f7fd ffb5 	bl	8000dfc <__aeabi_fmul>
 8002e92:	4629      	mov	r1, r5
 8002e94:	6020      	str	r0, [r4, #0]
 8002e96:	6860      	ldr	r0, [r4, #4]
 8002e98:	f7fd ffb0 	bl	8000dfc <__aeabi_fmul>
 8002e9c:	4629      	mov	r1, r5
 8002e9e:	6060      	str	r0, [r4, #4]
 8002ea0:	68a0      	ldr	r0, [r4, #8]
 8002ea2:	f7fd ffab 	bl	8000dfc <__aeabi_fmul>
 8002ea6:	60a0      	str	r0, [r4, #8]
  return(magnitude);
}
 8002ea8:	4630      	mov	r0, r6
 8002eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08002eb0 <limit_value_by_axis_maximum>:

float limit_value_by_axis_maximum(float *max_value, float *unit_vec){
 8002eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002eb4:	4607      	mov	r7, r0
 8002eb6:	4688      	mov	r8, r1
 8002eb8:	2400      	movs	r4, #0
  uint8_t idx;
  float limit_value = SOME_LARGE_VALUE;
  for (idx=0; idx<N_AXIS; idx++) {
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 8002eba:	f04f 0900 	mov.w	r9, #0
  float limit_value = SOME_LARGE_VALUE;
 8002ebe:	4d0d      	ldr	r5, [pc, #52]	; (8002ef4 <limit_value_by_axis_maximum+0x44>)
    if (unit_vec[idx] != 0) {  // Avoid divide by zero.
 8002ec0:	f858 6024 	ldr.w	r6, [r8, r4, lsl #2]
 8002ec4:	4649      	mov	r1, r9
 8002ec6:	4630      	mov	r0, r6
 8002ec8:	f7fe f92c 	bl	8001124 <__aeabi_fcmpeq>
 8002ecc:	b960      	cbnz	r0, 8002ee8 <limit_value_by_axis_maximum+0x38>
      limit_value = MIN(limit_value,fabs(max_value[idx]/unit_vec[idx]));
 8002ece:	4631      	mov	r1, r6
 8002ed0:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8002ed4:	f7fe f846 	bl	8000f64 <__aeabi_fdiv>
 8002ed8:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8002edc:	4629      	mov	r1, r5
 8002ede:	4630      	mov	r0, r6
 8002ee0:	f7fe f948 	bl	8001174 <__aeabi_fcmpgt>
 8002ee4:	b900      	cbnz	r0, 8002ee8 <limit_value_by_axis_maximum+0x38>
 8002ee6:	4635      	mov	r5, r6
 8002ee8:	3401      	adds	r4, #1
  for (idx=0; idx<N_AXIS; idx++) {
 8002eea:	2c03      	cmp	r4, #3
 8002eec:	d1e8      	bne.n	8002ec0 <limit_value_by_axis_maximum+0x10>
    }
  }
  return(limit_value);
}
 8002eee:	4628      	mov	r0, r5
 8002ef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ef4:	7e967699 	.word	0x7e967699

08002ef8 <planner_recalculate>:
  ARM versions should have enough memory and speed for look-ahead blocks numbering up to a hundred or more.

*/
static void planner_recalculate(){
  // Initialize block index to the last block in the planner buffer.
  uint16_t block_index = plan_prev_block_index(block_buffer_head);
 8002ef8:	4b64      	ldr	r3, [pc, #400]	; (800308c <planner_recalculate+0x194>)
static void planner_recalculate(){
 8002efa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t block_index = plan_prev_block_index(block_buffer_head);
 8002efe:	881f      	ldrh	r7, [r3, #0]
  // Bail. Can't do anything with one only one plan-able block.
  if (block_index == block_buffer_planned) { return; }
 8002f00:	4e63      	ldr	r6, [pc, #396]	; (8003090 <planner_recalculate+0x198>)
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 8002f02:	2f00      	cmp	r7, #0
 8002f04:	bf08      	it	eq
 8002f06:	f44f 7700 	moveq.w	r7, #512	; 0x200
  if (block_index == block_buffer_planned) { return; }
 8002f0a:	f8b6 9000 	ldrh.w	r9, [r6]
  block_index--;
 8002f0e:	3f01      	subs	r7, #1
 8002f10:	b2bf      	uxth	r7, r7
static void planner_recalculate(){
 8002f12:	b085      	sub	sp, #20
  if (block_index == block_buffer_planned) { return; }
 8002f14:	45b9      	cmp	r9, r7
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	d079      	beq.n	800300e <planner_recalculate+0x116>
  // NOTE: Forward pass will later refine and correct the reverse pass to create an optimal plan.
  float entry_speed_sqr;
  plan_block_t *next;
  plan_block_t *current = &block_buffer[block_index];
  // Calculate maximum entry speed for last block in buffer, where the exit speed is always zero.
  current->entry_speed_sqr = MIN( current->max_entry_speed_sqr, 2*current->acceleration*current->millimeters);
 8002f1a:	243c      	movs	r4, #60	; 0x3c
 8002f1c:	4d5d      	ldr	r5, [pc, #372]	; (8003094 <planner_recalculate+0x19c>)
 8002f1e:	fb04 5b07 	mla	fp, r4, r7, r5
 8002f22:	f8db 1020 	ldr.w	r1, [fp, #32]
 8002f26:	f8db a01c 	ldr.w	sl, [fp, #28]
 8002f2a:	4608      	mov	r0, r1
 8002f2c:	f7fd fe5e 	bl	8000bec <__addsf3>
 8002f30:	f8db 1024 	ldr.w	r1, [fp, #36]	; 0x24
 8002f34:	f7fd ff62 	bl	8000dfc <__aeabi_fmul>
 8002f38:	4683      	mov	fp, r0
 8002f3a:	4601      	mov	r1, r0
 8002f3c:	4650      	mov	r0, sl
 8002f3e:	f7fe f8fb 	bl	8001138 <__aeabi_fcmplt>
 8002f42:	b900      	cbnz	r0, 8002f46 <planner_recalculate+0x4e>
 8002f44:	46da      	mov	sl, fp
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 8002f46:	2f00      	cmp	r7, #0
 8002f48:	bf14      	ite	ne
 8002f4a:	463b      	movne	r3, r7
 8002f4c:	f44f 7300 	moveq.w	r3, #512	; 0x200
  current->entry_speed_sqr = MIN( current->max_entry_speed_sqr, 2*current->acceleration*current->millimeters);
 8002f50:	fb04 5407 	mla	r4, r4, r7, r5
  block_index--;
 8002f54:	3b01      	subs	r3, #1
  current->entry_speed_sqr = MIN( current->max_entry_speed_sqr, 2*current->acceleration*current->millimeters);
 8002f56:	f8c4 a018 	str.w	sl, [r4, #24]
  block_index--;
 8002f5a:	fa1f fa83 	uxth.w	sl, r3

  block_index = plan_prev_block_index(block_index);
  if (block_index == block_buffer_planned) { // Only two plannable blocks in buffer. Reverse pass complete.
 8002f5e:	45d1      	cmp	r9, sl
 8002f60:	d036      	beq.n	8002fd0 <planner_recalculate+0xd8>
    // Check if the first block is the tail. If so, notify stepper to update its current parameters.
    if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
  } else { // Three or more plan-able blocks
    while (block_index != block_buffer_planned) {
      next = current;
      current = &block_buffer[block_index];
 8002f62:	f04f 093c 	mov.w	r9, #60	; 0x3c
    while (block_index != block_buffer_planned) {
 8002f66:	8832      	ldrh	r2, [r6, #0]
 8002f68:	4552      	cmp	r2, sl
 8002f6a:	d037      	beq.n	8002fdc <planner_recalculate+0xe4>
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 8002f6c:	f1ba 0f00 	cmp.w	sl, #0
      current = &block_buffer[block_index];
 8002f70:	46d0      	mov	r8, sl
 8002f72:	fb09 5b0a 	mla	fp, r9, sl, r5
  if (block_index == 0) { block_index = BLOCK_BUFFER_SIZE; }
 8002f76:	bf08      	it	eq
 8002f78:	f44f 7a00 	moveq.w	sl, #512	; 0x200
  block_index--;
 8002f7c:	f10a 33ff 	add.w	r3, sl, #4294967295
 8002f80:	fa1f fa83 	uxth.w	sl, r3
      block_index = plan_prev_block_index(block_index);
      // Check if next block is the tail block(=planned block). If so, update current stepper parameters.
      if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8002f84:	4b44      	ldr	r3, [pc, #272]	; (8003098 <planner_recalculate+0x1a0>)
 8002f86:	881a      	ldrh	r2, [r3, #0]
 8002f88:	4552      	cmp	r2, sl
 8002f8a:	d101      	bne.n	8002f90 <planner_recalculate+0x98>
 8002f8c:	f001 fb48 	bl	8004620 <st_update_plan_block_parameters>
      // Compute maximum entry speed decelerating over the current block from its exit speed.
      if (current->entry_speed_sqr != current->max_entry_speed_sqr) {
 8002f90:	fb09 5808 	mla	r8, r9, r8, r5
 8002f94:	f8d8 701c 	ldr.w	r7, [r8, #28]
 8002f98:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8002f9c:	4639      	mov	r1, r7
 8002f9e:	f7fe f8c1 	bl	8001124 <__aeabi_fcmpeq>
 8002fa2:	b998      	cbnz	r0, 8002fcc <planner_recalculate+0xd4>
        entry_speed_sqr = next->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8002fa4:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8002fa8:	4608      	mov	r0, r1
 8002faa:	f7fd fe1f 	bl	8000bec <__addsf3>
 8002fae:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
 8002fb2:	f7fd ff23 	bl	8000dfc <__aeabi_fmul>
 8002fb6:	69a1      	ldr	r1, [r4, #24]
 8002fb8:	f7fd fe18 	bl	8000bec <__addsf3>
 8002fbc:	4604      	mov	r4, r0
        if (entry_speed_sqr < current->max_entry_speed_sqr) {
 8002fbe:	4601      	mov	r1, r0
 8002fc0:	4638      	mov	r0, r7
 8002fc2:	f7fe f8d7 	bl	8001174 <__aeabi_fcmpgt>
 8002fc6:	b328      	cbz	r0, 8003014 <planner_recalculate+0x11c>
          current->entry_speed_sqr = entry_speed_sqr;
 8002fc8:	f8c8 4018 	str.w	r4, [r8, #24]
  block_index--;
 8002fcc:	465c      	mov	r4, fp
 8002fce:	e7ca      	b.n	8002f66 <planner_recalculate+0x6e>
    if (block_index == block_buffer_tail) { st_update_plan_block_parameters(); }
 8002fd0:	4b31      	ldr	r3, [pc, #196]	; (8003098 <planner_recalculate+0x1a0>)
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	454b      	cmp	r3, r9
 8002fd6:	d101      	bne.n	8002fdc <planner_recalculate+0xe4>
 8002fd8:	f001 fb22 	bl	8004620 <st_update_plan_block_parameters>
    }
  }

  // Forward Pass: Forward plan the acceleration curve from the planned pointer onward.
  // Also scans for optimal plan breakpoints and appropriately updates the planned pointer.
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 8002fdc:	f8b6 a000 	ldrh.w	sl, [r6]
 8002fe0:	273c      	movs	r7, #60	; 0x3c
  block_index++;
 8002fe2:	f10a 0401 	add.w	r4, sl, #1
 8002fe6:	b2a4      	uxth	r4, r4
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 8002fe8:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8002fec:	bf08      	it	eq
 8002fee:	2400      	moveq	r4, #0
  block_index = plan_next_block_index(block_buffer_planned);
  while (block_index != block_buffer_head) {
 8002ff0:	f04f 0800 	mov.w	r8, #0
 8002ff4:	9b01      	ldr	r3, [sp, #4]
  next = &block_buffer[block_buffer_planned]; // Begin at buffer planned pointer
 8002ff6:	fb07 5b0a 	mla	fp, r7, sl, r5
  while (block_index != block_buffer_head) {
 8002ffa:	881b      	ldrh	r3, [r3, #0]
 8002ffc:	9303      	str	r3, [sp, #12]
 8002ffe:	9b03      	ldr	r3, [sp, #12]
 8003000:	429c      	cmp	r4, r3
 8003002:	d10a      	bne.n	800301a <planner_recalculate+0x122>
 8003004:	f1b8 0f00 	cmp.w	r8, #0
 8003008:	d001      	beq.n	800300e <planner_recalculate+0x116>
 800300a:	f8a6 a000 	strh.w	sl, [r6]
    // buffer and a maximum entry speed or two maximum entry speeds, every block in between
    // cannot logically be further improved. Hence, we don't have to recompute them anymore.
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
    block_index = plan_next_block_index( block_index );
  }
}
 800300e:	b005      	add	sp, #20
 8003010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          current->entry_speed_sqr = current->max_entry_speed_sqr;
 8003014:	f8c8 7018 	str.w	r7, [r8, #24]
 8003018:	e7d8      	b.n	8002fcc <planner_recalculate+0xd4>
    next = &block_buffer[block_index];
 800301a:	fb07 5904 	mla	r9, r7, r4, r5
    if (current->entry_speed_sqr < next->entry_speed_sqr) {
 800301e:	f8db 3018 	ldr.w	r3, [fp, #24]
 8003022:	9301      	str	r3, [sp, #4]
 8003024:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8003028:	9801      	ldr	r0, [sp, #4]
 800302a:	4619      	mov	r1, r3
 800302c:	9302      	str	r3, [sp, #8]
 800302e:	f7fe f883 	bl	8001138 <__aeabi_fcmplt>
 8003032:	b1b0      	cbz	r0, 8003062 <planner_recalculate+0x16a>
      entry_speed_sqr = current->entry_speed_sqr + 2*current->acceleration*current->millimeters;
 8003034:	f8db 1020 	ldr.w	r1, [fp, #32]
 8003038:	4608      	mov	r0, r1
 800303a:	f7fd fdd7 	bl	8000bec <__addsf3>
 800303e:	f8db 1024 	ldr.w	r1, [fp, #36]	; 0x24
 8003042:	f7fd fedb 	bl	8000dfc <__aeabi_fmul>
 8003046:	9901      	ldr	r1, [sp, #4]
 8003048:	f7fd fdd0 	bl	8000bec <__addsf3>
 800304c:	4683      	mov	fp, r0
      if (entry_speed_sqr < next->entry_speed_sqr) {
 800304e:	4601      	mov	r1, r0
 8003050:	9802      	ldr	r0, [sp, #8]
 8003052:	f7fe f88f 	bl	8001174 <__aeabi_fcmpgt>
 8003056:	b120      	cbz	r0, 8003062 <planner_recalculate+0x16a>
        next->entry_speed_sqr = entry_speed_sqr; // Always <= max_entry_speed_sqr. Backward pass sets this.
 8003058:	46a2      	mov	sl, r4
 800305a:	f04f 0801 	mov.w	r8, #1
 800305e:	f8c9 b018 	str.w	fp, [r9, #24]
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 8003062:	fb07 5204 	mla	r2, r7, r4, r5
 8003066:	69d1      	ldr	r1, [r2, #28]
 8003068:	6990      	ldr	r0, [r2, #24]
 800306a:	f7fe f85b 	bl	8001124 <__aeabi_fcmpeq>
 800306e:	2800      	cmp	r0, #0
 8003070:	bf18      	it	ne
 8003072:	46a2      	movne	sl, r4
  block_index++;
 8003074:	f104 0401 	add.w	r4, r4, #1
 8003078:	b2a4      	uxth	r4, r4
    if (next->entry_speed_sqr == next->max_entry_speed_sqr) { block_buffer_planned = block_index; }
 800307a:	bf18      	it	ne
 800307c:	f04f 0801 	movne.w	r8, #1
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 8003080:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8003084:	bf08      	it	eq
 8003086:	2400      	moveq	r4, #0
  while (block_index != block_buffer_head) {
 8003088:	46cb      	mov	fp, r9
 800308a:	e7b8      	b.n	8002ffe <planner_recalculate+0x106>
 800308c:	200078a4 	.word	0x200078a4
 8003090:	200078a6 	.word	0x200078a6
 8003094:	200000a4 	.word	0x200000a4
 8003098:	200078a8 	.word	0x200078a8

0800309c <plan_reset_buffer>:
  memset(&pl, 0, sizeof(planner_t)); // Clear planner struct
  plan_reset_buffer();
}

void plan_reset_buffer(){
  block_buffer_tail    = 0;
 800309c:	2300      	movs	r3, #0
  block_buffer_head    = 0; // Empty = tail
  next_buffer_head     = 1; // plan_next_block_index(block_buffer_head)
 800309e:	2101      	movs	r1, #1
  block_buffer_tail    = 0;
 80030a0:	4a04      	ldr	r2, [pc, #16]	; (80030b4 <plan_reset_buffer+0x18>)
 80030a2:	8013      	strh	r3, [r2, #0]
  block_buffer_head    = 0; // Empty = tail
 80030a4:	4a04      	ldr	r2, [pc, #16]	; (80030b8 <plan_reset_buffer+0x1c>)
 80030a6:	8013      	strh	r3, [r2, #0]
  next_buffer_head     = 1; // plan_next_block_index(block_buffer_head)
 80030a8:	4a04      	ldr	r2, [pc, #16]	; (80030bc <plan_reset_buffer+0x20>)
 80030aa:	8011      	strh	r1, [r2, #0]
  block_buffer_planned = 0; // = block_buffer_tail;
 80030ac:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <plan_reset_buffer+0x24>)
 80030ae:	8013      	strh	r3, [r2, #0]
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	200078a8 	.word	0x200078a8
 80030b8:	200078a4 	.word	0x200078a4
 80030bc:	200078aa 	.word	0x200078aa
 80030c0:	200078a6 	.word	0x200078a6

080030c4 <plan_reset>:
void plan_reset(){
 80030c4:	b508      	push	{r3, lr}
  memset(&pl, 0, sizeof(planner_t)); // Clear planner struct
 80030c6:	221c      	movs	r2, #28
 80030c8:	2100      	movs	r1, #0
 80030ca:	4803      	ldr	r0, [pc, #12]	; (80030d8 <plan_reset+0x14>)
 80030cc:	f00c fc2e 	bl	800f92c <memset>
}
 80030d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  plan_reset_buffer();
 80030d4:	f7ff bfe2 	b.w	800309c <plan_reset_buffer>
 80030d8:	200078ac 	.word	0x200078ac

080030dc <plan_discard_current_block>:
}

void plan_discard_current_block(){
  if (block_buffer_head != block_buffer_tail) { // Discard non-empty buffer.
 80030dc:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <plan_discard_current_block+0x2c>)
 80030de:	4a0b      	ldr	r2, [pc, #44]	; (800310c <plan_discard_current_block+0x30>)
 80030e0:	8819      	ldrh	r1, [r3, #0]
 80030e2:	8812      	ldrh	r2, [r2, #0]
void plan_discard_current_block(){
 80030e4:	b510      	push	{r4, lr}
  if (block_buffer_head != block_buffer_tail) { // Discard non-empty buffer.
 80030e6:	428a      	cmp	r2, r1
 80030e8:	461a      	mov	r2, r3
 80030ea:	d00b      	beq.n	8003104 <plan_discard_current_block+0x28>
  block_index++;
 80030ec:	1c4b      	adds	r3, r1, #1
 80030ee:	b29b      	uxth	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 80030f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030f4:	bf08      	it	eq
 80030f6:	2300      	moveq	r3, #0
    uint16_t block_index = plan_next_block_index( block_buffer_tail );
    // Push block_buffer_planned pointer, if encountered.
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 80030f8:	4805      	ldr	r0, [pc, #20]	; (8003110 <plan_discard_current_block+0x34>)
    block_buffer_tail = block_index;
 80030fa:	8013      	strh	r3, [r2, #0]
    if (block_buffer_tail == block_buffer_planned) { block_buffer_planned = block_index; }
 80030fc:	8804      	ldrh	r4, [r0, #0]
 80030fe:	428c      	cmp	r4, r1
 8003100:	bf08      	it	eq
 8003102:	8003      	strheq	r3, [r0, #0]
 8003104:	bd10      	pop	{r4, pc}
 8003106:	bf00      	nop
 8003108:	200078a8 	.word	0x200078a8
 800310c:	200078a4 	.word	0x200078a4
 8003110:	200078a6 	.word	0x200078a6

08003114 <plan_get_system_motion_block>:
  }
}
// Returns address of planner buffer block used by system motions. Called by segment generator.
plan_block_t *plan_get_system_motion_block(){
  return(&block_buffer[block_buffer_head]);
}
 8003114:	203c      	movs	r0, #60	; 0x3c
  return(&block_buffer[block_buffer_head]);
 8003116:	4b03      	ldr	r3, [pc, #12]	; (8003124 <plan_get_system_motion_block+0x10>)
 8003118:	881a      	ldrh	r2, [r3, #0]
}
 800311a:	4b03      	ldr	r3, [pc, #12]	; (8003128 <plan_get_system_motion_block+0x14>)
 800311c:	fb00 3002 	mla	r0, r0, r2, r3
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	200078a4 	.word	0x200078a4
 8003128:	200000a4 	.word	0x200000a4

0800312c <plan_get_current_block>:
// Returns address of first planner block, if available. Called by various main program functions.
plan_block_t *plan_get_current_block(){
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <plan_get_current_block+0x18>)
 800312e:	8818      	ldrh	r0, [r3, #0]
 8003130:	4b05      	ldr	r3, [pc, #20]	; (8003148 <plan_get_current_block+0x1c>)
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	4283      	cmp	r3, r0
  return(&block_buffer[block_buffer_tail]);
 8003136:	bf1d      	ittte	ne
 8003138:	223c      	movne	r2, #60	; 0x3c
 800313a:	4b04      	ldrne	r3, [pc, #16]	; (800314c <plan_get_current_block+0x20>)
 800313c:	fb02 3000 	mlane	r0, r2, r0, r3
  if (block_buffer_head == block_buffer_tail) { return(NULL); } // Buffer empty
 8003140:	2000      	moveq	r0, #0
}
 8003142:	4770      	bx	lr
 8003144:	200078a8 	.word	0x200078a8
 8003148:	200078a4 	.word	0x200078a4
 800314c:	200000a4 	.word	0x200000a4

08003150 <plan_get_exec_block_exit_speed_sqr>:

float plan_get_exec_block_exit_speed_sqr(){
  uint16_t block_index = plan_next_block_index(block_buffer_tail);
 8003150:	4b09      	ldr	r3, [pc, #36]	; (8003178 <plan_get_exec_block_exit_speed_sqr+0x28>)
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8003152:	4a0a      	ldr	r2, [pc, #40]	; (800317c <plan_get_exec_block_exit_speed_sqr+0x2c>)
  block_index++;
 8003154:	881b      	ldrh	r3, [r3, #0]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8003156:	8812      	ldrh	r2, [r2, #0]
  block_index++;
 8003158:	3301      	adds	r3, #1
 800315a:	b29b      	uxth	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 800315c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003160:	bf08      	it	eq
 8003162:	2300      	moveq	r3, #0
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8003164:	429a      	cmp	r2, r3
  return( block_buffer[block_index].entry_speed_sqr );
 8003166:	bf1f      	itttt	ne
 8003168:	213c      	movne	r1, #60	; 0x3c
 800316a:	4a05      	ldrne	r2, [pc, #20]	; (8003180 <plan_get_exec_block_exit_speed_sqr+0x30>)
 800316c:	fb01 2303 	mlane	r3, r1, r3, r2
 8003170:	6998      	ldrne	r0, [r3, #24]
  if (block_index == block_buffer_head) { return( 0.0 ); }
 8003172:	bf08      	it	eq
 8003174:	2000      	moveq	r0, #0
}
 8003176:	4770      	bx	lr
 8003178:	200078a8 	.word	0x200078a8
 800317c:	200078a4 	.word	0x200078a4
 8003180:	200000a4 	.word	0x200000a4

08003184 <plan_check_full_buffer>:
// Returns the availability status of the block ring buffer. True, if full.
uint8_t plan_check_full_buffer(){
  if (block_buffer_tail == next_buffer_head) {
 8003184:	4b03      	ldr	r3, [pc, #12]	; (8003194 <plan_check_full_buffer+0x10>)
 8003186:	8818      	ldrh	r0, [r3, #0]
 8003188:	4b03      	ldr	r3, [pc, #12]	; (8003198 <plan_check_full_buffer+0x14>)
 800318a:	881b      	ldrh	r3, [r3, #0]
    return(true);
  }
  //
  return(false);
}
 800318c:	1ac3      	subs	r3, r0, r3
 800318e:	4258      	negs	r0, r3
 8003190:	4158      	adcs	r0, r3
 8003192:	4770      	bx	lr
 8003194:	200078a8 	.word	0x200078a8
 8003198:	200078aa 	.word	0x200078aa
 800319c:	00000000 	.word	0x00000000

080031a0 <plan_compute_profile_nominal_speed>:
// Computes and returns block nominal speed based on running condition and override values.
// NOTE: All system motion commands, such as homing/parking, are not subject to overrides.
float plan_compute_profile_nominal_speed(plan_block_t *block){
 80031a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  float nominal_speed = block->programmed_rate;
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) {
 80031a2:	7c83      	ldrb	r3, [r0, #18]
float plan_compute_profile_nominal_speed(plan_block_t *block){
 80031a4:	4605      	mov	r5, r0
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) {
 80031a6:	07da      	lsls	r2, r3, #31
  float nominal_speed = block->programmed_rate;
 80031a8:	6b04      	ldr	r4, [r0, #48]	; 0x30
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) {
 80031aa:	d528      	bpl.n	80031fe <plan_compute_profile_nominal_speed+0x5e>
    nominal_speed *= (0.01*sys.r_override);
 80031ac:	4b28      	ldr	r3, [pc, #160]	; (8003250 <plan_compute_profile_nominal_speed+0xb0>)
 80031ae:	7a18      	ldrb	r0, [r3, #8]
 80031b0:	f7fd f968 	bl	8000484 <__aeabi_i2d>
 80031b4:	a324      	add	r3, pc, #144	; (adr r3, 8003248 <plan_compute_profile_nominal_speed+0xa8>)
 80031b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ba:	f7fd f9c9 	bl	8000550 <__aeabi_dmul>
 80031be:	4606      	mov	r6, r0
 80031c0:	4620      	mov	r0, r4
 80031c2:	460f      	mov	r7, r1
 80031c4:	f7fd f970 	bl	80004a8 <__aeabi_f2d>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	4630      	mov	r0, r6
 80031ce:	4639      	mov	r1, r7
 80031d0:	f7fd f9be 	bl	8000550 <__aeabi_dmul>
 80031d4:	f7fd fcb4 	bl	8000b40 <__aeabi_d2f>
 80031d8:	4604      	mov	r4, r0
    if (nominal_speed > block->rapid_rate) {
      nominal_speed = block->rapid_rate;
    }
  }
  //
  if (nominal_speed > settings.max_feed_rate){
 80031da:	4b1e      	ldr	r3, [pc, #120]	; (8003254 <plan_compute_profile_nominal_speed+0xb4>)
 80031dc:	4620      	mov	r0, r4
 80031de:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 80031e2:	4629      	mov	r1, r5
 80031e4:	f7fd ffc6 	bl	8001174 <__aeabi_fcmpgt>
 80031e8:	b938      	cbnz	r0, 80031fa <plan_compute_profile_nominal_speed+0x5a>
    return(settings.max_feed_rate);
  }
  //
  if (nominal_speed > MINIMUM_FEED_RATE) {
 80031ea:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80031ee:	4620      	mov	r0, r4
 80031f0:	f7fd ffc0 	bl	8001174 <__aeabi_fcmpgt>
 80031f4:	bb28      	cbnz	r0, 8003242 <plan_compute_profile_nominal_speed+0xa2>
    return(nominal_speed);
  }
  return(MINIMUM_FEED_RATE);
 80031f6:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
}
 80031fa:	4628      	mov	r0, r5
 80031fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (!(block->condition & PL_COND_FLAG_NO_FEED_OVERRIDE)) {
 80031fe:	075b      	lsls	r3, r3, #29
 8003200:	d416      	bmi.n	8003230 <plan_compute_profile_nominal_speed+0x90>
      nominal_speed *= (0.01*sys.f_override);
 8003202:	4b13      	ldr	r3, [pc, #76]	; (8003250 <plan_compute_profile_nominal_speed+0xb0>)
 8003204:	79d8      	ldrb	r0, [r3, #7]
 8003206:	f7fd f93d 	bl	8000484 <__aeabi_i2d>
 800320a:	a30f      	add	r3, pc, #60	; (adr r3, 8003248 <plan_compute_profile_nominal_speed+0xa8>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	f7fd f99e 	bl	8000550 <__aeabi_dmul>
 8003214:	4606      	mov	r6, r0
 8003216:	4620      	mov	r0, r4
 8003218:	460f      	mov	r7, r1
 800321a:	f7fd f945 	bl	80004a8 <__aeabi_f2d>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4630      	mov	r0, r6
 8003224:	4639      	mov	r1, r7
 8003226:	f7fd f993 	bl	8000550 <__aeabi_dmul>
 800322a:	f7fd fc89 	bl	8000b40 <__aeabi_d2f>
 800322e:	4604      	mov	r4, r0
    if (nominal_speed > block->rapid_rate) {
 8003230:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 8003232:	4620      	mov	r0, r4
 8003234:	4629      	mov	r1, r5
 8003236:	f7fd ff9d 	bl	8001174 <__aeabi_fcmpgt>
 800323a:	2800      	cmp	r0, #0
 800323c:	d0cd      	beq.n	80031da <plan_compute_profile_nominal_speed+0x3a>
      nominal_speed = block->rapid_rate;
 800323e:	462c      	mov	r4, r5
 8003240:	e7cb      	b.n	80031da <plan_compute_profile_nominal_speed+0x3a>
    return(nominal_speed);
 8003242:	4625      	mov	r5, r4
 8003244:	e7d9      	b.n	80031fa <plan_compute_profile_nominal_speed+0x5a>
 8003246:	bf00      	nop
 8003248:	47ae147b 	.word	0x47ae147b
 800324c:	3f847ae1 	.word	0x3f847ae1
 8003250:	2000ca14 	.word	0x2000ca14
 8003254:	2000c01c 	.word	0x2000c01c

08003258 <plan_update_velocity_profile_parameters>:
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) {
    block->max_entry_speed_sqr = block->max_junction_speed_sqr;
  }
}
// Re-calculates buffered motions profile parameters upon a motion-based override change.
void plan_update_velocity_profile_parameters(){
 8003258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint16_t block_index = block_buffer_tail;
  plan_block_t *block;
  float nominal_speed;
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
  while (block_index != block_buffer_head) {
    block = &block_buffer[block_index];
 800325c:	f04f 083c 	mov.w	r8, #60	; 0x3c
  uint16_t block_index = block_buffer_tail;
 8003260:	4b19      	ldr	r3, [pc, #100]	; (80032c8 <plan_update_velocity_profile_parameters+0x70>)
  float prev_nominal_speed = SOME_LARGE_VALUE; // Set high for first block nominal speed calculation.
 8003262:	4d1a      	ldr	r5, [pc, #104]	; (80032cc <plan_update_velocity_profile_parameters+0x74>)
  uint16_t block_index = block_buffer_tail;
 8003264:	881c      	ldrh	r4, [r3, #0]
  while (block_index != block_buffer_head) {
 8003266:	4b1a      	ldr	r3, [pc, #104]	; (80032d0 <plan_update_velocity_profile_parameters+0x78>)
    block = &block_buffer[block_index];
 8003268:	4f1a      	ldr	r7, [pc, #104]	; (80032d4 <plan_update_velocity_profile_parameters+0x7c>)
  while (block_index != block_buffer_head) {
 800326a:	f8b3 9000 	ldrh.w	r9, [r3]
 800326e:	454c      	cmp	r4, r9
 8003270:	d103      	bne.n	800327a <plan_update_velocity_profile_parameters+0x22>
    nominal_speed = plan_compute_profile_nominal_speed(block);
    plan_compute_profile_parameters(block, nominal_speed, prev_nominal_speed);
    prev_nominal_speed = nominal_speed;
    block_index = plan_next_block_index(block_index);
  }
  pl.previous_nominal_speed = prev_nominal_speed; // Update prev nominal speed for next incoming block.
 8003272:	4b19      	ldr	r3, [pc, #100]	; (80032d8 <plan_update_velocity_profile_parameters+0x80>)
 8003274:	619d      	str	r5, [r3, #24]
 8003276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    block = &block_buffer[block_index];
 800327a:	fb08 7a04 	mla	sl, r8, r4, r7
    nominal_speed = plan_compute_profile_nominal_speed(block);
 800327e:	4650      	mov	r0, sl
 8003280:	f7ff ff8e 	bl	80031a0 <plan_compute_profile_nominal_speed>
 8003284:	4606      	mov	r6, r0
  if (nominal_speed > prev_nominal_speed) {
 8003286:	4601      	mov	r1, r0
 8003288:	4628      	mov	r0, r5
 800328a:	f7fd ff55 	bl	8001138 <__aeabi_fcmplt>
 800328e:	b1c0      	cbz	r0, 80032c2 <plan_update_velocity_profile_parameters+0x6a>
    block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed;
 8003290:	4629      	mov	r1, r5
 8003292:	4628      	mov	r0, r5
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 8003294:	f7fd fdb2 	bl	8000dfc <__aeabi_fmul>
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) {
 8003298:	fb08 7504 	mla	r5, r8, r4, r7
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 800329c:	f8ca 001c 	str.w	r0, [sl, #28]
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) {
 80032a0:	f8d5 a028 	ldr.w	sl, [r5, #40]	; 0x28
 80032a4:	69e8      	ldr	r0, [r5, #28]
 80032a6:	4651      	mov	r1, sl
 80032a8:	f7fd ff64 	bl	8001174 <__aeabi_fcmpgt>
 80032ac:	b108      	cbz	r0, 80032b2 <plan_update_velocity_profile_parameters+0x5a>
    block->max_entry_speed_sqr = block->max_junction_speed_sqr;
 80032ae:	f8c5 a01c 	str.w	sl, [r5, #28]
  block_index++;
 80032b2:	3401      	adds	r4, #1
 80032b4:	b2a4      	uxth	r4, r4
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 80032b6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80032ba:	bf08      	it	eq
 80032bc:	2400      	moveq	r4, #0
 80032be:	4635      	mov	r5, r6
 80032c0:	e7d5      	b.n	800326e <plan_update_velocity_profile_parameters+0x16>
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 80032c2:	4631      	mov	r1, r6
 80032c4:	4630      	mov	r0, r6
 80032c6:	e7e5      	b.n	8003294 <plan_update_velocity_profile_parameters+0x3c>
 80032c8:	200078a8 	.word	0x200078a8
 80032cc:	7e967699 	.word	0x7e967699
 80032d0:	200078a4 	.word	0x200078a4
 80032d4:	200000a4 	.word	0x200000a4
 80032d8:	200078ac 	.word	0x200078ac
 80032dc:	00000000 	.word	0x00000000

080032e0 <plan_buffer_line>:
}

uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data){
  // Prepare and initialize new block. Copy relevant pl_data for block execution.
  plan_block_t *block = &block_buffer[block_buffer_head];
 80032e0:	223c      	movs	r2, #60	; 0x3c
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data){
 80032e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e6:	468a      	mov	sl, r1
    // Calculate target position in absolute steps, number of steps for each axis, and determine max step events.
    // Also, compute individual axes distance for move and prep unit vector calculations.
    // NOTE: Computes true distance from converted step values.
    target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
    block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
    block->step_event_count = MAX(block->step_event_count, block->steps[idx]);
 80032e8:	f04f 0b3c 	mov.w	fp, #60	; 0x3c
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data){
 80032ec:	f04f 0800 	mov.w	r8, #0
  plan_block_t *block = &block_buffer[block_buffer_head];
 80032f0:	4eb7      	ldr	r6, [pc, #732]	; (80035d0 <plan_buffer_line+0x2f0>)
 80032f2:	4db8      	ldr	r5, [pc, #736]	; (80035d4 <plan_buffer_line+0x2f4>)
 80032f4:	8834      	ldrh	r4, [r6, #0]
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data){
 80032f6:	b091      	sub	sp, #68	; 0x44
  plan_block_t *block = &block_buffer[block_buffer_head];
 80032f8:	fb02 5704 	mla	r7, r2, r4, r5
uint8_t plan_buffer_line(float *target, plan_line_data_t *pl_data){
 80032fc:	9001      	str	r0, [sp, #4]
  memset(block,0,sizeof(plan_block_t)); // Zero all block values.
 80032fe:	2100      	movs	r1, #0
 8003300:	4638      	mov	r0, r7
 8003302:	f00c fb13 	bl	800f92c <memset>
  block->condition        = pl_data->condition;
 8003306:	f89a 2008 	ldrb.w	r2, [sl, #8]
  block->spindle_speed    = pl_data->spindle_speed;
 800330a:	f8da 1004 	ldr.w	r1, [sl, #4]
  if (block->condition & PL_COND_FLAG_SYSTEM_MOTION) {
 800330e:	f012 0f02 	tst.w	r2, #2
  block->spindle_speed    = pl_data->spindle_speed;
 8003312:	6379      	str	r1, [r7, #52]	; 0x34
  block->line_number      = pl_data->line_number;
 8003314:	f8da 100c 	ldr.w	r1, [sl, #12]
  block->condition        = pl_data->condition;
 8003318:	74ba      	strb	r2, [r7, #18]
    memcpy(position_steps, sys_position, sizeof(sys_position));
 800331a:	bf14      	ite	ne
 800331c:	4aae      	ldrne	r2, [pc, #696]	; (80035d8 <plan_buffer_line+0x2f8>)
    memcpy(position_steps, pl.position, sizeof(pl.position));
 800331e:	4aaf      	ldreq	r2, [pc, #700]	; (80035dc <plan_buffer_line+0x2fc>)
  block->line_number      = pl_data->line_number;
 8003320:	6179      	str	r1, [r7, #20]
 8003322:	9600      	str	r6, [sp, #0]
 8003324:	f10d 091c 	add.w	r9, sp, #28
    memcpy(position_steps, pl.position, sizeof(pl.position));
 8003328:	ca07      	ldmia	r2, {r0, r1, r2}
    block->step_event_count = MAX(block->step_event_count, block->steps[idx]);
 800332a:	fb0b 5b04 	mla	fp, fp, r4, r5
    memcpy(position_steps, pl.position, sizeof(pl.position));
 800332e:	e889 0007 	stmia.w	r9, {r0, r1, r2}
    target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 8003332:	4aab      	ldr	r2, [pc, #684]	; (80035e0 <plan_buffer_line+0x300>)
 8003334:	9b01      	ldr	r3, [sp, #4]
 8003336:	f852 1028 	ldr.w	r1, [r2, r8, lsl #2]
 800333a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800333e:	9202      	str	r2, [sp, #8]
 8003340:	f7fd fd5c 	bl	8000dfc <__aeabi_fmul>
 8003344:	f7fd f8b0 	bl	80004a8 <__aeabi_f2d>
 8003348:	f00d fba2 	bl	8010a90 <lround>
    block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 800334c:	f859 1028 	ldr.w	r1, [r9, r8, lsl #2]
    target_steps[idx] = lround(target[idx]*settings.steps_per_mm[idx]);
 8003350:	ab04      	add	r3, sp, #16
 8003352:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
    block->steps[idx] = labs(target_steps[idx]-position_steps[idx]);
 8003356:	1a40      	subs	r0, r0, r1
 8003358:	ea80 76e0 	eor.w	r6, r0, r0, asr #31
 800335c:	eba6 76e0 	sub.w	r6, r6, r0, asr #31
 8003360:	f847 6028 	str.w	r6, [r7, r8, lsl #2]
    block->step_event_count = MAX(block->step_event_count, block->steps[idx]);
 8003364:	f8db 100c 	ldr.w	r1, [fp, #12]
 8003368:	4633      	mov	r3, r6
 800336a:	428e      	cmp	r6, r1
 800336c:	bf38      	it	cc
 800336e:	460b      	movcc	r3, r1
 8003370:	f8cb 300c 	str.w	r3, [fp, #12]
 8003374:	9303      	str	r3, [sp, #12]
    delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
 8003376:	f7fd fced 	bl	8000d54 <__aeabi_i2f>
 800337a:	9a02      	ldr	r2, [sp, #8]
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 800337c:	ae0a      	add	r6, sp, #40	; 0x28
    delta_mm = (target_steps[idx] - position_steps[idx])/settings.steps_per_mm[idx];
 800337e:	f852 1028 	ldr.w	r1, [r2, r8, lsl #2]
 8003382:	f7fd fdef 	bl	8000f64 <__aeabi_fdiv>
    // Set direction bits. Bit enabled always means direction is negative.
    if (delta_mm < 0.0 ) {
 8003386:	2100      	movs	r1, #0
    unit_vec[idx] = delta_mm; // Store unit vector numerator
 8003388:	f846 0028 	str.w	r0, [r6, r8, lsl #2]
    if (delta_mm < 0.0 ) {
 800338c:	f7fd fed4 	bl	8001138 <__aeabi_fcmplt>
 8003390:	9b03      	ldr	r3, [sp, #12]
 8003392:	b138      	cbz	r0, 80033a4 <plan_buffer_line+0xc4>
      block->direction_bits |= direction_pin_mask[idx];  //get_direction_pin_mask(idx);
 8003394:	4a93      	ldr	r2, [pc, #588]	; (80035e4 <plan_buffer_line+0x304>)
 8003396:	f8bb 1010 	ldrh.w	r1, [fp, #16]
 800339a:	f832 2018 	ldrh.w	r2, [r2, r8, lsl #1]
 800339e:	430a      	orrs	r2, r1
 80033a0:	f8ab 2010 	strh.w	r2, [fp, #16]
 80033a4:	f108 0801 	add.w	r8, r8, #1
  for (idx=0; idx<N_AXIS; idx++) {
 80033a8:	f1b8 0f03 	cmp.w	r8, #3
 80033ac:	d1c1      	bne.n	8003332 <plan_buffer_line+0x52>
    }
  }

  // Bail if this is a zero-length block. Highly unlikely to occur.
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 80ff 	beq.w	80035b2 <plan_buffer_line+0x2d2>

  // Calculate the unit vector of the line move and the block maximum feed rate and acceleration scaled
  // down such that no individual axes maximum values are exceeded with respect to the line direction.
  // NOTE: This calculation assumes all axes are orthogonal (Cartesian) and works with ABC-axes,
  // if they are also orthogonal/independent. Operates on the absolute value of the unit vector.
  block->millimeters  = convert_delta_vector_to_unit_vector(unit_vec);
 80033b4:	f04f 093c 	mov.w	r9, #60	; 0x3c
 80033b8:	4630      	mov	r0, r6
 80033ba:	f7ff fd3e 	bl	8002e3a <convert_delta_vector_to_unit_vector>
 80033be:	fb09 5904 	mla	r9, r9, r4, r5
  block->acceleration = limit_value_by_axis_maximum(settings.acceleration, unit_vec); // converted to mm/min^2
 80033c2:	4631      	mov	r1, r6
  block->millimeters  = convert_delta_vector_to_unit_vector(unit_vec);
 80033c4:	f8c9 0024 	str.w	r0, [r9, #36]	; 0x24
  block->acceleration = limit_value_by_axis_maximum(settings.acceleration, unit_vec); // converted to mm/min^2
 80033c8:	4887      	ldr	r0, [pc, #540]	; (80035e8 <plan_buffer_line+0x308>)
 80033ca:	f7ff fd71 	bl	8002eb0 <limit_value_by_axis_maximum>
  block->rapid_rate   = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 80033ce:	4631      	mov	r1, r6
  block->acceleration = limit_value_by_axis_maximum(settings.acceleration, unit_vec); // converted to mm/min^2
 80033d0:	f8c9 0020 	str.w	r0, [r9, #32]
  block->rapid_rate   = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 80033d4:	4885      	ldr	r0, [pc, #532]	; (80035ec <plan_buffer_line+0x30c>)
 80033d6:	f7ff fd6b 	bl	8002eb0 <limit_value_by_axis_maximum>
  // data in 50mm / feed 600 , accel = 100mm/s2
  // millimeters = 50.00000000
  // accel = 360000.00000000
  // feed = 10000.00000000
  // Store programmed rate.
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) {
 80033da:	f899 8012 	ldrb.w	r8, [r9, #18]
  block->rapid_rate   = limit_value_by_axis_maximum(settings.max_rate, unit_vec);
 80033de:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
  if (block->condition & PL_COND_FLAG_RAPID_MOTION) {
 80033e2:	f018 0f01 	tst.w	r8, #1
 80033e6:	d053      	beq.n	8003490 <plan_buffer_line+0x1b0>
    block->programmed_rate = block->rapid_rate;
  }else {
    block->programmed_rate = pl_data->feed_rate;
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) {
      block->programmed_rate *= block->millimeters;
 80033e8:	f8c9 0030 	str.w	r0, [r9, #48]	; 0x30
    }
  }

  // TODO: Need to check this method handling zero junction speeds when starting from rest.
  if ((block_buffer_head == block_buffer_tail) || (block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 80033ec:	9b00      	ldr	r3, [sp, #0]
 80033ee:	f04f 0a00 	mov.w	sl, #0
 80033f2:	881a      	ldrh	r2, [r3, #0]
 80033f4:	4b7e      	ldr	r3, [pc, #504]	; (80035f0 <plan_buffer_line+0x310>)
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d002      	beq.n	8003402 <plan_buffer_line+0x122>
 80033fc:	f018 0802 	ands.w	r8, r8, #2
 8003400:	d052      	beq.n	80034a8 <plan_buffer_line+0x1c8>
    // Initialize block entry speed as zero. Assume it will be starting from rest. Planner will correct this later.
    // If system motion, the system motion block always is assumed to start from rest and end at a complete stop.
    block->entry_speed_sqr = 0.0;
 8003402:	233c      	movs	r3, #60	; 0x3c
 8003404:	fb03 5304 	mla	r3, r3, r4, r5
 8003408:	f8c3 a018 	str.w	sl, [r3, #24]
    }

    // NOTE: Computed without any expensive trig, sin() or acos(), by trig half angle identity of cos(theta).
    if (junction_cos_theta > 0.999999) {
      //  For a 0 degree acute junction, just set minimum junction speed.
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 800340c:	f8c3 a028 	str.w	sl, [r3, #40]	; 0x28
      }
    }
  }

  // Block system motion from updating this data to ensure next g-code motion is computed correctly.
  if (!(block->condition & PL_COND_FLAG_SYSTEM_MOTION)) {
 8003410:	f04f 083c 	mov.w	r8, #60	; 0x3c
 8003414:	fb08 5804 	mla	r8, r8, r4, r5
 8003418:	f898 3012 	ldrb.w	r3, [r8, #18]
 800341c:	079b      	lsls	r3, r3, #30
 800341e:	d435      	bmi.n	800348c <plan_buffer_line+0x1ac>
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 8003420:	4638      	mov	r0, r7
 8003422:	f7ff febd 	bl	80031a0 <plan_compute_profile_nominal_speed>
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 8003426:	4f6d      	ldr	r7, [pc, #436]	; (80035dc <plan_buffer_line+0x2fc>)
    float nominal_speed = plan_compute_profile_nominal_speed(block);
 8003428:	4681      	mov	r9, r0
    plan_compute_profile_parameters(block, nominal_speed, pl.previous_nominal_speed);
 800342a:	f8d7 a018 	ldr.w	sl, [r7, #24]
  if (nominal_speed > prev_nominal_speed) {
 800342e:	4651      	mov	r1, sl
 8003430:	f7fd fea0 	bl	8001174 <__aeabi_fcmpgt>
 8003434:	2800      	cmp	r0, #0
 8003436:	f000 80b9 	beq.w	80035ac <plan_buffer_line+0x2cc>
    block->max_entry_speed_sqr = prev_nominal_speed*prev_nominal_speed;
 800343a:	4651      	mov	r1, sl
 800343c:	4650      	mov	r0, sl
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 800343e:	f7fd fcdd 	bl	8000dfc <__aeabi_fmul>
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) {
 8003442:	233c      	movs	r3, #60	; 0x3c
 8003444:	fb03 5404 	mla	r4, r3, r4, r5
 8003448:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 800344a:	f8c8 001c 	str.w	r0, [r8, #28]
  if (block->max_entry_speed_sqr > block->max_junction_speed_sqr) {
 800344e:	4629      	mov	r1, r5
 8003450:	69e0      	ldr	r0, [r4, #28]
 8003452:	f7fd fe8f 	bl	8001174 <__aeabi_fcmpgt>
 8003456:	b100      	cbz	r0, 800345a <plan_buffer_line+0x17a>
    block->max_entry_speed_sqr = block->max_junction_speed_sqr;
 8003458:	61e5      	str	r5, [r4, #28]
    pl.previous_nominal_speed = nominal_speed;
    // Update previous path unit_vector and planner position.
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 800345a:	4b66      	ldr	r3, [pc, #408]	; (80035f4 <plan_buffer_line+0x314>)
 800345c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    pl.previous_nominal_speed = nominal_speed;
 8003460:	f8c7 9018 	str.w	r9, [r7, #24]
    memcpy(pl.previous_unit_vec, unit_vec, sizeof(unit_vec)); // pl.previous_unit_vec[] = unit_vec[]
 8003464:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    memcpy(pl.position, target_steps, sizeof(target_steps)); // pl.position[] = target_steps[]
 8003468:	ab04      	add	r3, sp, #16
 800346a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800346e:	e887 0007 	stmia.w	r7, {r0, r1, r2}

    // New block is all set. Update buffer head and next buffer head indices.
    block_buffer_head = next_buffer_head;
 8003472:	4a61      	ldr	r2, [pc, #388]	; (80035f8 <plan_buffer_line+0x318>)
 8003474:	9900      	ldr	r1, [sp, #0]
 8003476:	8813      	ldrh	r3, [r2, #0]
 8003478:	800b      	strh	r3, [r1, #0]
  block_index++;
 800347a:	3301      	adds	r3, #1
 800347c:	b29b      	uxth	r3, r3
  if (block_index == BLOCK_BUFFER_SIZE) { block_index = 0; } return(block_index);
 800347e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003482:	bf08      	it	eq
 8003484:	2300      	moveq	r3, #0
    next_buffer_head = plan_next_block_index(block_buffer_head);
 8003486:	8013      	strh	r3, [r2, #0]

    // Finish up by recalculating the plan with the new block.
    planner_recalculate();
 8003488:	f7ff fd36 	bl	8002ef8 <planner_recalculate>
  }
  return(PLAN_OK);
 800348c:	2001      	movs	r0, #1
 800348e:	e091      	b.n	80035b4 <plan_buffer_line+0x2d4>
    block->programmed_rate = pl_data->feed_rate;
 8003490:	f8da 1000 	ldr.w	r1, [sl]
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) {
 8003494:	f018 0f08 	tst.w	r8, #8
    block->programmed_rate = pl_data->feed_rate;
 8003498:	f8c9 1030 	str.w	r1, [r9, #48]	; 0x30
    if (block->condition & PL_COND_FLAG_INVERSE_TIME) {
 800349c:	d0a6      	beq.n	80033ec <plan_buffer_line+0x10c>
      block->programmed_rate *= block->millimeters;
 800349e:	f8d9 0024 	ldr.w	r0, [r9, #36]	; 0x24
 80034a2:	f7fd fcab 	bl	8000dfc <__aeabi_fmul>
 80034a6:	e79f      	b.n	80033e8 <plan_buffer_line+0x108>
 80034a8:	46d1      	mov	r9, sl
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 80034aa:	f10d 0b34 	add.w	fp, sp, #52	; 0x34
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 80034ae:	4b4b      	ldr	r3, [pc, #300]	; (80035dc <plan_buffer_line+0x2fc>)
 80034b0:	4443      	add	r3, r8
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	f856 3008 	ldr.w	r3, [r6, r8]
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	9303      	str	r3, [sp, #12]
 80034be:	9201      	str	r2, [sp, #4]
 80034c0:	f7fd fc9c 	bl	8000dfc <__aeabi_fmul>
 80034c4:	4601      	mov	r1, r0
 80034c6:	4648      	mov	r0, r9
 80034c8:	f7fd fb8e 	bl	8000be8 <__aeabi_fsub>
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 80034cc:	9a01      	ldr	r2, [sp, #4]
 80034ce:	9b03      	ldr	r3, [sp, #12]
      junction_cos_theta -= pl.previous_unit_vec[idx]*unit_vec[idx];
 80034d0:	4681      	mov	r9, r0
      junction_unit_vec[idx] = unit_vec[idx]-pl.previous_unit_vec[idx];
 80034d2:	4611      	mov	r1, r2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fd fb87 	bl	8000be8 <__aeabi_fsub>
 80034da:	f84b 0008 	str.w	r0, [fp, r8]
 80034de:	f108 0804 	add.w	r8, r8, #4
    for (idx=0; idx<N_AXIS; idx++) {
 80034e2:	f1b8 0f0c 	cmp.w	r8, #12
 80034e6:	d1e2      	bne.n	80034ae <plan_buffer_line+0x1ce>
    if (junction_cos_theta > 0.999999) {
 80034e8:	4648      	mov	r0, r9
 80034ea:	f7fc ffdd 	bl	80004a8 <__aeabi_f2d>
 80034ee:	a334      	add	r3, pc, #208	; (adr r3, 80035c0 <plan_buffer_line+0x2e0>)
 80034f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f4:	4680      	mov	r8, r0
 80034f6:	4689      	mov	r9, r1
 80034f8:	f7fd faba 	bl	8000a70 <__aeabi_dcmpgt>
 80034fc:	b118      	cbz	r0, 8003506 <plan_buffer_line+0x226>
      block->max_junction_speed_sqr = MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED;
 80034fe:	233c      	movs	r3, #60	; 0x3c
 8003500:	fb03 5304 	mla	r3, r3, r4, r5
 8003504:	e782      	b.n	800340c <plan_buffer_line+0x12c>
      if (junction_cos_theta < -0.999999) {
 8003506:	a330      	add	r3, pc, #192	; (adr r3, 80035c8 <plan_buffer_line+0x2e8>)
 8003508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350c:	4640      	mov	r0, r8
 800350e:	4649      	mov	r1, r9
 8003510:	f7fd fa90 	bl	8000a34 <__aeabi_dcmplt>
 8003514:	b128      	cbz	r0, 8003522 <plan_buffer_line+0x242>
        block->max_junction_speed_sqr = SOME_LARGE_VALUE;
 8003516:	233c      	movs	r3, #60	; 0x3c
 8003518:	fb03 5304 	mla	r3, r3, r4, r5
 800351c:	4a37      	ldr	r2, [pc, #220]	; (80035fc <plan_buffer_line+0x31c>)
 800351e:	629a      	str	r2, [r3, #40]	; 0x28
 8003520:	e776      	b.n	8003410 <plan_buffer_line+0x130>
        convert_delta_vector_to_unit_vector(junction_unit_vec);
 8003522:	4658      	mov	r0, fp
 8003524:	f7ff fc89 	bl	8002e3a <convert_delta_vector_to_unit_vector>
        float junction_acceleration = limit_value_by_axis_maximum(settings.acceleration, junction_unit_vec);
 8003528:	4659      	mov	r1, fp
 800352a:	482f      	ldr	r0, [pc, #188]	; (80035e8 <plan_buffer_line+0x308>)
 800352c:	f7ff fcc0 	bl	8002eb0 <limit_value_by_axis_maximum>
        float sin_theta_d2 = sqrt(0.5*(1.0-junction_cos_theta)); // Trig half angle identity. Always positive.
 8003530:	4642      	mov	r2, r8
 8003532:	464b      	mov	r3, r9
        float junction_acceleration = limit_value_by_axis_maximum(settings.acceleration, junction_unit_vec);
 8003534:	4683      	mov	fp, r0
        float sin_theta_d2 = sqrt(0.5*(1.0-junction_cos_theta)); // Trig half angle identity. Always positive.
 8003536:	4932      	ldr	r1, [pc, #200]	; (8003600 <plan_buffer_line+0x320>)
 8003538:	2000      	movs	r0, #0
 800353a:	f7fc fe55 	bl	80001e8 <__aeabi_dsub>
 800353e:	2200      	movs	r2, #0
 8003540:	4b30      	ldr	r3, [pc, #192]	; (8003604 <plan_buffer_line+0x324>)
 8003542:	f7fd f805 	bl	8000550 <__aeabi_dmul>
 8003546:	f00d fb99 	bl	8010c7c <sqrt>
 800354a:	f7fd faf9 	bl	8000b40 <__aeabi_d2f>
 800354e:	4682      	mov	sl, r0
        block->max_junction_speed_sqr = MAX( MINIMUM_JUNCTION_SPEED*MINIMUM_JUNCTION_SPEED, (junction_acceleration * settings.junction_deviation * sin_theta_d2)/(1.0-sin_theta_d2) );
 8003550:	9b02      	ldr	r3, [sp, #8]
 8003552:	4658      	mov	r0, fp
 8003554:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 8003558:	f7fd fc50 	bl	8000dfc <__aeabi_fmul>
 800355c:	4651      	mov	r1, sl
 800355e:	f7fd fc4d 	bl	8000dfc <__aeabi_fmul>
 8003562:	f7fc ffa1 	bl	80004a8 <__aeabi_f2d>
 8003566:	4680      	mov	r8, r0
 8003568:	4650      	mov	r0, sl
 800356a:	4689      	mov	r9, r1
 800356c:	f7fc ff9c 	bl	80004a8 <__aeabi_f2d>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	2000      	movs	r0, #0
 8003576:	4922      	ldr	r1, [pc, #136]	; (8003600 <plan_buffer_line+0x320>)
 8003578:	f7fc fe36 	bl	80001e8 <__aeabi_dsub>
 800357c:	4602      	mov	r2, r0
 800357e:	460b      	mov	r3, r1
 8003580:	4640      	mov	r0, r8
 8003582:	4649      	mov	r1, r9
 8003584:	f7fd f90e 	bl	80007a4 <__aeabi_ddiv>
 8003588:	2200      	movs	r2, #0
 800358a:	2300      	movs	r3, #0
 800358c:	4680      	mov	r8, r0
 800358e:	4689      	mov	r9, r1
 8003590:	f7fd fa50 	bl	8000a34 <__aeabi_dcmplt>
 8003594:	b940      	cbnz	r0, 80035a8 <plan_buffer_line+0x2c8>
 8003596:	4640      	mov	r0, r8
 8003598:	4649      	mov	r1, r9
 800359a:	f7fd fad1 	bl	8000b40 <__aeabi_d2f>
 800359e:	233c      	movs	r3, #60	; 0x3c
 80035a0:	fb03 5304 	mla	r3, r3, r4, r5
 80035a4:	6298      	str	r0, [r3, #40]	; 0x28
 80035a6:	e733      	b.n	8003410 <plan_buffer_line+0x130>
 80035a8:	2000      	movs	r0, #0
 80035aa:	e7f8      	b.n	800359e <plan_buffer_line+0x2be>
    block->max_entry_speed_sqr = nominal_speed*nominal_speed;
 80035ac:	4649      	mov	r1, r9
 80035ae:	4648      	mov	r0, r9
 80035b0:	e745      	b.n	800343e <plan_buffer_line+0x15e>
  if (block->step_event_count == 0) { return(PLAN_EMPTY_BLOCK); }
 80035b2:	4618      	mov	r0, r3
}
 80035b4:	b011      	add	sp, #68	; 0x44
 80035b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ba:	bf00      	nop
 80035bc:	f3af 8000 	nop.w
 80035c0:	e7210be9 	.word	0xe7210be9
 80035c4:	3feffffd 	.word	0x3feffffd
 80035c8:	e7210be9 	.word	0xe7210be9
 80035cc:	bfeffffd 	.word	0xbfeffffd
 80035d0:	200078a4 	.word	0x200078a4
 80035d4:	200000a4 	.word	0x200000a4
 80035d8:	2000ca3c 	.word	0x2000ca3c
 80035dc:	200078ac 	.word	0x200078ac
 80035e0:	2000c01c 	.word	0x2000c01c
 80035e4:	080123b0 	.word	0x080123b0
 80035e8:	2000c034 	.word	0x2000c034
 80035ec:	2000c028 	.word	0x2000c028
 80035f0:	200078a8 	.word	0x200078a8
 80035f4:	200078b8 	.word	0x200078b8
 80035f8:	200078aa 	.word	0x200078aa
 80035fc:	7e967699 	.word	0x7e967699
 8003600:	3ff00000 	.word	0x3ff00000
 8003604:	3fe00000 	.word	0x3fe00000

08003608 <plan_sync_position>:
void plan_sync_position(){
  // TODO: For motor configurations not in the same coordinate frame as the machine position,
  // this function needs to be updated to accomodate the difference.
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
      pl.position[idx] = sys_position[idx];
 8003608:	4a04      	ldr	r2, [pc, #16]	; (800361c <plan_sync_position+0x14>)
 800360a:	4b05      	ldr	r3, [pc, #20]	; (8003620 <plan_sync_position+0x18>)
 800360c:	6811      	ldr	r1, [r2, #0]
 800360e:	6019      	str	r1, [r3, #0]
 8003610:	6851      	ldr	r1, [r2, #4]
 8003612:	6892      	ldr	r2, [r2, #8]
 8003614:	6059      	str	r1, [r3, #4]
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	2000ca3c 	.word	0x2000ca3c
 8003620:	200078ac 	.word	0x200078ac

08003624 <plan_get_block_buffer_available>:
  }
}

// Returns the number of available blocks are in the planner buffer.
uint16_t plan_get_block_buffer_available(){
  if (block_buffer_head >= block_buffer_tail) {
 8003624:	4b06      	ldr	r3, [pc, #24]	; (8003640 <plan_get_block_buffer_available+0x1c>)
 8003626:	881a      	ldrh	r2, [r3, #0]
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <plan_get_block_buffer_available+0x20>)
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	429a      	cmp	r2, r3
    return((BLOCK_BUFFER_SIZE-1)-(block_buffer_head-block_buffer_tail));
 800362e:	bf2c      	ite	cs
 8003630:	f203 10ff 	addwcs	r0, r3, #511	; 0x1ff
  }
  return((block_buffer_tail-block_buffer_head-1));
 8003634:	f103 30ff 	addcc.w	r0, r3, #4294967295
 8003638:	1a80      	subs	r0, r0, r2
 800363a:	b280      	uxth	r0, r0
}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	200078a4 	.word	0x200078a4
 8003644:	200078a8 	.word	0x200078a8

08003648 <plan_cycle_reinitialize>:
  }
  return(BLOCK_BUFFER_SIZE - (block_buffer_tail-block_buffer_head));
}
// Re-initialize buffer plan with a partially completed block, assumed to exist at the buffer tail.
// Called after a steppers have come to a complete stop for a feed hold and the cycle is stopped.
void plan_cycle_reinitialize(){
 8003648:	b508      	push	{r3, lr}
  // Re-plan from a complete stop. Reset planner entry speeds and buffer planned pointer.
  st_update_plan_block_parameters();
 800364a:	f000 ffe9 	bl	8004620 <st_update_plan_block_parameters>
  block_buffer_planned = block_buffer_tail;
 800364e:	4b04      	ldr	r3, [pc, #16]	; (8003660 <plan_cycle_reinitialize+0x18>)
 8003650:	881a      	ldrh	r2, [r3, #0]
 8003652:	4b04      	ldr	r3, [pc, #16]	; (8003664 <plan_cycle_reinitialize+0x1c>)
 8003654:	801a      	strh	r2, [r3, #0]
  planner_recalculate();
}
 8003656:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  planner_recalculate();
 800365a:	f7ff bc4d 	b.w	8002ef8 <planner_recalculate>
 800365e:	bf00      	nop
 8003660:	200078a8 	.word	0x200078a8
 8003664:	200078a6 	.word	0x200078a6

08003668 <probe_configure_invert_mask>:

// Called by probe_init() and the mc_probe() routines. Sets up the probe pin invert mask to
// appropriately set the pin logic according to setting for normal-high/normal-low operation
// and the probing cycle modes for toward-workpiece/away-from-workpiece.
void probe_configure_invert_mask(uint8_t is_probe_away){
  probe_invert_mask = 0; // Initialize as zero.
 8003668:	2200      	movs	r2, #0
 800366a:	4b07      	ldr	r3, [pc, #28]	; (8003688 <probe_configure_invert_mask+0x20>)
 800366c:	701a      	strb	r2, [r3, #0]
  if (bit_isfalse(settings.flags,BITFLAG_INVERT_PROBE_PIN)) { probe_invert_mask ^= PROBE_MASK; }
 800366e:	4a07      	ldr	r2, [pc, #28]	; (800368c <probe_configure_invert_mask+0x24>)
 8003670:	f992 20d5 	ldrsb.w	r2, [r2, #213]	; 0xd5
 8003674:	2a00      	cmp	r2, #0
 8003676:	bfa4      	itt	ge
 8003678:	2201      	movge	r2, #1
 800367a:	701a      	strbge	r2, [r3, #0]
  if (is_probe_away) { probe_invert_mask  ^= PROBE_MASK; }
 800367c:	b118      	cbz	r0, 8003686 <probe_configure_invert_mask+0x1e>
 800367e:	781a      	ldrb	r2, [r3, #0]
 8003680:	f082 0201 	eor.w	r2, r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
 8003686:	4770      	bx	lr
 8003688:	2000c018 	.word	0x2000c018
 800368c:	2000c01c 	.word	0x2000c01c

08003690 <probe_init>:
	pin_probe.Pin = PROBE_PIN; 	// konfigurujemy pin 13
 8003690:	f44f 7300 	mov.w	r3, #512	; 0x200
void probe_init(){
 8003694:	b510      	push	{r4, lr}
 8003696:	b086      	sub	sp, #24
	pin_probe.Pin = PROBE_PIN; 	// konfigurujemy pin 13
 8003698:	9301      	str	r3, [sp, #4]
	pin_probe.Mode = GPIO_MODE_INPUT; 	// jako wejcie
 800369a:	2400      	movs	r4, #0
	pin_probe.Pull = GPIO_PULLUP;		// wczamy rezystor podcigajcy
 800369c:	2301      	movs	r3, #1
	HAL_GPIO_Init(PROBE_GPIO_Port, &pin_probe);	// port GPIOC
 800369e:	a901      	add	r1, sp, #4
 80036a0:	4804      	ldr	r0, [pc, #16]	; (80036b4 <probe_init+0x24>)
	pin_probe.Pull = GPIO_PULLUP;		// wczamy rezystor podcigajcy
 80036a2:	9303      	str	r3, [sp, #12]
	pin_probe.Mode = GPIO_MODE_INPUT; 	// jako wejcie
 80036a4:	9402      	str	r4, [sp, #8]
	HAL_GPIO_Init(PROBE_GPIO_Port, &pin_probe);	// port GPIOC
 80036a6:	f003 fbcd 	bl	8006e44 <HAL_GPIO_Init>
    probe_configure_invert_mask(false); // Initialize invert mask.
 80036aa:	4620      	mov	r0, r4
 80036ac:	f7ff ffdc 	bl	8003668 <probe_configure_invert_mask>
}
 80036b0:	b006      	add	sp, #24
 80036b2:	bd10      	pop	{r4, pc}
 80036b4:	40020c00 	.word	0x40020c00

080036b8 <probe_get_state>:
}

// Returns the probe pin state. Triggered = true. Called by gcode parser and probe state monitor.
uint8_t probe_get_state() {
 80036b8:	b508      	push	{r3, lr}
#ifdef PROBE_PIN
	return !(HAL_GPIO_ReadPin(PROBE_GPIO_Port,PROBE_PIN) ^ probe_invert_mask);
 80036ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036be:	4804      	ldr	r0, [pc, #16]	; (80036d0 <probe_get_state+0x18>)
 80036c0:	f003 fca6 	bl	8007010 <HAL_GPIO_ReadPin>
 80036c4:	4b03      	ldr	r3, [pc, #12]	; (80036d4 <probe_get_state+0x1c>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
#else
	return false;
#endif
}
 80036c8:	1a1b      	subs	r3, r3, r0
 80036ca:	4258      	negs	r0, r3
 80036cc:	4158      	adcs	r0, r3
 80036ce:	bd08      	pop	{r3, pc}
 80036d0:	40020c00 	.word	0x40020c00
 80036d4:	2000c018 	.word	0x2000c018

080036d8 <probe_state_monitor>:
// Monitors probe pin state and records the system position when detected. Called by the
// stepper ISR per ISR tick.
// NOTE: This function must be extremely efficient as to not bog down the stepper ISR.
void probe_state_monitor(){
 80036d8:	b508      	push	{r3, lr}
  if (probe_get_state()) {
 80036da:	f7ff ffed 	bl	80036b8 <probe_get_state>
 80036de:	b160      	cbz	r0, 80036fa <probe_state_monitor+0x22>
    sys_probe_state = PROBE_OFF;
 80036e0:	2200      	movs	r2, #0
 80036e2:	4b06      	ldr	r3, [pc, #24]	; (80036fc <probe_state_monitor+0x24>)
 80036e4:	701a      	strb	r2, [r3, #0]
    memcpy(sys_probe_position, sys_position, sizeof(sys_position));
 80036e6:	4b06      	ldr	r3, [pc, #24]	; (8003700 <probe_state_monitor+0x28>)
 80036e8:	4a06      	ldr	r2, [pc, #24]	; (8003704 <probe_state_monitor+0x2c>)
 80036ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80036ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    bit_true(sys_rt_exec_state, EXEC_MOTION_CANCEL);
 80036f0:	4a05      	ldr	r2, [pc, #20]	; (8003708 <probe_state_monitor+0x30>)
 80036f2:	7813      	ldrb	r3, [r2, #0]
 80036f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036f8:	7013      	strb	r3, [r2, #0]
 80036fa:	bd08      	pop	{r3, pc}
 80036fc:	2000ca2c 	.word	0x2000ca2c
 8003700:	2000ca30 	.word	0x2000ca30
 8003704:	2000ca3c 	.word	0x2000ca3c
 8003708:	2000ca29 	.word	0x2000ca29

0800370c <protocol_auto_cycle_start>:
// actively parsing commands.
// NOTE: This function is called from the main loop, buffer sync, and mc_line() only and executes
// when one of these conditions exist respectively: There are no more blocks sent (i.e. streaming
// is finished, single commands), a command that needs to wait for the motions in the buffer to
// execute calls a buffer sync, or the planner buffer is full and ready to go.
void protocol_auto_cycle_start(){
 800370c:	b508      	push	{r3, lr}
  if (plan_get_current_block() != NULL) { // Check if there are any blocks in the buffer.
 800370e:	f7ff fd0d 	bl	800312c <plan_get_current_block>
 8003712:	b120      	cbz	r0, 800371e <protocol_auto_cycle_start+0x12>
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
  }
}
 8003714:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    system_set_exec_state_flag(EXEC_CYCLE_START); // If so, execute them!
 8003718:	2002      	movs	r0, #2
 800371a:	f001 bd47 	b.w	80051ac <system_set_exec_state_flag>
 800371e:	bd08      	pop	{r3, pc}

08003720 <protocol_exec_rt_system>:
}

// Executes run-time commands, when required. This function primarily operates as Grbl's state
// machine and controls the various real-time features Grbl has to offer.
// NOTE: Do not alter this unless you know exactly what you are doing!
void protocol_exec_rt_system(){
 8003720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rt_exec; // Temp variable to avoid calling volatile multiple times.
  rt_exec = sys_rt_exec_alarm; // Copy volatile sys_rt_exec_alarm.
 8003722:	4b35      	ldr	r3, [pc, #212]	; (80037f8 <protocol_exec_rt_system+0xd8>)
 8003724:	4c35      	ldr	r4, [pc, #212]	; (80037fc <protocol_exec_rt_system+0xdc>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	4e35      	ldr	r6, [pc, #212]	; (8003800 <protocol_exec_rt_system+0xe0>)
  if (rt_exec) { // Enter only if any bit flag is true
 800372a:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800372e:	b14b      	cbz	r3, 8003744 <protocol_exec_rt_system+0x24>
    // System alarm. Everything has shutdown by something that has gone severely wrong. Report
    // the source of the error to the user. If critical, Grbl disables by entering an infinite
    // loop until system reset/abort.
    sys.state = STATE_ALARM; // Set system alarm state
 8003730:	2701      	movs	r7, #1
    report_alarm_message(rt_exec);
 8003732:	4628      	mov	r0, r5
    // Halt everything upon a critical event flag. Currently hard and soft limits flag this.
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 8003734:	3d01      	subs	r5, #1
    sys.state = STATE_ALARM; // Set system alarm state
 8003736:	7027      	strb	r7, [r4, #0]
    report_alarm_message(rt_exec);
 8003738:	f000 fb67 	bl	8003e0a <report_alarm_message>
    if ((rt_exec == EXEC_ALARM_HARD_LIMIT) || (rt_exec == EXEC_ALARM_SOFT_LIMIT)) {
 800373c:	42bd      	cmp	r5, r7
 800373e:	d90c      	bls.n	800375a <protocol_exec_rt_system+0x3a>
        // the user and a GUI time to do what is needed before resetting, like killing the
        // incoming stream. The same could be said about soft limits. While the position is not
        // lost, continued streaming could cause a serious crash if by chance it gets executed.
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
    }
    system_clear_exec_alarm(); // Clear alarm
 8003740:	f001 fd4a 	bl	80051d8 <system_clear_exec_alarm>
  }

  rt_exec = sys_rt_exec_state; // Copy volatile sys_rt_exec_state.
 8003744:	7833      	ldrb	r3, [r6, #0]
  if (rt_exec) {
 8003746:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 80b4 	beq.w	80038b8 <protocol_exec_rt_system+0x198>
    // Execute system abort.
    if (rt_exec & EXEC_RESET) {
 8003750:	06e9      	lsls	r1, r5, #27
 8003752:	d50c      	bpl.n	800376e <protocol_exec_rt_system+0x4e>
      sys.abort = true;  // Only place this is set true.
 8003754:	2301      	movs	r3, #1
 8003756:	7063      	strb	r3, [r4, #1]
      return; // Nothing else to do but exit.
 8003758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      report_feedback_message(MESSAGE_CRITICAL_EVENT);
 800375a:	4638      	mov	r0, r7
 800375c:	f000 fb59 	bl	8003e12 <report_feedback_message>
      system_clear_exec_state_flag(EXEC_RESET); // Disable any existing reset
 8003760:	2010      	movs	r0, #16
 8003762:	f001 fd2b 	bl	80051bc <system_clear_exec_state_flag>
      } while (bit_isfalse(sys_rt_exec_state,EXEC_RESET));
 8003766:	7833      	ldrb	r3, [r6, #0]
 8003768:	06d8      	lsls	r0, r3, #27
 800376a:	d5fc      	bpl.n	8003766 <protocol_exec_rt_system+0x46>
 800376c:	e7e8      	b.n	8003740 <protocol_exec_rt_system+0x20>
    }
    // NOTE: Once hold is initiated, the system immediately enters a suspend state to block all
    // main program processes until either reset or resumed. This ensures a hold completes safely.
    if (rt_exec & (EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_LOCKED)) {
 800376e:	f015 0fe8 	tst.w	r5, #232	; 0xe8
 8003772:	d05b      	beq.n	800382c <protocol_exec_rt_system+0x10c>
      // State check for allowable states for hold methods.
      if (!(sys.state & (STATE_ALARM | STATE_CHECK_MODE))) {
 8003774:	7823      	ldrb	r3, [r4, #0]
 8003776:	b26e      	sxtb	r6, r5
 8003778:	f013 0f03 	tst.w	r3, #3
 800377c:	d148      	bne.n	8003810 <protocol_exec_rt_system+0xf0>
        // If in CYCLE or JOG states, immediately initiate a motion HOLD.
        if (sys.state & (STATE_CYCLE | STATE_JOG)) {
 800377e:	f013 0f28 	tst.w	r3, #40	; 0x28
 8003782:	d010      	beq.n	80037a6 <protocol_exec_rt_system+0x86>
          if (!(sys.suspend & (SUSPEND_MOTION_CANCEL | SUSPEND_JOG_CANCEL))) { // Block, if already holding.
 8003784:	78a3      	ldrb	r3, [r4, #2]
 8003786:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 800378a:	d10c      	bne.n	80037a6 <protocol_exec_rt_system+0x86>
            st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
 800378c:	f000 ff48 	bl	8004620 <st_update_plan_block_parameters>
            sys.step_control = STEP_CONTROL_EXECUTE_HOLD; // Initiate suspend state with active flag.
 8003790:	2302      	movs	r3, #2
 8003792:	7123      	strb	r3, [r4, #4]
            if (sys.state == STATE_JOG) { // Jog cancelled upon any hold event, except for sleeping.
 8003794:	7823      	ldrb	r3, [r4, #0]
 8003796:	2b20      	cmp	r3, #32
 8003798:	d105      	bne.n	80037a6 <protocol_exec_rt_system+0x86>
              if (!(rt_exec & EXEC_LOCKED)) { sys.suspend |= SUSPEND_JOG_CANCEL; }
 800379a:	2e00      	cmp	r6, #0
 800379c:	db07      	blt.n	80037ae <protocol_exec_rt_system+0x8e>
 800379e:	78a3      	ldrb	r3, [r4, #2]
 80037a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037a4:	70a3      	strb	r3, [r4, #2]
            }
          }
        }
        // If IDLE, Grbl is not in motion. Simply indicate suspend state and hold is complete.
        if (sys.state == STATE_IDLE) { sys.suspend = SUSPEND_HOLD_COMPLETE; }
 80037a6:	7823      	ldrb	r3, [r4, #0]
 80037a8:	b90b      	cbnz	r3, 80037ae <protocol_exec_rt_system+0x8e>
 80037aa:	2201      	movs	r2, #1
 80037ac:	70a2      	strb	r2, [r4, #2]
        // Execute and flag a motion cancel with deceleration and return to idle. Used primarily by probing cycle
        // to halt and cancel the remainder of the motion.
        if (rt_exec & EXEC_MOTION_CANCEL) {
 80037ae:	066a      	lsls	r2, r5, #25
 80037b0:	d505      	bpl.n	80037be <protocol_exec_rt_system+0x9e>
          // MOTION_CANCEL only occurs during a CYCLE, but a HOLD and SAFETY_DOOR may been initiated beforehand
          // to hold the CYCLE. Motion cancel is valid for a single planner block motion only, while jog cancel
          // will handle and clear multiple planner block motions.
          if (!(sys.state & STATE_JOG)) { sys.suspend |= SUSPEND_MOTION_CANCEL; } // NOTE: State is STATE_CYCLE.
 80037b2:	069f      	lsls	r7, r3, #26
 80037b4:	bf5e      	ittt	pl
 80037b6:	78a2      	ldrbpl	r2, [r4, #2]
 80037b8:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 80037bc:	70a2      	strbpl	r2, [r4, #2]
        }

        // Execute a feed hold with deceleration, if required. Then, suspend system.
        if (rt_exec & EXEC_FEED_HOLD) {
 80037be:	0728      	lsls	r0, r5, #28
 80037c0:	d504      	bpl.n	80037cc <protocol_exec_rt_system+0xac>
          // Block SAFETY_DOOR, JOG, and SLEEP states from changing to HOLD state.
          if (!(sys.state & (STATE_SAFETY_DOOR | STATE_JOG | STATE_LOCKED))) { sys.state = STATE_HOLD; }
 80037c2:	f013 0fe0 	tst.w	r3, #224	; 0xe0
 80037c6:	bf04      	itt	eq
 80037c8:	2310      	moveq	r3, #16
 80037ca:	7023      	strbeq	r3, [r4, #0]
        }
        // Execute a safety door stop with a feed hold and disable spindle/coolant.
        // NOTE: Safety door differs from feed holds by stopping everything no matter state, disables powered
        // devices (spindle/coolant), and blocks resuming until switch is re-engaged.
        if (rt_exec & EXEC_SAFETY_DOOR) {
 80037cc:	06a9      	lsls	r1, r5, #26
 80037ce:	d51f      	bpl.n	8003810 <protocol_exec_rt_system+0xf0>
          report_feedback_message(MESSAGE_SAFETY_DOOR_AJAR);
 80037d0:	2006      	movs	r0, #6
 80037d2:	f000 fb1e 	bl	8003e12 <report_feedback_message>
          // If jogging, block safety door methods until jog cancel is complete. Just flag that it happened.
          if (!(sys.suspend & SUSPEND_JOG_CANCEL)) {
 80037d6:	78a3      	ldrb	r3, [r4, #2]
 80037d8:	061a      	lsls	r2, r3, #24
 80037da:	d415      	bmi.n	8003808 <protocol_exec_rt_system+0xe8>
            // Check if the safety re-opened during a restore parking motion only. Ignore if
            // already retracting, parked or in sleep state.
            if (sys.state == STATE_SAFETY_DOOR) {
 80037dc:	7822      	ldrb	r2, [r4, #0]
 80037de:	2a40      	cmp	r2, #64	; 0x40
 80037e0:	d110      	bne.n	8003804 <protocol_exec_rt_system+0xe4>
              if (sys.suspend & SUSPEND_INITIATE_RESTORE) { // Actively restoring
 80037e2:	071f      	lsls	r7, r3, #28
 80037e4:	d504      	bpl.n	80037f0 <protocol_exec_rt_system+0xd0>
                    st_update_plan_block_parameters(); // Notify stepper module to recompute for hold deceleration.
                    sys.step_control = (STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION);
                    sys.suspend &= ~(SUSPEND_HOLD_COMPLETE);
                  } // else NO_MOTION is active.
                #endif
                sys.suspend &= ~(SUSPEND_RETRACT_COMPLETE | SUSPEND_INITIATE_RESTORE | SUSPEND_RESTORE_COMPLETE);
 80037e6:	f023 031c 	bic.w	r3, r3, #28
                sys.suspend |= SUSPEND_RESTART_RETRACT;
 80037ea:	f043 0302 	orr.w	r3, r3, #2
 80037ee:	70a3      	strb	r3, [r4, #2]
              }
            }
            if (sys.state != STATE_LOCKED) { sys.state = STATE_SAFETY_DOOR; }
 80037f0:	2340      	movs	r3, #64	; 0x40
 80037f2:	7023      	strb	r3, [r4, #0]
 80037f4:	e008      	b.n	8003808 <protocol_exec_rt_system+0xe8>
 80037f6:	bf00      	nop
 80037f8:	2000ca48 	.word	0x2000ca48
 80037fc:	2000ca14 	.word	0x2000ca14
 8003800:	2000ca29 	.word	0x2000ca29
 8003804:	2a80      	cmp	r2, #128	; 0x80
 8003806:	d1f3      	bne.n	80037f0 <protocol_exec_rt_system+0xd0>
          }
          // NOTE: This flag doesn't change when the door closes, unlike sys.state. Ensures any parking motions
          // are executed if the door switch closes and the state returns to HOLD.
          sys.suspend |= SUSPEND_SAFETY_DOOR_AJAR;
 8003808:	78a3      	ldrb	r3, [r4, #2]
 800380a:	f043 0320 	orr.w	r3, r3, #32
 800380e:	70a3      	strb	r3, [r4, #2]
        }

      }

      if (rt_exec & EXEC_LOCKED) {
 8003810:	2e00      	cmp	r6, #0
 8003812:	da08      	bge.n	8003826 <protocol_exec_rt_system+0x106>
        if (sys.state == STATE_ALARM) { sys.suspend |= (SUSPEND_RETRACT_COMPLETE|SUSPEND_HOLD_COMPLETE); }
 8003814:	7823      	ldrb	r3, [r4, #0]
 8003816:	2b01      	cmp	r3, #1
 8003818:	bf02      	ittt	eq
 800381a:	78a3      	ldrbeq	r3, [r4, #2]
 800381c:	f043 0305 	orreq.w	r3, r3, #5
 8003820:	70a3      	strbeq	r3, [r4, #2]
        sys.state = STATE_LOCKED;
 8003822:	2380      	movs	r3, #128	; 0x80
 8003824:	7023      	strb	r3, [r4, #0]
      }

      system_clear_exec_state_flag((EXEC_MOTION_CANCEL | EXEC_FEED_HOLD | EXEC_SAFETY_DOOR | EXEC_LOCKED));
 8003826:	20e8      	movs	r0, #232	; 0xe8
 8003828:	f001 fcc8 	bl	80051bc <system_clear_exec_state_flag>
    }

    // Execute a cycle start by starting the stepper interrupt to begin executing the blocks in queue.
    if (rt_exec & EXEC_CYCLE_START) {
 800382c:	07a8      	lsls	r0, r5, #30
 800382e:	d523      	bpl.n	8003878 <protocol_exec_rt_system+0x158>
      // Block if called at same time as the hold commands: feed hold, motion cancel, and safety door.
      // Ensures auto-cycle-start doesn't resume a hold without an explicit user-input.
      if (!(rt_exec & (EXEC_FEED_HOLD | EXEC_MOTION_CANCEL | EXEC_SAFETY_DOOR))) {
 8003830:	f015 0f68 	tst.w	r5, #104	; 0x68
 8003834:	d11d      	bne.n	8003872 <protocol_exec_rt_system+0x152>
        // Resume door state when parking motion has retracted and door has been closed.
        if ((sys.state == STATE_SAFETY_DOOR) && !(sys.suspend & SUSPEND_SAFETY_DOOR_AJAR)) {
 8003836:	7823      	ldrb	r3, [r4, #0]
 8003838:	2b40      	cmp	r3, #64	; 0x40
 800383a:	d107      	bne.n	800384c <protocol_exec_rt_system+0x12c>
 800383c:	78a3      	ldrb	r3, [r4, #2]
 800383e:	f013 0220 	ands.w	r2, r3, #32
 8003842:	d103      	bne.n	800384c <protocol_exec_rt_system+0x12c>
          if (sys.suspend & SUSPEND_RESTORE_COMPLETE) {
 8003844:	06d9      	lsls	r1, r3, #27
 8003846:	f140 80cd 	bpl.w	80039e4 <protocol_exec_rt_system+0x2c4>
            sys.state = STATE_IDLE; // Set to IDLE to immediately resume the cycle.
 800384a:	7022      	strb	r2, [r4, #0]
            // they are complete, it will call CYCLE_START automatically to resume and exit the suspend.
            sys.suspend |= SUSPEND_INITIATE_RESTORE;
          }
        }
        // Cycle start only when IDLE or when a hold is complete and ready to resume.
        if ((sys.state == STATE_IDLE) || ((sys.state & STATE_HOLD) && (sys.suspend & SUSPEND_HOLD_COMPLETE))) {
 800384c:	7823      	ldrb	r3, [r4, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 80ce 	beq.w	80039f0 <protocol_exec_rt_system+0x2d0>
 8003854:	06df      	lsls	r7, r3, #27
 8003856:	d50c      	bpl.n	8003872 <protocol_exec_rt_system+0x152>
 8003858:	78a2      	ldrb	r2, [r4, #2]
 800385a:	07d6      	lsls	r6, r2, #31
 800385c:	d509      	bpl.n	8003872 <protocol_exec_rt_system+0x152>
          if (sys.state == STATE_HOLD && sys.spindle_stop_ovr) {
 800385e:	2b10      	cmp	r3, #16
 8003860:	f040 80c6 	bne.w	80039f0 <protocol_exec_rt_system+0x2d0>
 8003864:	7aa3      	ldrb	r3, [r4, #10]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f000 80c2 	beq.w	80039f0 <protocol_exec_rt_system+0x2d0>
            sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE_CYCLE; // Set to restore in suspend routine and cycle start after.
 800386c:	f043 0308 	orr.w	r3, r3, #8
 8003870:	72a3      	strb	r3, [r4, #10]
              sys.state = STATE_IDLE;
            }
          }
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_START);
 8003872:	2002      	movs	r0, #2
 8003874:	f001 fca2 	bl	80051bc <system_clear_exec_state_flag>
    }

    if (rt_exec & EXEC_CYCLE_STOP) {
 8003878:	0768      	lsls	r0, r5, #29
 800387a:	d51d      	bpl.n	80038b8 <protocol_exec_rt_system+0x198>
      // Reinitializes the cycle plan and stepper system after a feed hold for a resume. Called by
      // realtime command execution in the main program, ensuring that the planner re-plans safely.
      // NOTE: Bresenham algorithm variables are still maintained through both the planner and stepper
      // cycle reinitializations. The stepper path should continue exactly as if nothing has happened.
      // NOTE: EXEC_CYCLE_STOP is set by the stepper subsystem when a cycle or feed hold completes.
      if ((sys.state & (STATE_HOLD|STATE_SAFETY_DOOR|STATE_LOCKED)) && !(sys.soft_limit) && !(sys.suspend & SUSPEND_JOG_CANCEL)) {
 800387c:	7823      	ldrb	r3, [r4, #0]
 800387e:	f013 0fd0 	tst.w	r3, #208	; 0xd0
 8003882:	f000 80ca 	beq.w	8003a1a <protocol_exec_rt_system+0x2fa>
 8003886:	78e3      	ldrb	r3, [r4, #3]
 8003888:	2b00      	cmp	r3, #0
 800388a:	f040 80c6 	bne.w	8003a1a <protocol_exec_rt_system+0x2fa>
 800388e:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f2c0 80c1 	blt.w	8003a1a <protocol_exec_rt_system+0x2fa>
        // Hold complete. Set to indicate ready to resume.  Remain in HOLD or DOOR states until user
        // has issued a resume command or reset.
        plan_cycle_reinitialize();
 8003898:	f7ff fed6 	bl	8003648 <plan_cycle_reinitialize>
        if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 800389c:	7923      	ldrb	r3, [r4, #4]
 800389e:	0799      	lsls	r1, r3, #30
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 80038a0:	bf48      	it	mi
 80038a2:	78a2      	ldrbmi	r2, [r4, #2]
        }
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 80038a4:	f023 0306 	bic.w	r3, r3, #6
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 80038a8:	bf44      	itt	mi
 80038aa:	f042 0201 	orrmi.w	r2, r2, #1
 80038ae:	70a2      	strbmi	r2, [r4, #2]
        bit_false(sys.step_control,(STEP_CONTROL_EXECUTE_HOLD | STEP_CONTROL_EXECUTE_SYS_MOTION));
 80038b0:	7123      	strb	r3, [r4, #4]
        } else {
          sys.suspend = SUSPEND_DISABLE;
          sys.state = STATE_IDLE;
        }
      }
      system_clear_exec_state_flag(EXEC_CYCLE_STOP);
 80038b2:	2004      	movs	r0, #4
 80038b4:	f001 fc82 	bl	80051bc <system_clear_exec_state_flag>
    }
  }

  // Execute overrides.
  rt_exec = sys_rt_exec_motion_override; // Copy volatile sys_rt_exec_motion_override
 80038b8:	4b69      	ldr	r3, [pc, #420]	; (8003a60 <protocol_exec_rt_system+0x340>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
  if (rt_exec) {
 80038bc:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d033      	beq.n	800392c <protocol_exec_rt_system+0x20c>
    system_clear_exec_motion_overrides(); // Clear all motion override flags.
 80038c4:	f001 fc9e 	bl	8005204 <system_clear_exec_motion_overrides>

    uint8_t new_f_override =  sys.f_override;
 80038c8:	79e0      	ldrb	r0, [r4, #7]
    if (rt_exec & EXEC_FEED_OVR_RESET)          { new_f_override =  DEFAULT_FEED_OVERRIDE; }
 80038ca:	f015 0f01 	tst.w	r5, #1
 80038ce:	bf0c      	ite	eq
 80038d0:	4603      	moveq	r3, r0
 80038d2:	2364      	movne	r3, #100	; 0x64
    if (rt_exec & EXEC_FEED_OVR_COARSE_PLUS)    { new_f_override += FEED_OVERRIDE_COARSE_INCREMENT; }
 80038d4:	07aa      	lsls	r2, r5, #30
 80038d6:	bf44      	itt	mi
 80038d8:	330a      	addmi	r3, #10
 80038da:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_COARSE_MINUS)   { new_f_override -= FEED_OVERRIDE_COARSE_INCREMENT; }
 80038dc:	076f      	lsls	r7, r5, #29
 80038de:	bf44      	itt	mi
 80038e0:	3b0a      	submi	r3, #10
 80038e2:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_FINE_PLUS)      { new_f_override += FEED_OVERRIDE_FINE_INCREMENT; }
 80038e4:	072e      	lsls	r6, r5, #28
 80038e6:	bf44      	itt	mi
 80038e8:	3301      	addmi	r3, #1
 80038ea:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_FEED_OVR_FINE_MINUS)     { new_f_override -= FEED_OVERRIDE_FINE_INCREMENT; }
 80038ec:	06e9      	lsls	r1, r5, #27
 80038ee:	bf44      	itt	mi
 80038f0:	f103 33ff 	addmi.w	r3, r3, #4294967295
 80038f4:	b2db      	uxtbmi	r3, r3
    new_f_override = MIN(new_f_override,MAX_FEED_RATE_OVERRIDE);
    new_f_override = MAX(new_f_override,MIN_FEED_RATE_OVERRIDE);
 80038f6:	2b0a      	cmp	r3, #10
 80038f8:	bf38      	it	cc
 80038fa:	230a      	movcc	r3, #10

    uint8_t new_r_override = sys.r_override;
 80038fc:	7a21      	ldrb	r1, [r4, #8]
    if(rt_exec & EXEC_RAPID_OVR_RESET)      { new_r_override = DEFAULT_RAPID_OVERRIDE; }
 80038fe:	f015 0f20 	tst.w	r5, #32
 8003902:	bf14      	ite	ne
 8003904:	2264      	movne	r2, #100	; 0x64
 8003906:	460a      	moveq	r2, r1
    if(rt_exec & EXEC_RAPID_OVR_MEDIUM)     { new_r_override = RAPID_OVERRIDE_MEDIUM; }
 8003908:	f015 0f40 	tst.w	r5, #64	; 0x40
 800390c:	bf18      	it	ne
 800390e:	2232      	movne	r2, #50	; 0x32
    if(rt_exec & EXEC_RAPID_OVR_LOW)        { new_r_override = RAPID_OVERRIDE_LOW; }
 8003910:	f015 0f80 	tst.w	r5, #128	; 0x80
 8003914:	bf18      	it	ne
 8003916:	2219      	movne	r2, #25
    //if(rt_exec & EXEC_RAPID_OVR_FINE_PLUS)  {} // new rapid
    //if(rt_exec & EXEC_RAPID_OVR_FINE_MINUS) {}

    if ((new_f_override != sys.f_override) || (new_r_override != sys.r_override)) {
 8003918:	4298      	cmp	r0, r3
 800391a:	d101      	bne.n	8003920 <protocol_exec_rt_system+0x200>
 800391c:	428a      	cmp	r2, r1
 800391e:	d005      	beq.n	800392c <protocol_exec_rt_system+0x20c>
      sys.f_override = new_f_override;
 8003920:	71e3      	strb	r3, [r4, #7]
      sys.r_override = new_r_override;
 8003922:	7222      	strb	r2, [r4, #8]
      plan_update_velocity_profile_parameters();
 8003924:	f7ff fc98 	bl	8003258 <plan_update_velocity_profile_parameters>
      plan_cycle_reinitialize();
 8003928:	f7ff fe8e 	bl	8003648 <plan_cycle_reinitialize>
    }
  }

  rt_exec = sys_rt_exec_accessory_override;
 800392c:	4b4d      	ldr	r3, [pc, #308]	; (8003a64 <protocol_exec_rt_system+0x344>)
 800392e:	781b      	ldrb	r3, [r3, #0]
  if (rt_exec) {
 8003930:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8003934:	2b00      	cmp	r3, #0
 8003936:	d04d      	beq.n	80039d4 <protocol_exec_rt_system+0x2b4>
    system_clear_exec_accessory_overrides(); // Clear all accessory override flags.
 8003938:	f001 fc6a 	bl	8005210 <system_clear_exec_accessory_overrides>

    // NOTE: Unlike motion overrides, spindle overrides do not require a planner reinitialization.
    uint8_t last_s_override =  sys.spindle_speed_ovr;
 800393c:	7a62      	ldrb	r2, [r4, #9]
    if (rt_exec & EXEC_SPINDLE_OVR_RESET)         { last_s_override = DEFAULT_SPINDLE_SPEED_OVERRIDE; }
 800393e:	f016 0f01 	tst.w	r6, #1
 8003942:	bf0c      	ite	eq
 8003944:	4613      	moveq	r3, r2
 8003946:	2364      	movne	r3, #100	; 0x64
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_PLUS)   { last_s_override += SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 8003948:	07b7      	lsls	r7, r6, #30
 800394a:	bf44      	itt	mi
 800394c:	3305      	addmi	r3, #5
 800394e:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_COARSE_MINUS)  { last_s_override -= SPINDLE_OVERRIDE_COARSE_INCREMENT; }
 8003950:	0775      	lsls	r5, r6, #29
 8003952:	bf44      	itt	mi
 8003954:	3b05      	submi	r3, #5
 8003956:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_PLUS)     { last_s_override += SPINDLE_OVERRIDE_FINE_INCREMENT; }
 8003958:	0730      	lsls	r0, r6, #28
 800395a:	bf44      	itt	mi
 800395c:	3301      	addmi	r3, #1
 800395e:	b2db      	uxtbmi	r3, r3
    if (rt_exec & EXEC_SPINDLE_OVR_FINE_MINUS)    { last_s_override -= SPINDLE_OVERRIDE_FINE_INCREMENT; }
 8003960:	06f1      	lsls	r1, r6, #27
 8003962:	bf44      	itt	mi
 8003964:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8003968:	b2db      	uxtbmi	r3, r3
    last_s_override = MIN(last_s_override,MAX_SPINDLE_SPEED_OVERRIDE);
    last_s_override = MAX(last_s_override,MIN_SPINDLE_SPEED_OVERRIDE);
 800396a:	2bc8      	cmp	r3, #200	; 0xc8
 800396c:	bf28      	it	cs
 800396e:	23c8      	movcs	r3, #200	; 0xc8
 8003970:	2b0a      	cmp	r3, #10
 8003972:	bf38      	it	cc
 8003974:	230a      	movcc	r3, #10

    if (last_s_override != sys.spindle_speed_ovr) {
 8003976:	429a      	cmp	r2, r3
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8003978:	bf1f      	itttt	ne
 800397a:	7922      	ldrbne	r2, [r4, #4]
      //
      sys.spindle_speed_ovr = last_s_override;
 800397c:	7263      	strbne	r3, [r4, #9]
      bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 800397e:	f042 0208 	orrne.w	r2, r2, #8
 8003982:	7122      	strbne	r2, [r4, #4]
      //vfd_set_speed(gc_state.spindle_speed,sys.spindle_speed_ovr);
    }

    if (rt_exec & EXEC_SPINDLE_OVR_STOP) {
 8003984:	06b7      	lsls	r7, r6, #26
 8003986:	d507      	bpl.n	8003998 <protocol_exec_rt_system+0x278>
      // Spindle stop override allowed only while in HOLD state.
      // NOTE: Report counters are set in spindle_set_state() when spindle stop is executed.
      if (sys.state == STATE_HOLD) {
 8003988:	7823      	ldrb	r3, [r4, #0]
 800398a:	2b10      	cmp	r3, #16
 800398c:	d104      	bne.n	8003998 <protocol_exec_rt_system+0x278>
        if (!(sys.spindle_stop_ovr)) {
 800398e:	7aa3      	ldrb	r3, [r4, #10]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d15f      	bne.n	8003a54 <protocol_exec_rt_system+0x334>
        sys.spindle_stop_ovr = SPINDLE_STOP_OVR_INITIATE; }
 8003994:	2302      	movs	r3, #2
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 8003996:	72a3      	strb	r3, [r4, #10]
      }
    }

    // NOTE: Since coolant state always performs a planner sync whenever it changes, the current
    // run state can be determined by checking the parser state.
    if (rt_exec & (EXEC_COOLANT_FLOOD_OVR_TOGGLE | EXEC_COOLANT_MIST_OVR_TOGGLE)) {
 8003998:	f016 0fc0 	tst.w	r6, #192	; 0xc0
 800399c:	d01a      	beq.n	80039d4 <protocol_exec_rt_system+0x2b4>
      if ((sys.state == STATE_IDLE) || (sys.state & (STATE_CYCLE | STATE_HOLD))) {
 800399e:	7823      	ldrb	r3, [r4, #0]
 80039a0:	b113      	cbz	r3, 80039a8 <protocol_exec_rt_system+0x288>
 80039a2:	f013 0f18 	tst.w	r3, #24
 80039a6:	d015      	beq.n	80039d4 <protocol_exec_rt_system+0x2b4>
        uint8_t coolant_state = gc_state.modal.coolant;
 80039a8:	4f2f      	ldr	r7, [pc, #188]	; (8003a68 <protocol_exec_rt_system+0x348>)
        if (rt_exec & EXEC_COOLANT_FLOOD_OVR_TOGGLE){
 80039aa:	0670      	lsls	r0, r6, #25
        uint8_t coolant_state = gc_state.modal.coolant;
 80039ac:	7a3d      	ldrb	r5, [r7, #8]
        if (rt_exec & EXEC_COOLANT_FLOOD_OVR_TOGGLE){
 80039ae:	d505      	bpl.n	80039bc <protocol_exec_rt_system+0x29c>
            if (coolant_state & COOLANT_FLOOD_ENABLE) {
 80039b0:	0669      	lsls	r1, r5, #25
              bit_false(coolant_state,COOLANT_FLOOD_ENABLE);
 80039b2:	bf4c      	ite	mi
 80039b4:	f005 05bf 	andmi.w	r5, r5, #191	; 0xbf
            }else {
              coolant_state |= COOLANT_FLOOD_ENABLE;
 80039b8:	f045 0540 	orrpl.w	r5, r5, #64	; 0x40
            }
        }

        if (rt_exec & EXEC_COOLANT_MIST_OVR_TOGGLE) {
 80039bc:	0632      	lsls	r2, r6, #24
 80039be:	d505      	bpl.n	80039cc <protocol_exec_rt_system+0x2ac>
            if (coolant_state & COOLANT_MIST_ENABLE) {
 80039c0:	062b      	lsls	r3, r5, #24
              bit_false(coolant_state,COOLANT_MIST_ENABLE);
 80039c2:	bf4c      	ite	mi
 80039c4:	f005 057f 	andmi.w	r5, r5, #127	; 0x7f
            }else {
              coolant_state |= COOLANT_MIST_ENABLE;
 80039c8:	f045 0580 	orrpl.w	r5, r5, #128	; 0x80
            }
        }

        coolant_set_state(coolant_state); // Report counter set in coolant_set_state().
 80039cc:	4628      	mov	r0, r5
 80039ce:	f7fd fdaa 	bl	8001526 <coolant_set_state>
        gc_state.modal.coolant = coolant_state;
 80039d2:	723d      	strb	r5, [r7, #8]
      }
    }
  }
  // Reload step segment buffer
  if (sys.state & (STATE_CYCLE | STATE_HOLD | STATE_SAFETY_DOOR | STATE_HOMING | STATE_LOCKED| STATE_JOG)) {
 80039d4:	7823      	ldrb	r3, [r4, #0]
 80039d6:	f013 0ffc 	tst.w	r3, #252	; 0xfc
 80039da:	d040      	beq.n	8003a5e <protocol_exec_rt_system+0x33e>
    st_prep_buffer();
  }
}
 80039dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    st_prep_buffer();
 80039e0:	f000 beb6 	b.w	8004750 <st_prep_buffer>
          } else if (sys.suspend & SUSPEND_RETRACT_COMPLETE) {
 80039e4:	075a      	lsls	r2, r3, #29
            sys.suspend |= SUSPEND_INITIATE_RESTORE;
 80039e6:	bf44      	itt	mi
 80039e8:	f043 0308 	orrmi.w	r3, r3, #8
 80039ec:	70a3      	strbmi	r3, [r4, #2]
 80039ee:	e72d      	b.n	800384c <protocol_exec_rt_system+0x12c>
            sys.step_control = STEP_CONTROL_NORMAL_OP; // Restore step control to normal operation
 80039f0:	2300      	movs	r3, #0
 80039f2:	7123      	strb	r3, [r4, #4]
            if (plan_get_current_block() && bit_isfalse(sys.suspend,SUSPEND_MOTION_CANCEL)) {
 80039f4:	f7ff fb9a 	bl	800312c <plan_get_current_block>
 80039f8:	b158      	cbz	r0, 8003a12 <protocol_exec_rt_system+0x2f2>
 80039fa:	78a3      	ldrb	r3, [r4, #2]
 80039fc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003a00:	d107      	bne.n	8003a12 <protocol_exec_rt_system+0x2f2>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8003a02:	70a3      	strb	r3, [r4, #2]
              sys.state = STATE_CYCLE;
 8003a04:	2308      	movs	r3, #8
 8003a06:	7023      	strb	r3, [r4, #0]
              st_prep_buffer(); // Initialize step segment buffer before beginning cycle.
 8003a08:	f000 fea2 	bl	8004750 <st_prep_buffer>
              st_wake_up();
 8003a0c:	f000 fcdc 	bl	80043c8 <st_wake_up>
 8003a10:	e72f      	b.n	8003872 <protocol_exec_rt_system+0x152>
              sys.suspend = SUSPEND_DISABLE; // Break suspend state.
 8003a12:	2300      	movs	r3, #0
 8003a14:	70a3      	strb	r3, [r4, #2]
              sys.state = STATE_IDLE;
 8003a16:	7023      	strb	r3, [r4, #0]
 8003a18:	e72b      	b.n	8003872 <protocol_exec_rt_system+0x152>
        if (sys.suspend & SUSPEND_JOG_CANCEL) {   // For jog cancel, flush buffers and sync positions.
 8003a1a:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	da09      	bge.n	8003a36 <protocol_exec_rt_system+0x316>
          sys.step_control = STEP_CONTROL_NORMAL_OP;
 8003a22:	2300      	movs	r3, #0
 8003a24:	7123      	strb	r3, [r4, #4]
          plan_reset();
 8003a26:	f7ff fb4d 	bl	80030c4 <plan_reset>
          st_reset();
 8003a2a:	f000 fe4b 	bl	80046c4 <st_reset>
          gc_sync_position();
 8003a2e:	f7fd fd9b 	bl	8001568 <gc_sync_position>
          plan_sync_position();
 8003a32:	f7ff fde9 	bl	8003608 <plan_sync_position>
        if (sys.suspend & SUSPEND_SAFETY_DOOR_AJAR) { // Only occurs when safety door opens during jog.
 8003a36:	78a3      	ldrb	r3, [r4, #2]
 8003a38:	f013 0220 	ands.w	r2, r3, #32
          sys.suspend &= ~(SUSPEND_JOG_CANCEL);
 8003a3c:	bf1f      	itttt	ne
 8003a3e:	f003 037f 	andne.w	r3, r3, #127	; 0x7f
          sys.suspend |= SUSPEND_HOLD_COMPLETE;
 8003a42:	f043 0301 	orrne.w	r3, r3, #1
 8003a46:	70a3      	strbne	r3, [r4, #2]
          sys.state = STATE_SAFETY_DOOR;
 8003a48:	2340      	movne	r3, #64	; 0x40
          sys.suspend = SUSPEND_DISABLE;
 8003a4a:	bf0a      	itet	eq
 8003a4c:	70a2      	strbeq	r2, [r4, #2]
          sys.state = STATE_SAFETY_DOOR;
 8003a4e:	7023      	strbne	r3, [r4, #0]
          sys.state = STATE_IDLE;
 8003a50:	7022      	strbeq	r2, [r4, #0]
 8003a52:	e72e      	b.n	80038b2 <protocol_exec_rt_system+0x192>
        else if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_ENABLED) { sys.spindle_stop_ovr |= SPINDLE_STOP_OVR_RESTORE; }
 8003a54:	07dd      	lsls	r5, r3, #31
 8003a56:	d59f      	bpl.n	8003998 <protocol_exec_rt_system+0x278>
 8003a58:	f043 0304 	orr.w	r3, r3, #4
 8003a5c:	e79b      	b.n	8003996 <protocol_exec_rt_system+0x276>
 8003a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a60:	2000c9d8 	.word	0x2000c9d8
 8003a64:	2000ca28 	.word	0x2000ca28
 8003a68:	2000bf88 	.word	0x2000bf88

08003a6c <protocol_execute_realtime>:
void protocol_execute_realtime(){
 8003a6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 8003a70:	4c60      	ldr	r4, [pc, #384]	; (8003bf4 <protocol_execute_realtime+0x188>)
  protocol_exec_rt_system();
 8003a72:	f7ff fe55 	bl	8003720 <protocol_exec_rt_system>
  if (sys.suspend) { protocol_exec_rt_suspend(); }
 8003a76:	78a3      	ldrb	r3, [r4, #2]
 8003a78:	b1b3      	cbz	r3, 8003aa8 <protocol_execute_realtime+0x3c>
    #ifdef USE_LINE_NUMBERS
      pl_data->line_number = PARKING_MOTION_LINE_NUMBER;
    #endif
  #endif

  plan_block_t *block = plan_get_current_block();
 8003a7a:	f7ff fb57 	bl	800312c <plan_get_current_block>
  uint8_t restore_condition;
  #ifdef VARIABLE_SPINDLE
    float restore_spindle_speed;
    if (block == NULL) {
 8003a7e:	b9a8      	cbnz	r0, 8003aac <protocol_execute_realtime+0x40>
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 8003a80:	4b5d      	ldr	r3, [pc, #372]	; (8003bf8 <protocol_execute_realtime+0x18c>)
 8003a82:	7a5e      	ldrb	r6, [r3, #9]
 8003a84:	7a1a      	ldrb	r2, [r3, #8]
      restore_spindle_speed = gc_state.spindle_speed;
 8003a86:	f8d3 800c 	ldr.w	r8, [r3, #12]
      restore_condition = (gc_state.modal.spindle | gc_state.modal.coolant);
 8003a8a:	4316      	orrs	r6, r2
    } else {
      restore_condition = block->condition;
      restore_spindle_speed = block->spindle_speed;
    }
    #ifdef DISABLE_LASER_DURING_HOLD
      if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8003a8c:	4f5b      	ldr	r7, [pc, #364]	; (8003bfc <protocol_execute_realtime+0x190>)
 8003a8e:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8003a92:	0798      	lsls	r0, r3, #30
 8003a94:	d502      	bpl.n	8003a9c <protocol_execute_realtime+0x30>
        system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP);
 8003a96:	2020      	movs	r0, #32
 8003a98:	f001 fbac 	bl	80051f4 <system_set_exec_accessory_override_flag>
        // NOTE: Hold ensured as completed by condition check at the beginning of suspend routine.
        if (sys.spindle_stop_ovr) {
          // Handles beginning of spindle stop
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
              spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8003a9c:	f04f 0a00 	mov.w	sl, #0
            } else {
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
            }
          // Handles restoring of spindle state
          } else if (sys.spindle_stop_ovr & (SPINDLE_STOP_OVR_RESTORE | SPINDLE_STOP_OVR_RESTORE_CYCLE)) {
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8003aa0:	f8df 9154 	ldr.w	r9, [pc, #340]	; 8003bf8 <protocol_execute_realtime+0x18c>
  while (sys.suspend) {
 8003aa4:	78a5      	ldrb	r5, [r4, #2]
 8003aa6:	b92d      	cbnz	r5, 8003ab4 <protocol_execute_realtime+0x48>
 8003aa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      restore_condition = block->condition;
 8003aac:	7c86      	ldrb	r6, [r0, #18]
      restore_spindle_speed = block->spindle_speed;
 8003aae:	f8d0 8034 	ldr.w	r8, [r0, #52]	; 0x34
 8003ab2:	e7eb      	b.n	8003a8c <protocol_execute_realtime+0x20>
    if (sys.abort) { return; }
 8003ab4:	f894 b001 	ldrb.w	fp, [r4, #1]
 8003ab8:	f1bb 0f00 	cmp.w	fp, #0
 8003abc:	d1f4      	bne.n	8003aa8 <protocol_execute_realtime+0x3c>
    if (sys.suspend & SUSPEND_HOLD_COMPLETE) {
 8003abe:	07e9      	lsls	r1, r5, #31
 8003ac0:	d514      	bpl.n	8003aec <protocol_execute_realtime+0x80>
      if (sys.state & (STATE_SAFETY_DOOR | STATE_LOCKED)) {
 8003ac2:	7822      	ldrb	r2, [r4, #0]
 8003ac4:	f012 00c0 	ands.w	r0, r2, #192	; 0xc0
 8003ac8:	d05b      	beq.n	8003b82 <protocol_execute_realtime+0x116>
        if (bit_isfalse(sys.suspend,SUSPEND_RETRACT_COMPLETE)) {
 8003aca:	f015 0504 	ands.w	r5, r5, #4
 8003ace:	d110      	bne.n	8003af2 <protocol_execute_realtime+0x86>
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8003ad0:	4651      	mov	r1, sl
 8003ad2:	4628      	mov	r0, r5
          sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED;
 8003ad4:	72a5      	strb	r5, [r4, #10]
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8003ad6:	f000 fbb2 	bl	800423e <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE);     // De-energize
 8003ada:	4628      	mov	r0, r5
 8003adc:	f7fd fd23 	bl	8001526 <coolant_set_state>
          sys.suspend &= ~(SUSPEND_RESTART_RETRACT);
 8003ae0:	78a3      	ldrb	r3, [r4, #2]
 8003ae2:	f023 0302 	bic.w	r3, r3, #2
          sys.suspend |= SUSPEND_RETRACT_COMPLETE;
 8003ae6:	f043 0304 	orr.w	r3, r3, #4
 8003aea:	70a3      	strb	r3, [r4, #2]
          }
        }

      }
    }
    protocol_exec_rt_system();
 8003aec:	f7ff fe18 	bl	8003720 <protocol_exec_rt_system>
 8003af0:	e7d8      	b.n	8003aa4 <protocol_execute_realtime+0x38>
          if (sys.state == STATE_LOCKED) {
 8003af2:	2a80      	cmp	r2, #128	; 0x80
 8003af4:	d112      	bne.n	8003b1c <protocol_execute_realtime+0xb0>
            report_feedback_message(MESSAGE_SLEEP_MODE);
 8003af6:	200b      	movs	r0, #11
 8003af8:	f000 f98b 	bl	8003e12 <report_feedback_message>
            spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8003afc:	2100      	movs	r1, #0
 8003afe:	4658      	mov	r0, fp
 8003b00:	f000 fb9d 	bl	800423e <spindle_set_state>
            coolant_set_state(COOLANT_DISABLE); // De-energize
 8003b04:	4658      	mov	r0, fp
 8003b06:	f7fd fd0e 	bl	8001526 <coolant_set_state>
            st_go_idle(); // Disable steppers
 8003b0a:	f000 fc8d 	bl	8004428 <st_go_idle>
            while (!(sys.abort)) { protocol_exec_rt_system(); } // Do nothing until reset.
 8003b0e:	7863      	ldrb	r3, [r4, #1]
 8003b10:	b10b      	cbz	r3, 8003b16 <protocol_execute_realtime+0xaa>
 8003b12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b16:	f7ff fe03 	bl	8003720 <protocol_exec_rt_system>
 8003b1a:	e7f8      	b.n	8003b0e <protocol_execute_realtime+0xa2>
          if (sys.state == STATE_SAFETY_DOOR) {
 8003b1c:	2a40      	cmp	r2, #64	; 0x40
 8003b1e:	d106      	bne.n	8003b2e <protocol_execute_realtime+0xc2>
            if (!(system_check_safety_door_ajar())) {
 8003b20:	f001 fb42 	bl	80051a8 <system_check_safety_door_ajar>
 8003b24:	b918      	cbnz	r0, 8003b2e <protocol_execute_realtime+0xc2>
              sys.suspend &= ~(SUSPEND_SAFETY_DOOR_AJAR); // Reset door ajar flag to denote ready to resume.
 8003b26:	78a3      	ldrb	r3, [r4, #2]
 8003b28:	f023 0320 	bic.w	r3, r3, #32
 8003b2c:	70a3      	strb	r3, [r4, #2]
          if (sys.suspend & SUSPEND_INITIATE_RESTORE) {
 8003b2e:	78a3      	ldrb	r3, [r4, #2]
 8003b30:	071a      	lsls	r2, r3, #28
 8003b32:	d5db      	bpl.n	8003aec <protocol_execute_realtime+0x80>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8003b34:	f899 2009 	ldrb.w	r2, [r9, #9]
 8003b38:	b14a      	cbz	r2, 8003b4e <protocol_execute_realtime+0xe2>
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8003b3a:	079d      	lsls	r5, r3, #30
 8003b3c:	d407      	bmi.n	8003b4e <protocol_execute_realtime+0xe2>
                if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8003b3e:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8003b42:	0798      	lsls	r0, r3, #30
 8003b44:	d517      	bpl.n	8003b76 <protocol_execute_realtime+0x10a>
                  bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8003b46:	7923      	ldrb	r3, [r4, #4]
 8003b48:	f043 0308 	orr.w	r3, r3, #8
 8003b4c:	7123      	strb	r3, [r4, #4]
            if (gc_state.modal.coolant != COOLANT_DISABLE) {
 8003b4e:	f899 3008 	ldrb.w	r3, [r9, #8]
 8003b52:	b133      	cbz	r3, 8003b62 <protocol_execute_realtime+0xf6>
              if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8003b54:	78a3      	ldrb	r3, [r4, #2]
 8003b56:	0799      	lsls	r1, r3, #30
 8003b58:	d403      	bmi.n	8003b62 <protocol_execute_realtime+0xf6>
                coolant_set_state((restore_condition & (PL_COND_FLAG_COOLANT_FLOOD | PL_COND_FLAG_COOLANT_FLOOD)));
 8003b5a:	f006 0040 	and.w	r0, r6, #64	; 0x40
 8003b5e:	f7fd fce2 	bl	8001526 <coolant_set_state>
            if (bit_isfalse(sys.suspend,SUSPEND_RESTART_RETRACT)) {
 8003b62:	78a3      	ldrb	r3, [r4, #2]
 8003b64:	079a      	lsls	r2, r3, #30
 8003b66:	d4c1      	bmi.n	8003aec <protocol_execute_realtime+0x80>
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 8003b68:	f043 0310 	orr.w	r3, r3, #16
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 8003b6c:	2002      	movs	r0, #2
              sys.suspend |= SUSPEND_RESTORE_COMPLETE;
 8003b6e:	70a3      	strb	r3, [r4, #2]
              system_set_exec_state_flag(EXEC_CYCLE_START); // Set to resume program.
 8003b70:	f001 fb1c 	bl	80051ac <system_set_exec_state_flag>
 8003b74:	e7ba      	b.n	8003aec <protocol_execute_realtime+0x80>
                  spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8003b76:	4641      	mov	r1, r8
 8003b78:	f006 0030 	and.w	r0, r6, #48	; 0x30
 8003b7c:	f000 fb5f 	bl	800423e <spindle_set_state>
 8003b80:	e7e5      	b.n	8003b4e <protocol_execute_realtime+0xe2>
        if (sys.spindle_stop_ovr) {
 8003b82:	7aa3      	ldrb	r3, [r4, #10]
 8003b84:	b34b      	cbz	r3, 8003bda <protocol_execute_realtime+0x16e>
          if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_INITIATE) {
 8003b86:	079d      	lsls	r5, r3, #30
 8003b88:	d508      	bpl.n	8003b9c <protocol_execute_realtime+0x130>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8003b8a:	f899 3009 	ldrb.w	r3, [r9, #9]
 8003b8e:	b1e3      	cbz	r3, 8003bca <protocol_execute_realtime+0x15e>
              spindle_set_state(SPINDLE_DISABLE,0.0); // De-energize
 8003b90:	4651      	mov	r1, sl
 8003b92:	f000 fb54 	bl	800423e <spindle_set_state>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_ENABLED; // Set stop override state to enabled, if de-energized.
 8003b96:	2301      	movs	r3, #1
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8003b98:	72a3      	strb	r3, [r4, #10]
 8003b9a:	e7a7      	b.n	8003aec <protocol_execute_realtime+0x80>
          } else if (sys.spindle_stop_ovr & (SPINDLE_STOP_OVR_RESTORE | SPINDLE_STOP_OVR_RESTORE_CYCLE)) {
 8003b9c:	f013 0f0c 	tst.w	r3, #12
 8003ba0:	d0a4      	beq.n	8003aec <protocol_execute_realtime+0x80>
            if (gc_state.modal.spindle != SPINDLE_DISABLE) {
 8003ba2:	f899 3009 	ldrb.w	r3, [r9, #9]
 8003ba6:	b153      	cbz	r3, 8003bbe <protocol_execute_realtime+0x152>
              report_feedback_message(MESSAGE_SPINDLE_RESTORE);
 8003ba8:	200a      	movs	r0, #10
 8003baa:	f000 f932 	bl	8003e12 <report_feedback_message>
              if (bit_istrue(settings.flags,BITFLAG_LASER_MODE)) {
 8003bae:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8003bb2:	0799      	lsls	r1, r3, #30
 8003bb4:	d50b      	bpl.n	8003bce <protocol_execute_realtime+0x162>
                bit_true(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8003bb6:	7923      	ldrb	r3, [r4, #4]
 8003bb8:	f043 0308 	orr.w	r3, r3, #8
 8003bbc:	7123      	strb	r3, [r4, #4]
            if (sys.spindle_stop_ovr & SPINDLE_STOP_OVR_RESTORE_CYCLE) {
 8003bbe:	7aa3      	ldrb	r3, [r4, #10]
 8003bc0:	071a      	lsls	r2, r3, #28
 8003bc2:	d502      	bpl.n	8003bca <protocol_execute_realtime+0x15e>
              system_set_exec_state_flag(EXEC_CYCLE_START);  // Set to resume program.
 8003bc4:	2002      	movs	r0, #2
 8003bc6:	f001 faf1 	bl	80051ac <system_set_exec_state_flag>
              sys.spindle_stop_ovr = SPINDLE_STOP_OVR_DISABLED; // Clear stop override state
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e7e4      	b.n	8003b98 <protocol_execute_realtime+0x12c>
                spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8003bce:	4641      	mov	r1, r8
 8003bd0:	f006 0030 	and.w	r0, r6, #48	; 0x30
 8003bd4:	f000 fb33 	bl	800423e <spindle_set_state>
 8003bd8:	e7f1      	b.n	8003bbe <protocol_execute_realtime+0x152>
          if (bit_istrue(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM)) {
 8003bda:	7923      	ldrb	r3, [r4, #4]
 8003bdc:	071b      	lsls	r3, r3, #28
 8003bde:	d585      	bpl.n	8003aec <protocol_execute_realtime+0x80>
            spindle_set_state((restore_condition & (PL_COND_FLAG_SPINDLE_CW | PL_COND_FLAG_SPINDLE_CCW)), restore_spindle_speed);
 8003be0:	4641      	mov	r1, r8
 8003be2:	f006 0030 	and.w	r0, r6, #48	; 0x30
 8003be6:	f000 fb2a 	bl	800423e <spindle_set_state>
            bit_false(sys.step_control, STEP_CONTROL_UPDATE_SPINDLE_PWM);
 8003bea:	7923      	ldrb	r3, [r4, #4]
 8003bec:	f023 0308 	bic.w	r3, r3, #8
 8003bf0:	7123      	strb	r3, [r4, #4]
 8003bf2:	e77b      	b.n	8003aec <protocol_execute_realtime+0x80>
 8003bf4:	2000ca14 	.word	0x2000ca14
 8003bf8:	2000bf88 	.word	0x2000bf88
 8003bfc:	2000c01c 	.word	0x2000c01c

08003c00 <protocol_main_loop>:
void protocol_main_loop(){
 8003c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (sys.state & (STATE_ALARM | STATE_LOCKED)) {
 8003c02:	4e29      	ldr	r6, [pc, #164]	; (8003ca8 <protocol_main_loop+0xa8>)
 8003c04:	7833      	ldrb	r3, [r6, #0]
 8003c06:	f013 0381 	ands.w	r3, r3, #129	; 0x81
 8003c0a:	d013      	beq.n	8003c34 <protocol_main_loop+0x34>
    report_feedback_message(MESSAGE_ALARM_LOCK);
 8003c0c:	2002      	movs	r0, #2
 8003c0e:	f000 f900 	bl	8003e12 <report_feedback_message>
    sys.state = STATE_ALARM; // Ensure alarm state is set.
 8003c12:	2301      	movs	r3, #1
 8003c14:	7033      	strb	r3, [r6, #0]
 8003c16:	2500      	movs	r5, #0
          line[char_counter] = 0;           // Set string termination character.
 8003c18:	4f24      	ldr	r7, [pc, #144]	; (8003cac <protocol_main_loop+0xac>)
      while((c = TelnetRead()) != SERIAL_NO_DATA) {
 8003c1a:	f001 fc3b 	bl	8005494 <TelnetRead>
 8003c1e:	28ff      	cmp	r0, #255	; 0xff
 8003c20:	d115      	bne.n	8003c4e <protocol_main_loop+0x4e>
    protocol_auto_cycle_start();
 8003c22:	f7ff fd73 	bl	800370c <protocol_auto_cycle_start>
    protocol_execute_realtime();
 8003c26:	f7ff ff21 	bl	8003a6c <protocol_execute_realtime>
    if (sys.abort) { return; }    // Bail to main() program loop to reset system.
 8003c2a:	7873      	ldrb	r3, [r6, #1]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d139      	bne.n	8003ca4 <protocol_main_loop+0xa4>
 8003c30:	462c      	mov	r4, r5
 8003c32:	e01c      	b.n	8003c6e <protocol_main_loop+0x6e>
    sys.state = STATE_IDLE;
 8003c34:	7033      	strb	r3, [r6, #0]
    if (system_check_safety_door_ajar()) {
 8003c36:	f001 fab7 	bl	80051a8 <system_check_safety_door_ajar>
 8003c3a:	2800      	cmp	r0, #0
 8003c3c:	d0eb      	beq.n	8003c16 <protocol_main_loop+0x16>
      bit_true(sys_rt_exec_state, EXEC_SAFETY_DOOR);
 8003c3e:	4a1c      	ldr	r2, [pc, #112]	; (8003cb0 <protocol_main_loop+0xb0>)
 8003c40:	7813      	ldrb	r3, [r2, #0]
 8003c42:	f043 0320 	orr.w	r3, r3, #32
 8003c46:	7013      	strb	r3, [r2, #0]
      protocol_execute_realtime(); // Enter safety door mode. Should return as IDLE state.
 8003c48:	f7ff ff10 	bl	8003a6c <protocol_execute_realtime>
 8003c4c:	e7e3      	b.n	8003c16 <protocol_main_loop+0x16>
        if ((c == '\n') || (c == '\r')) { // End of line reached
 8003c4e:	280a      	cmp	r0, #10
 8003c50:	d001      	beq.n	8003c56 <protocol_main_loop+0x56>
 8003c52:	280d      	cmp	r0, #13
 8003c54:	d119      	bne.n	8003c8a <protocol_main_loop+0x8a>
          protocol_execute_realtime();      // Runtime command check point.
 8003c56:	f7ff ff09 	bl	8003a6c <protocol_execute_realtime>
          if (sys.abort ) { return; }        // Bail to calling function upon system abort
 8003c5a:	7874      	ldrb	r4, [r6, #1]
 8003c5c:	bb14      	cbnz	r4, 8003ca4 <protocol_main_loop+0xa4>
          line[char_counter] = 0;           // Set string termination character.
 8003c5e:	557c      	strb	r4, [r7, r5]
          if (line[0] == 0) {
 8003c60:	783b      	ldrb	r3, [r7, #0]
 8003c62:	b123      	cbz	r3, 8003c6e <protocol_main_loop+0x6e>
          } else if (line[0] == '$') {
 8003c64:	2b24      	cmp	r3, #36	; 0x24
 8003c66:	d104      	bne.n	8003c72 <protocol_main_loop+0x72>
              system_execute_line(line);
 8003c68:	4638      	mov	r0, r7
 8003c6a:	f001 f981 	bl	8004f70 <system_execute_line>
 8003c6e:	4625      	mov	r5, r4
 8003c70:	e7d3      	b.n	8003c1a <protocol_main_loop+0x1a>
          } else if (sys.state & (STATE_ALARM | STATE_JOG)) {
 8003c72:	7833      	ldrb	r3, [r6, #0]
 8003c74:	f013 0f21 	tst.w	r3, #33	; 0x21
 8003c78:	d003      	beq.n	8003c82 <protocol_main_loop+0x82>
              report_status_message(STATUS_SYSTEM_GC_LOCK);
 8003c7a:	2009      	movs	r0, #9
              report_status_message(gc_execute_line(line));
 8003c7c:	f000 f8be 	bl	8003dfc <report_status_message>
 8003c80:	e7f5      	b.n	8003c6e <protocol_main_loop+0x6e>
 8003c82:	4638      	mov	r0, r7
 8003c84:	f7fd fc78 	bl	8001578 <gc_execute_line>
 8003c88:	e7f8      	b.n	8003c7c <protocol_main_loop+0x7c>
            if (char_counter >= (LINE_BUFFER_SIZE-1)) {// Detect line buffer overflow and set flag.
 8003c8a:	2d7e      	cmp	r5, #126	; 0x7e
 8003c8c:	d8d0      	bhi.n	8003c30 <protocol_main_loop+0x30>
            }else if (c >= 'a' && c <= 'z') { // Upcase lowercase
 8003c8e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b19      	cmp	r3, #25
 8003c96:	f105 0401 	add.w	r4, r5, #1
                line[char_counter++] = c-'a'+'A';
 8003c9a:	bf98      	it	ls
 8003c9c:	3820      	subls	r0, #32
 8003c9e:	b2e4      	uxtb	r4, r4
                line[char_counter++] = c;
 8003ca0:	5578      	strb	r0, [r7, r5]
 8003ca2:	e7e4      	b.n	8003c6e <protocol_main_loop+0x6e>
 8003ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	2000ca14 	.word	0x2000ca14
 8003cac:	200078c8 	.word	0x200078c8
 8003cb0:	2000ca29 	.word	0x2000ca29

08003cb4 <protocol_buffer_synchronize>:
void protocol_buffer_synchronize(){
 8003cb4:	b510      	push	{r4, lr}
  protocol_auto_cycle_start();
 8003cb6:	f7ff fd29 	bl	800370c <protocol_auto_cycle_start>
    if (sys.abort) { return; } // Check for system abort
 8003cba:	4c06      	ldr	r4, [pc, #24]	; (8003cd4 <protocol_buffer_synchronize+0x20>)
    protocol_execute_realtime();   // Check and execute run-time commands
 8003cbc:	f7ff fed6 	bl	8003a6c <protocol_execute_realtime>
    if (sys.abort) { return; } // Check for system abort
 8003cc0:	7863      	ldrb	r3, [r4, #1]
 8003cc2:	b933      	cbnz	r3, 8003cd2 <protocol_buffer_synchronize+0x1e>
  } while (plan_get_current_block() || (sys.state == STATE_CYCLE));
 8003cc4:	f7ff fa32 	bl	800312c <plan_get_current_block>
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	d1f7      	bne.n	8003cbc <protocol_buffer_synchronize+0x8>
 8003ccc:	7823      	ldrb	r3, [r4, #0]
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d0f4      	beq.n	8003cbc <protocol_buffer_synchronize+0x8>
 8003cd2:	bd10      	pop	{r4, pc}
 8003cd4:	2000ca14 	.word	0x2000ca14

08003cd8 <report>:
		uint32_t IN ;
		uint16_t OUT ;
	}report;

	send.type = type ;
	send.data[0] = 0 ;
 8003cd8:	2300      	movs	r3, #0
void report(uint8_t type, uint8_t code){
 8003cda:	b570      	push	{r4, r5, r6, lr}
 8003cdc:	b0de      	sub	sp, #376	; 0x178
	send.type = type ;
 8003cde:	ac12      	add	r4, sp, #72	; 0x48
 8003ce0:	7020      	strb	r0, [r4, #0]
	// 269 bytes settings
	int32_t position[N_AXIS]; // Copy current state of the system position variable

	switch(type){
 8003ce2:	3801      	subs	r0, #1
	send.data[0] = 0 ;
 8003ce4:	7063      	strb	r3, [r4, #1]
	switch(type){
 8003ce6:	280c      	cmp	r0, #12
 8003ce8:	d80c      	bhi.n	8003d04 <report+0x2c>
 8003cea:	e8df f000 	tbb	[pc, r0]
 8003cee:	0d07      	.short	0x0d07
 8003cf0:	54545454 	.word	0x54545454
 8003cf4:	570b0b54 	.word	0x570b0b54
 8003cf8:	610b      	.short	0x610b
 8003cfa:	69          	.byte	0x69
 8003cfb:	00          	.byte	0x00
		case REPORT_TYPE_INIT : tcpWrite((char *) &send, n+1);  break ;
 8003cfc:	2101      	movs	r1, #1
		case REPORT_PROBE			: break ;
		case REPORT_SETTINGS		: n = sizeof(settings);memcpy(&send.data,&settings,n);tcpWrite((char *) &send, n+1);break ;
		//case REPORT_NGC				: break ;
		// gc_state
		case REPORT_GCODE_PARSER	: n = sizeof(gc_state);memcpy(&send.data,&gc_state,n);tcpWrite((char *) &send, n+1);break ;
		case REPORT_UPTIME			: n = sizeof(sys.uptime);memcpy(&send.data,&sys.uptime,n);tcpWrite((char *) &send, n+1);break ;
 8003cfe:	4620      	mov	r0, r4
 8003d00:	f001 fbb0 	bl	8005464 <tcpWrite>
		//
		default : break ;
	}
}
 8003d04:	b05e      	add	sp, #376	; 0x178
 8003d06:	bd70      	pop	{r4, r5, r6, pc}
			report.status = sys.state;
 8003d08:	4d30      	ldr	r5, [pc, #192]	; (8003dcc <report+0xf4>)
			memcpy(position, sys_position, sizeof(sys_position));
 8003d0a:	ae01      	add	r6, sp, #4
			report.status = sys.state;
 8003d0c:	782b      	ldrb	r3, [r5, #0]
 8003d0e:	f88d 3010 	strb.w	r3, [sp, #16]
			memcpy(position, sys_position, sizeof(sys_position));
 8003d12:	4b2f      	ldr	r3, [pc, #188]	; (8003dd0 <report+0xf8>)
 8003d14:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003d18:	e886 0007 	stmia.w	r6, {r0, r1, r2}
			system_convert_array_steps_to_mpos(report.mco,position);
 8003d1c:	4631      	mov	r1, r6
 8003d1e:	a805      	add	r0, sp, #20
 8003d20:	f001 fa8c 	bl	800523c <system_convert_array_steps_to_mpos>
			system_convert_array_steps_to_wpos(report.wco,position);
 8003d24:	4631      	mov	r1, r6
 8003d26:	a808      	add	r0, sp, #32
 8003d28:	f001 fa96 	bl	8005258 <system_convert_array_steps_to_wpos>
			report.buffer = plan_get_block_buffer_available();
 8003d2c:	f7ff fc7a 	bl	8003624 <plan_get_block_buffer_available>
 8003d30:	f8ad 002c 	strh.w	r0, [sp, #44]	; 0x2c
			plan_block_t * cur_block = plan_get_current_block();
 8003d34:	f7ff f9fa 	bl	800312c <plan_get_current_block>
			report.line = 0 ;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	930c      	str	r3, [sp, #48]	; 0x30
			if (cur_block != NULL) {
 8003d3c:	b118      	cbz	r0, 8003d46 <report+0x6e>
				if (cur_block->line_number > 0) {
 8003d3e:	6943      	ldr	r3, [r0, #20]
 8003d40:	2b00      	cmp	r3, #0
					report.line = cur_block->line_number;
 8003d42:	bfc8      	it	gt
 8003d44:	930c      	strgt	r3, [sp, #48]	; 0x30
			report.rapid = (settings.max_feed_rate / 1000);
 8003d46:	4b23      	ldr	r3, [pc, #140]	; (8003dd4 <report+0xfc>)
 8003d48:	4923      	ldr	r1, [pc, #140]	; (8003dd8 <report+0x100>)
 8003d4a:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 8003d4e:	f7fd f909 	bl	8000f64 <__aeabi_fdiv>
 8003d52:	f7fd fa3f 	bl	80011d4 <__aeabi_f2uiz>
 8003d56:	f88d 0034 	strb.w	r0, [sp, #52]	; 0x34
			report.feed  = st_get_realtime_rate();
 8003d5a:	f001 f8fb 	bl	8004f54 <st_get_realtime_rate>
			report.ovr[0] = sys.f_override;
 8003d5e:	79eb      	ldrb	r3, [r5, #7]
			report.feed  = st_get_realtime_rate();
 8003d60:	900e      	str	r0, [sp, #56]	; 0x38
			report.ovr[0] = sys.f_override;
 8003d62:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
			report.ovr[1] = sys.r_override;
 8003d66:	7a2b      	ldrb	r3, [r5, #8]
			memcpy(&send.data,&report,n);
 8003d68:	f10d 0549 	add.w	r5, sp, #73	; 0x49
			report.ovr[1] = sys.r_override;
 8003d6c:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
			report.IN  = INPUTS ;
 8003d70:	4b1a      	ldr	r3, [pc, #104]	; (8003ddc <report+0x104>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	9310      	str	r3, [sp, #64]	; 0x40
			report.OUT = OUTPUTS;
 8003d76:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <report+0x108>)
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
			memcpy(&send.data,&report,n);
 8003d7e:	ab04      	add	r3, sp, #16
 8003d80:	461a      	mov	r2, r3
 8003d82:	ca03      	ldmia	r2!, {r0, r1}
 8003d84:	42a2      	cmp	r2, r4
 8003d86:	6028      	str	r0, [r5, #0]
 8003d88:	6069      	str	r1, [r5, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	f105 0508 	add.w	r5, r5, #8
 8003d90:	d1f6      	bne.n	8003d80 <report+0xa8>
			tcpWrite((char *) &send, n+1);
 8003d92:	2139      	movs	r1, #57	; 0x39
 8003d94:	e7b3      	b.n	8003cfe <report+0x26>
		case REPORT_FEEDBACK		: send.data[n++] = code ;tcpWrite((char *) &send, n+2); break ;
 8003d96:	7061      	strb	r1, [r4, #1]
 8003d98:	2103      	movs	r1, #3
 8003d9a:	e7b0      	b.n	8003cfe <report+0x26>
		case REPORT_SETTINGS		: n = sizeof(settings);memcpy(&send.data,&settings,n);tcpWrite((char *) &send, n+1);break ;
 8003d9c:	490d      	ldr	r1, [pc, #52]	; (8003dd4 <report+0xfc>)
 8003d9e:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8003da2:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8003da6:	f00b fdb6 	bl	800f916 <memcpy>
 8003daa:	f240 111d 	movw	r1, #285	; 0x11d
 8003dae:	e7a6      	b.n	8003cfe <report+0x26>
		case REPORT_GCODE_PARSER	: n = sizeof(gc_state);memcpy(&send.data,&gc_state,n);tcpWrite((char *) &send, n+1);break ;
 8003db0:	490c      	ldr	r1, [pc, #48]	; (8003de4 <report+0x10c>)
 8003db2:	2244      	movs	r2, #68	; 0x44
 8003db4:	f10d 0049 	add.w	r0, sp, #73	; 0x49
 8003db8:	f00b fdad 	bl	800f916 <memcpy>
 8003dbc:	2145      	movs	r1, #69	; 0x45
 8003dbe:	e79e      	b.n	8003cfe <report+0x26>
		case REPORT_UPTIME			: n = sizeof(sys.uptime);memcpy(&send.data,&sys.uptime,n);tcpWrite((char *) &send, n+1);break ;
 8003dc0:	4b02      	ldr	r3, [pc, #8]	; (8003dcc <report+0xf4>)
 8003dc2:	2105      	movs	r1, #5
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	f8c4 3001 	str.w	r3, [r4, #1]
 8003dca:	e798      	b.n	8003cfe <report+0x26>
 8003dcc:	2000ca14 	.word	0x2000ca14
 8003dd0:	2000ca3c 	.word	0x2000ca3c
 8003dd4:	2000c01c 	.word	0x2000c01c
 8003dd8:	447a0000 	.word	0x447a0000
 8003ddc:	2000c014 	.word	0x2000c014
 8003de0:	2000c00c 	.word	0x2000c00c
 8003de4:	2000bf88 	.word	0x2000bf88

08003de8 <report_tls_param>:
// this is a generic send function that everything should use, so interfaces could be added (Bluetooth, etc)
void grbl_send(char *text){
	tcpWrite(text, sizeof(text));
}
//
void report_tls_param(){
 8003de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	float print_position[N_AXIS];
	system_convert_array_steps_to_mpos(print_position, settings.tls_position);
 8003dea:	4903      	ldr	r1, [pc, #12]	; (8003df8 <report_tls_param+0x10>)
 8003dec:	a801      	add	r0, sp, #4
 8003dee:	f001 fa25 	bl	800523c <system_convert_array_steps_to_mpos>
	//printInteger(settings.tls_valid);

}
 8003df2:	b005      	add	sp, #20
 8003df4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003df8:	2000c05c 	.word	0x2000c05c

08003dfc <report_status_message>:
// operation. Errors events can originate from the g-code parser, settings module, or asynchronously
// from a critical error, such as a triggered hard limit. Interface should always monitor for these
// responses.
void report_status_message(uint8_t status_code){

  switch(status_code) {
 8003dfc:	4601      	mov	r1, r0
 8003dfe:	b910      	cbnz	r0, 8003e06 <report_status_message+0xa>
    case STATUS_OK	:  	report(REPORT_STATUS_OK,0); break;
 8003e00:	2003      	movs	r0, #3
    default			:	report(REPORT_STATUS_ERROR,status_code); break;
 8003e02:	f7ff bf69 	b.w	8003cd8 <report>
 8003e06:	2004      	movs	r0, #4
 8003e08:	e7fb      	b.n	8003e02 <report_status_message+0x6>

08003e0a <report_alarm_message>:
  }
}
// Prints alarm messages.
void report_alarm_message(uint8_t alarm_code){
	report(REPORT_STATUS_ALARM,alarm_code);
 8003e0a:	4601      	mov	r1, r0
 8003e0c:	2006      	movs	r0, #6
 8003e0e:	f7ff bf63 	b.w	8003cd8 <report>

08003e12 <report_feedback_message>:
// messages such as setup warnings, switch toggling, and how to exit alarms.
// NOTE: For interfaces, messages are always placed within brackets. And if silent mode
// is installed, the message number codes are less than zero.4
// OK to send to all clients
void report_feedback_message(uint8_t message_code)  {
	report(REPORT_FEEDBACK,message_code);
 8003e12:	4601      	mov	r1, r0
 8003e14:	2007      	movs	r0, #7
 8003e16:	f7ff bf5f 	b.w	8003cd8 <report>

08003e1a <report_init_message>:
}
// Welcome message
void report_init_message(){
	report(REPORT_TYPE_INIT,0);
 8003e1a:	2100      	movs	r1, #0
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	f7ff bf5b 	b.w	8003cd8 <report>

08003e22 <report_grbl_settings>:
}
// Grbl global settings print out.
// NOTE: The numbering scheme here must correlate to storing in settings.c
void report_grbl_settings() {
	report(REPORT_SETTINGS,0);
 8003e22:	2100      	movs	r1, #0
 8003e24:	200a      	movs	r0, #10
 8003e26:	f7ff bf57 	b.w	8003cd8 <report>
	...

08003e2c <report_probe_parameters>:
}
// Prints current probe parameters. Upon a probe command, these parameters are updated upon a
// successful probe or upon a failed probe with the G38.3 without errors command (if supported).
// These values are retained until Grbl is power-cycled, whereby they will be re-zeroed.
void report_probe_parameters(){
 8003e2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	float coord_data[N_AXIS];	// get the machine position and put them into a string and append to the probe report
	system_convert_array_steps_to_mpos(coord_data,sys_probe_position);
 8003e2e:	4903      	ldr	r1, [pc, #12]	; (8003e3c <report_probe_parameters+0x10>)
 8003e30:	a801      	add	r0, sp, #4
 8003e32:	f001 fa03 	bl	800523c <system_convert_array_steps_to_mpos>
	//report_util_axis_values(coord_data);
	//printInteger(sys.probe_succeeded);
	// add the success indicator and add closing characters
}
 8003e36:	b005      	add	sp, #20
 8003e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e3c:	2000ca30 	.word	0x2000ca30

08003e40 <saveSettings>:
//-----------------------------------------------------------------------------------------
void loadSettings(){

}

void saveSettings(){
 8003e40:	4770      	bx	lr
	...

08003e44 <settings_read_coord_data>:
}

// Read selected coordinate data from EEPROM. Updates pointed coord_data value.
uint8_t settings_read_coord_data(uint8_t coord_select, float *coord_data){

  memcpy(coord_data, settings.COORD[coord_select],  sizeof(float)*N_AXIS);
 8003e44:	230c      	movs	r3, #12
uint8_t settings_read_coord_data(uint8_t coord_select, float *coord_data){
 8003e46:	460a      	mov	r2, r1
  memcpy(coord_data, settings.COORD[coord_select],  sizeof(float)*N_AXIS);
 8003e48:	4904      	ldr	r1, [pc, #16]	; (8003e5c <settings_read_coord_data+0x18>)
 8003e4a:	fb03 1300 	mla	r3, r3, r0, r1
 8003e4e:	cb03      	ldmia	r3!, {r0, r1}
 8003e50:	6010      	str	r0, [r2, #0]
 8003e52:	6051      	str	r1, [r2, #4]
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	6090      	str	r0, [r2, #8]

  return(true);
}
 8003e58:	2001      	movs	r0, #1
 8003e5a:	4770      	bx	lr
 8003e5c:	2000c06c 	.word	0x2000c06c

08003e60 <settings_write_coord_data>:
// Method to store coord data parameters into EEPROM
void settings_write_coord_data(uint8_t coord_select, float *coord_data){
 8003e60:	b538      	push	{r3, r4, r5, lr}
 8003e62:	460d      	mov	r5, r1
 8003e64:	4604      	mov	r4, r0
  #ifdef FORCE_BUFFER_SYNC_DURING_EEPROM_WRITE
    protocol_buffer_synchronize();
 8003e66:	f7ff ff25 	bl	8003cb4 <protocol_buffer_synchronize>
  #endif

  memcpy(settings.COORD[coord_select], coord_data, sizeof(float)*N_AXIS);
 8003e6a:	200c      	movs	r0, #12
 8003e6c:	4b04      	ldr	r3, [pc, #16]	; (8003e80 <settings_write_coord_data+0x20>)
 8003e6e:	6869      	ldr	r1, [r5, #4]
 8003e70:	fb00 3304 	mla	r3, r0, r4, r3
 8003e74:	6828      	ldr	r0, [r5, #0]
 8003e76:	c303      	stmia	r3!, {r0, r1}
 8003e78:	68a8      	ldr	r0, [r5, #8]
 8003e7a:	6018      	str	r0, [r3, #0]
 8003e7c:	bd38      	pop	{r3, r4, r5, pc}
 8003e7e:	bf00      	nop
 8003e80:	2000c06c 	.word	0x2000c06c

08003e84 <settings_restore.part.0>:
void settings_restore(uint8_t restore_flag) {
 8003e84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    settings.status_report_mask =     DEFAULT_STATUS_REPORT_MASK;
 8003e86:	2102      	movs	r1, #2
    settings.pulse_microseconds =     DEFAULT_STEP_PULSE_MICROSECONDS;
 8003e88:	4b2d      	ldr	r3, [pc, #180]	; (8003f40 <settings_restore.part.0+0xbc>)
 8003e8a:	2205      	movs	r2, #5
    settings.status_report_mask =     DEFAULT_STATUS_REPORT_MASK;
 8003e8c:	f883 10b8 	strb.w	r1, [r3, #184]	; 0xb8
    settings.junction_deviation =     DEFAULT_JUNCTION_DEVIATION;
 8003e90:	492c      	ldr	r1, [pc, #176]	; (8003f44 <settings_restore.part.0+0xc0>)
    settings.pulse_microseconds =     DEFAULT_STEP_PULSE_MICROSECONDS;
 8003e92:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    settings.junction_deviation =     DEFAULT_JUNCTION_DEVIATION;
 8003e96:	f8c3 10bc 	str.w	r1, [r3, #188]	; 0xbc
    settings.backlash[X_AXIS]   =     DEFAULT_X_BACKLASH;
 8003e9a:	6319      	str	r1, [r3, #48]	; 0x30
    settings.backlash[Y_AXIS]   =     DEFAULT_Y_BACKLASH;
 8003e9c:	6359      	str	r1, [r3, #52]	; 0x34
    settings.backlash[Z_AXIS]   =     DEFAULT_Z_BACKLASH;
 8003e9e:	6399      	str	r1, [r3, #56]	; 0x38
    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
 8003ea0:	4929      	ldr	r1, [pc, #164]	; (8003f48 <settings_restore.part.0+0xc4>)
    settings.stepper_idle_lock_time = DEFAULT_STEPPER_IDLE_LOCK_TIME;
 8003ea2:	22c8      	movs	r2, #200	; 0xc8
    settings.rpm_max = DEFAULT_SPINDLE_RPM_MAX;
 8003ea4:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 8003ea8:	4928      	ldr	r1, [pc, #160]	; (8003f4c <settings_restore.part.0+0xc8>)
    settings.dir_invert_mask =        DEFAULT_DIRECTION_INVERT_MASK;
 8003eaa:	2400      	movs	r4, #0
    settings.rpm_min = DEFAULT_SPINDLE_RPM_MIN;
 8003eac:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    settings.homing_dir_mask        = DEFAULT_HOMING_DIR_MASK;
 8003eb0:	2103      	movs	r1, #3
 8003eb2:	f883 10d6 	strb.w	r1, [r3, #214]	; 0xd6
    settings.homing_feed_rate       = DEFAULT_HOMING_FEED_RATE;
 8003eb6:	4926      	ldr	r1, [pc, #152]	; (8003f50 <settings_restore.part.0+0xcc>)
    settings.stepper_idle_lock_time = DEFAULT_STEPPER_IDLE_LOCK_TIME;
 8003eb8:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
    settings.homing_feed_rate       = DEFAULT_HOMING_FEED_RATE;
 8003ebc:	f8c3 10d8 	str.w	r1, [r3, #216]	; 0xd8
    settings.homing_seek_rate       = DEFAULT_HOMING_SEEK_RATE;
 8003ec0:	4924      	ldr	r1, [pc, #144]	; (8003f54 <settings_restore.part.0+0xd0>)
    settings.step_invert_mask =       DEFAULT_STEPPING_INVERT_MASK;
 8003ec2:	2207      	movs	r2, #7
    settings.homing_seek_rate       = DEFAULT_HOMING_SEEK_RATE;
 8003ec4:	f8c3 10dc 	str.w	r1, [r3, #220]	; 0xdc
    settings.homing_debounce_delay  = DEFAULT_HOMING_DEBOUNCE_DELAY;
 8003ec8:	21fa      	movs	r1, #250	; 0xfa
 8003eca:	f8a3 10e0 	strh.w	r1, [r3, #224]	; 0xe0
    settings.homing_pulloff         = DEFAULT_HOMING_PULLOFF;
 8003ece:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8003ed2:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
    if (DEFAULT_INVERT_LIMIT_PINS)  { settings.flags |= BITFLAG_INVERT_LIMIT_PINS; }
 8003ed6:	2158      	movs	r1, #88	; 0x58
 8003ed8:	f883 10d5 	strb.w	r1, [r3, #213]	; 0xd5
    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 8003edc:	491e      	ldr	r1, [pc, #120]	; (8003f58 <settings_restore.part.0+0xd4>)
    settings.max_feed_rate      =     DEFAULT_MAX_FEED_RATE;
 8003ede:	481f      	ldr	r0, [pc, #124]	; (8003f5c <settings_restore.part.0+0xd8>)
    settings.steps_per_mm[X_AXIS] = DEFAULT_X_STEPS_PER_MM;
 8003ee0:	6019      	str	r1, [r3, #0]
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
 8003ee2:	491f      	ldr	r1, [pc, #124]	; (8003f60 <settings_restore.part.0+0xdc>)
    settings.max_feed_rate      =     DEFAULT_MAX_FEED_RATE;
 8003ee4:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    settings.steps_per_mm[Y_AXIS] = DEFAULT_Y_STEPS_PER_MM;
 8003ee8:	6059      	str	r1, [r3, #4]
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
 8003eea:	491e      	ldr	r1, [pc, #120]	; (8003f64 <settings_restore.part.0+0xe0>)
    settings.arc_tolerance      =     DEFAULT_ARC_TOLERANCE;
 8003eec:	481e      	ldr	r0, [pc, #120]	; (8003f68 <settings_restore.part.0+0xe4>)
    settings.steps_per_mm[Z_AXIS] = DEFAULT_Z_STEPS_PER_MM;
 8003eee:	6099      	str	r1, [r3, #8]
    settings.max_rate[X_AXIS]     = DEFAULT_X_MAX_RATE;
 8003ef0:	491e      	ldr	r1, [pc, #120]	; (8003f6c <settings_restore.part.0+0xe8>)
    settings.step_invert_mask =       DEFAULT_STEPPING_INVERT_MASK;
 8003ef2:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
    settings.max_rate[X_AXIS]     = DEFAULT_X_MAX_RATE;
 8003ef6:	60d9      	str	r1, [r3, #12]
    settings.max_rate[Y_AXIS]     = DEFAULT_Y_MAX_RATE;
 8003ef8:	6119      	str	r1, [r3, #16]
    settings.max_rate[Z_AXIS]     = DEFAULT_Z_MAX_RATE;
 8003efa:	6159      	str	r1, [r3, #20]
    settings.acceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 8003efc:	491c      	ldr	r1, [pc, #112]	; (8003f70 <settings_restore.part.0+0xec>)
    settings.dir_invert_mask =        DEFAULT_DIRECTION_INVERT_MASK;
 8003efe:	f883 40b6 	strb.w	r4, [r3, #182]	; 0xb6
    settings.acceleration[X_AXIS] = DEFAULT_X_ACCELERATION;
 8003f02:	6199      	str	r1, [r3, #24]
    settings.arc_tolerance      =     DEFAULT_ARC_TOLERANCE;
 8003f04:	f8c3 00c0 	str.w	r0, [r3, #192]	; 0xc0
    settings.tool_change = DEFAULT_TOOL_CHANGE_MODE;
 8003f08:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
	settings.tls_valid = 0;
 8003f0c:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
	settings.tls_position[X_AXIS] = 0;
 8003f10:	641c      	str	r4, [r3, #64]	; 0x40
	settings.tls_position[Y_AXIS] = 0;
 8003f12:	645c      	str	r4, [r3, #68]	; 0x44
	settings.tls_position[Z_AXIS] = 0;
 8003f14:	649c      	str	r4, [r3, #72]	; 0x48
    settings.acceleration[Y_AXIS] = DEFAULT_Y_ACCELERATION;
 8003f16:	61d9      	str	r1, [r3, #28]
    settings.acceleration[Z_AXIS] = DEFAULT_Z_ACCELERATION;
 8003f18:	4916      	ldr	r1, [pc, #88]	; (8003f74 <settings_restore.part.0+0xf0>)
    memset(&coord_data, 0, sizeof(coord_data));
 8003f1a:	9401      	str	r4, [sp, #4]
    settings.acceleration[Z_AXIS] = DEFAULT_Z_ACCELERATION;
 8003f1c:	6219      	str	r1, [r3, #32]
    settings.max_travel[X_AXIS]   = (-DEFAULT_X_MAX_TRAVEL);
 8003f1e:	4916      	ldr	r1, [pc, #88]	; (8003f78 <settings_restore.part.0+0xf4>)
    memset(&coord_data, 0, sizeof(coord_data));
 8003f20:	9402      	str	r4, [sp, #8]
    settings.max_travel[X_AXIS]   = (-DEFAULT_X_MAX_TRAVEL);
 8003f22:	6259      	str	r1, [r3, #36]	; 0x24
    settings.max_travel[Y_AXIS]   = (-DEFAULT_Y_MAX_TRAVEL);
 8003f24:	4915      	ldr	r1, [pc, #84]	; (8003f7c <settings_restore.part.0+0xf8>)
    memset(&coord_data, 0, sizeof(coord_data));
 8003f26:	9403      	str	r4, [sp, #12]
    settings.max_travel[Y_AXIS]   = (-DEFAULT_Y_MAX_TRAVEL);
 8003f28:	6299      	str	r1, [r3, #40]	; 0x28
    settings.max_travel[Z_AXIS]   = (-DEFAULT_Z_MAX_TRAVEL);
 8003f2a:	4915      	ldr	r1, [pc, #84]	; (8003f80 <settings_restore.part.0+0xfc>)
 8003f2c:	62d9      	str	r1, [r3, #44]	; 0x2c
    for (idx=0; idx <= SETTING_INDEX_NCOORD; idx++) { settings_write_coord_data(idx, coord_data); }
 8003f2e:	b2e0      	uxtb	r0, r4
 8003f30:	a901      	add	r1, sp, #4
 8003f32:	3401      	adds	r4, #1
 8003f34:	f7ff ff94 	bl	8003e60 <settings_write_coord_data>
 8003f38:	2c08      	cmp	r4, #8
 8003f3a:	d1f8      	bne.n	8003f2e <settings_restore.part.0+0xaa>
}
 8003f3c:	b004      	add	sp, #16
 8003f3e:	bd10      	pop	{r4, pc}
 8003f40:	2000c01c 	.word	0x2000c01c
 8003f44:	3c23d70a 	.word	0x3c23d70a
 8003f48:	46bb8000 	.word	0x46bb8000
 8003f4c:	45bb8000 	.word	0x45bb8000
 8003f50:	43fa0000 	.word	0x43fa0000
 8003f54:	457a0000 	.word	0x457a0000
 8003f58:	43480000 	.word	0x43480000
 8003f5c:	47435000 	.word	0x47435000
 8003f60:	43c80000 	.word	0x43c80000
 8003f64:	44200000 	.word	0x44200000
 8003f68:	3b03126f 	.word	0x3b03126f
 8003f6c:	459c4000 	.word	0x459c4000
 8003f70:	4999cf00 	.word	0x4999cf00
 8003f74:	4983d600 	.word	0x4983d600
 8003f78:	c4480000 	.word	0xc4480000
 8003f7c:	c49e2000 	.word	0xc49e2000
 8003f80:	c35c0000 	.word	0xc35c0000

08003f84 <settings_restore>:
  if (restore_flag & SETTINGS_RESTORE_DEFAULTS) {
 8003f84:	07c3      	lsls	r3, r0, #31
 8003f86:	d501      	bpl.n	8003f8c <settings_restore+0x8>
 8003f88:	f7ff bf7c 	b.w	8003e84 <settings_restore.part.0>
 8003f8c:	4770      	bx	lr

08003f8e <settings_init>:
void settings_init(){
 8003f8e:	f7ff bf79 	b.w	8003e84 <settings_restore.part.0>
	...

08003f94 <settings_store_global_setting>:
  //
  saveSettings();
}
// A helper method to set settings from command line
uint8_t settings_store_global_setting(uint8_t parameter, float value) {
 8003f94:	b570      	push	{r4, r5, r6, lr}
 8003f96:	460e      	mov	r6, r1
 8003f98:	4604      	mov	r4, r0
  if (value < 0.0) { return(STATUS_NEGATIVE_VALUE); }
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	f7fd f8cb 	bl	8001138 <__aeabi_fcmplt>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	f040 8128 	bne.w	80041f8 <settings_store_global_setting+0x264>
  if (parameter >= AXIS_SETTINGS_START_VAL) {
 8003fa8:	2c63      	cmp	r4, #99	; 0x63
 8003faa:	d92d      	bls.n	8004008 <settings_store_global_setting+0x74>
    // Store axis configuration. Axis numbering sequence set by AXIS_SETTING defines.
    // NOTE: Ensure the setting index corresponds to the report.c settings printout.
    parameter -= AXIS_SETTINGS_START_VAL;
 8003fac:	3c64      	subs	r4, #100	; 0x64
 8003fae:	b2e4      	uxtb	r4, r4
    uint8_t set_idx = 0;
    while (set_idx < AXIS_N_SETTINGS) {
      if (parameter < N_AXIS) {
 8003fb0:	2c02      	cmp	r4, #2
 8003fb2:	b2c3      	uxtb	r3, r0
 8003fb4:	d81e      	bhi.n	8003ff4 <settings_store_global_setting+0x60>
        // Valid axis setting found.
        switch (set_idx) {
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	4d93      	ldr	r5, [pc, #588]	; (8004208 <settings_store_global_setting+0x274>)
 8003fba:	d00a      	beq.n	8003fd2 <settings_store_global_setting+0x3e>
 8003fbc:	2b03      	cmp	r3, #3
 8003fbe:	d013      	beq.n	8003fe8 <settings_store_global_setting+0x54>
 8003fc0:	2b01      	cmp	r3, #1
            break;
          case 1:
            #ifdef MAX_STEP_RATE_HZ
              if (value*settings.steps_per_mm[parameter] > (MAX_STEP_RATE_HZ*60.0)) {  return(STATUS_MAX_STEP_RATE_EXCEEDED); }
            #endif
            settings.max_rate[parameter] = value;
 8003fc2:	bf0a      	itet	eq
 8003fc4:	eb05 0484 	addeq.w	r4, r5, r4, lsl #2
            settings.steps_per_mm[parameter] = value;
 8003fc8:	f845 6024 	strne.w	r6, [r5, r4, lsl #2]
            settings.max_rate[parameter] = value;
 8003fcc:	60e6      	streq	r6, [r4, #12]
      case 35: settings.outputMask = (uint16_t) value; break ; // output mask
      default: return(STATUS_INVALID_STATEMENT);
    }
  }
  //saveSettings();
  return(STATUS_OK);
 8003fce:	2000      	movs	r0, #0
          case 3: settings.max_travel[parameter] = -value; break;           // Store as negative for grbl internal use.
 8003fd0:	bd70      	pop	{r4, r5, r6, pc}
          case 2: settings.acceleration[parameter] = value*60*60; break;    // Convert to mm/min^2 for grbl internal use.
 8003fd2:	498e      	ldr	r1, [pc, #568]	; (800420c <settings_store_global_setting+0x278>)
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	f7fc ff11 	bl	8000dfc <__aeabi_fmul>
 8003fda:	498c      	ldr	r1, [pc, #560]	; (800420c <settings_store_global_setting+0x278>)
 8003fdc:	f7fc ff0e 	bl	8000dfc <__aeabi_fmul>
 8003fe0:	3406      	adds	r4, #6
 8003fe2:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 8003fe6:	e7f2      	b.n	8003fce <settings_store_global_setting+0x3a>
          case 3: settings.max_travel[parameter] = -value; break;           // Store as negative for grbl internal use.
 8003fe8:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003fec:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8003ff0:	6266      	str	r6, [r4, #36]	; 0x24
 8003ff2:	e7ec      	b.n	8003fce <settings_store_global_setting+0x3a>
        if ((parameter < AXIS_SETTINGS_INCREMENT) || (set_idx == AXIS_N_SETTINGS)) {
 8003ff4:	2c09      	cmp	r4, #9
 8003ff6:	f240 8101 	bls.w	80041fc <settings_store_global_setting+0x268>
 8003ffa:	3001      	adds	r0, #1
 8003ffc:	2804      	cmp	r0, #4
 8003ffe:	f000 80fd 	beq.w	80041fc <settings_store_global_setting+0x268>
        parameter -= AXIS_SETTINGS_INCREMENT;
 8004002:	3c0a      	subs	r4, #10
 8004004:	b2e4      	uxtb	r4, r4
 8004006:	e7d3      	b.n	8003fb0 <settings_store_global_setting+0x1c>
  } else if(parameter >= IN_SETTINGS_VAL && parameter <= (IN_SETTINGS_VAL+15)){   // 40.. 55
 8004008:	f1a4 0328 	sub.w	r3, r4, #40	; 0x28
 800400c:	2b0f      	cmp	r3, #15
 800400e:	d807      	bhi.n	8004020 <settings_store_global_setting+0x8c>
	  settings.INPUTS[(parameter-IN_SETTINGS_VAL)].Action   = (uint16_t) value;
 8004010:	4b7d      	ldr	r3, [pc, #500]	; (8004208 <settings_store_global_setting+0x274>)
 8004012:	4630      	mov	r0, r6
 8004014:	441c      	add	r4, r3
 8004016:	f7fd f8dd 	bl	80011d4 <__aeabi_f2uiz>
 800401a:	f884 00c4 	strb.w	r0, [r4, #196]	; 0xc4
 800401e:	e7d6      	b.n	8003fce <settings_store_global_setting+0x3a>
  } else if(parameter >= OUT_SETTINGS_VAL && parameter <= (OUT_SETTINGS_VAL+15)){  // 56..71
 8004020:	f1a4 0338 	sub.w	r3, r4, #56	; 0x38
 8004024:	2b0f      	cmp	r3, #15
 8004026:	d807      	bhi.n	8004038 <settings_store_global_setting+0xa4>
	  settings.OUTPUTS[(parameter-OUT_SETTINGS_VAL)].Action   = (uint16_t) value;
 8004028:	4b77      	ldr	r3, [pc, #476]	; (8004208 <settings_store_global_setting+0x274>)
 800402a:	4630      	mov	r0, r6
 800402c:	441c      	add	r4, r3
 800402e:	f7fd f8d1 	bl	80011d4 <__aeabi_f2uiz>
 8004032:	f884 00d4 	strb.w	r0, [r4, #212]	; 0xd4
 8004036:	e7ca      	b.n	8003fce <settings_store_global_setting+0x3a>
    uint8_t int_value = trunc(value);
 8004038:	4630      	mov	r0, r6
 800403a:	f7fc fa35 	bl	80004a8 <__aeabi_f2d>
 800403e:	f00c fde9 	bl	8010c14 <trunc>
 8004042:	f7fc fd5d 	bl	8000b00 <__aeabi_d2uiz>
 8004046:	b2c0      	uxtb	r0, r0
    switch(parameter) {
 8004048:	2c23      	cmp	r4, #35	; 0x23
 800404a:	f200 80d7 	bhi.w	80041fc <settings_store_global_setting+0x268>
 800404e:	e8df f004 	tbb	[pc, r4]
 8004052:	1a12      	.short	0x1a12
 8004054:	3628241e 	.word	0x3628241e
 8004058:	d5d5d540 	.word	0xd5d5d540
 800405c:	5b57534f 	.word	0x5b57534f
 8004060:	75716d69 	.word	0x75716d69
 8004064:	8579d5d5 	.word	0x8579d5d5
 8004068:	a5a19d93 	.word	0xa5a19d93
 800406c:	d5d5ada9 	.word	0xd5d5ada9
 8004070:	d5bbb7b1 	.word	0xd5bbb7b1
 8004074:	ccc5      	.short	0xccc5
      case 0: if (int_value < 1) { return(STATUS_SETTING_STEP_PULSE_MIN); } settings.pulse_microseconds = int_value; break;
 8004076:	2800      	cmp	r0, #0
 8004078:	f000 80c2 	beq.w	8004200 <settings_store_global_setting+0x26c>
 800407c:	4b62      	ldr	r3, [pc, #392]	; (8004208 <settings_store_global_setting+0x274>)
 800407e:	f883 00b4 	strb.w	r0, [r3, #180]	; 0xb4
  return(STATUS_OK);
 8004082:	4620      	mov	r0, r4
      case 0: if (int_value < 1) { return(STATUS_SETTING_STEP_PULSE_MIN); } settings.pulse_microseconds = int_value; break;
 8004084:	bd70      	pop	{r4, r5, r6, pc}
      case 1: settings.stepper_idle_lock_time = int_value; break;
 8004086:	4b60      	ldr	r3, [pc, #384]	; (8004208 <settings_store_global_setting+0x274>)
 8004088:	f883 00b7 	strb.w	r0, [r3, #183]	; 0xb7
 800408c:	e79f      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 2: settings.step_invert_mask = int_value;st_generate_step_dir_invert_masks();break;
 800408e:	4b5e      	ldr	r3, [pc, #376]	; (8004208 <settings_store_global_setting+0x274>)
 8004090:	f883 00b5 	strb.w	r0, [r3, #181]	; 0xb5
      case 3: settings.dir_invert_mask = int_value; st_generate_step_dir_invert_masks();break;
 8004094:	f000 fada 	bl	800464c <st_generate_step_dir_invert_masks>
 8004098:	e799      	b.n	8003fce <settings_store_global_setting+0x3a>
 800409a:	4b5b      	ldr	r3, [pc, #364]	; (8004208 <settings_store_global_setting+0x274>)
 800409c:	f883 00b6 	strb.w	r0, [r3, #182]	; 0xb6
 80040a0:	e7f8      	b.n	8004094 <settings_store_global_setting+0x100>
 80040a2:	4b59      	ldr	r3, [pc, #356]	; (8004208 <settings_store_global_setting+0x274>)
      case 4: if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; } else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; } break;
 80040a4:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 80040a8:	b120      	cbz	r0, 80040b4 <settings_store_global_setting+0x120>
 80040aa:	f042 0204 	orr.w	r2, r2, #4
      case 5: if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS;} else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS;} break;
 80040ae:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
 80040b2:	e78c      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 4: if (int_value) { settings.flags |= BITFLAG_INVERT_ST_ENABLE; } else { settings.flags &= ~BITFLAG_INVERT_ST_ENABLE; } break;
 80040b4:	f022 0204 	bic.w	r2, r2, #4
          if (int_value) { settings.flags |= BITFLAG_LASER_MODE; }else { settings.flags &= ~BITFLAG_LASER_MODE; }
 80040b8:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
 80040bc:	bd70      	pop	{r4, r5, r6, pc}
 80040be:	4b52      	ldr	r3, [pc, #328]	; (8004208 <settings_store_global_setting+0x274>)
      case 5: if (int_value) { settings.flags |= BITFLAG_INVERT_LIMIT_PINS;} else { settings.flags &= ~BITFLAG_INVERT_LIMIT_PINS;} break;
 80040c0:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 80040c4:	b110      	cbz	r0, 80040cc <settings_store_global_setting+0x138>
 80040c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040ca:	e7f0      	b.n	80040ae <settings_store_global_setting+0x11a>
 80040cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d0:	e7f2      	b.n	80040b8 <settings_store_global_setting+0x124>
 80040d2:	4b4d      	ldr	r3, [pc, #308]	; (8004208 <settings_store_global_setting+0x274>)
      case 6: if (int_value) { settings.flags |= BITFLAG_INVERT_PROBE_PIN; } else { settings.flags &= ~BITFLAG_INVERT_PROBE_PIN; } probe_configure_invert_mask(false); break;
 80040d4:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 80040d8:	b138      	cbz	r0, 80040ea <settings_store_global_setting+0x156>
 80040da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80040de:	2000      	movs	r0, #0
 80040e0:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
 80040e4:	f7ff fac0 	bl	8003668 <probe_configure_invert_mask>
 80040e8:	e771      	b.n	8003fce <settings_store_global_setting+0x3a>
 80040ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80040ee:	e7f6      	b.n	80040de <settings_store_global_setting+0x14a>
      case 10: settings.status_report_mask = int_value; break;
 80040f0:	4b45      	ldr	r3, [pc, #276]	; (8004208 <settings_store_global_setting+0x274>)
 80040f2:	f883 00b8 	strb.w	r0, [r3, #184]	; 0xb8
 80040f6:	e76a      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 11: settings.junction_deviation = value; break;
 80040f8:	4b43      	ldr	r3, [pc, #268]	; (8004208 <settings_store_global_setting+0x274>)
 80040fa:	f8c3 60bc 	str.w	r6, [r3, #188]	; 0xbc
 80040fe:	e766      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 12: settings.arc_tolerance = value; break;
 8004100:	4b41      	ldr	r3, [pc, #260]	; (8004208 <settings_store_global_setting+0x274>)
 8004102:	f8c3 60c0 	str.w	r6, [r3, #192]	; 0xc0
 8004106:	e762      	b.n	8003fce <settings_store_global_setting+0x3a>
 8004108:	4b3f      	ldr	r3, [pc, #252]	; (8004208 <settings_store_global_setting+0x274>)
      case 13: if (int_value) { settings.flags |= BITFLAG_REPORT_INCHES; }else { settings.flags &= ~BITFLAG_REPORT_INCHES; } system_flag_wco_change(); break;
 800410a:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 800410e:	b130      	cbz	r0, 800411e <settings_store_global_setting+0x18a>
 8004110:	f042 0201 	orr.w	r2, r2, #1
 8004114:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
 8004118:	f001 f880 	bl	800521c <system_flag_wco_change>
 800411c:	e757      	b.n	8003fce <settings_store_global_setting+0x3a>
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	e7f7      	b.n	8004114 <settings_store_global_setting+0x180>
      case 14: settings.max_feed_rate = value ; break ;
 8004124:	4b38      	ldr	r3, [pc, #224]	; (8004208 <settings_store_global_setting+0x274>)
 8004126:	f8c3 60b0 	str.w	r6, [r3, #176]	; 0xb0
 800412a:	e750      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 15: settings.spindle_time_run = value ; break ;    // Time RUN  (s)
 800412c:	4b36      	ldr	r3, [pc, #216]	; (8004208 <settings_store_global_setting+0x274>)
 800412e:	f8c3 60cc 	str.w	r6, [r3, #204]	; 0xcc
 8004132:	e74c      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 16: settings.spindle_time_stop = value ; break ;   // Time STOP  (s)
 8004134:	4b34      	ldr	r3, [pc, #208]	; (8004208 <settings_store_global_setting+0x274>)
 8004136:	f8c3 60d0 	str.w	r6, [r3, #208]	; 0xd0
 800413a:	e748      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 17: settings.tool_change = int_value; break;       // Check for range?
 800413c:	4b32      	ldr	r3, [pc, #200]	; (8004208 <settings_store_global_setting+0x274>)
 800413e:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
 8004142:	e744      	b.n	8003fce <settings_store_global_setting+0x3a>
 8004144:	4b30      	ldr	r3, [pc, #192]	; (8004208 <settings_store_global_setting+0x274>)
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8004146:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
        if (int_value) {
 800414a:	b120      	cbz	r0, 8004156 <settings_store_global_setting+0x1c2>
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 800414c:	06d1      	lsls	r1, r2, #27
 800414e:	d559      	bpl.n	8004204 <settings_store_global_setting+0x270>
          settings.flags |= BITFLAG_SOFT_LIMIT_ENABLE;
 8004150:	f042 0220 	orr.w	r2, r2, #32
 8004154:	e7ab      	b.n	80040ae <settings_store_global_setting+0x11a>
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE;
 8004156:	f022 0220 	bic.w	r2, r2, #32
 800415a:	e7ad      	b.n	80040b8 <settings_store_global_setting+0x124>
 800415c:	4b2a      	ldr	r3, [pc, #168]	; (8004208 <settings_store_global_setting+0x274>)
        if (int_value) { settings.flags |= BITFLAG_HARD_LIMIT_ENABLE; } else { settings.flags &= ~BITFLAG_HARD_LIMIT_ENABLE; }
 800415e:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 8004162:	b130      	cbz	r0, 8004172 <settings_store_global_setting+0x1de>
 8004164:	f042 0208 	orr.w	r2, r2, #8
 8004168:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
        limits_init(); // Re-init to immediately change. NOTE: Nice to have but could be problematic later.
 800416c:	f7fe f9e6 	bl	800253c <limits_init>
 8004170:	e72d      	b.n	8003fce <settings_store_global_setting+0x3a>
        if (int_value) { settings.flags |= BITFLAG_HARD_LIMIT_ENABLE; } else { settings.flags &= ~BITFLAG_HARD_LIMIT_ENABLE; }
 8004172:	f022 0208 	bic.w	r2, r2, #8
 8004176:	e7f7      	b.n	8004168 <settings_store_global_setting+0x1d4>
 8004178:	4b23      	ldr	r3, [pc, #140]	; (8004208 <settings_store_global_setting+0x274>)
          settings.flags |= BITFLAG_HOMING_ENABLE;
 800417a:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
        if (int_value) {
 800417e:	b110      	cbz	r0, 8004186 <settings_store_global_setting+0x1f2>
          settings.flags |= BITFLAG_HOMING_ENABLE;
 8004180:	f042 0210 	orr.w	r2, r2, #16
 8004184:	e793      	b.n	80040ae <settings_store_global_setting+0x11a>
          settings.flags &= ~BITFLAG_SOFT_LIMIT_ENABLE; // Force disable soft-limits.
 8004186:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800418a:	e795      	b.n	80040b8 <settings_store_global_setting+0x124>
      case 23: settings.homing_dir_mask = int_value; break;
 800418c:	4b1e      	ldr	r3, [pc, #120]	; (8004208 <settings_store_global_setting+0x274>)
 800418e:	f883 00d6 	strb.w	r0, [r3, #214]	; 0xd6
 8004192:	e71c      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 24: settings.homing_feed_rate = value; break;
 8004194:	4b1c      	ldr	r3, [pc, #112]	; (8004208 <settings_store_global_setting+0x274>)
 8004196:	f8c3 60d8 	str.w	r6, [r3, #216]	; 0xd8
 800419a:	e718      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 25: settings.homing_seek_rate = value; break;
 800419c:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <settings_store_global_setting+0x274>)
 800419e:	f8c3 60dc 	str.w	r6, [r3, #220]	; 0xdc
 80041a2:	e714      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 26: settings.homing_debounce_delay = int_value; break;
 80041a4:	4b18      	ldr	r3, [pc, #96]	; (8004208 <settings_store_global_setting+0x274>)
 80041a6:	f8a3 00e0 	strh.w	r0, [r3, #224]	; 0xe0
 80041aa:	e710      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 27: settings.homing_pulloff = value; break;
 80041ac:	4b16      	ldr	r3, [pc, #88]	; (8004208 <settings_store_global_setting+0x274>)
 80041ae:	f8c3 60e4 	str.w	r6, [r3, #228]	; 0xe4
 80041b2:	e70c      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 30: settings.rpm_max = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 80041b4:	4b14      	ldr	r3, [pc, #80]	; (8004208 <settings_store_global_setting+0x274>)
 80041b6:	f8c3 60c4 	str.w	r6, [r3, #196]	; 0xc4
      case 31: settings.rpm_min = value; spindle_init(); break; // Re-initialize spindle rpm calibration
 80041ba:	f000 f83e 	bl	800423a <spindle_init>
 80041be:	e706      	b.n	8003fce <settings_store_global_setting+0x3a>
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <settings_store_global_setting+0x274>)
 80041c2:	f8c3 60c8 	str.w	r6, [r3, #200]	; 0xc8
 80041c6:	e7f8      	b.n	80041ba <settings_store_global_setting+0x226>
 80041c8:	4b0f      	ldr	r3, [pc, #60]	; (8004208 <settings_store_global_setting+0x274>)
          if (int_value) { settings.flags |= BITFLAG_LASER_MODE; }else { settings.flags &= ~BITFLAG_LASER_MODE; }
 80041ca:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
 80041ce:	b110      	cbz	r0, 80041d6 <settings_store_global_setting+0x242>
 80041d0:	f042 0202 	orr.w	r2, r2, #2
 80041d4:	e76b      	b.n	80040ae <settings_store_global_setting+0x11a>
 80041d6:	f022 0202 	bic.w	r2, r2, #2
 80041da:	e76d      	b.n	80040b8 <settings_store_global_setting+0x124>
      case 34: settings.inputMask  = (uint16_t) value; break ; // input mask
 80041dc:	4630      	mov	r0, r6
 80041de:	f7fc fff9 	bl	80011d4 <__aeabi_f2uiz>
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <settings_store_global_setting+0x274>)
 80041e4:	f8a3 00e8 	strh.w	r0, [r3, #232]	; 0xe8
 80041e8:	e6f1      	b.n	8003fce <settings_store_global_setting+0x3a>
      case 35: settings.outputMask = (uint16_t) value; break ; // output mask
 80041ea:	4630      	mov	r0, r6
 80041ec:	f7fc fff2 	bl	80011d4 <__aeabi_f2uiz>
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <settings_store_global_setting+0x274>)
 80041f2:	f8a3 00ea 	strh.w	r0, [r3, #234]	; 0xea
 80041f6:	e6ea      	b.n	8003fce <settings_store_global_setting+0x3a>
  if (value < 0.0) { return(STATUS_NEGATIVE_VALUE); }
 80041f8:	2004      	movs	r0, #4
 80041fa:	bd70      	pop	{r4, r5, r6, pc}
      default: return(STATUS_INVALID_STATEMENT);
 80041fc:	2003      	movs	r0, #3
 80041fe:	bd70      	pop	{r4, r5, r6, pc}
      case 0: if (int_value < 1) { return(STATUS_SETTING_STEP_PULSE_MIN); } settings.pulse_microseconds = int_value; break;
 8004200:	2006      	movs	r0, #6
 8004202:	bd70      	pop	{r4, r5, r6, pc}
          if (bit_isfalse(settings.flags, BITFLAG_HOMING_ENABLE)) { return(STATUS_SOFT_LIMIT_ERROR); }
 8004204:	200a      	movs	r0, #10
}
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	2000c01c 	.word	0x2000c01c
 800420c:	42700000 	.word	0x42700000

08004210 <storeTlsPosition>:
void storeTlsPosition(void){
 8004210:	b510      	push	{r4, lr}
    memcpy(settings.tls_position, sys_position, sizeof(float)*N_AXIS);
 8004212:	4c05      	ldr	r4, [pc, #20]	; (8004228 <storeTlsPosition+0x18>)
 8004214:	4a05      	ldr	r2, [pc, #20]	; (800422c <storeTlsPosition+0x1c>)
 8004216:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800421a:	ca07      	ldmia	r2, {r0, r1, r2}
 800421c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    settings.tls_valid = TOOL_IS_VALID;
 8004220:	2301      	movs	r3, #1
 8004222:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 8004226:	bd10      	pop	{r4, pc}
 8004228:	2000c01c 	.word	0x2000c01c
 800422c:	2000ca3c 	.word	0x2000ca3c

08004230 <get_step_pin_mask>:
 8004230:	2301      	movs	r3, #1
 8004232:	fa03 f000 	lsl.w	r0, r3, r0
 8004236:	b2c0      	uxtb	r0, r0
 8004238:	4770      	bx	lr

0800423a <spindle_init>:
 800423a:	4770      	bx	lr

0800423c <spindle_stop>:
	spindle_set_speed(12000);
    // Start with spindle off off
	spindle_stop();
}

void spindle_stop(){
 800423c:	4770      	bx	lr

0800423e <spindle_set_state>:
//
void spindle_set_speed(float rpm){

}
//
void spindle_set_state(uint8_t state, float rpm){
 800423e:	4770      	bx	lr

08004240 <spindle_sync>:

  }
}
//
void spindle_sync(uint8_t state, float rpm){
	if (sys.state == STATE_CHECK_MODE) { return; }
 8004240:	4b03      	ldr	r3, [pc, #12]	; (8004250 <spindle_sync+0x10>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b02      	cmp	r3, #2
 8004246:	d001      	beq.n	800424c <spindle_sync+0xc>
	protocol_buffer_synchronize(); // Empty planner buffer to ensure spindle is set when programmed.
 8004248:	f7ff bd34 	b.w	8003cb4 <protocol_buffer_synchronize>
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	2000ca14 	.word	0x2000ca14

08004254 <onStepperResetTimer>:

} st_prep_t;
//
static st_prep_t prep;
//
void onStepperResetTimer(){
 8004254:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop(&tim3);
 8004256:	4807      	ldr	r0, [pc, #28]	; (8004274 <onStepperResetTimer+0x20>)
 8004258:	f003 f9bd 	bl	80075d6 <HAL_TIM_Base_Stop>
	HAL_WRITE_OUTPUT_GPIO(STEPPERS_PORT_STEP,(HAL_READ_OUTPUT_GPIO(STEPPERS_PORT_STEP) & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 800425c:	4906      	ldr	r1, [pc, #24]	; (8004278 <onStepperResetTimer+0x24>)
 800425e:	4a07      	ldr	r2, [pc, #28]	; (800427c <onStepperResetTimer+0x28>)
 8004260:	690b      	ldr	r3, [r1, #16]
 8004262:	8812      	ldrh	r2, [r2, #0]
 8004264:	b29b      	uxth	r3, r3
 8004266:	f423 4328 	bic.w	r3, r3, #43008	; 0xa800
 800426a:	f402 4228 	and.w	r2, r2, #43008	; 0xa800
 800426e:	4313      	orrs	r3, r2
 8004270:	614b      	str	r3, [r1, #20]
 8004272:	bd08      	pop	{r3, pc}
 8004274:	2000c178 	.word	0x2000c178
 8004278:	40021000 	.word	0x40021000
 800427c:	20007d9c 	.word	0x20007d9c

08004280 <TIM2_IRQHandler>:

  busy = false;
}

void TIM2_IRQHandler(void){
  HAL_TIM_IRQHandler(&tim2);
 8004280:	4801      	ldr	r0, [pc, #4]	; (8004288 <TIM2_IRQHandler+0x8>)
 8004282:	f003 b9d3 	b.w	800762c <HAL_TIM_IRQHandler>
 8004286:	bf00      	nop
 8004288:	2000c138 	.word	0x2000c138

0800428c <TIM3_IRQHandler>:
}

void TIM3_IRQHandler(void){
  HAL_TIM_IRQHandler(&tim3);
 800428c:	4801      	ldr	r0, [pc, #4]	; (8004294 <TIM3_IRQHandler+0x8>)
 800428e:	f003 b9cd 	b.w	800762c <HAL_TIM_IRQHandler>
 8004292:	bf00      	nop
 8004294:	2000c178 	.word	0x2000c178

08004298 <stepper_init>:
}

//
void stepper_init(){
 8004298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	tim2.Instance = TIM2;
 800429c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

	tim2.Init.Period = 0;
 80042a0:	2400      	movs	r4, #0
	tim2.Init.Prescaler = 0;
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&tim2);
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042a2:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	tim2.Instance = TIM2;
 80042a6:	4e43      	ldr	r6, [pc, #268]	; (80043b4 <stepper_init+0x11c>)
void stepper_init(){
 80042a8:	b08e      	sub	sp, #56	; 0x38
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042aa:	af0e      	add	r7, sp, #56	; 0x38
	HAL_TIM_Base_Init(&tim2);
 80042ac:	4630      	mov	r0, r6
	tim2.Instance = TIM2;
 80042ae:	6033      	str	r3, [r6, #0]
	tim2.Init.Period = 0;
 80042b0:	60f4      	str	r4, [r6, #12]
	tim2.Init.Prescaler = 0;
 80042b2:	6074      	str	r4, [r6, #4]
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042b4:	60b4      	str	r4, [r6, #8]
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042b6:	6134      	str	r4, [r6, #16]
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042b8:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&tim2);
 80042ba:	f003 fabf 	bl	800783c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042be:	f847 8d24 	str.w	r8, [r7, #-36]!
	HAL_TIM_ConfigClockSource(&tim2, &sClockSourceConfig);
 80042c2:	4639      	mov	r1, r7
 80042c4:	4630      	mov	r0, r6
 80042c6:	f003 fadd 	bl	8007884 <HAL_TIM_ConfigClockSource>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80042ca:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig);

	//----------------------------------------------------------
	tim3.Instance = TIM3;
 80042cc:	4d3a      	ldr	r5, [pc, #232]	; (80043b8 <stepper_init+0x120>)
	HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig);
 80042ce:	a903      	add	r1, sp, #12
 80042d0:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80042d2:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042d4:	9404      	str	r4, [sp, #16]
	HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig);
 80042d6:	f003 fb69 	bl	80079ac <HAL_TIMEx_MasterConfigSynchronization>
	tim3.Instance = TIM3;
 80042da:	4b38      	ldr	r3, [pc, #224]	; (80043bc <stepper_init+0x124>)
	tim3.Init.Period = 0;
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP;
	tim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	tim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

	HAL_TIM_Base_Init(&tim3);
 80042dc:	4628      	mov	r0, r5
	tim3.Init.Prescaler = 0;
 80042de:	e885 0018 	stmia.w	r5, {r3, r4}
	tim3.Init.Period = 0;
 80042e2:	60ec      	str	r4, [r5, #12]
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042e4:	60ac      	str	r4, [r5, #8]
	tim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042e6:	612c      	str	r4, [r5, #16]
	tim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e8:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&tim3);
 80042ea:	f003 faa7 	bl	800783c <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	HAL_TIM_ConfigClockSource(&tim3, &sClockSourceConfig) ;
 80042ee:	4639      	mov	r1, r7
 80042f0:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042f2:	f8cd 8014 	str.w	r8, [sp, #20]
	HAL_TIM_ConfigClockSource(&tim3, &sClockSourceConfig) ;
 80042f6:	f003 fac5 	bl	8007884 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&tim3, &sMasterConfig);
 80042fa:	a903      	add	r1, sp, #12
 80042fc:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042fe:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004300:	9404      	str	r4, [sp, #16]
	HAL_TIMEx_MasterConfigSynchronization(&tim3, &sMasterConfig);
 8004302:	f003 fb53 	bl	80079ac <HAL_TIMEx_MasterConfigSynchronization>

	__HAL_RCC_TIM2_CLK_ENABLE();
 8004306:	4b2e      	ldr	r3, [pc, #184]	; (80043c0 <stepper_init+0x128>)
 8004308:	9401      	str	r4, [sp, #4]
 800430a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	__HAL_RCC_TIM3_CLK_ENABLE();

    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800430c:	4621      	mov	r1, r4
	__HAL_RCC_TIM2_CLK_ENABLE();
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	641a      	str	r2, [r3, #64]	; 0x40
 8004314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004316:	201c      	movs	r0, #28
	__HAL_RCC_TIM2_CLK_ENABLE();
 8004318:	f002 0201 	and.w	r2, r2, #1
 800431c:	9201      	str	r2, [sp, #4]
 800431e:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_TIM3_CLK_ENABLE();
 8004320:	9402      	str	r4, [sp, #8]
 8004322:	6c1a      	ldr	r2, [r3, #64]	; 0x40

    // init GPIO // |DIR_X_Pin |DIR_Y_Pin|DIR_Z_Pin
    GPIO_InitTypeDef GPIO_InitStruct = {0};
    // PIN Steps
    GPIO_InitStruct.Pin = STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|STEP_A_Pin|STEP_B_Pin|STEP_C_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004324:	f04f 0801 	mov.w	r8, #1
	__HAL_RCC_TIM3_CLK_ENABLE();
 8004328:	f042 0202 	orr.w	r2, r2, #2
 800432c:	641a      	str	r2, [r3, #64]	; 0x40
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004330:	4622      	mov	r2, r4
	__HAL_RCC_TIM3_CLK_ENABLE();
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	9302      	str	r3, [sp, #8]
 8004338:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800433a:	f001 ff0b 	bl	8006154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800433e:	201c      	movs	r0, #28
 8004340:	f001 ff3c 	bl	80061bc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004344:	4622      	mov	r2, r4
 8004346:	4621      	mov	r1, r4
 8004348:	201d      	movs	r0, #29
 800434a:	f001 ff03 	bl	8006154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800434e:	201d      	movs	r0, #29
 8004350:	f001 ff34 	bl	80061bc <HAL_NVIC_EnableIRQ>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004354:	2702      	movs	r7, #2
	HAL_TIM_Base_Start_IT(&tim2);
 8004356:	4630      	mov	r0, r6
    GPIO_InitStruct.Pin = STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|STEP_A_Pin|STEP_B_Pin|STEP_C_Pin;
 8004358:	f64a 26a0 	movw	r6, #43680	; 0xaaa0
	HAL_TIM_Base_Start_IT(&tim2);
 800435c:	f003 f952 	bl	8007604 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&tim3);
 8004360:	4628      	mov	r0, r5
  	HAL_GPIO_Init(STEPPERS_PORT_STEP, &GPIO_InitStruct);
 8004362:	4d18      	ldr	r5, [pc, #96]	; (80043c4 <stepper_init+0x12c>)
	HAL_TIM_Base_Start_IT(&tim3);
 8004364:	f003 f94e 	bl	8007604 <HAL_TIM_Base_Start_IT>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004368:	2214      	movs	r2, #20
 800436a:	4621      	mov	r1, r4
 800436c:	a809      	add	r0, sp, #36	; 0x24
 800436e:	f00b fadd 	bl	800f92c <memset>
  	HAL_GPIO_Init(STEPPERS_PORT_STEP, &GPIO_InitStruct);
 8004372:	a909      	add	r1, sp, #36	; 0x24
 8004374:	4628      	mov	r0, r5
    GPIO_InitStruct.Pin = STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|STEP_A_Pin|STEP_B_Pin|STEP_C_Pin;
 8004376:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004378:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800437c:	970c      	str	r7, [sp, #48]	; 0x30
  	HAL_GPIO_Init(STEPPERS_PORT_STEP, &GPIO_InitStruct);
 800437e:	f002 fd61 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(STEPPERS_PORT_STEP, STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|STEP_A_Pin|STEP_B_Pin|STEP_C_Pin , GPIO_PIN_RESET);
 8004382:	4631      	mov	r1, r6
  	// PIN Dir
    GPIO_InitStruct.Pin = DIR_X_Pin |DIR_Y_Pin|DIR_Z_Pin|DIR_A_Pin|DIR_B_Pin|DIR_C_Pin;
 8004384:	f245 5650 	movw	r6, #21840	; 0x5550
  	HAL_GPIO_WritePin(STEPPERS_PORT_STEP, STEP_X_Pin|STEP_Y_Pin|STEP_Z_Pin|STEP_A_Pin|STEP_B_Pin|STEP_C_Pin , GPIO_PIN_RESET);
 8004388:	4622      	mov	r2, r4
 800438a:	4628      	mov	r0, r5
 800438c:	f002 fe46 	bl	800701c <HAL_GPIO_WritePin>
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  	HAL_GPIO_Init(STEPPERS_PORT_DIR, &GPIO_InitStruct);
 8004390:	a909      	add	r1, sp, #36	; 0x24
 8004392:	4628      	mov	r0, r5
    GPIO_InitStruct.Pin = DIR_X_Pin |DIR_Y_Pin|DIR_Z_Pin|DIR_A_Pin|DIR_B_Pin|DIR_C_Pin;
 8004394:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004396:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439a:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800439c:	970c      	str	r7, [sp, #48]	; 0x30
  	HAL_GPIO_Init(STEPPERS_PORT_DIR, &GPIO_InitStruct);
 800439e:	f002 fd51 	bl	8006e44 <HAL_GPIO_Init>
  	HAL_GPIO_WritePin(STEPPERS_PORT_DIR, DIR_X_Pin |DIR_Y_Pin|DIR_Z_Pin|DIR_A_Pin|DIR_B_Pin|DIR_C_Pin , GPIO_PIN_RESET);
 80043a2:	4622      	mov	r2, r4
 80043a4:	4631      	mov	r1, r6
 80043a6:	4628      	mov	r0, r5
 80043a8:	f002 fe38 	bl	800701c <HAL_GPIO_WritePin>
}
 80043ac:	b00e      	add	sp, #56	; 0x38
 80043ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043b2:	bf00      	nop
 80043b4:	2000c138 	.word	0x2000c138
 80043b8:	2000c178 	.word	0x2000c178
 80043bc:	40000400 	.word	0x40000400
 80043c0:	40023800 	.word	0x40023800
 80043c4:	40021000 	.word	0x40021000

080043c8 <st_wake_up>:

// enabled. Startup init and limits call this function but shouldn't start the cycle.
void st_wake_up(){
 80043c8:	b508      	push	{r3, lr}
  // Initialize stepper output bits to ensure first ISR call does not step.
  st.step_outbits = step_port_invert_mask;
 80043ca:	4b11      	ldr	r3, [pc, #68]	; (8004410 <st_wake_up+0x48>)
 80043cc:	4a11      	ldr	r2, [pc, #68]	; (8004414 <st_wake_up+0x4c>)
 80043ce:	881b      	ldrh	r3, [r3, #0]
  // Initialize step pulse timing from settings. Here to ensure updating after re-writing.
  #ifdef STEP_PULSE_DELAY

  #else // Normal operation
    // Set step pulse time. Ad hoc computation from oscilloscope. Uses two's complement.
    st.step_pulse_time = (settings.pulse_microseconds*TICKS_PER_MICROSECOND);
 80043d0:	4911      	ldr	r1, [pc, #68]	; (8004418 <st_wake_up+0x50>)
  st.step_outbits = step_port_invert_mask;
 80043d2:	8213      	strh	r3, [r2, #16]
    st.step_pulse_time = (settings.pulse_microseconds*TICKS_PER_MICROSECOND);
 80043d4:	4b11      	ldr	r3, [pc, #68]	; (800441c <st_wake_up+0x54>)
    TIM2->PSC = st.exec_segment->prescaler;
  #endif
    TIM2->EGR = TIM_EGR_UG;
    TIM3->EGR = TIM_EGR_UG; // ++

    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80043d6:	201c      	movs	r0, #28
    st.step_pulse_time = (settings.pulse_microseconds*TICKS_PER_MICROSECOND);
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	fbb3 f1f1 	udiv	r1, r3, r1
 80043de:	4b10      	ldr	r3, [pc, #64]	; (8004420 <st_wake_up+0x58>)
 80043e0:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80043e4:	434b      	muls	r3, r1
    TIM2->ARR = (uint32_t)st.exec_segment->cycles_per_tick - 1;
 80043e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    st.step_pulse_time = (settings.pulse_microseconds*TICKS_PER_MICROSECOND);
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	81d3      	strh	r3, [r2, #14]
    TIM2->ARR = (uint32_t)st.exec_segment->cycles_per_tick - 1;
 80043ee:	6a92      	ldr	r2, [r2, #40]	; 0x28
    TIM3->ARR = (uint32_t)(st.step_pulse_time-1); //
 80043f0:	3b01      	subs	r3, #1
    TIM2->ARR = (uint32_t)st.exec_segment->cycles_per_tick - 1;
 80043f2:	6852      	ldr	r2, [r2, #4]
 80043f4:	3a01      	subs	r2, #1
 80043f6:	62ca      	str	r2, [r1, #44]	; 0x2c
    TIM3->ARR = (uint32_t)(st.step_pulse_time-1); //
 80043f8:	4a0a      	ldr	r2, [pc, #40]	; (8004424 <st_wake_up+0x5c>)
 80043fa:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM2->EGR = TIM_EGR_UG;
 80043fc:	2301      	movs	r3, #1
 80043fe:	614b      	str	r3, [r1, #20]
    TIM3->EGR = TIM_EGR_UG; // ++
 8004400:	6153      	str	r3, [r2, #20]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004402:	f001 fedb 	bl	80061bc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
}
 8004406:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800440a:	201d      	movs	r0, #29
 800440c:	f001 bed6 	b.w	80061bc <HAL_NVIC_EnableIRQ>
 8004410:	20007d9c 	.word	0x20007d9c
 8004414:	20007b04 	.word	0x20007b04
 8004418:	001e8480 	.word	0x001e8480
 800441c:	20000008 	.word	0x20000008
 8004420:	2000c01c 	.word	0x2000c01c
 8004424:	40000400 	.word	0x40000400

08004428 <st_go_idle>:
  STEPPERS_PORT_DIR->ODR = ((STEPPERS_PORT_DIR->ODR & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
}

//------------------------------------------------------------------------------------------------------------
// Stepper shutdown
void st_go_idle(){
 8004428:	b508      	push	{r3, lr}
 // Disable Stepper Driver Interrupt. Allow Stepper Port Reset Interrupt to finish, if active.
  HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800442a:	201c      	movs	r0, #28
 800442c:	f001 fed4 	bl	80061d8 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(TIM3_IRQn); // ++
 8004430:	201d      	movs	r0, #29
 8004432:	f001 fed1 	bl	80061d8 <HAL_NVIC_DisableIRQ>

  busy = false;
 8004436:	2200      	movs	r2, #0
 8004438:	4b01      	ldr	r3, [pc, #4]	; (8004440 <st_go_idle+0x18>)
 800443a:	701a      	strb	r2, [r3, #0]
 800443c:	bd08      	pop	{r3, pc}
 800443e:	bf00      	nop
 8004440:	20007948 	.word	0x20007948

08004444 <onStepperDriverTimer>:
void onStepperDriverTimer()  {
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (busy) { return; }
 8004446:	4d69      	ldr	r5, [pc, #420]	; (80045ec <onStepperDriverTimer+0x1a8>)
 8004448:	782b      	ldrb	r3, [r5, #0]
 800444a:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800444e:	2b00      	cmp	r3, #0
 8004450:	f040 80c3 	bne.w	80045da <onStepperDriverTimer+0x196>
  HAL_WRITE_OUTPUT_GPIO(STEPPERS_PORT_DIR, ((HAL_READ_OUTPUT_GPIO(STEPPERS_PORT_DIR) & ~DIRECTION_MASK) | (st.dir_outbits & DIRECTION_MASK))) ;
 8004454:	4a66      	ldr	r2, [pc, #408]	; (80045f0 <onStepperDriverTimer+0x1ac>)
 8004456:	4c67      	ldr	r4, [pc, #412]	; (80045f4 <onStepperDriverTimer+0x1b0>)
 8004458:	6913      	ldr	r3, [r2, #16]
 800445a:	8a61      	ldrh	r1, [r4, #18]
 800445c:	b29b      	uxth	r3, r3
 800445e:	f401 41a8 	and.w	r1, r1, #21504	; 0x5400
 8004462:	f423 43a8 	bic.w	r3, r3, #21504	; 0x5400
 8004466:	430b      	orrs	r3, r1
 8004468:	6153      	str	r3, [r2, #20]
    HAL_WRITE_OUTPUT_GPIO(STEPPERS_PORT_STEP,((HAL_READ_OUTPUT_GPIO(STEPPERS_PORT_STEP) & ~STEP_MASK) | st.step_outbits));
 800446a:	6913      	ldr	r3, [r2, #16]
 800446c:	8a21      	ldrh	r1, [r4, #16]
 800446e:	b29b      	uxth	r3, r3
 8004470:	f423 4328 	bic.w	r3, r3, #43008	; 0xa800
 8004474:	430b      	orrs	r3, r1
 8004476:	6153      	str	r3, [r2, #20]
  TIM3->ARR = (uint32_t)(st.step_pulse_time -1); //
 8004478:	89e3      	ldrh	r3, [r4, #14]
  TIM3->CNT = 0;
 800447a:	f5a2 3203 	sub.w	r2, r2, #134144	; 0x20c00
  TIM3->ARR = (uint32_t)(st.step_pulse_time -1); //
 800447e:	3b01      	subs	r3, #1
  TIM3->CNT = 0;
 8004480:	6250      	str	r0, [r2, #36]	; 0x24
  TIM3->ARR = (uint32_t)(st.step_pulse_time -1); //
 8004482:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_TIM_Base_Start(&tim3);
 8004484:	485c      	ldr	r0, [pc, #368]	; (80045f8 <onStepperDriverTimer+0x1b4>)
 8004486:	f003 f894 	bl	80075b2 <HAL_TIM_Base_Start>
  busy = true;
 800448a:	2301      	movs	r3, #1
  if (st.exec_segment == NULL) {
 800448c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  busy = true;
 800448e:	702b      	strb	r3, [r5, #0]
  if (st.exec_segment == NULL) {
 8004490:	2e00      	cmp	r6, #0
 8004492:	d13a      	bne.n	800450a <onStepperDriverTimer+0xc6>
    if (segment_buffer_head != segment_buffer_tail) {
 8004494:	4b59      	ldr	r3, [pc, #356]	; (80045fc <onStepperDriverTimer+0x1b8>)
 8004496:	495a      	ldr	r1, [pc, #360]	; (8004600 <onStepperDriverTimer+0x1bc>)
 8004498:	781a      	ldrb	r2, [r3, #0]
 800449a:	7809      	ldrb	r1, [r1, #0]
 800449c:	4291      	cmp	r1, r2
 800449e:	f000 809d 	beq.w	80045dc <onStepperDriverTimer+0x198>
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 80044a2:	220c      	movs	r2, #12
      TIM2->CNT = 0;
 80044a4:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
      st.exec_segment = &segment_buffer[segment_buffer_tail];
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	4956      	ldr	r1, [pc, #344]	; (8004604 <onStepperDriverTimer+0x1c0>)
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	435a      	muls	r2, r3
 80044b0:	1888      	adds	r0, r1, r2
 80044b2:	62a0      	str	r0, [r4, #40]	; 0x28
      TIM2->CNT = 0;
 80044b4:	627e      	str	r6, [r7, #36]	; 0x24
      TIM2->ARR = (uint32_t)st.exec_segment->cycles_per_tick - 1;
 80044b6:	6846      	ldr	r6, [r0, #4]
 80044b8:	3e01      	subs	r6, #1
 80044ba:	62fe      	str	r6, [r7, #44]	; 0x2c
      st.step_count = st.exec_segment->n_step; // NOTE: Can sometimes be zero when moving slow.
 80044bc:	5a8a      	ldrh	r2, [r1, r2]
 80044be:	8422      	strh	r2, [r4, #32]
      if ( st.exec_block_index != st.exec_segment->st_block_index ) {
 80044c0:	7a02      	ldrb	r2, [r0, #8]
 80044c2:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
 80044c6:	4290      	cmp	r0, r2
 80044c8:	d00b      	beq.n	80044e2 <onStepperDriverTimer+0x9e>
        st.exec_block = &st_block_buffer[st.exec_block_index];
 80044ca:	2614      	movs	r6, #20
 80044cc:	484e      	ldr	r0, [pc, #312]	; (8004608 <onStepperDriverTimer+0x1c4>)
        st.exec_block_index = st.exec_segment->st_block_index;
 80044ce:	f884 2022 	strb.w	r2, [r4, #34]	; 0x22
        st.exec_block = &st_block_buffer[st.exec_block_index];
 80044d2:	fb06 0202 	mla	r2, r6, r2, r0
 80044d6:	6262      	str	r2, [r4, #36]	; 0x24
        st.counter_x = st.counter_y = st.counter_z = (st.exec_block->step_event_count >> 1);
 80044d8:	68d2      	ldr	r2, [r2, #12]
 80044da:	0852      	lsrs	r2, r2, #1
 80044dc:	60a2      	str	r2, [r4, #8]
 80044de:	6062      	str	r2, [r4, #4]
 80044e0:	6022      	str	r2, [r4, #0]
      st.dir_outbits = st.exec_block->direction_bits ^ settings.dir_invert_mask;
 80044e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80044e4:	4a49      	ldr	r2, [pc, #292]	; (800460c <onStepperDriverTimer+0x1c8>)
 80044e6:	8a06      	ldrh	r6, [r0, #16]
 80044e8:	f892 20b6 	ldrb.w	r2, [r2, #182]	; 0xb6
 80044ec:	4072      	eors	r2, r6
 80044ee:	8262      	strh	r2, [r4, #18]
        st.steps[X_AXIS] = st.exec_block->steps[X_AXIS] >> st.exec_segment->amass_level;
 80044f0:	220c      	movs	r2, #12
 80044f2:	fb02 1303 	mla	r3, r2, r3, r1
 80044f6:	7a5a      	ldrb	r2, [r3, #9]
 80044f8:	6803      	ldr	r3, [r0, #0]
 80044fa:	40d3      	lsrs	r3, r2
 80044fc:	6163      	str	r3, [r4, #20]
        st.steps[Y_AXIS] = st.exec_block->steps[Y_AXIS] >> st.exec_segment->amass_level;
 80044fe:	6843      	ldr	r3, [r0, #4]
 8004500:	40d3      	lsrs	r3, r2
 8004502:	61a3      	str	r3, [r4, #24]
        st.steps[Z_AXIS] = st.exec_block->steps[Z_AXIS] >> st.exec_segment->amass_level;
 8004504:	6883      	ldr	r3, [r0, #8]
 8004506:	40d3      	lsrs	r3, r2
 8004508:	61e3      	str	r3, [r4, #28]
  if (sys_probe_state == PROBE_ACTIVE) { probe_state_monitor(); }
 800450a:	4b41      	ldr	r3, [pc, #260]	; (8004610 <onStepperDriverTimer+0x1cc>)
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d101      	bne.n	8004516 <onStepperDriverTimer+0xd2>
 8004512:	f7ff f8e1 	bl	80036d8 <probe_state_monitor>
  st.step_outbits = 0;
 8004516:	2300      	movs	r3, #0
  if (st.counter_x > st.exec_block->step_event_count) {
 8004518:	6a60      	ldr	r0, [r4, #36]	; 0x24
    st.counter_x += st.steps[X_AXIS];
 800451a:	6822      	ldr	r2, [r4, #0]
  st.step_outbits = 0;
 800451c:	8223      	strh	r3, [r4, #16]
    st.counter_x += st.steps[X_AXIS];
 800451e:	6963      	ldr	r3, [r4, #20]
  if (st.counter_x > st.exec_block->step_event_count) {
 8004520:	68c1      	ldr	r1, [r0, #12]
    st.counter_x += st.steps[X_AXIS];
 8004522:	441a      	add	r2, r3
  if (st.counter_x > st.exec_block->step_event_count) {
 8004524:	428a      	cmp	r2, r1
    st.counter_x += st.steps[X_AXIS];
 8004526:	6022      	str	r2, [r4, #0]
  if (st.counter_x > st.exec_block->step_event_count) {
 8004528:	d90e      	bls.n	8004548 <onStepperDriverTimer+0x104>
    st.step_outbits |= STEP_X_Pin;
 800452a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800452e:	8223      	strh	r3, [r4, #16]
    if (st.exec_block->direction_bits & DIR_X_Pin) { sys_position[X_AXIS]--; }else { sys_position[X_AXIS]++; }
 8004530:	8a03      	ldrh	r3, [r0, #16]
    st.counter_x -= st.exec_block->step_event_count;
 8004532:	1a52      	subs	r2, r2, r1
    if (st.exec_block->direction_bits & DIR_X_Pin) { sys_position[X_AXIS]--; }else { sys_position[X_AXIS]++; }
 8004534:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004538:	4b36      	ldr	r3, [pc, #216]	; (8004614 <onStepperDriverTimer+0x1d0>)
    st.counter_x -= st.exec_block->step_event_count;
 800453a:	6022      	str	r2, [r4, #0]
    if (st.exec_block->direction_bits & DIR_X_Pin) { sys_position[X_AXIS]--; }else { sys_position[X_AXIS]++; }
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	bf14      	ite	ne
 8004540:	f102 32ff 	addne.w	r2, r2, #4294967295
 8004544:	3201      	addeq	r2, #1
 8004546:	601a      	str	r2, [r3, #0]
    st.counter_y += st.steps[Y_AXIS];
 8004548:	6862      	ldr	r2, [r4, #4]
 800454a:	69a3      	ldr	r3, [r4, #24]
 800454c:	441a      	add	r2, r3
  if (st.counter_y > st.exec_block->step_event_count) {
 800454e:	4291      	cmp	r1, r2
    st.counter_y += st.steps[Y_AXIS];
 8004550:	6062      	str	r2, [r4, #4]
  if (st.counter_y > st.exec_block->step_event_count) {
 8004552:	d20f      	bcs.n	8004574 <onStepperDriverTimer+0x130>
    st.step_outbits |= STEP_Y_Pin;
 8004554:	8a23      	ldrh	r3, [r4, #16]
    st.counter_y -= st.exec_block->step_event_count;
 8004556:	1a52      	subs	r2, r2, r1
    st.step_outbits |= STEP_Y_Pin;
 8004558:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800455c:	8223      	strh	r3, [r4, #16]
    if (st.exec_block->direction_bits & DIR_Y_Pin) { sys_position[Y_AXIS]--; }else { sys_position[Y_AXIS]++; }
 800455e:	8a03      	ldrh	r3, [r0, #16]
    st.counter_y -= st.exec_block->step_event_count;
 8004560:	6062      	str	r2, [r4, #4]
    if (st.exec_block->direction_bits & DIR_Y_Pin) { sys_position[Y_AXIS]--; }else { sys_position[Y_AXIS]++; }
 8004562:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004566:	4b2b      	ldr	r3, [pc, #172]	; (8004614 <onStepperDriverTimer+0x1d0>)
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	bf14      	ite	ne
 800456c:	f102 32ff 	addne.w	r2, r2, #4294967295
 8004570:	3201      	addeq	r2, #1
 8004572:	605a      	str	r2, [r3, #4]
    st.counter_z += st.steps[Z_AXIS];
 8004574:	68a3      	ldr	r3, [r4, #8]
 8004576:	69e2      	ldr	r2, [r4, #28]
 8004578:	4413      	add	r3, r2
  if (st.counter_z > st.exec_block->step_event_count) {
 800457a:	4299      	cmp	r1, r3
    st.counter_z += st.steps[Z_AXIS];
 800457c:	60a3      	str	r3, [r4, #8]
  if (st.counter_z > st.exec_block->step_event_count) {
 800457e:	d20f      	bcs.n	80045a0 <onStepperDriverTimer+0x15c>
    st.counter_z -= st.exec_block->step_event_count;
 8004580:	1a5b      	subs	r3, r3, r1
 8004582:	60a3      	str	r3, [r4, #8]
    if (st.exec_block->direction_bits & DIR_Z_Pin) { sys_position[Z_AXIS]--; } else { sys_position[Z_AXIS]++; }
 8004584:	8a03      	ldrh	r3, [r0, #16]
    st.step_outbits |= STEP_Z_Pin;
 8004586:	8a22      	ldrh	r2, [r4, #16]
    if (st.exec_block->direction_bits & DIR_Z_Pin) { sys_position[Z_AXIS]--; } else { sys_position[Z_AXIS]++; }
 8004588:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800458c:	4b21      	ldr	r3, [pc, #132]	; (8004614 <onStepperDriverTimer+0x1d0>)
    st.step_outbits |= STEP_Z_Pin;
 800458e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004592:	8222      	strh	r2, [r4, #16]
    if (st.exec_block->direction_bits & DIR_Z_Pin) { sys_position[Z_AXIS]--; } else { sys_position[Z_AXIS]++; }
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	bf14      	ite	ne
 8004598:	f102 32ff 	addne.w	r2, r2, #4294967295
 800459c:	3201      	addeq	r2, #1
 800459e:	609a      	str	r2, [r3, #8]
  if (sys.state == STATE_HOMING) {
 80045a0:	4b1d      	ldr	r3, [pc, #116]	; (8004618 <onStepperDriverTimer+0x1d4>)
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	2a04      	cmp	r2, #4
    st.step_outbits &= sys.homing_axis_lock;
 80045a6:	bf01      	itttt	eq
 80045a8:	799b      	ldrbeq	r3, [r3, #6]
 80045aa:	8a22      	ldrheq	r2, [r4, #16]
 80045ac:	4013      	andeq	r3, r2
 80045ae:	8223      	strheq	r3, [r4, #16]
  st.step_count--; // Decrement step events count
 80045b0:	8c23      	ldrh	r3, [r4, #32]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	8423      	strh	r3, [r4, #32]
  if (st.step_count == 0) {
 80045b8:	b943      	cbnz	r3, 80045cc <onStepperDriverTimer+0x188>
    if ( ++segment_buffer_tail == SEGMENT_BUFFER_SIZE) { segment_buffer_tail = 0; }
 80045ba:	4910      	ldr	r1, [pc, #64]	; (80045fc <onStepperDriverTimer+0x1b8>)
    st.exec_segment = NULL;
 80045bc:	62a3      	str	r3, [r4, #40]	; 0x28
    if ( ++segment_buffer_tail == SEGMENT_BUFFER_SIZE) { segment_buffer_tail = 0; }
 80045be:	780a      	ldrb	r2, [r1, #0]
 80045c0:	3201      	adds	r2, #1
 80045c2:	b2d2      	uxtb	r2, r2
 80045c4:	2a20      	cmp	r2, #32
 80045c6:	700a      	strb	r2, [r1, #0]
 80045c8:	bf08      	it	eq
 80045ca:	700b      	strbeq	r3, [r1, #0]
  st.step_outbits ^= step_port_invert_mask;  // Apply step port invert mask
 80045cc:	4a13      	ldr	r2, [pc, #76]	; (800461c <onStepperDriverTimer+0x1d8>)
 80045ce:	8a23      	ldrh	r3, [r4, #16]
 80045d0:	8812      	ldrh	r2, [r2, #0]
 80045d2:	4053      	eors	r3, r2
 80045d4:	8223      	strh	r3, [r4, #16]
  busy = false;
 80045d6:	2300      	movs	r3, #0
 80045d8:	702b      	strb	r3, [r5, #0]
 80045da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      st_go_idle();
 80045dc:	f7ff ff24 	bl	8004428 <st_go_idle>
}
 80045e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      system_set_exec_state_flag(EXEC_CYCLE_STOP); // Flag main program for cycle end
 80045e4:	2004      	movs	r0, #4
 80045e6:	f000 bde1 	b.w	80051ac <system_set_exec_state_flag>
 80045ea:	bf00      	nop
 80045ec:	20007948 	.word	0x20007948
 80045f0:	40021000 	.word	0x40021000
 80045f4:	20007b04 	.word	0x20007b04
 80045f8:	2000c178 	.word	0x2000c178
 80045fc:	20007b01 	.word	0x20007b01
 8004600:	20007b00 	.word	0x20007b00
 8004604:	20007980 	.word	0x20007980
 8004608:	20007b30 	.word	0x20007b30
 800460c:	2000c01c 	.word	0x2000c01c
 8004610:	2000ca2c 	.word	0x2000ca2c
 8004614:	2000ca3c 	.word	0x2000ca3c
 8004618:	2000ca14 	.word	0x2000ca14
 800461c:	20007d9c 	.word	0x20007d9c

08004620 <st_update_plan_block_parameters>:
}
 // Called by planner_recalculate() when the executing block is updated by the new plan.
void st_update_plan_block_parameters(){
 8004620:	b538      	push	{r3, r4, r5, lr}
  if (pl_block != NULL) { // Ignore if at start of a new block.
 8004622:	4c08      	ldr	r4, [pc, #32]	; (8004644 <st_update_plan_block_parameters+0x24>)
 8004624:	6825      	ldr	r5, [r4, #0]
 8004626:	b15d      	cbz	r5, 8004640 <st_update_plan_block_parameters+0x20>
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 8004628:	4b07      	ldr	r3, [pc, #28]	; (8004648 <st_update_plan_block_parameters+0x28>)
 800462a:	785a      	ldrb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 800462c:	69d9      	ldr	r1, [r3, #28]
    prep.recalculate_flag |= PREP_FLAG_RECALCULATE;
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	705a      	strb	r2, [r3, #1]
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 8004634:	4608      	mov	r0, r1
 8004636:	f7fc fbe1 	bl	8000dfc <__aeabi_fmul>
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 800463a:	2300      	movs	r3, #0
    pl_block->entry_speed_sqr = prep.current_speed*prep.current_speed; // Update entry speed.
 800463c:	61a8      	str	r0, [r5, #24]
    pl_block = NULL; // Flag st_prep_segment() to load and check active velocity profile.
 800463e:	6023      	str	r3, [r4, #0]
 8004640:	bd38      	pop	{r3, r4, r5, pc}
 8004642:	bf00      	nop
 8004644:	2000794c 	.word	0x2000794c
 8004648:	20007950 	.word	0x20007950

0800464c <st_generate_step_dir_invert_masks>:

// Generates the step and direction port invert masks used in the Stepper Interrupt Driver.
void st_generate_step_dir_invert_masks(){

	uint8_t idx;
	step_port_invert_mask = 0;
 800464c:	2300      	movs	r3, #0
void st_generate_step_dir_invert_masks(){
 800464e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	dir_port_invert_mask = 0;
	for (idx=0; idx<N_AXIS; idx++) {
		if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8004652:	4817      	ldr	r0, [pc, #92]	; (80046b0 <st_generate_step_dir_invert_masks+0x64>)
		if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8004654:	461d      	mov	r5, r3
		if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8004656:	f890 70b5 	ldrb.w	r7, [r0, #181]	; 0xb5
		if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 800465a:	f890 e0b6 	ldrb.w	lr, [r0, #182]	; 0xb6
 800465e:	461e      	mov	r6, r3
 8004660:	4618      	mov	r0, r3
 8004662:	461c      	mov	r4, r3
	step_port_invert_mask = 0;
 8004664:	4913      	ldr	r1, [pc, #76]	; (80046b4 <st_generate_step_dir_invert_masks+0x68>)
	dir_port_invert_mask = 0;
 8004666:	4a14      	ldr	r2, [pc, #80]	; (80046b8 <st_generate_step_dir_invert_masks+0x6c>)
		if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8004668:	f8df c050 	ldr.w	ip, [pc, #80]	; 80046bc <st_generate_step_dir_invert_masks+0x70>
		if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 800466c:	f8df 8050 	ldr.w	r8, [pc, #80]	; 80046c0 <st_generate_step_dir_invert_masks+0x74>
	step_port_invert_mask = 0;
 8004670:	800b      	strh	r3, [r1, #0]
	dir_port_invert_mask = 0;
 8004672:	8013      	strh	r3, [r2, #0]
		if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8004674:	fa47 f903 	asr.w	r9, r7, r3
 8004678:	f019 0f01 	tst.w	r9, #1
 800467c:	bf18      	it	ne
 800467e:	f83c 6013 	ldrhne.w	r6, [ip, r3, lsl #1]
		if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 8004682:	fa4e f903 	asr.w	r9, lr, r3
		if (bit_istrue(settings.step_invert_mask,bit(idx))) { step_port_invert_mask |= step_pin_mask[idx]; }
 8004686:	bf1c      	itt	ne
 8004688:	4334      	orrne	r4, r6
 800468a:	2601      	movne	r6, #1
		if (bit_istrue(settings.dir_invert_mask,bit(idx))) { dir_port_invert_mask |= direction_pin_mask[idx]; }
 800468c:	f019 0f01 	tst.w	r9, #1
 8004690:	bf18      	it	ne
 8004692:	f838 5013 	ldrhne.w	r5, [r8, r3, lsl #1]
 8004696:	f103 0301 	add.w	r3, r3, #1
 800469a:	bf1c      	itt	ne
 800469c:	4328      	orrne	r0, r5
 800469e:	2501      	movne	r5, #1
	for (idx=0; idx<N_AXIS; idx++) {
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d1e7      	bne.n	8004674 <st_generate_step_dir_invert_masks+0x28>
 80046a4:	b106      	cbz	r6, 80046a8 <st_generate_step_dir_invert_masks+0x5c>
 80046a6:	800c      	strh	r4, [r1, #0]
 80046a8:	b105      	cbz	r5, 80046ac <st_generate_step_dir_invert_masks+0x60>
 80046aa:	8010      	strh	r0, [r2, #0]
 80046ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046b0:	2000c01c 	.word	0x2000c01c
 80046b4:	20007d9c 	.word	0x20007d9c
 80046b8:	2000794a 	.word	0x2000794a
 80046bc:	080123b6 	.word	0x080123b6
 80046c0:	080123b0 	.word	0x080123b0

080046c4 <st_reset>:
void st_reset(){
 80046c4:	b510      	push	{r4, lr}
  memset(&st, 0, sizeof(stepper_t));
 80046c6:	4c18      	ldr	r4, [pc, #96]	; (8004728 <st_reset+0x64>)
  st_go_idle();
 80046c8:	f7ff feae 	bl	8004428 <st_go_idle>
  memset(&prep, 0, sizeof(st_prep_t));
 80046cc:	2230      	movs	r2, #48	; 0x30
 80046ce:	2100      	movs	r1, #0
 80046d0:	4816      	ldr	r0, [pc, #88]	; (800472c <st_reset+0x68>)
 80046d2:	f00b f92b 	bl	800f92c <memset>
  memset(&st, 0, sizeof(stepper_t));
 80046d6:	222c      	movs	r2, #44	; 0x2c
 80046d8:	2100      	movs	r1, #0
 80046da:	4620      	mov	r0, r4
 80046dc:	f00b f926 	bl	800f92c <memset>
  pl_block = NULL;  // Planner block pointer used by segment buffer
 80046e0:	2300      	movs	r3, #0
  segment_next_head = 1;
 80046e2:	2101      	movs	r1, #1
  pl_block = NULL;  // Planner block pointer used by segment buffer
 80046e4:	4a12      	ldr	r2, [pc, #72]	; (8004730 <st_reset+0x6c>)
 80046e6:	6013      	str	r3, [r2, #0]
  segment_buffer_tail = 0;
 80046e8:	4a12      	ldr	r2, [pc, #72]	; (8004734 <st_reset+0x70>)
 80046ea:	7013      	strb	r3, [r2, #0]
  segment_buffer_head = 0; // empty = tail
 80046ec:	4a12      	ldr	r2, [pc, #72]	; (8004738 <st_reset+0x74>)
 80046ee:	7013      	strb	r3, [r2, #0]
  segment_next_head = 1;
 80046f0:	4a12      	ldr	r2, [pc, #72]	; (800473c <st_reset+0x78>)
 80046f2:	7011      	strb	r1, [r2, #0]
  busy = false;
 80046f4:	4a12      	ldr	r2, [pc, #72]	; (8004740 <st_reset+0x7c>)
 80046f6:	7013      	strb	r3, [r2, #0]
  st_generate_step_dir_invert_masks();
 80046f8:	f7ff ffa8 	bl	800464c <st_generate_step_dir_invert_masks>
  STEPPERS_PORT_STEP->ODR = ((STEPPERS_PORT_STEP->ODR & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 80046fc:	4911      	ldr	r1, [pc, #68]	; (8004744 <st_reset+0x80>)
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 80046fe:	4b12      	ldr	r3, [pc, #72]	; (8004748 <st_reset+0x84>)
  STEPPERS_PORT_STEP->ODR = ((STEPPERS_PORT_STEP->ODR & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8004700:	4a12      	ldr	r2, [pc, #72]	; (800474c <st_reset+0x88>)
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 8004702:	8818      	ldrh	r0, [r3, #0]
  STEPPERS_PORT_STEP->ODR = ((STEPPERS_PORT_STEP->ODR & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8004704:	8812      	ldrh	r2, [r2, #0]
 8004706:	694b      	ldr	r3, [r1, #20]
 8004708:	f402 4228 	and.w	r2, r2, #43008	; 0xa800
 800470c:	f423 4328 	bic.w	r3, r3, #43008	; 0xa800
 8004710:	431a      	orrs	r2, r3
  st.dir_outbits = dir_port_invert_mask; // Initialize direction bits to default.
 8004712:	8260      	strh	r0, [r4, #18]
  STEPPERS_PORT_STEP->ODR = ((STEPPERS_PORT_STEP->ODR & ~STEP_MASK) | (step_port_invert_mask & STEP_MASK));
 8004714:	614a      	str	r2, [r1, #20]
  STEPPERS_PORT_DIR->ODR = ((STEPPERS_PORT_DIR->ODR & ~DIRECTION_MASK) | (dir_port_invert_mask & DIRECTION_MASK));
 8004716:	694b      	ldr	r3, [r1, #20]
 8004718:	f400 40a8 	and.w	r0, r0, #21504	; 0x5400
 800471c:	f423 43a8 	bic.w	r3, r3, #21504	; 0x5400
 8004720:	4303      	orrs	r3, r0
 8004722:	614b      	str	r3, [r1, #20]
 8004724:	bd10      	pop	{r4, pc}
 8004726:	bf00      	nop
 8004728:	20007b04 	.word	0x20007b04
 800472c:	20007950 	.word	0x20007950
 8004730:	2000794c 	.word	0x2000794c
 8004734:	20007b01 	.word	0x20007b01
 8004738:	20007b00 	.word	0x20007b00
 800473c:	20007b02 	.word	0x20007b02
 8004740:	20007948 	.word	0x20007948
 8004744:	40021000 	.word	0x40021000
 8004748:	2000794a 	.word	0x2000794a
 800474c:	20007d9c 	.word	0x20007d9c

08004750 <st_prep_buffer>:
   the segment buffer is sized and computed such that no operation in the main program takes
   longer than the time it takes the stepper algorithm to empty it before refilling it.
   Currently, the segment buffer conservatively holds roughly up to 40-50 msec of steps.
   NOTE: Computation units are in steps, millimeters, and minutes.
*/
void st_prep_buffer(){
 8004750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  // Block step prep buffer, while in a suspend state and there is no suspend motion to execute.
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 8004754:	4ba2      	ldr	r3, [pc, #648]	; (80049e0 <st_prep_buffer+0x290>)
void st_prep_buffer(){
 8004756:	b08f      	sub	sp, #60	; 0x3c
  if (bit_istrue(sys.step_control,STEP_CONTROL_END_MOTION)) { return; }
 8004758:	791b      	ldrb	r3, [r3, #4]
 800475a:	07d9      	lsls	r1, r3, #31
 800475c:	f100 8139 	bmi.w	80049d2 <st_prep_buffer+0x282>
  // Check if we need to fill the buffer.
  while (segment_buffer_tail != segment_next_head) {
 8004760:	4ba0      	ldr	r3, [pc, #640]	; (80049e4 <st_prep_buffer+0x294>)
 8004762:	4aa1      	ldr	r2, [pc, #644]	; (80049e8 <st_prep_buffer+0x298>)
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	7812      	ldrb	r2, [r2, #0]
 8004768:	429a      	cmp	r2, r3
 800476a:	f000 8132 	beq.w	80049d2 <st_prep_buffer+0x282>

    // Determine if we need to load a new planner block or if the block needs to be recomputed.
    if (pl_block == NULL) {
 800476e:	4d9f      	ldr	r5, [pc, #636]	; (80049ec <st_prep_buffer+0x29c>)
 8004770:	682b      	ldr	r3, [r5, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d147      	bne.n	8004806 <st_prep_buffer+0xb6>
      // Query planner for a queued block
      if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8004776:	4f9a      	ldr	r7, [pc, #616]	; (80049e0 <st_prep_buffer+0x290>)
 8004778:	793b      	ldrb	r3, [r7, #4]
 800477a:	075a      	lsls	r2, r3, #29
 800477c:	f140 812c 	bpl.w	80049d8 <st_prep_buffer+0x288>
        pl_block = plan_get_system_motion_block();
 8004780:	f7fe fcc8 	bl	8003114 <plan_get_system_motion_block>
      }else {
        pl_block = plan_get_current_block();
 8004784:	6028      	str	r0, [r5, #0]
      }
      // No planner blocks. Exit.
      if (pl_block == NULL) { return; }
 8004786:	682e      	ldr	r6, [r5, #0]
 8004788:	2e00      	cmp	r6, #0
 800478a:	f000 8122 	beq.w	80049d2 <st_prep_buffer+0x282>
      // Check if we need to only recompute the velocity profile or load a new block.
      if (prep.recalculate_flag & PREP_FLAG_RECALCULATE) {
 800478e:	4c98      	ldr	r4, [pc, #608]	; (80049f0 <st_prep_buffer+0x2a0>)
 8004790:	f894 8001 	ldrb.w	r8, [r4, #1]
 8004794:	f018 0f01 	tst.w	r8, #1
 8004798:	f000 8134 	beq.w	8004a04 <st_prep_buffer+0x2b4>
            prep.recalculate_flag &= ~(PREP_FLAG_RECALCULATE);
          }else {
            prep.recalculate_flag = false;
          }
        #else
          prep.recalculate_flag = false;
 800479c:	2300      	movs	r3, #0
 800479e:	7063      	strb	r3, [r4, #1]
			 Compute the velocity profile of a new planner block based on its entry and exit
			 speeds, or recompute the profile of a partially-completed planner block if the
			 planner has updated it. For a commanded forced-deceleration, such as from a feed
			 hold, override the planner velocities and decelerate to the target exit speed.
	 */
      prep.mm_complete = 0.0; // Default velocity profile complete at 0.0mm from end of block.
 80047a0:	2300      	movs	r3, #0

      float inv_2_accel = 0.5/pl_block->acceleration;
 80047a2:	f8d6 9020 	ldr.w	r9, [r6, #32]
      prep.mm_complete = 0.0; // Default velocity profile complete at 0.0mm from end of block.
 80047a6:	61a3      	str	r3, [r4, #24]
      float inv_2_accel = 0.5/pl_block->acceleration;
 80047a8:	4649      	mov	r1, r9
 80047aa:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80047ae:	f7fc fbd9 	bl	8000f64 <__aeabi_fdiv>
      // [Forced Deceleration to Zero Velocity]
      if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 80047b2:	793b      	ldrb	r3, [r7, #4]
      float inv_2_accel = 0.5/pl_block->acceleration;
 80047b4:	4680      	mov	r8, r0
      if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 80047b6:	f013 0202 	ands.w	r2, r3, #2
 80047ba:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80047bc:	f000 8168 	beq.w	8004a90 <st_prep_buffer+0x340>
    	  // Compute velocity profile parameters for a feed hold in-progress. This profile overrides
    	  // the planner block profile, enforcing a deceleration to zero speed.
    	  prep.ramp_type = RAMP_DECEL;
 80047c0:	2302      	movs	r3, #2
    	  // Compute decelerate distance relative to end of block.
    	  float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 80047c2:	69b6      	ldr	r6, [r6, #24]
    	  prep.ramp_type = RAMP_DECEL;
 80047c4:	7523      	strb	r3, [r4, #20]
    	  float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 80047c6:	4631      	mov	r1, r6
 80047c8:	f7fc fb18 	bl	8000dfc <__aeabi_fmul>
 80047cc:	4601      	mov	r1, r0
 80047ce:	4638      	mov	r0, r7
 80047d0:	f7fc fa0a 	bl	8000be8 <__aeabi_fsub>
    	  if (decel_dist < 0.0) {
 80047d4:	2100      	movs	r1, #0
    	  float decel_dist = pl_block->millimeters - inv_2_accel*pl_block->entry_speed_sqr;
 80047d6:	4680      	mov	r8, r0
    	  if (decel_dist < 0.0) {
 80047d8:	f7fc fcae 	bl	8001138 <__aeabi_fcmplt>
 80047dc:	2800      	cmp	r0, #0
 80047de:	f000 8152 	beq.w	8004a86 <st_prep_buffer+0x336>
    		  // Deceleration through entire planner block. End of feed hold is not in this block.
    		  prep.exit_speed = sqrt(pl_block->entry_speed_sqr-2*pl_block->acceleration*pl_block->millimeters);
 80047e2:	4649      	mov	r1, r9
 80047e4:	4648      	mov	r0, r9
 80047e6:	f7fc fa01 	bl	8000bec <__addsf3>
 80047ea:	4639      	mov	r1, r7
 80047ec:	f7fc fb06 	bl	8000dfc <__aeabi_fmul>
 80047f0:	4601      	mov	r1, r0
 80047f2:	4630      	mov	r0, r6
 80047f4:	f7fc f9f8 	bl	8000be8 <__aeabi_fsub>
 80047f8:	f7fb fe56 	bl	80004a8 <__aeabi_f2d>
 80047fc:	f00c fa3e 	bl	8010c7c <sqrt>
 8004800:	f7fc f99e 	bl	8000b40 <__aeabi_d2f>
 8004804:	6260      	str	r0, [r4, #36]	; 0x24
    	  	  }
		}
    }

    // Initialize new segment
    segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 8004806:	4b7b      	ldr	r3, [pc, #492]	; (80049f4 <st_prep_buffer+0x2a4>)
    // Set new segment to point to the current segment data block.
    prep_segment->st_block_index = prep.st_block_index;
 8004808:	4a7b      	ldr	r2, [pc, #492]	; (80049f8 <st_prep_buffer+0x2a8>)
    segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 800480a:	781b      	ldrb	r3, [r3, #0]
    prep_segment->st_block_index = prep.st_block_index;
 800480c:	4e78      	ldr	r6, [pc, #480]	; (80049f0 <st_prep_buffer+0x2a0>)
    segment_t *prep_segment = &segment_buffer[segment_buffer_head];
 800480e:	9300      	str	r3, [sp, #0]
    prep_segment->st_block_index = prep.st_block_index;
 8004810:	230c      	movs	r3, #12
 8004812:	9900      	ldr	r1, [sp, #0]
 8004814:	fb03 2301 	mla	r3, r3, r1, r2
 8004818:	7832      	ldrb	r2, [r6, #0]

    float time_var = dt_max; // Time worker variable
    float mm_var;            // mm-Distance worker variable
    float speed_var;         // Speed worker variable
    float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 800481a:	6931      	ldr	r1, [r6, #16]
    prep_segment->st_block_index = prep.st_block_index;
 800481c:	721a      	strb	r2, [r3, #8]
    float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 800481e:	682b      	ldr	r3, [r5, #0]
 8004820:	9303      	str	r3, [sp, #12]
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8004824:	4618      	mov	r0, r3
    float mm_remaining = pl_block->millimeters; // New segment distance from end of block.
 8004826:	9306      	str	r3, [sp, #24]
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 8004828:	f7fc f9de 	bl	8000be8 <__aeabi_fsub>
    if (minimum_mm < 0.0) { minimum_mm = 0.0; }
 800482c:	2100      	movs	r1, #0
    float minimum_mm = mm_remaining-prep.req_mm_increment; // Guarantee at least one step.
 800482e:	9009      	str	r0, [sp, #36]	; 0x24
    if (minimum_mm < 0.0) { minimum_mm = 0.0; }
 8004830:	f7fc fc82 	bl	8001138 <__aeabi_fcmplt>
 8004834:	b108      	cbz	r0, 800483a <st_prep_buffer+0xea>
 8004836:	2300      	movs	r3, #0
 8004838:	9309      	str	r3, [sp, #36]	; 0x24
          mm_var = time_var*(prep.current_speed - 0.5*speed_var);
          mm_remaining -= mm_var;
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
            // Cruise or cruise-deceleration types only for deceleration override.
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
            time_var = 2.0*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800483a:	6a33      	ldr	r3, [r6, #32]
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
 800483c:	f8d6 b028 	ldr.w	fp, [r6, #40]	; 0x28
            time_var = 2.0*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 8004840:	9302      	str	r3, [sp, #8]
        case RAMP_CRUISE:
          // NOTE: mm_var used to retain the last mm_remaining for incomplete segment time_var calculations.
          // NOTE: If maximum_speed*time_var value is too low, round-off can cause mm_var to not change. To
          //   prevent this, simply enforce a minimum speed threshold in the planner.
          mm_var = mm_remaining - prep.maximum_speed*time_var;
          if (mm_var < prep.decelerate_after) { // End of cruise.
 8004842:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004844:	4658      	mov	r0, fp
 8004846:	9307      	str	r3, [sp, #28]
          // NOTE: mm_var used as a misc worker variable to prevent errors when near zero speed.
          speed_var = pl_block->acceleration*time_var; // Used as delta speed (mm/min)
          if (prep.current_speed > speed_var) { // Check if at or below zero speed.
            // Compute distance from end of segment to end of block.
            mm_var = mm_remaining - time_var*(prep.current_speed - 0.5*speed_var); // (mm)
            if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8004848:	69b3      	ldr	r3, [r6, #24]
 800484a:	9907      	ldr	r1, [sp, #28]
 800484c:	9308      	str	r3, [sp, #32]
              prep.current_speed -= speed_var;
              break; // Segment complete. Exit switch-case statement. Continue do-while loop.
            }
          }
          // Otherwise, at end of block or end of forced-deceleration.
          time_var = 2.0*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 800484e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004850:	69f4      	ldr	r4, [r6, #28]
 8004852:	f896 a014 	ldrb.w	sl, [r6, #20]
 8004856:	930a      	str	r3, [sp, #40]	; 0x28
 8004858:	f7fc fc64 	bl	8001124 <__aeabi_fcmpeq>
 800485c:	2800      	cmp	r0, #0
 800485e:	f000 81dc 	beq.w	8004c1a <st_prep_buffer+0x4ca>
 8004862:	f04f 0302 	mov.w	r3, #2
 8004866:	b2db      	uxtb	r3, r3
 8004868:	930b      	str	r3, [sp, #44]	; 0x2c
 800486a:	2700      	movs	r7, #0
 800486c:	2300      	movs	r3, #0
 800486e:	4d63      	ldr	r5, [pc, #396]	; (80049fc <st_prep_buffer+0x2ac>)
 8004870:	9e06      	ldr	r6, [sp, #24]
 8004872:	9704      	str	r7, [sp, #16]
 8004874:	9301      	str	r3, [sp, #4]
 8004876:	9505      	str	r5, [sp, #20]
      switch (prep.ramp_type) {
 8004878:	f1ba 0f01 	cmp.w	sl, #1
 800487c:	f000 8235 	beq.w	8004cea <st_prep_buffer+0x59a>
          speed_var = pl_block->acceleration*time_var;
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	4628      	mov	r0, r5
 8004884:	6a19      	ldr	r1, [r3, #32]
      switch (prep.ramp_type) {
 8004886:	f0c0 81cd 	bcc.w	8004c24 <st_prep_buffer+0x4d4>
 800488a:	f1ba 0f03 	cmp.w	sl, #3
 800488e:	f040 824a 	bne.w	8004d26 <st_prep_buffer+0x5d6>
          speed_var = pl_block->acceleration*time_var;
 8004892:	f7fc fab3 	bl	8000dfc <__aeabi_fmul>
 8004896:	4607      	mov	r7, r0
          mm_var = time_var*(prep.current_speed - 0.5*speed_var);
 8004898:	4620      	mov	r0, r4
 800489a:	f7fb fe05 	bl	80004a8 <__aeabi_f2d>
 800489e:	4680      	mov	r8, r0
 80048a0:	4638      	mov	r0, r7
 80048a2:	4689      	mov	r9, r1
 80048a4:	f7fb fe00 	bl	80004a8 <__aeabi_f2d>
 80048a8:	2200      	movs	r2, #0
 80048aa:	4b55      	ldr	r3, [pc, #340]	; (8004a00 <st_prep_buffer+0x2b0>)
 80048ac:	f7fb fe50 	bl	8000550 <__aeabi_dmul>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	4640      	mov	r0, r8
 80048b6:	4649      	mov	r1, r9
 80048b8:	f7fb fc96 	bl	80001e8 <__aeabi_dsub>
 80048bc:	4680      	mov	r8, r0
 80048be:	4628      	mov	r0, r5
 80048c0:	4689      	mov	r9, r1
 80048c2:	f7fb fdf1 	bl	80004a8 <__aeabi_f2d>
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4640      	mov	r0, r8
 80048cc:	4649      	mov	r1, r9
 80048ce:	f7fb fe3f 	bl	8000550 <__aeabi_dmul>
 80048d2:	f7fc f935 	bl	8000b40 <__aeabi_d2f>
          mm_remaining -= mm_var;
 80048d6:	4601      	mov	r1, r0
          mm_var = time_var*(prep.current_speed - 0.5*speed_var);
 80048d8:	4681      	mov	r9, r0
          mm_remaining -= mm_var;
 80048da:	4630      	mov	r0, r6
 80048dc:	f7fc f984 	bl	8000be8 <__aeabi_fsub>
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
 80048e0:	4659      	mov	r1, fp
          mm_remaining -= mm_var;
 80048e2:	4680      	mov	r8, r0
          if ((mm_remaining < prep.accelerate_until) || (mm_var <= 0)) {
 80048e4:	f7fc fc28 	bl	8001138 <__aeabi_fcmplt>
 80048e8:	b930      	cbnz	r0, 80048f8 <st_prep_buffer+0x1a8>
 80048ea:	2100      	movs	r1, #0
 80048ec:	4648      	mov	r0, r9
 80048ee:	f7fc fc2d 	bl	800114c <__aeabi_fcmple>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	f000 824e 	beq.w	8004d94 <st_prep_buffer+0x644>
            time_var = 2.0*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 80048f8:	4659      	mov	r1, fp
 80048fa:	9806      	ldr	r0, [sp, #24]
 80048fc:	f7fc f974 	bl	8000be8 <__aeabi_fsub>
 8004900:	f7fb fdd2 	bl	80004a8 <__aeabi_f2d>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	f7fb fc70 	bl	80001ec <__adddf3>
 800490c:	460f      	mov	r7, r1
 800490e:	4606      	mov	r6, r0
 8004910:	4621      	mov	r1, r4
 8004912:	9802      	ldr	r0, [sp, #8]
 8004914:	f7fc f96a 	bl	8000bec <__addsf3>
 8004918:	f7fb fdc6 	bl	80004a8 <__aeabi_f2d>
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	4630      	mov	r0, r6
 8004922:	4639      	mov	r1, r7
 8004924:	f7fb ff3e 	bl	80007a4 <__aeabi_ddiv>
 8004928:	f7fc f90a 	bl	8000b40 <__aeabi_d2f>
            prep.current_speed = prep.maximum_speed;
 800492c:	2701      	movs	r7, #1
            time_var = 2.0*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 800492e:	4605      	mov	r5, r0
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 8004930:	46d8      	mov	r8, fp
            prep.ramp_type = RAMP_CRUISE;
 8004932:	46ba      	mov	sl, r7
            prep.current_speed = prep.maximum_speed;
 8004934:	9c02      	ldr	r4, [sp, #8]
 8004936:	9704      	str	r7, [sp, #16]
          mm_remaining = prep.mm_complete;
          prep.current_speed = prep.exit_speed;
      }
      dt += time_var; // Add computed ramp time to total segment time.
 8004938:	4629      	mov	r1, r5
 800493a:	9801      	ldr	r0, [sp, #4]
 800493c:	f7fc f956 	bl	8000bec <__addsf3>
 8004940:	9001      	str	r0, [sp, #4]


      if (dt < dt_max) {
 8004942:	4601      	mov	r1, r0
 8004944:	9805      	ldr	r0, [sp, #20]
 8004946:	f7fc fc15 	bl	8001174 <__aeabi_fcmpgt>
 800494a:	2800      	cmp	r0, #0
 800494c:	f000 8246 	beq.w	8004ddc <st_prep_buffer+0x68c>
        time_var = dt_max - dt; // **Incomplete** At ramp junction.
 8004950:	9901      	ldr	r1, [sp, #4]
 8004952:	9805      	ldr	r0, [sp, #20]
      } else {
        if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
          // Increase segment time to ensure at least one step in segment. Override and loop
          // through distance calculations until minimum_mm or mm_complete.
          dt_max += DT_SEGMENT;
          time_var = dt_max - dt;
 8004954:	f7fc f948 	bl	8000be8 <__aeabi_fsub>
          break; // **Complete** Exit loop. Segment execution time maxed.
        }
      }

      //grbl_sendf(CLIENT_SERIAL,"'%4.8f' : '%4.8f : '%4.8f' , \r\n",mm_remaining , prep.accelerate_until ,dt);
    } while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 8004958:	9908      	ldr	r1, [sp, #32]
          time_var = dt_max - dt;
 800495a:	4605      	mov	r5, r0
    } while (mm_remaining > prep.mm_complete); // **Complete** Exit loop. Profile complete.
 800495c:	4640      	mov	r0, r8
 800495e:	f7fc fc09 	bl	8001174 <__aeabi_fcmpgt>
 8004962:	2800      	cmp	r0, #0
 8004964:	f040 815c 	bne.w	8004c20 <st_prep_buffer+0x4d0>
 8004968:	9a04      	ldr	r2, [sp, #16]
 800496a:	4b21      	ldr	r3, [pc, #132]	; (80049f0 <st_prep_buffer+0x2a0>)
 800496c:	b10a      	cbz	r2, 8004972 <st_prep_buffer+0x222>
 800496e:	f883 a014 	strb.w	sl, [r3, #20]
 8004972:	b107      	cbz	r7, 8004976 <st_prep_buffer+0x226>
 8004974:	61dc      	str	r4, [r3, #28]
       However, since floats have only 7.2 significant digits, long moves with extremely
       high step counts can exceed the precision of floats, which can lead to lost steps.
       Fortunately, this scenario is highly unlikely and unrealistic in CNC machines
       supported by Grbl (i.e. exceeding 10 meters axis travel at 200 step/mm).
    */
    float step_dist_remaining    = prep.step_per_mm*mm_remaining;       // Convert mm_remaining to steps
 8004976:	4d1e      	ldr	r5, [pc, #120]	; (80049f0 <st_prep_buffer+0x2a0>)
 8004978:	4640      	mov	r0, r8
 800497a:	68e9      	ldr	r1, [r5, #12]
 800497c:	f7fc fa3e 	bl	8000dfc <__aeabi_fmul>
 8004980:	4682      	mov	sl, r0
    float n_steps_remaining      = ceil(step_dist_remaining);           // Round-up current steps remaining
 8004982:	f7fb fd91 	bl	80004a8 <__aeabi_f2d>
 8004986:	f00b ff43 	bl	8010810 <ceil>
 800498a:	f7fc f8d9 	bl	8000b40 <__aeabi_d2f>
 800498e:	4607      	mov	r7, r0
    float last_n_steps_remaining = ceil(prep.steps_remaining);          // Round-up last steps remaining
 8004990:	68a8      	ldr	r0, [r5, #8]
 8004992:	f7fb fd89 	bl	80004a8 <__aeabi_f2d>
 8004996:	f00b ff3b 	bl	8010810 <ceil>
 800499a:	f7fc f8d1 	bl	8000b40 <__aeabi_d2f>
    prep_segment->n_step         = last_n_steps_remaining-n_steps_remaining; // Compute number of steps to execute.
 800499e:	4639      	mov	r1, r7
    float last_n_steps_remaining = ceil(prep.steps_remaining);          // Round-up last steps remaining
 80049a0:	4681      	mov	r9, r0
    prep_segment->n_step         = last_n_steps_remaining-n_steps_remaining; // Compute number of steps to execute.
 80049a2:	f7fc f921 	bl	8000be8 <__aeabi_fsub>
 80049a6:	f7fc fc15 	bl	80011d4 <__aeabi_f2uiz>
 80049aa:	230c      	movs	r3, #12
 80049ac:	9a00      	ldr	r2, [sp, #0]
 80049ae:	f8df b048 	ldr.w	fp, [pc, #72]	; 80049f8 <st_prep_buffer+0x2a8>
 80049b2:	4353      	muls	r3, r2
 80049b4:	b286      	uxth	r6, r0
 80049b6:	f82b 6003 	strh.w	r6, [fp, r3]
 80049ba:	465c      	mov	r4, fp

    // Bail if we are at the end of a feed hold and don't have a step to execute.
    if (prep_segment->n_step == 0) {
 80049bc:	2e00      	cmp	r6, #0
 80049be:	f040 8221 	bne.w	8004e04 <st_prep_buffer+0x6b4>
      if (sys.step_control & STEP_CONTROL_EXECUTE_HOLD) {
 80049c2:	4a07      	ldr	r2, [pc, #28]	; (80049e0 <st_prep_buffer+0x290>)
 80049c4:	7913      	ldrb	r3, [r2, #4]
 80049c6:	0799      	lsls	r1, r3, #30
 80049c8:	f140 821c 	bpl.w	8004e04 <st_prep_buffer+0x6b4>
        #endif
        return; // Bail!
      } else { // End of planner block
        // The planner block is complete. All steps are set to be executed in the segment buffer.
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
          bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 80049cc:	f043 0301 	orr.w	r3, r3, #1
 80049d0:	7113      	strb	r3, [r2, #4]
        plan_discard_current_block();
      }
    }

  }
}
 80049d2:	b00f      	add	sp, #60	; 0x3c
 80049d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pl_block = plan_get_current_block();
 80049d8:	f7fe fba8 	bl	800312c <plan_get_current_block>
 80049dc:	e6d2      	b.n	8004784 <st_prep_buffer+0x34>
 80049de:	bf00      	nop
 80049e0:	2000ca14 	.word	0x2000ca14
 80049e4:	20007b01 	.word	0x20007b01
 80049e8:	20007b02 	.word	0x20007b02
 80049ec:	2000794c 	.word	0x2000794c
 80049f0:	20007950 	.word	0x20007950
 80049f4:	20007b00 	.word	0x20007b00
 80049f8:	20007980 	.word	0x20007980
 80049fc:	365fb23b 	.word	0x365fb23b
 8004a00:	3fe00000 	.word	0x3fe00000
  block_index++;
 8004a04:	7823      	ldrb	r3, [r4, #0]
        st_prep_block->direction_bits = pl_block->direction_bits;
 8004a06:	2214      	movs	r2, #20
  block_index++;
 8004a08:	3301      	adds	r3, #1
 8004a0a:	b2db      	uxtb	r3, r3
  if ( block_index == (SEGMENT_BUFFER_SIZE-1) ) { return(0); }
 8004a0c:	2b1f      	cmp	r3, #31
 8004a0e:	bf08      	it	eq
 8004a10:	2300      	moveq	r3, #0
        prep.st_block_index = st_next_block_index(prep.st_block_index);
 8004a12:	7023      	strb	r3, [r4, #0]
        st_prep_block->direction_bits = pl_block->direction_bits;
 8004a14:	4353      	muls	r3, r2
 8004a16:	48ae      	ldr	r0, [pc, #696]	; (8004cd0 <st_prep_buffer+0x580>)
 8004a18:	8a31      	ldrh	r1, [r6, #16]
 8004a1a:	18c2      	adds	r2, r0, r3
 8004a1c:	8211      	strh	r1, [r2, #16]
            st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL;
 8004a1e:	6831      	ldr	r1, [r6, #0]
 8004a20:	00c9      	lsls	r1, r1, #3
 8004a22:	50c1      	str	r1, [r0, r3]
 8004a24:	6873      	ldr	r3, [r6, #4]
          st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 8004a26:	68f0      	ldr	r0, [r6, #12]
            st_prep_block->steps[idx] = pl_block->steps[idx] << MAX_AMASS_LEVEL;
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	6053      	str	r3, [r2, #4]
 8004a2c:	68b3      	ldr	r3, [r6, #8]
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	6093      	str	r3, [r2, #8]
          st_prep_block->step_event_count = pl_block->step_event_count << MAX_AMASS_LEVEL;
 8004a32:	00c3      	lsls	r3, r0, #3
 8004a34:	60d3      	str	r3, [r2, #12]
        prep.steps_remaining = (float)pl_block->step_event_count;
 8004a36:	f7fc f989 	bl	8000d4c <__aeabi_ui2f>
        prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 8004a3a:	6a71      	ldr	r1, [r6, #36]	; 0x24
        prep.steps_remaining = (float)pl_block->step_event_count;
 8004a3c:	60a0      	str	r0, [r4, #8]
        prep.step_per_mm = prep.steps_remaining/pl_block->millimeters;
 8004a3e:	f7fc fa91 	bl	8000f64 <__aeabi_fdiv>
 8004a42:	4601      	mov	r1, r0
 8004a44:	60e0      	str	r0, [r4, #12]
        prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 8004a46:	48a3      	ldr	r0, [pc, #652]	; (8004cd4 <st_prep_buffer+0x584>)
 8004a48:	f7fc fa8c 	bl	8000f64 <__aeabi_fdiv>
        prep.dt_remainder = 0.0; // Reset for new segment block
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	6063      	str	r3, [r4, #4]
        if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 8004a50:	793b      	ldrb	r3, [r7, #4]
        prep.req_mm_increment = REQ_MM_INCREMENT_SCALAR/prep.step_per_mm;
 8004a52:	6120      	str	r0, [r4, #16]
        if ((sys.step_control & STEP_CONTROL_EXECUTE_HOLD) || (prep.recalculate_flag & PREP_FLAG_DECEL_OVERRIDE)) {
 8004a54:	079b      	lsls	r3, r3, #30
 8004a56:	d402      	bmi.n	8004a5e <st_prep_buffer+0x30e>
 8004a58:	f018 0f08 	tst.w	r8, #8
 8004a5c:	d00a      	beq.n	8004a74 <st_prep_buffer+0x324>
          prep.current_speed = prep.exit_speed;
 8004a5e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 8004a60:	f028 0808 	bic.w	r8, r8, #8
          prep.current_speed = prep.exit_speed;
 8004a64:	61e1      	str	r1, [r4, #28]
          pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 8004a66:	4608      	mov	r0, r1
 8004a68:	f7fc f9c8 	bl	8000dfc <__aeabi_fmul>
          prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 8004a6c:	f884 8001 	strb.w	r8, [r4, #1]
          pl_block->entry_speed_sqr = prep.exit_speed*prep.exit_speed;
 8004a70:	61b0      	str	r0, [r6, #24]
          prep.recalculate_flag &= ~(PREP_FLAG_DECEL_OVERRIDE);
 8004a72:	e695      	b.n	80047a0 <st_prep_buffer+0x50>
          prep.current_speed = sqrt(pl_block->entry_speed_sqr);
 8004a74:	69b0      	ldr	r0, [r6, #24]
 8004a76:	f7fb fd17 	bl	80004a8 <__aeabi_f2d>
 8004a7a:	f00c f8ff 	bl	8010c7c <sqrt>
 8004a7e:	f7fc f85f 	bl	8000b40 <__aeabi_d2f>
 8004a82:	61e0      	str	r0, [r4, #28]
 8004a84:	e68c      	b.n	80047a0 <st_prep_buffer+0x50>
    		  prep.exit_speed = 0.0;
 8004a86:	2300      	movs	r3, #0
    		  prep.mm_complete = decel_dist; // End of feed hold.
 8004a88:	f8c4 8018 	str.w	r8, [r4, #24]
    		  prep.exit_speed = 0.0;
 8004a8c:	6263      	str	r3, [r4, #36]	; 0x24
 8004a8e:	e6ba      	b.n	8004806 <st_prep_buffer+0xb6>
    	  if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8004a90:	0758      	lsls	r0, r3, #29
    	  prep.ramp_type = RAMP_ACCEL; // Initialize as acceleration ramp.
 8004a92:	7522      	strb	r2, [r4, #20]
    	  prep.accelerate_until = pl_block->millimeters;
 8004a94:	62a7      	str	r7, [r4, #40]	; 0x28
    	  if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8004a96:	d53e      	bpl.n	8004b16 <st_prep_buffer+0x3c6>
    		  prep.exit_speed = exit_speed_sqr = 0.0; // Enforce stop at end of system motion.
 8004a98:	2300      	movs	r3, #0
 8004a9a:	469a      	mov	sl, r3
 8004a9c:	6263      	str	r3, [r4, #36]	; 0x24
    	  nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 8004a9e:	6828      	ldr	r0, [r5, #0]
 8004aa0:	f7fe fb7e 	bl	80031a0 <plan_compute_profile_nominal_speed>
    	  float nominal_speed_sqr = nominal_speed*nominal_speed;
 8004aa4:	4601      	mov	r1, r0
    	  nominal_speed = plan_compute_profile_nominal_speed(pl_block);
 8004aa6:	9001      	str	r0, [sp, #4]
    	  float nominal_speed_sqr = nominal_speed*nominal_speed;
 8004aa8:	f7fc f9a8 	bl	8000dfc <__aeabi_fmul>
    	  float intersect_distance = 0.5*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8004aac:	682b      	ldr	r3, [r5, #0]
    	  float nominal_speed_sqr = nominal_speed*nominal_speed;
 8004aae:	4681      	mov	r9, r0
    	  float intersect_distance = 0.5*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8004ab0:	699e      	ldr	r6, [r3, #24]
 8004ab2:	9300      	str	r3, [sp, #0]
    	  if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 8004ab4:	4631      	mov	r1, r6
    	  float intersect_distance = 0.5*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8004ab6:	f8d3 b024 	ldr.w	fp, [r3, #36]	; 0x24
    	  if (pl_block->entry_speed_sqr > nominal_speed_sqr) { // Only occurs during override reductions.
 8004aba:	f7fc fb3d 	bl	8001138 <__aeabi_fcmplt>
 8004abe:	2800      	cmp	r0, #0
 8004ac0:	d041      	beq.n	8004b46 <st_prep_buffer+0x3f6>
    		  prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 8004ac2:	4649      	mov	r1, r9
 8004ac4:	4630      	mov	r0, r6
 8004ac6:	f7fc f88f 	bl	8000be8 <__aeabi_fsub>
 8004aca:	4641      	mov	r1, r8
 8004acc:	f7fc f996 	bl	8000dfc <__aeabi_fmul>
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	4658      	mov	r0, fp
 8004ad4:	f7fc f888 	bl	8000be8 <__aeabi_fsub>
    		  if (prep.accelerate_until <= 0.0) { // Deceleration-only.
 8004ad8:	2100      	movs	r1, #0
    		  prep.accelerate_until = pl_block->millimeters - inv_2_accel*(pl_block->entry_speed_sqr-nominal_speed_sqr);
 8004ada:	62a0      	str	r0, [r4, #40]	; 0x28
    		  if (prep.accelerate_until <= 0.0) { // Deceleration-only.
 8004adc:	f7fc fb36 	bl	800114c <__aeabi_fcmple>
 8004ae0:	b320      	cbz	r0, 8004b2c <st_prep_buffer+0x3dc>
    			  prep.ramp_type = RAMP_DECEL;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	7523      	strb	r3, [r4, #20]
    			  prep.exit_speed = sqrt(pl_block->entry_speed_sqr - 2*pl_block->acceleration*pl_block->millimeters);
 8004ae6:	9b00      	ldr	r3, [sp, #0]
 8004ae8:	6a19      	ldr	r1, [r3, #32]
 8004aea:	4608      	mov	r0, r1
 8004aec:	f7fc f87e 	bl	8000bec <__addsf3>
 8004af0:	4659      	mov	r1, fp
 8004af2:	f7fc f983 	bl	8000dfc <__aeabi_fmul>
 8004af6:	4601      	mov	r1, r0
 8004af8:	4630      	mov	r0, r6
 8004afa:	f7fc f875 	bl	8000be8 <__aeabi_fsub>
 8004afe:	f7fb fcd3 	bl	80004a8 <__aeabi_f2d>
 8004b02:	f00c f8bb 	bl	8010c7c <sqrt>
 8004b06:	f7fc f81b 	bl	8000b40 <__aeabi_d2f>
    			  prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 8004b0a:	7863      	ldrb	r3, [r4, #1]
    			  prep.exit_speed = sqrt(pl_block->entry_speed_sqr - 2*pl_block->acceleration*pl_block->millimeters);
 8004b0c:	6260      	str	r0, [r4, #36]	; 0x24
    			  prep.recalculate_flag |= PREP_FLAG_DECEL_OVERRIDE; // Flag to load next block as deceleration override.
 8004b0e:	f043 0308 	orr.w	r3, r3, #8
 8004b12:	7063      	strb	r3, [r4, #1]
 8004b14:	e677      	b.n	8004806 <st_prep_buffer+0xb6>
    		  exit_speed_sqr = plan_get_exec_block_exit_speed_sqr();
 8004b16:	f7fe fb1b 	bl	8003150 <plan_get_exec_block_exit_speed_sqr>
 8004b1a:	4682      	mov	sl, r0
    		  prep.exit_speed = sqrt(exit_speed_sqr);
 8004b1c:	f7fb fcc4 	bl	80004a8 <__aeabi_f2d>
 8004b20:	f00c f8ac 	bl	8010c7c <sqrt>
 8004b24:	f7fc f80c 	bl	8000b40 <__aeabi_d2f>
 8004b28:	6260      	str	r0, [r4, #36]	; 0x24
 8004b2a:	e7b8      	b.n	8004a9e <st_prep_buffer+0x34e>
    			  prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 8004b2c:	4651      	mov	r1, sl
 8004b2e:	4648      	mov	r0, r9
 8004b30:	f7fc f85a 	bl	8000be8 <__aeabi_fsub>
 8004b34:	4641      	mov	r1, r8
 8004b36:	f7fc f961 	bl	8000dfc <__aeabi_fmul>
    			  prep.maximum_speed = nominal_speed;
 8004b3a:	9b01      	ldr	r3, [sp, #4]
    			  prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 8004b3c:	62e0      	str	r0, [r4, #44]	; 0x2c
    			  prep.maximum_speed = nominal_speed;
 8004b3e:	6223      	str	r3, [r4, #32]
    			  prep.ramp_type = RAMP_DECEL_OVERRIDE;
 8004b40:	2303      	movs	r3, #3
					prep.ramp_type = RAMP_DECEL;
 8004b42:	7523      	strb	r3, [r4, #20]
 8004b44:	e65f      	b.n	8004806 <st_prep_buffer+0xb6>
    	  float intersect_distance = 0.5*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8004b46:	4651      	mov	r1, sl
 8004b48:	4630      	mov	r0, r6
 8004b4a:	f7fc f84d 	bl	8000be8 <__aeabi_fsub>
 8004b4e:	4641      	mov	r1, r8
 8004b50:	f7fc f954 	bl	8000dfc <__aeabi_fmul>
 8004b54:	4659      	mov	r1, fp
 8004b56:	f7fc f849 	bl	8000bec <__addsf3>
 8004b5a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004b5e:	f7fc f94d 	bl	8000dfc <__aeabi_fmul>
    	  } else if (intersect_distance > 0.0) {
 8004b62:	2100      	movs	r1, #0
    	  float intersect_distance = 0.5*(pl_block->millimeters+inv_2_accel*(pl_block->entry_speed_sqr-exit_speed_sqr));
 8004b64:	4607      	mov	r7, r0
    	  } else if (intersect_distance > 0.0) {
 8004b66:	f7fc fb05 	bl	8001174 <__aeabi_fcmpgt>
 8004b6a:	2800      	cmp	r0, #0
 8004b6c:	d050      	beq.n	8004c10 <st_prep_buffer+0x4c0>
    		  if (intersect_distance < pl_block->millimeters) { // Either trapezoid or triangle types
 8004b6e:	4639      	mov	r1, r7
 8004b70:	4658      	mov	r0, fp
 8004b72:	f7fc faff 	bl	8001174 <__aeabi_fcmpgt>
 8004b76:	2800      	cmp	r0, #0
 8004b78:	d048      	beq.n	8004c0c <st_prep_buffer+0x4bc>
					prep.decelerate_after = inv_2_accel*(nominal_speed_sqr-exit_speed_sqr);
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	4648      	mov	r0, r9
 8004b7e:	f7fc f833 	bl	8000be8 <__aeabi_fsub>
 8004b82:	4641      	mov	r1, r8
 8004b84:	f7fc f93a 	bl	8000dfc <__aeabi_fmul>
 8004b88:	4601      	mov	r1, r0
 8004b8a:	62e0      	str	r0, [r4, #44]	; 0x2c
					if (prep.decelerate_after < intersect_distance) { // Trapezoid type
 8004b8c:	4638      	mov	r0, r7
 8004b8e:	f7fc faf1 	bl	8001174 <__aeabi_fcmpgt>
 8004b92:	b1a8      	cbz	r0, 8004bc0 <st_prep_buffer+0x470>
						prep.maximum_speed = nominal_speed;
 8004b94:	9b01      	ldr	r3, [sp, #4]
						if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 8004b96:	4631      	mov	r1, r6
						prep.maximum_speed = nominal_speed;
 8004b98:	6223      	str	r3, [r4, #32]
						if (pl_block->entry_speed_sqr == nominal_speed_sqr) {
 8004b9a:	4648      	mov	r0, r9
 8004b9c:	f7fc fac2 	bl	8001124 <__aeabi_fcmpeq>
 8004ba0:	b108      	cbz	r0, 8004ba6 <st_prep_buffer+0x456>
							prep.ramp_type = RAMP_CRUISE;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e7cd      	b.n	8004b42 <st_prep_buffer+0x3f2>
							prep.accelerate_until -= inv_2_accel*(nominal_speed_sqr-pl_block->entry_speed_sqr);
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4648      	mov	r0, r9
 8004baa:	f7fc f81d 	bl	8000be8 <__aeabi_fsub>
 8004bae:	4641      	mov	r1, r8
 8004bb0:	f7fc f924 	bl	8000dfc <__aeabi_fmul>
 8004bb4:	4601      	mov	r1, r0
 8004bb6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004bb8:	f7fc f816 	bl	8000be8 <__aeabi_fsub>
 8004bbc:	62a0      	str	r0, [r4, #40]	; 0x28
 8004bbe:	e622      	b.n	8004806 <st_prep_buffer+0xb6>
						prep.maximum_speed = sqrt(2.0*pl_block->acceleration*intersect_distance+exit_speed_sqr);
 8004bc0:	9b00      	ldr	r3, [sp, #0]
						prep.accelerate_until = intersect_distance;
 8004bc2:	62a7      	str	r7, [r4, #40]	; 0x28
						prep.maximum_speed = sqrt(2.0*pl_block->acceleration*intersect_distance+exit_speed_sqr);
 8004bc4:	6a18      	ldr	r0, [r3, #32]
						prep.decelerate_after = intersect_distance;
 8004bc6:	62e7      	str	r7, [r4, #44]	; 0x2c
						prep.maximum_speed = sqrt(2.0*pl_block->acceleration*intersect_distance+exit_speed_sqr);
 8004bc8:	f7fb fc6e 	bl	80004a8 <__aeabi_f2d>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	f7fb fb0c 	bl	80001ec <__adddf3>
 8004bd4:	4680      	mov	r8, r0
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	4689      	mov	r9, r1
 8004bda:	f7fb fc65 	bl	80004a8 <__aeabi_f2d>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4640      	mov	r0, r8
 8004be4:	4649      	mov	r1, r9
 8004be6:	f7fb fcb3 	bl	8000550 <__aeabi_dmul>
 8004bea:	4606      	mov	r6, r0
 8004bec:	4650      	mov	r0, sl
 8004bee:	460f      	mov	r7, r1
 8004bf0:	f7fb fc5a 	bl	80004a8 <__aeabi_f2d>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4630      	mov	r0, r6
 8004bfa:	4639      	mov	r1, r7
 8004bfc:	f7fb faf6 	bl	80001ec <__adddf3>
 8004c00:	f00c f83c 	bl	8010c7c <sqrt>
 8004c04:	f7fb ff9c 	bl	8000b40 <__aeabi_d2f>
 8004c08:	6220      	str	r0, [r4, #32]
 8004c0a:	e5fc      	b.n	8004806 <st_prep_buffer+0xb6>
					prep.ramp_type = RAMP_DECEL;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e798      	b.n	8004b42 <st_prep_buffer+0x3f2>
				prep.accelerate_until = 0.0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	62a3      	str	r3, [r4, #40]	; 0x28
				prep.maximum_speed = prep.exit_speed;
 8004c14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c16:	6223      	str	r3, [r4, #32]
 8004c18:	e5f5      	b.n	8004806 <st_prep_buffer+0xb6>
 8004c1a:	f04f 0301 	mov.w	r3, #1
 8004c1e:	e622      	b.n	8004866 <st_prep_buffer+0x116>
 8004c20:	4646      	mov	r6, r8
 8004c22:	e629      	b.n	8004878 <st_prep_buffer+0x128>
          speed_var = pl_block->acceleration*time_var;
 8004c24:	f7fc f8ea 	bl	8000dfc <__aeabi_fmul>
 8004c28:	4607      	mov	r7, r0
          mm_remaining -= time_var*(prep.current_speed + 0.5*speed_var);
 8004c2a:	4630      	mov	r0, r6
 8004c2c:	f7fb fc3c 	bl	80004a8 <__aeabi_f2d>
 8004c30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004c34:	4638      	mov	r0, r7
 8004c36:	f7fb fc37 	bl	80004a8 <__aeabi_f2d>
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	4b26      	ldr	r3, [pc, #152]	; (8004cd8 <st_prep_buffer+0x588>)
 8004c3e:	f7fb fc87 	bl	8000550 <__aeabi_dmul>
 8004c42:	4680      	mov	r8, r0
 8004c44:	4620      	mov	r0, r4
 8004c46:	4689      	mov	r9, r1
 8004c48:	f7fb fc2e 	bl	80004a8 <__aeabi_f2d>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	460b      	mov	r3, r1
 8004c50:	4640      	mov	r0, r8
 8004c52:	4649      	mov	r1, r9
 8004c54:	f7fb faca 	bl	80001ec <__adddf3>
 8004c58:	4680      	mov	r8, r0
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	4689      	mov	r9, r1
 8004c5e:	f7fb fc23 	bl	80004a8 <__aeabi_f2d>
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	4640      	mov	r0, r8
 8004c68:	4649      	mov	r1, r9
 8004c6a:	f7fb fc71 	bl	8000550 <__aeabi_dmul>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c76:	f7fb fab7 	bl	80001e8 <__aeabi_dsub>
 8004c7a:	f7fb ff61 	bl	8000b40 <__aeabi_d2f>
 8004c7e:	4680      	mov	r8, r0
          if (mm_remaining < prep.accelerate_until) { // End of acceleration ramp.
 8004c80:	4601      	mov	r1, r0
 8004c82:	4658      	mov	r0, fp
 8004c84:	f7fc fa76 	bl	8001174 <__aeabi_fcmpgt>
 8004c88:	b340      	cbz	r0, 8004cdc <st_prep_buffer+0x58c>
            time_var = 2.0*(pl_block->millimeters-mm_remaining)/(prep.current_speed+prep.maximum_speed);
 8004c8a:	4659      	mov	r1, fp
 8004c8c:	9806      	ldr	r0, [sp, #24]
 8004c8e:	f7fb ffab 	bl	8000be8 <__aeabi_fsub>
 8004c92:	f7fb fc09 	bl	80004a8 <__aeabi_f2d>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	f7fb faa7 	bl	80001ec <__adddf3>
 8004c9e:	460f      	mov	r7, r1
 8004ca0:	4606      	mov	r6, r0
 8004ca2:	4621      	mov	r1, r4
 8004ca4:	9802      	ldr	r0, [sp, #8]
 8004ca6:	f7fb ffa1 	bl	8000bec <__addsf3>
 8004caa:	f7fb fbfd 	bl	80004a8 <__aeabi_f2d>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	4639      	mov	r1, r7
 8004cb6:	f7fb fd75 	bl	80007a4 <__aeabi_ddiv>
 8004cba:	f7fb ff41 	bl	8000b40 <__aeabi_d2f>
 8004cbe:	2701      	movs	r7, #1
 8004cc0:	4605      	mov	r5, r0
            prep.current_speed = prep.maximum_speed;
 8004cc2:	9c02      	ldr	r4, [sp, #8]
 8004cc4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
            mm_remaining = prep.accelerate_until; // NOTE: 0.0 at EOB
 8004cc8:	46d8      	mov	r8, fp
 8004cca:	9704      	str	r7, [sp, #16]
 8004ccc:	e634      	b.n	8004938 <st_prep_buffer+0x1e8>
 8004cce:	bf00      	nop
 8004cd0:	20007b30 	.word	0x20007b30
 8004cd4:	3fa00000 	.word	0x3fa00000
 8004cd8:	3fe00000 	.word	0x3fe00000
            prep.current_speed += speed_var;
 8004cdc:	4639      	mov	r1, r7
 8004cde:	4620      	mov	r0, r4
 8004ce0:	f7fb ff84 	bl	8000bec <__addsf3>
              prep.current_speed -= speed_var;
 8004ce4:	4604      	mov	r4, r0
          time_var = 2.0*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8004ce6:	2701      	movs	r7, #1
 8004ce8:	e626      	b.n	8004938 <st_prep_buffer+0x1e8>
          mm_var = mm_remaining - prep.maximum_speed*time_var;
 8004cea:	9902      	ldr	r1, [sp, #8]
 8004cec:	4628      	mov	r0, r5
 8004cee:	f7fc f885 	bl	8000dfc <__aeabi_fmul>
 8004cf2:	4601      	mov	r1, r0
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	f7fb ff77 	bl	8000be8 <__aeabi_fsub>
          if (mm_var < prep.decelerate_after) { // End of cruise.
 8004cfa:	9907      	ldr	r1, [sp, #28]
          mm_var = mm_remaining - prep.maximum_speed*time_var;
 8004cfc:	4680      	mov	r8, r0
          if (mm_var < prep.decelerate_after) { // End of cruise.
 8004cfe:	f7fc fa1b 	bl	8001138 <__aeabi_fcmplt>
 8004d02:	2800      	cmp	r0, #0
 8004d04:	f43f ae18 	beq.w	8004938 <st_prep_buffer+0x1e8>
            time_var = (mm_remaining - prep.decelerate_after)/prep.maximum_speed;
 8004d08:	9907      	ldr	r1, [sp, #28]
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	f7fb ff6c 	bl	8000be8 <__aeabi_fsub>
 8004d10:	9902      	ldr	r1, [sp, #8]
 8004d12:	f7fc f927 	bl	8000f64 <__aeabi_fdiv>
 8004d16:	f8cd a010 	str.w	sl, [sp, #16]
 8004d1a:	4605      	mov	r5, r0
            mm_remaining = prep.decelerate_after; // NOTE: 0.0 at EOB
 8004d1c:	f8dd 801c 	ldr.w	r8, [sp, #28]
            prep.ramp_type = RAMP_DECEL;
 8004d20:	f04f 0a02 	mov.w	sl, #2
 8004d24:	e608      	b.n	8004938 <st_prep_buffer+0x1e8>
          speed_var = pl_block->acceleration*time_var; // Used as delta speed (mm/min)
 8004d26:	f7fc f869 	bl	8000dfc <__aeabi_fmul>
          if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 8004d2a:	4621      	mov	r1, r4
          speed_var = pl_block->acceleration*time_var; // Used as delta speed (mm/min)
 8004d2c:	4607      	mov	r7, r0
          if (prep.current_speed > speed_var) { // Check if at or below zero speed.
 8004d2e:	f7fc fa03 	bl	8001138 <__aeabi_fcmplt>
 8004d32:	2800      	cmp	r0, #0
 8004d34:	d033      	beq.n	8004d9e <st_prep_buffer+0x64e>
            mm_var = mm_remaining - time_var*(prep.current_speed - 0.5*speed_var); // (mm)
 8004d36:	4630      	mov	r0, r6
 8004d38:	f7fb fbb6 	bl	80004a8 <__aeabi_f2d>
 8004d3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004d40:	4620      	mov	r0, r4
 8004d42:	f7fb fbb1 	bl	80004a8 <__aeabi_f2d>
 8004d46:	4680      	mov	r8, r0
 8004d48:	4638      	mov	r0, r7
 8004d4a:	4689      	mov	r9, r1
 8004d4c:	f7fb fbac 	bl	80004a8 <__aeabi_f2d>
 8004d50:	2200      	movs	r2, #0
 8004d52:	4b77      	ldr	r3, [pc, #476]	; (8004f30 <st_prep_buffer+0x7e0>)
 8004d54:	f7fb fbfc 	bl	8000550 <__aeabi_dmul>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	4640      	mov	r0, r8
 8004d5e:	4649      	mov	r1, r9
 8004d60:	f7fb fa42 	bl	80001e8 <__aeabi_dsub>
 8004d64:	4680      	mov	r8, r0
 8004d66:	4628      	mov	r0, r5
 8004d68:	4689      	mov	r9, r1
 8004d6a:	f7fb fb9d 	bl	80004a8 <__aeabi_f2d>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	460b      	mov	r3, r1
 8004d72:	4640      	mov	r0, r8
 8004d74:	4649      	mov	r1, r9
 8004d76:	f7fb fbeb 	bl	8000550 <__aeabi_dmul>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d82:	f7fb fa31 	bl	80001e8 <__aeabi_dsub>
 8004d86:	f7fb fedb 	bl	8000b40 <__aeabi_d2f>
            if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8004d8a:	9908      	ldr	r1, [sp, #32]
            mm_var = mm_remaining - time_var*(prep.current_speed - 0.5*speed_var); // (mm)
 8004d8c:	4680      	mov	r8, r0
            if (mm_var > prep.mm_complete) { // Typical case. In deceleration ramp.
 8004d8e:	f7fc f9f1 	bl	8001174 <__aeabi_fcmpgt>
 8004d92:	b120      	cbz	r0, 8004d9e <st_prep_buffer+0x64e>
              prep.current_speed -= speed_var;
 8004d94:	4639      	mov	r1, r7
 8004d96:	4620      	mov	r0, r4
 8004d98:	f7fb ff26 	bl	8000be8 <__aeabi_fsub>
 8004d9c:	e7a2      	b.n	8004ce4 <st_prep_buffer+0x594>
          time_var = 2.0*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8004d9e:	9908      	ldr	r1, [sp, #32]
 8004da0:	4630      	mov	r0, r6
 8004da2:	f7fb ff21 	bl	8000be8 <__aeabi_fsub>
 8004da6:	f7fb fb7f 	bl	80004a8 <__aeabi_f2d>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	f7fb fa1d 	bl	80001ec <__adddf3>
 8004db2:	4606      	mov	r6, r0
 8004db4:	460f      	mov	r7, r1
 8004db6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004db8:	4621      	mov	r1, r4
 8004dba:	f7fb ff17 	bl	8000bec <__addsf3>
 8004dbe:	f7fb fb73 	bl	80004a8 <__aeabi_f2d>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4630      	mov	r0, r6
 8004dc8:	4639      	mov	r1, r7
 8004dca:	f7fb fceb 	bl	80007a4 <__aeabi_ddiv>
 8004dce:	f7fb feb7 	bl	8000b40 <__aeabi_d2f>
          prep.current_speed = prep.exit_speed;
 8004dd2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
          time_var = 2.0*(mm_remaining-prep.mm_complete)/(prep.current_speed+prep.exit_speed);
 8004dd4:	4605      	mov	r5, r0
          mm_remaining = prep.mm_complete;
 8004dd6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dda:	e784      	b.n	8004ce6 <st_prep_buffer+0x596>
        if (mm_remaining > minimum_mm) { // Check for very slow segments with zero steps.
 8004ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004dde:	4640      	mov	r0, r8
 8004de0:	f7fc f9c8 	bl	8001174 <__aeabi_fcmpgt>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	f43f adbf 	beq.w	8004968 <st_prep_buffer+0x218>
          dt_max += DT_SEGMENT;
 8004dea:	9805      	ldr	r0, [sp, #20]
 8004dec:	f7fb fb5c 	bl	80004a8 <__aeabi_f2d>
 8004df0:	a34d      	add	r3, pc, #308	; (adr r3, 8004f28 <st_prep_buffer+0x7d8>)
 8004df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df6:	f7fb f9f9 	bl	80001ec <__adddf3>
 8004dfa:	f7fb fea1 	bl	8000b40 <__aeabi_d2f>
          time_var = dt_max - dt;
 8004dfe:	9901      	ldr	r1, [sp, #4]
          dt_max += DT_SEGMENT;
 8004e00:	9005      	str	r0, [sp, #20]
 8004e02:	e5a7      	b.n	8004954 <st_prep_buffer+0x204>
    dt += prep.dt_remainder; // Apply previous segment partial step execute time
 8004e04:	9801      	ldr	r0, [sp, #4]
 8004e06:	6869      	ldr	r1, [r5, #4]
 8004e08:	f7fb fef0 	bl	8000bec <__addsf3>
    float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 8004e0c:	4651      	mov	r1, sl
    dt += prep.dt_remainder; // Apply previous segment partial step execute time
 8004e0e:	9001      	str	r0, [sp, #4]
    float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 8004e10:	4648      	mov	r0, r9
 8004e12:	f7fb fee9 	bl	8000be8 <__aeabi_fsub>
 8004e16:	9b01      	ldr	r3, [sp, #4]
 8004e18:	4601      	mov	r1, r0
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fc f8a2 	bl	8000f64 <__aeabi_fdiv>
    uint32_t cycles = (uint32_t)ceil((TICKS_PER_MICROSECOND * 1000000) *inv_rate * 60); // (cycles/step)
 8004e20:	4b44      	ldr	r3, [pc, #272]	; (8004f34 <st_prep_buffer+0x7e4>)
 8004e22:	4a45      	ldr	r2, [pc, #276]	; (8004f38 <st_prep_buffer+0x7e8>)
 8004e24:	681b      	ldr	r3, [r3, #0]
    float inv_rate = dt/(last_n_steps_remaining - step_dist_remaining); // Compute adjusted step rate inverse
 8004e26:	4681      	mov	r9, r0
    uint32_t cycles = (uint32_t)ceil((TICKS_PER_MICROSECOND * 1000000) *inv_rate * 60); // (cycles/step)
 8004e28:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e2c:	4843      	ldr	r0, [pc, #268]	; (8004f3c <st_prep_buffer+0x7ec>)
 8004e2e:	9301      	str	r3, [sp, #4]
 8004e30:	4350      	muls	r0, r2
 8004e32:	f7fb ff8b 	bl	8000d4c <__aeabi_ui2f>
 8004e36:	4649      	mov	r1, r9
 8004e38:	f7fb ffe0 	bl	8000dfc <__aeabi_fmul>
 8004e3c:	4940      	ldr	r1, [pc, #256]	; (8004f40 <st_prep_buffer+0x7f0>)
 8004e3e:	f7fb ffdd 	bl	8000dfc <__aeabi_fmul>
 8004e42:	f7fb fb31 	bl	80004a8 <__aeabi_f2d>
 8004e46:	f00b fce3 	bl	8010810 <ceil>
 8004e4a:	f7fb fe59 	bl	8000b00 <__aeabi_d2uiz>
      if (cycles < AMASS_LEVEL1) {
 8004e4e:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004e52:	9b01      	ldr	r3, [sp, #4]
 8004e54:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e58:	4290      	cmp	r0, r2
 8004e5a:	d241      	bcs.n	8004ee0 <st_prep_buffer+0x790>
    	  prep_segment->amass_level = 0;
 8004e5c:	230c      	movs	r3, #12
 8004e5e:	9a00      	ldr	r2, [sp, #0]
 8004e60:	fb03 4302 	mla	r3, r3, r2, r4
 8004e64:	2200      	movs	r2, #0
 8004e66:	725a      	strb	r2, [r3, #9]
 8004e68:	230c      	movs	r3, #12
        prep_segment->cycles_per_tick = cycles; // < 65536 (4.1ms @ 16MHz)
 8004e6a:	9a00      	ldr	r2, [sp, #0]
      if (cycles < (1UL << 16)) {
 8004e6c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
        prep_segment->cycles_per_tick = cycles; // < 65536 (4.1ms @ 16MHz)
 8004e70:	fb03 4402 	mla	r4, r3, r2, r4
        prep_segment->cycles_per_tick = 0xffff;  // Just set the slowest speed possible.
 8004e74:	bf28      	it	cs
 8004e76:	f64f 73ff 	movwcs	r3, #65535	; 0xffff
    segment_buffer_head = segment_next_head;
 8004e7a:	4a32      	ldr	r2, [pc, #200]	; (8004f44 <st_prep_buffer+0x7f4>)
        prep_segment->cycles_per_tick = 0xffff;  // Just set the slowest speed possible.
 8004e7c:	bf28      	it	cs
 8004e7e:	6063      	strcs	r3, [r4, #4]
    segment_buffer_head = segment_next_head;
 8004e80:	4931      	ldr	r1, [pc, #196]	; (8004f48 <st_prep_buffer+0x7f8>)
 8004e82:	7813      	ldrb	r3, [r2, #0]
        prep_segment->cycles_per_tick = cycles; // < 65536 (4.1ms @ 16MHz)
 8004e84:	bf38      	it	cc
 8004e86:	6060      	strcc	r0, [r4, #4]
    segment_buffer_head = segment_next_head;
 8004e88:	700b      	strb	r3, [r1, #0]
    if ( ++segment_next_head == SEGMENT_BUFFER_SIZE ) { segment_next_head = 0; }
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	bf08      	it	eq
 8004e92:	2300      	moveq	r3, #0
 8004e94:	7013      	strb	r3, [r2, #0]
    pl_block->millimeters = mm_remaining;
 8004e96:	9b03      	ldr	r3, [sp, #12]
    prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 8004e98:	4651      	mov	r1, sl
    pl_block->millimeters = mm_remaining;
 8004e9a:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
    prep.steps_remaining = n_steps_remaining;
 8004e9e:	60af      	str	r7, [r5, #8]
    prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	f7fb fea1 	bl	8000be8 <__aeabi_fsub>
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	f7fb ffa8 	bl	8000dfc <__aeabi_fmul>
    if (mm_remaining == prep.mm_complete) {
 8004eac:	69a9      	ldr	r1, [r5, #24]
    prep.dt_remainder = (n_steps_remaining - step_dist_remaining)*inv_rate;
 8004eae:	6068      	str	r0, [r5, #4]
    if (mm_remaining == prep.mm_complete) {
 8004eb0:	4640      	mov	r0, r8
 8004eb2:	f7fc f937 	bl	8001124 <__aeabi_fcmpeq>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	f43f ac52 	beq.w	8004760 <st_prep_buffer+0x10>
      if (mm_remaining > 0.0) { // At end of forced-termination.
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	4640      	mov	r0, r8
 8004ec0:	f7fc f958 	bl	8001174 <__aeabi_fcmpgt>
 8004ec4:	4a21      	ldr	r2, [pc, #132]	; (8004f4c <st_prep_buffer+0x7fc>)
        bit_true(sys.step_control,STEP_CONTROL_END_MOTION);
 8004ec6:	7913      	ldrb	r3, [r2, #4]
      if (mm_remaining > 0.0) { // At end of forced-termination.
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	f47f ad7f 	bne.w	80049cc <st_prep_buffer+0x27c>
        if (sys.step_control & STEP_CONTROL_EXECUTE_SYS_MOTION) {
 8004ece:	f013 0104 	ands.w	r1, r3, #4
 8004ed2:	f47f ad7b 	bne.w	80049cc <st_prep_buffer+0x27c>
        pl_block = NULL; // Set pointer to indicate check and load next planner block.
 8004ed6:	4b1e      	ldr	r3, [pc, #120]	; (8004f50 <st_prep_buffer+0x800>)
 8004ed8:	6019      	str	r1, [r3, #0]
        plan_discard_current_block();
 8004eda:	f7fe f8ff 	bl	80030dc <plan_discard_current_block>
 8004ede:	e43f      	b.n	8004760 <st_prep_buffer+0x10>
        if (cycles < AMASS_LEVEL2) {
 8004ee0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004ee4:	fbb3 f2f2 	udiv	r2, r3, r2
 8004ee8:	4290      	cmp	r0, r2
 8004eea:	d20f      	bcs.n	8004f0c <st_prep_buffer+0x7bc>
          prep_segment->amass_level = 1;
 8004eec:	230c      	movs	r3, #12
 8004eee:	9a00      	ldr	r2, [sp, #0]
 8004ef0:	fb03 4302 	mla	r3, r3, r2, r4
 8004ef4:	2201      	movs	r2, #1
          prep_segment->amass_level = 3;
 8004ef6:	725a      	strb	r2, [r3, #9]
        cycles >>= prep_segment->amass_level;
 8004ef8:	230c      	movs	r3, #12
 8004efa:	9a00      	ldr	r2, [sp, #0]
 8004efc:	4353      	muls	r3, r2
 8004efe:	18e2      	adds	r2, r4, r3
 8004f00:	7a52      	ldrb	r2, [r2, #9]
        prep_segment->n_step <<= prep_segment->amass_level;
 8004f02:	4096      	lsls	r6, r2
        cycles >>= prep_segment->amass_level;
 8004f04:	40d0      	lsrs	r0, r2
        prep_segment->n_step <<= prep_segment->amass_level;
 8004f06:	f82b 6003 	strh.w	r6, [fp, r3]
 8004f0a:	e7ad      	b.n	8004e68 <st_prep_buffer+0x718>
        }else if (cycles < AMASS_LEVEL3) {
 8004f0c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f14:	4298      	cmp	r0, r3
 8004f16:	f04f 030c 	mov.w	r3, #12
          prep_segment->amass_level = 2;
 8004f1a:	9a00      	ldr	r2, [sp, #0]
 8004f1c:	fb03 4302 	mla	r3, r3, r2, r4
 8004f20:	bf34      	ite	cc
 8004f22:	2202      	movcc	r2, #2
          prep_segment->amass_level = 3;
 8004f24:	2203      	movcs	r2, #3
 8004f26:	e7e6      	b.n	8004ef6 <st_prep_buffer+0x7a6>
 8004f28:	612f3696 	.word	0x612f3696
 8004f2c:	3ecbf647 	.word	0x3ecbf647
 8004f30:	3fe00000 	.word	0x3fe00000
 8004f34:	20000008 	.word	0x20000008
 8004f38:	001e8480 	.word	0x001e8480
 8004f3c:	000f4240 	.word	0x000f4240
 8004f40:	42700000 	.word	0x42700000
 8004f44:	20007b02 	.word	0x20007b02
 8004f48:	20007b00 	.word	0x20007b00
 8004f4c:	2000ca14 	.word	0x2000ca14
 8004f50:	2000794c 	.word	0x2000794c

08004f54 <st_get_realtime_rate>:
// Called by realtime status reporting to fetch the current speed being executed. This value
// however is not exactly the current speed, but the speed computed in the last step segment
// in the segment buffer. It will always be behind by up to the number of segment blocks (-1)
// divided by the ACCELERATION TICKS PER SECOND in seconds.
float st_get_realtime_rate(){
  if (sys.state & (STATE_CYCLE | STATE_HOMING | STATE_HOLD | STATE_JOG | STATE_SAFETY_DOOR)){
 8004f54:	4b04      	ldr	r3, [pc, #16]	; (8004f68 <st_get_realtime_rate+0x14>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	f013 0f7c 	tst.w	r3, #124	; 0x7c
    return prep.current_speed;
 8004f5c:	bf1a      	itte	ne
 8004f5e:	4b03      	ldrne	r3, [pc, #12]	; (8004f6c <st_get_realtime_rate+0x18>)
 8004f60:	69d8      	ldrne	r0, [r3, #28]
  }
  return 0.0f;
 8004f62:	2000      	moveq	r0, #0
}
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	2000ca14 	.word	0x2000ca14
 8004f6c:	20007950 	.word	0x20007950

08004f70 <system_execute_line>:
// next line during a cycle, so for switches like block delete, the switch only effects
// the lines that are processed afterward, not necessarily real-time during a cycle,
// since there are motions already stored in the buffer. However, this 'lag' should not
// be an issue, since these commands are not typically used during a cycle.
uint8_t system_execute_line(char *line){
  uint8_t char_counter = 1;
 8004f70:	2301      	movs	r3, #1
uint8_t system_execute_line(char *line){
 8004f72:	b530      	push	{r4, r5, lr}
 8004f74:	b085      	sub	sp, #20
  uint8_t char_counter = 1;
 8004f76:	f88d 3007 	strb.w	r3, [sp, #7]
  float parameter, value;

  switch( line[char_counter] ) {
 8004f7a:	7843      	ldrb	r3, [r0, #1]
uint8_t system_execute_line(char *line){
 8004f7c:	4604      	mov	r4, r0
  switch( line[char_counter] ) {
 8004f7e:	2b47      	cmp	r3, #71	; 0x47
 8004f80:	d002      	beq.n	8004f88 <system_execute_line+0x18>
 8004f82:	d805      	bhi.n	8004f90 <system_execute_line+0x20>
 8004f84:	2b24      	cmp	r3, #36	; 0x24
 8004f86:	d147      	bne.n	8005018 <system_execute_line+0xa8>
    case '$':
    case 'G':
    case 'X':
      if ( line[2] != 0 ) { return(STATUS_INVALID_STATEMENT); }
 8004f88:	78a4      	ldrb	r4, [r4, #2]
 8004f8a:	b12c      	cbz	r4, 8004f98 <system_execute_line+0x28>
          if ((line[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0)) { return(STATUS_INVALID_STATEMENT); }
          switch (line[5]) {
              case '$': settings_restore(SETTINGS_RESTORE_DEFAULTS); break;
              case '#': settings_restore(SETTINGS_RESTORE_PARAMETERS); break;
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
              default: return(STATUS_INVALID_STATEMENT);
 8004f8c:	2403      	movs	r4, #3
 8004f8e:	e011      	b.n	8004fb4 <system_execute_line+0x44>
  switch( line[char_counter] ) {
 8004f90:	2b54      	cmp	r3, #84	; 0x54
 8004f92:	d020      	beq.n	8004fd6 <system_execute_line+0x66>
 8004f94:	2b58      	cmp	r3, #88	; 0x58
 8004f96:	e7f6      	b.n	8004f86 <system_execute_line+0x16>
      switch( line[1] ) {
 8004f98:	2b47      	cmp	r3, #71	; 0x47
 8004f9a:	d017      	beq.n	8004fcc <system_execute_line+0x5c>
 8004f9c:	2b58      	cmp	r3, #88	; 0x58
 8004f9e:	d00c      	beq.n	8004fba <system_execute_line+0x4a>
 8004fa0:	2b24      	cmp	r3, #36	; 0x24
 8004fa2:	d107      	bne.n	8004fb4 <system_execute_line+0x44>
          if ( sys.state & (STATE_CYCLE | STATE_HOLD) ){
 8004fa4:	4b7c      	ldr	r3, [pc, #496]	; (8005198 <system_execute_line+0x228>)
 8004fa6:	781c      	ldrb	r4, [r3, #0]
 8004fa8:	f014 0418 	ands.w	r4, r4, #24
 8004fac:	f040 80f0 	bne.w	8005190 <system_execute_line+0x220>
        	  report_grbl_settings();
 8004fb0:	f7fe ff37 	bl	8003e22 <report_grbl_settings>
          // Store global setting.
          return(settings_store_global_setting((uint8_t)parameter, value));
        }
  }
  return(STATUS_OK); // If '$' command makes it to here, then everything's ok.
}
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	b005      	add	sp, #20
 8004fb8:	bd30      	pop	{r4, r5, pc}
          if (sys.state == STATE_ALARM) {
 8004fba:	4d77      	ldr	r5, [pc, #476]	; (8005198 <system_execute_line+0x228>)
 8004fbc:	782b      	ldrb	r3, [r5, #0]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d11f      	bne.n	8005002 <system_execute_line+0x92>
            report_feedback_message(MESSAGE_ALARM_UNLOCK);
 8004fc2:	2003      	movs	r0, #3
 8004fc4:	f7fe ff25 	bl	8003e12 <report_feedback_message>
            sys.state = STATE_IDLE;
 8004fc8:	702c      	strb	r4, [r5, #0]
 8004fca:	e7f3      	b.n	8004fb4 <system_execute_line+0x44>
         case 'G' : report(REPORT_GCODE_PARSER,0);break ;
 8004fcc:	4621      	mov	r1, r4
 8004fce:	200c      	movs	r0, #12
 8004fd0:	f7fe fe82 	bl	8003cd8 <report>
 8004fd4:	e7ee      	b.n	8004fb4 <system_execute_line+0x44>
          if(line[2] == '0'){
 8004fd6:	7883      	ldrb	r3, [r0, #2]
 8004fd8:	2b30      	cmp	r3, #48	; 0x30
 8004fda:	d10e      	bne.n	8004ffa <system_execute_line+0x8a>
            sys.state = STATE_IDLE;
 8004fdc:	2400      	movs	r4, #0
 8004fde:	4b6e      	ldr	r3, [pc, #440]	; (8005198 <system_execute_line+0x228>)
 8004fe0:	701c      	strb	r4, [r3, #0]
            if(sys.is_homed && (settings.tool_change == TOOL_CHANGE_MANUAL_TLS)){
 8004fe2:	7c1b      	ldrb	r3, [r3, #16]
 8004fe4:	b90b      	cbnz	r3, 8004fea <system_execute_line+0x7a>
                return STATUS_MACHINE_NOT_HOMED;
 8004fe6:	2412      	movs	r4, #18
 8004fe8:	e7e4      	b.n	8004fb4 <system_execute_line+0x44>
            if(sys.is_homed && (settings.tool_change == TOOL_CHANGE_MANUAL_TLS)){
 8004fea:	4b6c      	ldr	r3, [pc, #432]	; (800519c <system_execute_line+0x22c>)
 8004fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d1f8      	bne.n	8004fe6 <system_execute_line+0x76>
                toolProbeTLS();
 8004ff4:	f000 fbe0 	bl	80057b8 <toolProbeTLS>
 8004ff8:	e7dc      	b.n	8004fb4 <system_execute_line+0x44>
        }else if(line[2] == 'S'){ //$TS - status TLS
 8004ffa:	2b53      	cmp	r3, #83	; 0x53
 8004ffc:	d103      	bne.n	8005006 <system_execute_line+0x96>
          report_tls_param();
 8004ffe:	f7fe fef3 	bl	8003de8 <report_tls_param>
  return(STATUS_OK); // If '$' command makes it to here, then everything's ok.
 8005002:	2400      	movs	r4, #0
 8005004:	e7d6      	b.n	8004fb4 <system_execute_line+0x44>
        }else if(line[2] == 'P'){ // $TP - store position TLS
 8005006:	2b50      	cmp	r3, #80	; 0x50
 8005008:	d1fb      	bne.n	8005002 <system_execute_line+0x92>
          if(sys.is_homed){
 800500a:	4b63      	ldr	r3, [pc, #396]	; (8005198 <system_execute_line+0x228>)
 800500c:	7c1b      	ldrb	r3, [r3, #16]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d0e9      	beq.n	8004fe6 <system_execute_line+0x76>
              storeTlsPosition();
 8005012:	f7ff f8fd 	bl	8004210 <storeTlsPosition>
 8005016:	e7f4      	b.n	8005002 <system_execute_line+0x92>
      if ( !(sys.state == STATE_IDLE || sys.state == STATE_ALARM) ) { return(STATUS_IDLE_ERROR); }
 8005018:	4d5f      	ldr	r5, [pc, #380]	; (8005198 <system_execute_line+0x228>)
 800501a:	782a      	ldrb	r2, [r5, #0]
 800501c:	2a01      	cmp	r2, #1
 800501e:	f200 80b7 	bhi.w	8005190 <system_execute_line+0x220>
      switch( line[1] ) {
 8005022:	3b48      	subs	r3, #72	; 0x48
 8005024:	2b0e      	cmp	r3, #14
 8005026:	f200 8083 	bhi.w	8005130 <system_execute_line+0x1c0>
 800502a:	e8df f003 	tbb	[pc, r3]
 800502e:	8118      	.short	0x8118
 8005030:	81818181 	.word	0x81818181
 8005034:	81088181 	.word	0x81088181
 8005038:	81813b3e 	.word	0x81813b3e
 800503c:	63          	.byte	0x63
 800503d:	00          	.byte	0x00
          switch(line[2]){
 800503e:	78a2      	ldrb	r2, [r4, #2]
 8005040:	4b57      	ldr	r3, [pc, #348]	; (80051a0 <system_execute_line+0x230>)
 8005042:	2a59      	cmp	r2, #89	; 0x59
 8005044:	f04f 0400 	mov.w	r4, #0
 8005048:	d007      	beq.n	800505a <system_execute_line+0xea>
 800504a:	2a5a      	cmp	r2, #90	; 0x5a
 800504c:	d003      	beq.n	8005056 <system_execute_line+0xe6>
 800504e:	2a58      	cmp	r2, #88	; 0x58
            case 'X' : sys_position[X_AXIS] = 0 ; break ;
 8005050:	601c      	str	r4, [r3, #0]
          switch(line[2]){
 8005052:	d0af      	beq.n	8004fb4 <system_execute_line+0x44>
              for(uint8_t axis = 0 ;axis<N_AXIS;axis++){sys_position[axis] = 0 ;}
 8005054:	605c      	str	r4, [r3, #4]
            case 'Z' : sys_position[Z_AXIS] = 0 ; break ;
 8005056:	609c      	str	r4, [r3, #8]
 8005058:	e7ac      	b.n	8004fb4 <system_execute_line+0x44>
            case 'Y' : sys_position[Y_AXIS] = 0 ; break ;
 800505a:	605c      	str	r4, [r3, #4]
 800505c:	e7aa      	b.n	8004fb4 <system_execute_line+0x44>
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 800505e:	4b4f      	ldr	r3, [pc, #316]	; (800519c <system_execute_line+0x22c>)
 8005060:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
 8005064:	06db      	lsls	r3, r3, #27
 8005066:	f140 8095 	bpl.w	8005194 <system_execute_line+0x224>
          sys.state = STATE_HOMING; // Set system state variable
 800506a:	2004      	movs	r0, #4
          if (line[2] == 0) {
 800506c:	78a3      	ldrb	r3, [r4, #2]
          sys.state = STATE_HOMING; // Set system state variable
 800506e:	7028      	strb	r0, [r5, #0]
          if (line[2] == 0) {
 8005070:	b94b      	cbnz	r3, 8005086 <system_execute_line+0x116>
            mc_homing_cycle(HOMING_CYCLE_ALL);
 8005072:	4618      	mov	r0, r3
                case 'Z': mc_homing_cycle(HOMING_CYCLE_Z); break;
 8005074:	f7fd fd76 	bl	8002b64 <mc_homing_cycle>
          if (!sys.abort) {         // Execute startup scripts after successful homing.
 8005078:	786c      	ldrb	r4, [r5, #1]
 800507a:	2c00      	cmp	r4, #0
 800507c:	d1c1      	bne.n	8005002 <system_execute_line+0x92>
            sys.state = STATE_IDLE; // Set to IDLE when complete.
 800507e:	702c      	strb	r4, [r5, #0]
            st_go_idle();           // Set steppers to the settings idle state before returning.
 8005080:	f7ff f9d2 	bl	8004428 <st_go_idle>
 8005084:	e796      	b.n	8004fb4 <system_execute_line+0x44>
            } else if (line[3] == 0) {
 8005086:	78e2      	ldrb	r2, [r4, #3]
 8005088:	2a00      	cmp	r2, #0
 800508a:	f47f af7f 	bne.w	8004f8c <system_execute_line+0x1c>
              switch (line[2]) {
 800508e:	2b59      	cmp	r3, #89	; 0x59
 8005090:	d006      	beq.n	80050a0 <system_execute_line+0x130>
 8005092:	2b5a      	cmp	r3, #90	; 0x5a
 8005094:	d0ee      	beq.n	8005074 <system_execute_line+0x104>
 8005096:	2b58      	cmp	r3, #88	; 0x58
 8005098:	f47f af78 	bne.w	8004f8c <system_execute_line+0x1c>
                case 'X': mc_homing_cycle(HOMING_CYCLE_X); break;
 800509c:	2001      	movs	r0, #1
 800509e:	e7e9      	b.n	8005074 <system_execute_line+0x104>
                case 'Y': mc_homing_cycle(HOMING_CYCLE_Y); break;
 80050a0:	2002      	movs	r0, #2
 80050a2:	e7e7      	b.n	8005074 <system_execute_line+0x104>
        case 'S' : saveSettings(); break ;
 80050a4:	f7fe fecc 	bl	8003e40 <saveSettings>
 80050a8:	e7ab      	b.n	8005002 <system_execute_line+0x92>
          if ((line[2] != 'S') || (line[3] != 'T') || (line[4] != '=') || (line[6] != 0)) { return(STATUS_INVALID_STATEMENT); }
 80050aa:	78a3      	ldrb	r3, [r4, #2]
 80050ac:	2b53      	cmp	r3, #83	; 0x53
 80050ae:	f47f af6d 	bne.w	8004f8c <system_execute_line+0x1c>
 80050b2:	78e3      	ldrb	r3, [r4, #3]
 80050b4:	2b54      	cmp	r3, #84	; 0x54
 80050b6:	f47f af69 	bne.w	8004f8c <system_execute_line+0x1c>
 80050ba:	7923      	ldrb	r3, [r4, #4]
 80050bc:	2b3d      	cmp	r3, #61	; 0x3d
 80050be:	f47f af65 	bne.w	8004f8c <system_execute_line+0x1c>
 80050c2:	79a3      	ldrb	r3, [r4, #6]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f47f af61 	bne.w	8004f8c <system_execute_line+0x1c>
          switch (line[5]) {
 80050ca:	7963      	ldrb	r3, [r4, #5]
 80050cc:	2b24      	cmp	r3, #36	; 0x24
 80050ce:	d006      	beq.n	80050de <system_execute_line+0x16e>
 80050d0:	2b2a      	cmp	r3, #42	; 0x2a
 80050d2:	d00d      	beq.n	80050f0 <system_execute_line+0x180>
 80050d4:	2b23      	cmp	r3, #35	; 0x23
 80050d6:	f47f af59 	bne.w	8004f8c <system_execute_line+0x1c>
              case '#': settings_restore(SETTINGS_RESTORE_PARAMETERS); break;
 80050da:	2002      	movs	r0, #2
 80050dc:	e000      	b.n	80050e0 <system_execute_line+0x170>
              case '$': settings_restore(SETTINGS_RESTORE_DEFAULTS); break;
 80050de:	2001      	movs	r0, #1
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 80050e0:	f7fe ff50 	bl	8003f84 <settings_restore>
          report_feedback_message(MESSAGE_RESTORE_DEFAULTS);
 80050e4:	2009      	movs	r0, #9
 80050e6:	f7fe fe94 	bl	8003e12 <report_feedback_message>
          mc_reset(); // Force reset to ensure settings are initialized correctly.
 80050ea:	f7fd fdbd 	bl	8002c68 <mc_reset>
 80050ee:	e788      	b.n	8005002 <system_execute_line+0x92>
              case '*': settings_restore(SETTINGS_RESTORE_ALL); break;
 80050f0:	20ff      	movs	r0, #255	; 0xff
 80050f2:	e7f5      	b.n	80050e0 <system_execute_line+0x170>
          char_counter = 3 ;
 80050f4:	2303      	movs	r3, #3
          if(!read_float(line, &char_counter, &value)) { return(STATUS_BAD_NUMBER_FORMAT); }
 80050f6:	aa03      	add	r2, sp, #12
 80050f8:	f10d 0107 	add.w	r1, sp, #7
 80050fc:	4620      	mov	r0, r4
          char_counter = 3 ;
 80050fe:	f88d 3007 	strb.w	r3, [sp, #7]
          if(!read_float(line, &char_counter, &value)) { return(STATUS_BAD_NUMBER_FORMAT); }
 8005102:	f7fd fddd 	bl	8002cc0 <read_float>
 8005106:	b908      	cbnz	r0, 800510c <system_execute_line+0x19c>
 8005108:	2402      	movs	r4, #2
 800510a:	e753      	b.n	8004fb4 <system_execute_line+0x44>
          if((value < settings.rpm_min) || (value > settings.rpm_max)){
 800510c:	9c03      	ldr	r4, [sp, #12]
 800510e:	4d23      	ldr	r5, [pc, #140]	; (800519c <system_execute_line+0x22c>)
 8005110:	4621      	mov	r1, r4
 8005112:	f8d5 00c8 	ldr.w	r0, [r5, #200]	; 0xc8
 8005116:	f7fc f82d 	bl	8001174 <__aeabi_fcmpgt>
 800511a:	b938      	cbnz	r0, 800512c <system_execute_line+0x1bc>
 800511c:	f8d5 10c4 	ldr.w	r1, [r5, #196]	; 0xc4
 8005120:	4620      	mov	r0, r4
 8005122:	f7fc f827 	bl	8001174 <__aeabi_fcmpgt>
 8005126:	2800      	cmp	r0, #0
 8005128:	f43f af6b 	beq.w	8005002 <system_execute_line+0x92>
              return (STATUS_VFD_INVALID_RPM_VALUE);
 800512c:	2413      	movs	r4, #19
 800512e:	e741      	b.n	8004fb4 <system_execute_line+0x44>
          if(!read_float(line, &char_counter, &parameter))   { return(STATUS_BAD_NUMBER_FORMAT); }
 8005130:	aa02      	add	r2, sp, #8
 8005132:	f10d 0107 	add.w	r1, sp, #7
 8005136:	4620      	mov	r0, r4
 8005138:	f7fd fdc2 	bl	8002cc0 <read_float>
 800513c:	2800      	cmp	r0, #0
 800513e:	d0e3      	beq.n	8005108 <system_execute_line+0x198>
          if(line[char_counter++] != '=')                    { return(STATUS_INVALID_STATEMENT); }
 8005140:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005144:	1c5a      	adds	r2, r3, #1
 8005146:	5ce3      	ldrb	r3, [r4, r3]
 8005148:	f88d 2007 	strb.w	r2, [sp, #7]
 800514c:	2b3d      	cmp	r3, #61	; 0x3d
 800514e:	f47f af1d 	bne.w	8004f8c <system_execute_line+0x1c>
          if(!read_float(line, &char_counter, &value))       { return(STATUS_BAD_NUMBER_FORMAT); }
 8005152:	aa03      	add	r2, sp, #12
 8005154:	f10d 0107 	add.w	r1, sp, #7
 8005158:	4620      	mov	r0, r4
 800515a:	f7fd fdb1 	bl	8002cc0 <read_float>
 800515e:	2800      	cmp	r0, #0
 8005160:	d0d2      	beq.n	8005108 <system_execute_line+0x198>
          if((line[char_counter] != 0) || (parameter > 255)) { return(STATUS_INVALID_STATEMENT); }
 8005162:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005166:	5ce3      	ldrb	r3, [r4, r3]
 8005168:	2b00      	cmp	r3, #0
 800516a:	f47f af0f 	bne.w	8004f8c <system_execute_line+0x1c>
 800516e:	9c02      	ldr	r4, [sp, #8]
 8005170:	490c      	ldr	r1, [pc, #48]	; (80051a4 <system_execute_line+0x234>)
 8005172:	4620      	mov	r0, r4
 8005174:	f7fb fffe 	bl	8001174 <__aeabi_fcmpgt>
 8005178:	2800      	cmp	r0, #0
 800517a:	f47f af07 	bne.w	8004f8c <system_execute_line+0x1c>
          return(settings_store_global_setting((uint8_t)parameter, value));
 800517e:	4620      	mov	r0, r4
 8005180:	f7fc f828 	bl	80011d4 <__aeabi_f2uiz>
 8005184:	9903      	ldr	r1, [sp, #12]
 8005186:	b2c0      	uxtb	r0, r0
 8005188:	f7fe ff04 	bl	8003f94 <settings_store_global_setting>
 800518c:	4604      	mov	r4, r0
 800518e:	e711      	b.n	8004fb4 <system_execute_line+0x44>
        	  return(STATUS_IDLE_ERROR);
 8005190:	2408      	movs	r4, #8
 8005192:	e70f      	b.n	8004fb4 <system_execute_line+0x44>
          if (bit_isfalse(settings.flags,BITFLAG_HOMING_ENABLE)) {return(STATUS_SETTING_DISABLED); }
 8005194:	2405      	movs	r4, #5
 8005196:	e70d      	b.n	8004fb4 <system_execute_line+0x44>
 8005198:	2000ca14 	.word	0x2000ca14
 800519c:	2000c01c 	.word	0x2000c01c
 80051a0:	2000ca3c 	.word	0x2000ca3c
 80051a4:	437f0000 	.word	0x437f0000

080051a8 <system_check_safety_door_ajar>:
 80051a8:	2000      	movs	r0, #0
 80051aa:	4770      	bx	lr

080051ac <system_set_exec_state_flag>:
  #endif
}

// Special handlers for setting and clearing Grbl's real-time execution flags.
void system_set_exec_state_flag(uint8_t mask) {
  sys_rt_exec_state |= (mask);
 80051ac:	4a02      	ldr	r2, [pc, #8]	; (80051b8 <system_set_exec_state_flag+0xc>)
 80051ae:	7813      	ldrb	r3, [r2, #0]
 80051b0:	4318      	orrs	r0, r3
 80051b2:	7010      	strb	r0, [r2, #0]
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	2000ca29 	.word	0x2000ca29

080051bc <system_clear_exec_state_flag>:
}

void system_clear_exec_state_flag(uint8_t mask) {
  sys_rt_exec_state &= ~(mask);
 80051bc:	4a02      	ldr	r2, [pc, #8]	; (80051c8 <system_clear_exec_state_flag+0xc>)
 80051be:	7813      	ldrb	r3, [r2, #0]
 80051c0:	ea23 0000 	bic.w	r0, r3, r0
 80051c4:	7010      	strb	r0, [r2, #0]
 80051c6:	4770      	bx	lr
 80051c8:	2000ca29 	.word	0x2000ca29

080051cc <system_set_exec_alarm>:
}

void system_set_exec_alarm(uint8_t code) {
  sys_rt_exec_alarm = code;
 80051cc:	4b01      	ldr	r3, [pc, #4]	; (80051d4 <system_set_exec_alarm+0x8>)
 80051ce:	7018      	strb	r0, [r3, #0]
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	2000ca48 	.word	0x2000ca48

080051d8 <system_clear_exec_alarm>:
}

void system_clear_exec_alarm() {
  sys_rt_exec_alarm = 0;
 80051d8:	2200      	movs	r2, #0
 80051da:	4b01      	ldr	r3, [pc, #4]	; (80051e0 <system_clear_exec_alarm+0x8>)
 80051dc:	701a      	strb	r2, [r3, #0]
 80051de:	4770      	bx	lr
 80051e0:	2000ca48 	.word	0x2000ca48

080051e4 <system_set_exec_motion_override_flag>:
}

void system_set_exec_motion_override_flag(uint8_t mask) {
  sys_rt_exec_motion_override |= (mask);
 80051e4:	4a02      	ldr	r2, [pc, #8]	; (80051f0 <system_set_exec_motion_override_flag+0xc>)
 80051e6:	7813      	ldrb	r3, [r2, #0]
 80051e8:	4318      	orrs	r0, r3
 80051ea:	7010      	strb	r0, [r2, #0]
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	2000c9d8 	.word	0x2000c9d8

080051f4 <system_set_exec_accessory_override_flag>:
}

void system_set_exec_accessory_override_flag(uint8_t mask) {
  sys_rt_exec_accessory_override |= (mask);
 80051f4:	4a02      	ldr	r2, [pc, #8]	; (8005200 <system_set_exec_accessory_override_flag+0xc>)
 80051f6:	7813      	ldrb	r3, [r2, #0]
 80051f8:	4318      	orrs	r0, r3
 80051fa:	7010      	strb	r0, [r2, #0]
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	2000ca28 	.word	0x2000ca28

08005204 <system_clear_exec_motion_overrides>:
}

void system_clear_exec_motion_overrides() {
  sys_rt_exec_motion_override = 0;
 8005204:	2200      	movs	r2, #0
 8005206:	4b01      	ldr	r3, [pc, #4]	; (800520c <system_clear_exec_motion_overrides+0x8>)
 8005208:	701a      	strb	r2, [r3, #0]
 800520a:	4770      	bx	lr
 800520c:	2000c9d8 	.word	0x2000c9d8

08005210 <system_clear_exec_accessory_overrides>:
}

void system_clear_exec_accessory_overrides() {
  sys_rt_exec_accessory_override = 0;
 8005210:	2200      	movs	r2, #0
 8005212:	4b01      	ldr	r3, [pc, #4]	; (8005218 <system_clear_exec_accessory_overrides+0x8>)
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	4770      	bx	lr
 8005218:	2000ca28 	.word	0x2000ca28

0800521c <system_flag_wco_change>:
}


void system_flag_wco_change(){
  #ifdef FORCE_BUFFER_SYNC_DURING_WCO_CHANGE
    protocol_buffer_synchronize();
 800521c:	f7fe bd4a 	b.w	8003cb4 <protocol_buffer_synchronize>

08005220 <system_convert_axis_steps_to_mpos>:
  #endif
}
// Returns machine position of axis 'idx'. Must be sent a 'step' array.
// NOTE: If motor steps and machine position are not in the same coordinate frame, this function
//   serves as a central place to compute the transformation.
float system_convert_axis_steps_to_mpos(int32_t *steps, uint8_t idx){
 8005220:	b510      	push	{r4, lr}
 8005222:	460c      	mov	r4, r1
  float pos;

  pos = steps[idx]/settings.steps_per_mm[idx];
 8005224:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8005228:	f7fb fd94 	bl	8000d54 <__aeabi_i2f>
 800522c:	4b02      	ldr	r3, [pc, #8]	; (8005238 <system_convert_axis_steps_to_mpos+0x18>)
 800522e:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8005232:	f7fb fe97 	bl	8000f64 <__aeabi_fdiv>
  return(pos);
}
 8005236:	bd10      	pop	{r4, pc}
 8005238:	2000c01c 	.word	0x2000c01c

0800523c <system_convert_array_steps_to_mpos>:

void system_convert_array_steps_to_mpos(float *position, int32_t *steps){
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4605      	mov	r5, r0
 8005240:	460e      	mov	r6, r1
 8005242:	2400      	movs	r4, #0
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
    position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 8005244:	b2e1      	uxtb	r1, r4
 8005246:	4630      	mov	r0, r6
 8005248:	f7ff ffea 	bl	8005220 <system_convert_axis_steps_to_mpos>
 800524c:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 8005250:	3401      	adds	r4, #1
  for (idx=0; idx<N_AXIS; idx++) {
 8005252:	2c03      	cmp	r4, #3
 8005254:	d1f6      	bne.n	8005244 <system_convert_array_steps_to_mpos+0x8>
  }
  return;
}
 8005256:	bd70      	pop	{r4, r5, r6, pc}

08005258 <system_convert_array_steps_to_wpos>:
//
void system_convert_array_steps_to_wpos(float *position, int32_t *steps){
 8005258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	4689      	mov	r9, r1
 800525e:	2400      	movs	r4, #0
 8005260:	4d13      	ldr	r5, [pc, #76]	; (80052b0 <system_convert_array_steps_to_wpos+0x58>)
 8005262:	1f06      	subs	r6, r0, #4

  float wco[N_AXIS];
  for (idx=0; idx< N_AXIS; idx++) {
	position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
    // Apply work coordinate offsets and tool length offset to current position.
    wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 8005264:	f10d 0804 	add.w	r8, sp, #4
    if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8005268:	f1a5 0a24 	sub.w	sl, r5, #36	; 0x24
	position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 800526c:	b2e1      	uxtb	r1, r4
 800526e:	4648      	mov	r0, r9
 8005270:	f7ff ffd6 	bl	8005220 <system_convert_axis_steps_to_mpos>
 8005274:	3504      	adds	r5, #4
 8005276:	6070      	str	r0, [r6, #4]
    wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 8005278:	68e9      	ldr	r1, [r5, #12]
	position[idx] = system_convert_axis_steps_to_mpos(steps, idx);
 800527a:	4607      	mov	r7, r0
    wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 800527c:	6828      	ldr	r0, [r5, #0]
 800527e:	f7fb fcb5 	bl	8000bec <__addsf3>
    if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 8005282:	2c02      	cmp	r4, #2
    wco[idx] = gc_state.coord_system[idx]+gc_state.coord_offset[idx];
 8005284:	4601      	mov	r1, r0
 8005286:	f848 0024 	str.w	r0, [r8, r4, lsl #2]
    if (idx == TOOL_LENGTH_OFFSET_AXIS) { wco[idx] += gc_state.tool_length_offset; }
 800528a:	d104      	bne.n	8005296 <system_convert_array_steps_to_wpos+0x3e>
 800528c:	f8da 0040 	ldr.w	r0, [sl, #64]	; 0x40
 8005290:	f7fb fcac 	bl	8000bec <__addsf3>
 8005294:	9003      	str	r0, [sp, #12]
    position[idx] -= wco[idx];
 8005296:	f858 1024 	ldr.w	r1, [r8, r4, lsl #2]
 800529a:	4638      	mov	r0, r7
 800529c:	f7fb fca4 	bl	8000be8 <__aeabi_fsub>
 80052a0:	3401      	adds	r4, #1
  for (idx=0; idx< N_AXIS; idx++) {
 80052a2:	2c03      	cmp	r4, #3
    position[idx] -= wco[idx];
 80052a4:	f846 0f04 	str.w	r0, [r6, #4]!
  for (idx=0; idx< N_AXIS; idx++) {
 80052a8:	d1e0      	bne.n	800526c <system_convert_array_steps_to_wpos+0x14>
  }
}
 80052aa:	b004      	add	sp, #16
 80052ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b0:	2000bfac 	.word	0x2000bfac

080052b4 <system_check_travel_limits>:
// Checks and reports if target array exceeds machine travel limits.
uint8_t system_check_travel_limits(float *target){
 80052b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052b8:	4680      	mov	r8, r0
  uint8_t idx;
  for (idx=0; idx<N_AXIS; idx++) {
    #ifdef HOMING_FORCE_SET_ORIGIN
      // When homing forced set origin is enabled, soft limits checks need to account for directionality.
      // NOTE: max_travel is stored as negative
      if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80052ba:	2500      	movs	r5, #0
        if (target[idx] < 0 || target[idx] > -settings.max_travel[idx]) {
          return(true);
        }
      } else {
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 80052bc:	f04f 0900 	mov.w	r9, #0
      if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80052c0:	4c14      	ldr	r4, [pc, #80]	; (8005314 <system_check_travel_limits+0x60>)
 80052c2:	f894 70d6 	ldrb.w	r7, [r4, #214]	; 0xd6
 80052c6:	3424      	adds	r4, #36	; 0x24
 80052c8:	fa47 f305 	asr.w	r3, r7, r5
 80052cc:	f858 6025 	ldr.w	r6, [r8, r5, lsl #2]
 80052d0:	f013 0f01 	tst.w	r3, #1
        if (target[idx] < 0 || target[idx] > -settings.max_travel[idx]) {
 80052d4:	4649      	mov	r1, r9
 80052d6:	4630      	mov	r0, r6
      if (bit_istrue(settings.homing_dir_mask,bit(idx))) {
 80052d8:	d011      	beq.n	80052fe <system_check_travel_limits+0x4a>
        if (target[idx] < 0 || target[idx] > -settings.max_travel[idx]) {
 80052da:	f7fb ff2d 	bl	8001138 <__aeabi_fcmplt>
 80052de:	b9b0      	cbnz	r0, 800530e <system_check_travel_limits+0x5a>
 80052e0:	6821      	ldr	r1, [r4, #0]
 80052e2:	4630      	mov	r0, r6
 80052e4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80052e8:	f7fb ff44 	bl	8001174 <__aeabi_fcmpgt>
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 80052ec:	b978      	cbnz	r0, 800530e <system_check_travel_limits+0x5a>
 80052ee:	3501      	adds	r5, #1
  for (idx=0; idx<N_AXIS; idx++) {
 80052f0:	2d03      	cmp	r5, #3
 80052f2:	f104 0404 	add.w	r4, r4, #4
 80052f6:	d1e7      	bne.n	80052c8 <system_check_travel_limits+0x14>
    #else
      // NOTE: max_travel is stored as negative
      if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
    #endif
  }
  return(false);
 80052f8:	2000      	movs	r0, #0
 80052fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (target[idx] > 0 || target[idx] < settings.max_travel[idx]) { return(true); }
 80052fe:	f7fb ff39 	bl	8001174 <__aeabi_fcmpgt>
 8005302:	b920      	cbnz	r0, 800530e <system_check_travel_limits+0x5a>
 8005304:	6821      	ldr	r1, [r4, #0]
 8005306:	4630      	mov	r0, r6
 8005308:	f7fb ff16 	bl	8001138 <__aeabi_fcmplt>
 800530c:	e7ee      	b.n	80052ec <system_check_travel_limits+0x38>
          return(true);
 800530e:	2001      	movs	r0, #1
}
 8005310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005314:	2000c01c 	.word	0x2000c01c

08005318 <TelnetAccept>:
	} else {
		return TELNET_ERR_PCBCREATE;
	}
}

static err_t TelnetAccept(void *arg, struct tcp_pcb *pcb, err_t err) {
 8005318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		}
	}
}
//
bool tcpIsConnected(void) {
	return (IsConnected);
 800531c:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80053a8 <TelnetAccept+0x90>
static err_t TelnetAccept(void *arg, struct tcp_pcb *pcb, err_t err) {
 8005320:	460c      	mov	r4, r1
	if (tcpIsConnected() == true) {
 8005322:	f898 6000 	ldrb.w	r6, [r8]
 8005326:	b16e      	cbz	r6, 8005344 <TelnetAccept+0x2c>
		tcp_arg(pcb, NULL);
 8005328:	2100      	movs	r1, #0
 800532a:	4620      	mov	r0, r4
 800532c:	f007 f878 	bl	800c420 <tcp_arg>
		tcp_sent(pcb, NULL);
 8005330:	4620      	mov	r0, r4
 8005332:	2100      	movs	r1, #0
 8005334:	f007 f890 	bl	800c458 <tcp_sent>
		tcp_output(pcb);
 8005338:	4620      	mov	r0, r4
 800533a:	f009 fcef 	bl	800ed1c <tcp_output>
}
 800533e:	2000      	movs	r0, #0
 8005340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	IsConnected = true;
 8005344:	2701      	movs	r7, #1
	telnet_server.recvWrite = 0;
 8005346:	4d14      	ldr	r5, [pc, #80]	; (8005398 <TelnetAccept+0x80>)
	tcp_setprio(pcb, TCP_PRIO_MAX );//TCP_PRIO_NORMAL
 8005348:	217f      	movs	r1, #127	; 0x7f
 800534a:	4620      	mov	r0, r4
 800534c:	f007 f850 	bl	800c3f0 <tcp_setprio>
	telnet_server.recvWrite = 0;
 8005350:	f8c5 608c 	str.w	r6, [r5, #140]	; 0x8c
	telnet_server.length = 0;
 8005354:	f8c5 6088 	str.w	r6, [r5, #136]	; 0x88
	tcp_nagle_disable(pcb);
 8005358:	7ea3      	ldrb	r3, [r4, #26]
	tcp_arg(pcb, &telnet_server);
 800535a:	4629      	mov	r1, r5
	tcp_nagle_disable(pcb);
 800535c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005360:	76a3      	strb	r3, [r4, #26]
	tcp_arg(pcb, &telnet_server);
 8005362:	4620      	mov	r0, r4
	telnet_server.pcb = pcb;
 8005364:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
	IsConnected = true;
 8005368:	f888 7000 	strb.w	r7, [r8]
	tcp_arg(pcb, &telnet_server);
 800536c:	f007 f858 	bl	800c420 <tcp_arg>
	tcp_recv(pcb, TelnetReceive);
 8005370:	490a      	ldr	r1, [pc, #40]	; (800539c <TelnetAccept+0x84>)
 8005372:	4620      	mov	r0, r4
 8005374:	f007 f858 	bl	800c428 <tcp_recv>
	tcp_err(pcb, TelnetError);
 8005378:	4909      	ldr	r1, [pc, #36]	; (80053a0 <TelnetAccept+0x88>)
 800537a:	4620      	mov	r0, r4
 800537c:	f007 f882 	bl	800c484 <tcp_err>
	tcp_poll(pcb, TelnetPoll, 1);
 8005380:	463a      	mov	r2, r7
 8005382:	4908      	ldr	r1, [pc, #32]	; (80053a4 <TelnetAccept+0x8c>)
 8005384:	4620      	mov	r0, r4
 8005386:	f007 f89b 	bl	800c4c0 <tcp_poll>
	tcp_sent(pcb, NULL);
 800538a:	4631      	mov	r1, r6
 800538c:	4620      	mov	r0, r4
 800538e:	f007 f863 	bl	800c458 <tcp_sent>
	telnet_server.close = 0;
 8005392:	606e      	str	r6, [r5, #4]
	return ERR_OK;
 8005394:	e7d3      	b.n	800533e <TelnetAccept+0x26>
 8005396:	bf00      	nop
 8005398:	20007da8 	.word	0x20007da8
 800539c:	08005521 	.word	0x08005521
 80053a0:	0800543d 	.word	0x0800543d
 80053a4:	080056dd 	.word	0x080056dd
 80053a8:	20007d9e 	.word	0x20007d9e

080053ac <tcp_reset_read_buffer>:
	tcp_rx_buffer_head = tcp_rx_buffer_tail;
 80053ac:	4b02      	ldr	r3, [pc, #8]	; (80053b8 <tcp_reset_read_buffer+0xc>)
 80053ae:	4a03      	ldr	r2, [pc, #12]	; (80053bc <tcp_reset_read_buffer+0x10>)
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	8013      	strh	r3, [r2, #0]
 80053b6:	4770      	bx	lr
 80053b8:	20007da2 	.word	0x20007da2
 80053bc:	20007da0 	.word	0x20007da0

080053c0 <InitializeTelnetServer>:
TelnetStatus_t InitializeTelnetServer(void) {
 80053c0:	b538      	push	{r3, r4, r5, lr}
	printf("Init tcp \r\n");
 80053c2:	4819      	ldr	r0, [pc, #100]	; (8005428 <InitializeTelnetServer+0x68>)
 80053c4:	f00a fb2e 	bl	800fa24 <puts>
	telnet_server.length = 0;
 80053c8:	2300      	movs	r3, #0
		telnet_server.buffer[i] = 0;
 80053ca:	4618      	mov	r0, r3
	telnet_server.length = 0;
 80053cc:	4a17      	ldr	r2, [pc, #92]	; (800542c <InitializeTelnetServer+0x6c>)
 80053ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	telnet_server.outstanding = 0;
 80053d2:	6013      	str	r3, [r2, #0]
		telnet_server.buffer[i] = 0;
 80053d4:	18d1      	adds	r1, r2, r3
	for (uint_fast16_t i = 0; i < sizeof(telnet_server.buffer); ++i) {
 80053d6:	3301      	adds	r3, #1
 80053d8:	2b80      	cmp	r3, #128	; 0x80
		telnet_server.buffer[i] = 0;
 80053da:	7208      	strb	r0, [r1, #8]
	for (uint_fast16_t i = 0; i < sizeof(telnet_server.buffer); ++i) {
 80053dc:	d1fa      	bne.n	80053d4 <InitializeTelnetServer+0x14>
	tcp_reset_read_buffer();
 80053de:	f7ff ffe5 	bl	80053ac <tcp_reset_read_buffer>
	telnet_pcb = tcp_new();
 80053e2:	f007 fd65 	bl	800ceb0 <tcp_new>
 80053e6:	4d12      	ldr	r5, [pc, #72]	; (8005430 <InitializeTelnetServer+0x70>)
 80053e8:	6028      	str	r0, [r5, #0]
	if (telnet_pcb != NULL) {
 80053ea:	b1d8      	cbz	r0, 8005424 <InitializeTelnetServer+0x64>
		err = tcp_bind(telnet_pcb, IP_ADDR_ANY, 1111);
 80053ec:	f240 4257 	movw	r2, #1111	; 0x457
 80053f0:	4910      	ldr	r1, [pc, #64]	; (8005434 <InitializeTelnetServer+0x74>)
 80053f2:	f006 fed7 	bl	800c1a4 <tcp_bind>
		telnet_pcb->flags |= TF_NODELAY;
 80053f6:	682b      	ldr	r3, [r5, #0]
		if (err == ERR_OK) {
 80053f8:	4604      	mov	r4, r0
		telnet_pcb->flags |= TF_ACK_NOW;
 80053fa:	7e9a      	ldrb	r2, [r3, #26]
 80053fc:	f042 0242 	orr.w	r2, r2, #66	; 0x42
 8005400:	769a      	strb	r2, [r3, #26]
		if (err == ERR_OK) {
 8005402:	b948      	cbnz	r0, 8005418 <InitializeTelnetServer+0x58>
			telnet_pcb = tcp_listen(telnet_pcb);
 8005404:	4618      	mov	r0, r3
 8005406:	21ff      	movs	r1, #255	; 0xff
 8005408:	f006 ff6e 	bl	800c2e8 <tcp_listen_with_backlog>
			tcp_accept(telnet_pcb, TelnetAccept);
 800540c:	490a      	ldr	r1, [pc, #40]	; (8005438 <InitializeTelnetServer+0x78>)
			telnet_pcb = tcp_listen(telnet_pcb);
 800540e:	6028      	str	r0, [r5, #0]
			tcp_accept(telnet_pcb, TelnetAccept);
 8005410:	f007 f850 	bl	800c4b4 <tcp_accept>
			return TELNET_OK;
 8005414:	4620      	mov	r0, r4
 8005416:	bd38      	pop	{r3, r4, r5, pc}
			memp_free(MEMP_TCP_PCB, telnet_pcb);
 8005418:	4619      	mov	r1, r3
 800541a:	2001      	movs	r0, #1
 800541c:	f006 f9be 	bl	800b79c <memp_free>
			return TELNET_ERR_BIND;
 8005420:	2002      	movs	r0, #2
 8005422:	bd38      	pop	{r3, r4, r5, pc}
		return TELNET_ERR_PCBCREATE;
 8005424:	2003      	movs	r0, #3
}
 8005426:	bd38      	pop	{r3, r4, r5, pc}
 8005428:	080123bc 	.word	0x080123bc
 800542c:	20007da8 	.word	0x20007da8
 8005430:	20007da4 	.word	0x20007da4
 8005434:	080127f0 	.word	0x080127f0
 8005438:	08005319 	.word	0x08005319

0800543c <TelnetError>:
static void TelnetError(void *arg, err_t err) {
 800543c:	b510      	push	{r4, lr}
	if (server != NULL) {
 800543e:	4604      	mov	r4, r0
 8005440:	b128      	cbz	r0, 800544e <TelnetError+0x12>
		printf("TCP err \r\n");
 8005442:	4806      	ldr	r0, [pc, #24]	; (800545c <TelnetError+0x20>)
 8005444:	f00a faee 	bl	800fa24 <puts>
		mem_free(server);
 8005448:	4620      	mov	r0, r4
 800544a:	f005 ff4d 	bl	800b2e8 <mem_free>
}
 800544e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	IsConnected = false;
 8005452:	2200      	movs	r2, #0
 8005454:	4b02      	ldr	r3, [pc, #8]	; (8005460 <TelnetError+0x24>)
 8005456:	701a      	strb	r2, [r3, #0]
	InitializeTelnetServer();
 8005458:	f7ff bfb2 	b.w	80053c0 <InitializeTelnetServer>
 800545c:	080123c7 	.word	0x080123c7
 8005460:	20007d9e 	.word	0x20007d9e

08005464 <tcpWrite>:
	return (IsConnected);
 8005464:	4b09      	ldr	r3, [pc, #36]	; (800548c <tcpWrite+0x28>)
void tcpWrite(void *arg,uint16_t len){
 8005466:	b510      	push	{r4, lr}
	if(tcpIsConnected()){
 8005468:	781b      	ldrb	r3, [r3, #0]
void tcpWrite(void *arg,uint16_t len){
 800546a:	460a      	mov	r2, r1
	if(tcpIsConnected()){
 800546c:	b163      	cbz	r3, 8005488 <tcpWrite+0x24>
		tcp_write(telnet_server.pcb, arg, len, TCP_WRITE_FLAG_COPY);tcp_output(telnet_server.pcb);
 800546e:	4c08      	ldr	r4, [pc, #32]	; (8005490 <tcpWrite+0x2c>)
 8005470:	4601      	mov	r1, r0
 8005472:	2301      	movs	r3, #1
 8005474:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8005478:	f009 f8ca 	bl	800e610 <tcp_write>
 800547c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
}
 8005480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tcp_write(telnet_server.pcb, arg, len, TCP_WRITE_FLAG_COPY);tcp_output(telnet_server.pcb);
 8005484:	f009 bc4a 	b.w	800ed1c <tcp_output>
 8005488:	bd10      	pop	{r4, pc}
 800548a:	bf00      	nop
 800548c:	20007d9e 	.word	0x20007d9e
 8005490:	20007da8 	.word	0x20007da8

08005494 <TelnetRead>:
	uint16_t tail = tcp_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 8005494:	490a      	ldr	r1, [pc, #40]	; (80054c0 <TelnetRead+0x2c>)
	if (tcp_rx_buffer_head == tail) {
 8005496:	4a0b      	ldr	r2, [pc, #44]	; (80054c4 <TelnetRead+0x30>)
	uint16_t tail = tcp_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 8005498:	880b      	ldrh	r3, [r1, #0]
	if (tcp_rx_buffer_head == tail) {
 800549a:	8812      	ldrh	r2, [r2, #0]
	uint16_t tail = tcp_rx_buffer_tail; // Temporary serial_rx_buffer_tail (to optimize for volatile)
 800549c:	b29b      	uxth	r3, r3
	if (tcp_rx_buffer_head == tail) {
 800549e:	b292      	uxth	r2, r2
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00a      	beq.n	80054ba <TelnetRead+0x26>
	    uint8_t data = tcp_rx_buffer[tail];
 80054a4:	4a08      	ldr	r2, [pc, #32]	; (80054c8 <TelnetRead+0x34>)
 80054a6:	5cd0      	ldrb	r0, [r2, r3]
	    if (tail == TCP_RX_RING_BUFFER) { tail = 0; }
 80054a8:	f640 0201 	movw	r2, #2049	; 0x801
	    tail++;
 80054ac:	3301      	adds	r3, #1
 80054ae:	b29b      	uxth	r3, r3
	    if (tail == TCP_RX_RING_BUFFER) { tail = 0; }
 80054b0:	4293      	cmp	r3, r2
 80054b2:	bf08      	it	eq
 80054b4:	2300      	moveq	r3, #0
	    tcp_rx_buffer_tail = tail;
 80054b6:	800b      	strh	r3, [r1, #0]
	    return data;
 80054b8:	4770      	bx	lr
	    return SERIAL_NO_DATA;
 80054ba:	20ff      	movs	r0, #255	; 0xff
}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20007da2 	.word	0x20007da2
 80054c4:	20007da0 	.word	0x20007da0
 80054c8:	2000c1b8 	.word	0x2000c1b8

080054cc <TelnetClose>:
}
//
void TelnetClose(void) {
 80054cc:	b570      	push	{r4, r5, r6, lr}

	struct tcp_pcb *pcb = telnet_server.pcb;
 80054ce:	4e12      	ldr	r6, [pc, #72]	; (8005518 <TelnetClose+0x4c>)

	/* Remove all callbacks */
	tcp_arg(pcb, NULL);
 80054d0:	2100      	movs	r1, #0
	struct tcp_pcb *pcb = telnet_server.pcb;
 80054d2:	f8d6 4090 	ldr.w	r4, [r6, #144]	; 0x90
	tcp_sent(pcb, NULL);
	tcp_recv(pcb, NULL);
	tcp_err(pcb, NULL);
	tcp_poll(pcb, NULL, 0);
	/* Clear the telnet data structure pointer, to indicate that there is no longer a connection. */
	telnet_server.pcb = 0;
 80054d6:	2500      	movs	r5, #0
	tcp_arg(pcb, NULL);
 80054d8:	4620      	mov	r0, r4
 80054da:	f006 ffa1 	bl	800c420 <tcp_arg>
	tcp_sent(pcb, NULL);
 80054de:	4620      	mov	r0, r4
 80054e0:	2100      	movs	r1, #0
 80054e2:	f006 ffb9 	bl	800c458 <tcp_sent>
	tcp_recv(pcb, NULL);
 80054e6:	4620      	mov	r0, r4
 80054e8:	2100      	movs	r1, #0
 80054ea:	f006 ff9d 	bl	800c428 <tcp_recv>
	tcp_err(pcb, NULL);
 80054ee:	4620      	mov	r0, r4
 80054f0:	2100      	movs	r1, #0
 80054f2:	f006 ffc7 	bl	800c484 <tcp_err>
	tcp_poll(pcb, NULL, 0);
 80054f6:	2200      	movs	r2, #0
 80054f8:	4620      	mov	r0, r4
 80054fa:	4611      	mov	r1, r2
 80054fc:	f006 ffe0 	bl	800c4c0 <tcp_poll>
	/* Close tcp connection */
	tcp_close(pcb);
 8005500:	4620      	mov	r0, r4
	telnet_server.pcb = 0;
 8005502:	f8c6 5090 	str.w	r5, [r6, #144]	; 0x90
	tcp_close(pcb);
 8005506:	f007 faeb 	bl	800cae0 <tcp_close>
	IsConnected = false;
 800550a:	4b04      	ldr	r3, [pc, #16]	; (800551c <TelnetClose+0x50>)
 800550c:	701d      	strb	r5, [r3, #0]
	/* Re-initialize the Telnet Server */
	InitializeTelnetServer();
}
 800550e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	InitializeTelnetServer();
 8005512:	f7ff bf55 	b.w	80053c0 <InitializeTelnetServer>
 8005516:	bf00      	nop
 8005518:	20007da8 	.word	0x20007da8
 800551c:	20007d9e 	.word	0x20007d9e

08005520 <TelnetReceive>:
static err_t TelnetReceive(void *arg, struct tcp_pcb *pcb, struct pbuf *p,err_t err) {
 8005520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005524:	460e      	mov	r6, r1
 8005526:	4614      	mov	r4, r2
 8005528:	461d      	mov	r5, r3
	if (arg != NULL) {
 800552a:	2800      	cmp	r0, #0
 800552c:	d069      	beq.n	8005602 <TelnetReceive+0xe2>
		if ((err == ERR_OK) && (p != NULL)) {
 800552e:	2b00      	cmp	r3, #0
 8005530:	d167      	bne.n	8005602 <TelnetReceive+0xe2>
 8005532:	2a00      	cmp	r2, #0
 8005534:	f000 80bf 	beq.w	80056b6 <TelnetReceive+0x196>
			tcp_recved(pcb, p->tot_len);
 8005538:	8911      	ldrh	r1, [r2, #8]
 800553a:	4630      	mov	r0, r6
 800553c:	f006 ff04 	bl	800c348 <tcp_recved>
			recv=(char *)p->payload;
 8005540:	6860      	ldr	r0, [r4, #4]
			switch (recv[0]) {
 8005542:	7802      	ldrb	r2, [r0, #0]
 8005544:	2a95      	cmp	r2, #149	; 0x95
 8005546:	d076      	beq.n	8005636 <TelnetReceive+0x116>
 8005548:	d829      	bhi.n	800559e <TelnetReceive+0x7e>
 800554a:	2a84      	cmp	r2, #132	; 0x84
 800554c:	d069      	beq.n	8005622 <TelnetReceive+0x102>
 800554e:	d817      	bhi.n	8005580 <TelnetReceive+0x60>
 8005550:	2a3f      	cmp	r2, #63	; 0x3f
 8005552:	d059      	beq.n	8005608 <TelnetReceive+0xe8>
 8005554:	d80c      	bhi.n	8005570 <TelnetReceive+0x50>
 8005556:	2a21      	cmp	r2, #33	; 0x21
 8005558:	d05b      	beq.n	8005612 <TelnetReceive+0xf2>
 800555a:	2a26      	cmp	r2, #38	; 0x26
 800555c:	d04c      	beq.n	80055f8 <TelnetReceive+0xd8>
 800555e:	4622      	mov	r2, r4
								next_head = tcp_rx_buffer_head + 1;
 8005560:	4d57      	ldr	r5, [pc, #348]	; (80056c0 <TelnetReceive+0x1a0>)
								if (next_head == TCP_RX_RING_BUFFER) { next_head = 0; }
 8005562:	f640 0701 	movw	r7, #2049	; 0x801
								if (next_head != tcp_rx_buffer_tail) {
 8005566:	f8df e16c 	ldr.w	lr, [pc, #364]	; 80056d4 <TelnetReceive+0x1b4>
									tcp_rx_buffer[tcp_rx_buffer_head] = pucData[ulIdx];
 800556a:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80056d8 <TelnetReceive+0x1b8>
 800556e:	e0a0      	b.n	80056b2 <TelnetReceive+0x192>
			switch (recv[0]) {
 8005570:	2a5e      	cmp	r2, #94	; 0x5e
 8005572:	d050      	beq.n	8005616 <TelnetReceive+0xf6>
 8005574:	2a7e      	cmp	r2, #126	; 0x7e
 8005576:	d1f2      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_CYCLE_START:   		  system_set_exec_state_flag(EXEC_CYCLE_START); break;  	// Set as true
 8005578:	2002      	movs	r0, #2
				case CMD_FEED_HOLD:     		  system_set_exec_state_flag(EXEC_FEED_HOLD); break;    	// Set as true
 800557a:	f7ff fe17 	bl	80051ac <system_set_exec_state_flag>
 800557e:	e03d      	b.n	80055fc <TelnetReceive+0xdc>
			switch (recv[0]) {
 8005580:	2a92      	cmp	r2, #146	; 0x92
 8005582:	d054      	beq.n	800562e <TelnetReceive+0x10e>
 8005584:	d805      	bhi.n	8005592 <TelnetReceive+0x72>
 8005586:	2a90      	cmp	r2, #144	; 0x90
 8005588:	d04d      	beq.n	8005626 <TelnetReceive+0x106>
 800558a:	2a91      	cmp	r2, #145	; 0x91
 800558c:	d1e7      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_FEED_OVR_COARSE_PLUS:    system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_PLUS); break;
 800558e:	2002      	movs	r0, #2
 8005590:	e04a      	b.n	8005628 <TelnetReceive+0x108>
			switch (recv[0]) {
 8005592:	2a93      	cmp	r2, #147	; 0x93
 8005594:	d04d      	beq.n	8005632 <TelnetReceive+0x112>
 8005596:	2a94      	cmp	r2, #148	; 0x94
 8005598:	d1e1      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_FEED_OVR_FINE_MINUS:     system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_MINUS); break;
 800559a:	2010      	movs	r0, #16
 800559c:	e044      	b.n	8005628 <TelnetReceive+0x108>
			switch (recv[0]) {
 800559e:	2a9c      	cmp	r2, #156	; 0x9c
 80055a0:	d053      	beq.n	800564a <TelnetReceive+0x12a>
 80055a2:	d80e      	bhi.n	80055c2 <TelnetReceive+0xa2>
 80055a4:	2a99      	cmp	r2, #153	; 0x99
 80055a6:	d04a      	beq.n	800563e <TelnetReceive+0x11e>
 80055a8:	d805      	bhi.n	80055b6 <TelnetReceive+0x96>
 80055aa:	2a96      	cmp	r2, #150	; 0x96
 80055ac:	d045      	beq.n	800563a <TelnetReceive+0x11a>
 80055ae:	2a97      	cmp	r2, #151	; 0x97
 80055b0:	d1d5      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_RAPID_OVR_LOW:           system_set_exec_motion_override_flag(EXEC_RAPID_OVR_LOW); break;
 80055b2:	2080      	movs	r0, #128	; 0x80
 80055b4:	e038      	b.n	8005628 <TelnetReceive+0x108>
			switch (recv[0]) {
 80055b6:	2a9a      	cmp	r2, #154	; 0x9a
 80055b8:	d045      	beq.n	8005646 <TelnetReceive+0x126>
 80055ba:	2a9b      	cmp	r2, #155	; 0x9b
 80055bc:	d1cf      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_SPINDLE_OVR_COARSE_MINUS: system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_MINUS); break;
 80055be:	2004      	movs	r0, #4
 80055c0:	e03e      	b.n	8005640 <TelnetReceive+0x120>
			switch (recv[0]) {
 80055c2:	2aa0      	cmp	r2, #160	; 0xa0
 80055c4:	d045      	beq.n	8005652 <TelnetReceive+0x132>
 80055c6:	d805      	bhi.n	80055d4 <TelnetReceive+0xb4>
 80055c8:	2a9d      	cmp	r2, #157	; 0x9d
 80055ca:	d040      	beq.n	800564e <TelnetReceive+0x12e>
 80055cc:	2a9e      	cmp	r2, #158	; 0x9e
 80055ce:	d1c6      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_SPINDLE_OVR_STOP:         system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_STOP); break;
 80055d0:	2020      	movs	r0, #32
 80055d2:	e035      	b.n	8005640 <TelnetReceive+0x120>
			switch (recv[0]) {
 80055d4:	2aa2      	cmp	r2, #162	; 0xa2
 80055d6:	d040      	beq.n	800565a <TelnetReceive+0x13a>
 80055d8:	d33d      	bcc.n	8005656 <TelnetReceive+0x136>
 80055da:	2aa3      	cmp	r2, #163	; 0xa3
 80055dc:	d1bf      	bne.n	800555e <TelnetReceive+0x3e>
				case CMD_MAX_FEED_RATE_COARSE_MINUS : if(settings.max_feed_rate > DEFAULT_MIN_FEED_RATE)  settings.max_feed_rate -= 1000 ; break ;
 80055de:	4d39      	ldr	r5, [pc, #228]	; (80056c4 <TelnetReceive+0x1a4>)
 80055e0:	4939      	ldr	r1, [pc, #228]	; (80056c8 <TelnetReceive+0x1a8>)
 80055e2:	f8d5 60b0 	ldr.w	r6, [r5, #176]	; 0xb0
 80055e6:	4630      	mov	r0, r6
 80055e8:	f7fb fdc4 	bl	8001174 <__aeabi_fcmpgt>
 80055ec:	b130      	cbz	r0, 80055fc <TelnetReceive+0xdc>
 80055ee:	4936      	ldr	r1, [pc, #216]	; (80056c8 <TelnetReceive+0x1a8>)
 80055f0:	4630      	mov	r0, r6
 80055f2:	f7fb faf9 	bl	8000be8 <__aeabi_fsub>
 80055f6:	e03d      	b.n	8005674 <TelnetReceive+0x154>
				case CMD_RESET:         		  mc_reset(); break;
 80055f8:	f7fd fb36 	bl	8002c68 <mc_reset>
			pbuf_free(p);
 80055fc:	4620      	mov	r0, r4
 80055fe:	f006 fa91 	bl	800bb24 <pbuf_free>
}
 8005602:	2000      	movs	r0, #0
 8005604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				case CMD_STATUS_REPORT: 		  report(REPORT_TYPE_REAL,0); break;
 8005608:	4629      	mov	r1, r5
 800560a:	2002      	movs	r0, #2
 800560c:	f7fe fb64 	bl	8003cd8 <report>
 8005610:	e7f4      	b.n	80055fc <TelnetReceive+0xdc>
				case CMD_FEED_HOLD:     		  system_set_exec_state_flag(EXEC_FEED_HOLD); break;    	// Set as true
 8005612:	2008      	movs	r0, #8
 8005614:	e7b1      	b.n	800557a <TelnetReceive+0x5a>
				case CMD_KILL_ALARM :   		  sys.state = STATE_IDLE;sys.abort = true;break ; 			// kill alarm
 8005616:	2200      	movs	r2, #0
 8005618:	4b2c      	ldr	r3, [pc, #176]	; (80056cc <TelnetReceive+0x1ac>)
 800561a:	701a      	strb	r2, [r3, #0]
 800561c:	2201      	movs	r2, #1
 800561e:	705a      	strb	r2, [r3, #1]
 8005620:	e7ec      	b.n	80055fc <TelnetReceive+0xdc>
				case CMD_SAFETY_DOOR:			  system_set_exec_state_flag(EXEC_SAFETY_DOOR);break ;
 8005622:	2020      	movs	r0, #32
 8005624:	e7a9      	b.n	800557a <TelnetReceive+0x5a>
				case CMD_FEED_OVR_RESET:          system_set_exec_motion_override_flag(EXEC_FEED_OVR_RESET); break;
 8005626:	2001      	movs	r0, #1
				case CMD_FEED_OVR_COARSE_PLUS:    system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_PLUS); break;
 8005628:	f7ff fddc 	bl	80051e4 <system_set_exec_motion_override_flag>
 800562c:	e7e6      	b.n	80055fc <TelnetReceive+0xdc>
				case CMD_FEED_OVR_COARSE_MINUS:   system_set_exec_motion_override_flag(EXEC_FEED_OVR_COARSE_MINUS); break;
 800562e:	2004      	movs	r0, #4
 8005630:	e7fa      	b.n	8005628 <TelnetReceive+0x108>
				case CMD_FEED_OVR_FINE_PLUS:      system_set_exec_motion_override_flag(EXEC_FEED_OVR_FINE_PLUS); break;
 8005632:	2008      	movs	r0, #8
 8005634:	e7f8      	b.n	8005628 <TelnetReceive+0x108>
				case CMD_RAPID_OVR_RESET:         system_set_exec_motion_override_flag(EXEC_RAPID_OVR_RESET); break;
 8005636:	2020      	movs	r0, #32
 8005638:	e7f6      	b.n	8005628 <TelnetReceive+0x108>
				case CMD_RAPID_OVR_MEDIUM:        system_set_exec_motion_override_flag(EXEC_RAPID_OVR_MEDIUM); break;
 800563a:	2040      	movs	r0, #64	; 0x40
 800563c:	e7f4      	b.n	8005628 <TelnetReceive+0x108>
				case CMD_SPINDLE_OVR_RESET:        system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_RESET); break;
 800563e:	2001      	movs	r0, #1
				case CMD_COOLANT_MIST_OVR_TOGGLE:  system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
 8005640:	f7ff fdd8 	bl	80051f4 <system_set_exec_accessory_override_flag>
 8005644:	e7da      	b.n	80055fc <TelnetReceive+0xdc>
				case CMD_SPINDLE_OVR_COARSE_PLUS:  system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_COARSE_PLUS); break;
 8005646:	2002      	movs	r0, #2
 8005648:	e7fa      	b.n	8005640 <TelnetReceive+0x120>
				case CMD_SPINDLE_OVR_FINE_PLUS:    system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_PLUS); break;
 800564a:	2008      	movs	r0, #8
 800564c:	e7f8      	b.n	8005640 <TelnetReceive+0x120>
				case CMD_SPINDLE_OVR_FINE_MINUS:   system_set_exec_accessory_override_flag(EXEC_SPINDLE_OVR_FINE_MINUS); break;
 800564e:	2010      	movs	r0, #16
 8005650:	e7f6      	b.n	8005640 <TelnetReceive+0x120>
				case CMD_COOLANT_FLOOD_OVR_TOGGLE: system_set_exec_accessory_override_flag(EXEC_COOLANT_FLOOD_OVR_TOGGLE); break;
 8005652:	2040      	movs	r0, #64	; 0x40
 8005654:	e7f4      	b.n	8005640 <TelnetReceive+0x120>
				case CMD_COOLANT_MIST_OVR_TOGGLE:  system_set_exec_accessory_override_flag(EXEC_COOLANT_MIST_OVR_TOGGLE); break;
 8005656:	2080      	movs	r0, #128	; 0x80
 8005658:	e7f2      	b.n	8005640 <TelnetReceive+0x120>
				case CMD_MAX_FEED_RATE_COARSE_PLUS  : if(settings.max_feed_rate < DEFAULT_MAX_FEED_RATE)  settings.max_feed_rate += 1000 ; break ;
 800565a:	4d1a      	ldr	r5, [pc, #104]	; (80056c4 <TelnetReceive+0x1a4>)
 800565c:	491c      	ldr	r1, [pc, #112]	; (80056d0 <TelnetReceive+0x1b0>)
 800565e:	f8d5 60b0 	ldr.w	r6, [r5, #176]	; 0xb0
 8005662:	4630      	mov	r0, r6
 8005664:	f7fb fd68 	bl	8001138 <__aeabi_fcmplt>
 8005668:	2800      	cmp	r0, #0
 800566a:	d0c7      	beq.n	80055fc <TelnetReceive+0xdc>
 800566c:	4916      	ldr	r1, [pc, #88]	; (80056c8 <TelnetReceive+0x1a8>)
 800566e:	4630      	mov	r0, r6
 8005670:	f7fb fabc 	bl	8000bec <__addsf3>
				case CMD_MAX_FEED_RATE_COARSE_MINUS : if(settings.max_feed_rate > DEFAULT_MIN_FEED_RATE)  settings.max_feed_rate -= 1000 ; break ;
 8005674:	f8c5 00b0 	str.w	r0, [r5, #176]	; 0xb0
 8005678:	e7c0      	b.n	80055fc <TelnetReceive+0xdc>
							if (pucData[ulIdx] < 0x7F){
 800567a:	f811 8b01 	ldrb.w	r8, [r1], #1
 800567e:	f1b8 0f7e 	cmp.w	r8, #126	; 0x7e
 8005682:	d80f      	bhi.n	80056a4 <TelnetReceive+0x184>
								next_head = tcp_rx_buffer_head + 1;
 8005684:	882b      	ldrh	r3, [r5, #0]
								if (next_head != tcp_rx_buffer_tail) {
 8005686:	f8be 6000 	ldrh.w	r6, [lr]
								next_head = tcp_rx_buffer_head + 1;
 800568a:	3301      	adds	r3, #1
 800568c:	b29b      	uxth	r3, r3
								if (next_head == TCP_RX_RING_BUFFER) { next_head = 0; }
 800568e:	42bb      	cmp	r3, r7
 8005690:	bf08      	it	eq
 8005692:	2300      	moveq	r3, #0
								if (next_head != tcp_rx_buffer_tail) {
 8005694:	b2b6      	uxth	r6, r6
 8005696:	429e      	cmp	r6, r3
									tcp_rx_buffer[tcp_rx_buffer_head] = pucData[ulIdx];
 8005698:	bf1f      	itttt	ne
 800569a:	882e      	ldrhne	r6, [r5, #0]
									tcp_rx_buffer_head = next_head;
 800569c:	802b      	strhne	r3, [r5, #0]
									tcp_rx_buffer[tcp_rx_buffer_head] = pucData[ulIdx];
 800569e:	b2b6      	uxthne	r6, r6
 80056a0:	f80c 8006 	strbne.w	r8, [ip, r6]
						for (ulIdx = 0; ulIdx < q->len; ulIdx++) {
 80056a4:	8956      	ldrh	r6, [r2, #10]
 80056a6:	1a0b      	subs	r3, r1, r0
 80056a8:	42b3      	cmp	r3, r6
 80056aa:	d3e6      	bcc.n	800567a <TelnetReceive+0x15a>
					for (q = p, pucData = (unsigned char*) q->payload; q != NULL;q = q->next) {
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	d0a4      	beq.n	80055fc <TelnetReceive+0xdc>
								if (next_head == TCP_RX_RING_BUFFER) { next_head = 0; }
 80056b2:	4601      	mov	r1, r0
 80056b4:	e7f6      	b.n	80056a4 <TelnetReceive+0x184>
			server->length = 0;
 80056b6:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
			TelnetClose();
 80056ba:	f7ff ff07 	bl	80054cc <TelnetClose>
 80056be:	e7a0      	b.n	8005602 <TelnetReceive+0xe2>
 80056c0:	20007da0 	.word	0x20007da0
 80056c4:	2000c01c 	.word	0x2000c01c
 80056c8:	447a0000 	.word	0x447a0000
 80056cc:	2000ca14 	.word	0x2000ca14
 80056d0:	47435000 	.word	0x47435000
 80056d4:	20007da2 	.word	0x20007da2
 80056d8:	2000c1b8 	.word	0x2000c1b8

080056dc <TelnetPoll>:
err_t TelnetPoll(void *arg, struct tcp_pcb *tpcb) {
 80056dc:	b538      	push	{r3, r4, r5, lr}
	if (server != NULL) {
 80056de:	4604      	mov	r4, r0
 80056e0:	b300      	cbz	r0, 8005724 <TelnetPoll+0x48>
		unsigned long length = server->length;
 80056e2:	f8d0 5088 	ldr.w	r5, [r0, #136]	; 0x88
		if ((server->pcb != NULL) && (length != 0)) {
 80056e6:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
 80056ea:	b180      	cbz	r0, 800570e <TelnetPoll+0x32>
 80056ec:	b17d      	cbz	r5, 800570e <TelnetPoll+0x32>
			tcp_write(server->pcb, server->buffer, length, TCP_WRITE_FLAG_COPY);
 80056ee:	b2aa      	uxth	r2, r5
 80056f0:	2301      	movs	r3, #1
 80056f2:	f104 0108 	add.w	r1, r4, #8
 80056f6:	f008 ff8b 	bl	800e610 <tcp_write>
			server->outstanding += length;
 80056fa:	6823      	ldr	r3, [r4, #0]
			tcp_output(server->pcb);
 80056fc:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
			server->outstanding += length;
 8005700:	441d      	add	r5, r3
 8005702:	6025      	str	r5, [r4, #0]
			tcp_output(server->pcb);
 8005704:	f009 fb0a 	bl	800ed1c <tcp_output>
			server->length = 0;
 8005708:	2300      	movs	r3, #0
 800570a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
		if (server->pcb && (server->outstanding == 0) && (server->close != 0)) {
 800570e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8005712:	b130      	cbz	r0, 8005722 <TelnetPoll+0x46>
 8005714:	6825      	ldr	r5, [r4, #0]
 8005716:	b91d      	cbnz	r5, 8005720 <TelnetPoll+0x44>
 8005718:	6860      	ldr	r0, [r4, #4]
 800571a:	b110      	cbz	r0, 8005722 <TelnetPoll+0x46>
			TelnetClose();
 800571c:	f7ff fed6 	bl	80054cc <TelnetClose>
		ret_err = ERR_OK;
 8005720:	2000      	movs	r0, #0
}
 8005722:	bd38      	pop	{r3, r4, r5, pc}
		tcp_abort(tpcb);
 8005724:	4608      	mov	r0, r1
 8005726:	f007 faf3 	bl	800cd10 <tcp_abort>
		ret_err = ERR_ABRT;
 800572a:	f06f 000c 	mvn.w	r0, #12
 800572e:	bd38      	pop	{r3, r4, r5, pc}

08005730 <toolCurrentChange>:
  memset(Tool.position, 0, sizeof(float)*N_AXIS);
  gc_state.modal.tool_length = TOOL_LENGTH_OFFSET_CANCEL;
  gc_state.tool_length_offset = 0.0;
}
//
void toolCurrentChange(){
 8005730:	b570      	push	{r4, r5, r6, lr}
 8005732:	b088      	sub	sp, #32
  plan_line_data_t pl_data = {0};
 8005734:	2214      	movs	r2, #20
 8005736:	2100      	movs	r1, #0
 8005738:	a803      	add	r0, sp, #12
 800573a:	f00a f8f7 	bl	800f92c <memset>
  float position[N_AXIS]   = {0.0};
 800573e:	2300      	movs	r3, #0
  if(sys.state == STATE_CHECK_MODE){
 8005740:	4e18      	ldr	r6, [pc, #96]	; (80057a4 <toolCurrentChange+0x74>)
  float position[N_AXIS]   = {0.0};
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	9301      	str	r3, [sp, #4]
 8005746:	9302      	str	r3, [sp, #8]
  if(sys.state == STATE_CHECK_MODE){
 8005748:	7833      	ldrb	r3, [r6, #0]
 800574a:	2b02      	cmp	r3, #2
 800574c:	d027      	beq.n	800579e <toolCurrentChange+0x6e>
    return;
	}
  // Wait until queue is processed
  protocol_buffer_synchronize();
 800574e:	f7fe fab1 	bl	8003cb4 <protocol_buffer_synchronize>
  // Don't move XY. Go to Z 0
	system_convert_array_steps_to_mpos(position, sys_position);
 8005752:	4915      	ldr	r1, [pc, #84]	; (80057a8 <toolCurrentChange+0x78>)
 8005754:	4668      	mov	r0, sp
 8005756:	f7ff fd71 	bl	800523c <system_convert_array_steps_to_mpos>
	position[Z_AXIS] = 0.0;
 800575a:	2300      	movs	r3, #0
	memcpy(Tool.position, position, sizeof(float)*N_AXIS);
 800575c:	4d13      	ldr	r5, [pc, #76]	; (80057ac <toolCurrentChange+0x7c>)
	position[Z_AXIS] = 0.0;
 800575e:	9302      	str	r3, [sp, #8]
  //System_SetExecStateFlag(EXEC_TOOL_CHANGE);
  pl_data.feed_rate = 0.0;
 8005760:	9303      	str	r3, [sp, #12]
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
  //pl_data.backlash_motion = 0;
  pl_data.spindle_speed = 0;
 8005762:	9304      	str	r3, [sp, #16]
  pl_data.line_number = gc_state.line_number;
 8005764:	4b12      	ldr	r3, [pc, #72]	; (80057b0 <toolCurrentChange+0x80>)
	memcpy(Tool.position, position, sizeof(float)*N_AXIS);
 8005766:	e89d 0007 	ldmia.w	sp, {r0, r1, r2}
 800576a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 800576e:	f89d 2014 	ldrb.w	r2, [sp, #20]
  pl_data.line_number = gc_state.line_number;
 8005772:	699b      	ldr	r3, [r3, #24]
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 8005774:	f042 0201 	orr.w	r2, r2, #1

	mc_line(position, &pl_data);
 8005778:	a903      	add	r1, sp, #12
 800577a:	4668      	mov	r0, sp
  pl_data.line_number = gc_state.line_number;
 800577c:	9306      	str	r3, [sp, #24]
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 800577e:	f88d 2014 	strb.w	r2, [sp, #20]
	mc_line(position, &pl_data);
 8005782:	f7fc fff5 	bl	8002770 <mc_line>
	delay_ms(20);
 8005786:	2014      	movs	r0, #20
 8005788:	f7fd fb20 	bl	8002dcc <delay_ms>

	spindle_stop();
 800578c:	f7fe fd56 	bl	800423c <spindle_stop>
	// Wait until queue is processed
  protocol_buffer_synchronize();
 8005790:	f7fe fa90 	bl	8003cb4 <protocol_buffer_synchronize>
  // Wait until move is finished
  while(sys.state != STATE_IDLE);
 8005794:	7833      	ldrb	r3, [r6, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1fd      	bne.n	8005796 <toolCurrentChange+0x66>
  //sys.state = STATE_TOOL_CHANGE;
  gc_sync_position();
 800579a:	f7fb fee5 	bl	8001568 <gc_sync_position>
}
 800579e:	b008      	add	sp, #32
 80057a0:	bd70      	pop	{r4, r5, r6, pc}
 80057a2:	bf00      	nop
 80057a4:	2000ca14 	.word	0x2000ca14
 80057a8:	2000ca3c 	.word	0x2000ca3c
 80057ac:	2000c9c8 	.word	0x2000c9c8
 80057b0:	2000bf88 	.word	0x2000bf88
 80057b4:	00000000 	.word	0x00000000

080057b8 <toolProbeTLS>:
//
void toolProbeTLS(){
 80057b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  plan_line_data_t pl_data = {0};
  float position[N_AXIS] = {0.0};
 80057bc:	2400      	movs	r4, #0
void toolProbeTLS(){
 80057be:	b088      	sub	sp, #32
  plan_line_data_t pl_data = {0};
 80057c0:	2214      	movs	r2, #20
 80057c2:	2100      	movs	r1, #0
 80057c4:	a803      	add	r0, sp, #12
 80057c6:	f00a f8b1 	bl	800f92c <memset>
  uint8_t flags = 0;

  if(sys.state == STATE_CHECK_MODE || settings.tls_valid == TOOL_NO_VALID){
 80057ca:	4b4d      	ldr	r3, [pc, #308]	; (8005900 <toolProbeTLS+0x148>)
  float position[N_AXIS] = {0.0};
 80057cc:	9400      	str	r4, [sp, #0]
  if(sys.state == STATE_CHECK_MODE || settings.tls_valid == TOOL_NO_VALID){
 80057ce:	781b      	ldrb	r3, [r3, #0]
  float position[N_AXIS] = {0.0};
 80057d0:	9401      	str	r4, [sp, #4]
  if(sys.state == STATE_CHECK_MODE || settings.tls_valid == TOOL_NO_VALID){
 80057d2:	2b02      	cmp	r3, #2
  float position[N_AXIS] = {0.0};
 80057d4:	9402      	str	r4, [sp, #8]
  if(sys.state == STATE_CHECK_MODE || settings.tls_valid == TOOL_NO_VALID){
 80057d6:	d07b      	beq.n	80058d0 <toolProbeTLS+0x118>
 80057d8:	4f4a      	ldr	r7, [pc, #296]	; (8005904 <toolProbeTLS+0x14c>)
 80057da:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d076      	beq.n	80058d0 <toolProbeTLS+0x118>
		return;
	}
	// Move to XY position of TLS
	system_convert_array_steps_to_mpos(position, settings.tls_position);
	position[Z_AXIS] = 0.0;
 80057e2:	2600      	movs	r6, #0
	system_convert_array_steps_to_mpos(position, settings.tls_position);
 80057e4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80057e8:	4668      	mov	r0, sp
 80057ea:	f7ff fd27 	bl	800523c <system_convert_array_steps_to_mpos>
  // Set-up planer
  pl_data.feed_rate = 0.0;
	pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80057ee:	f89d 3014 	ldrb.w	r3, [sp, #20]
  //pl_data.backlash_motion = 0;
  pl_data.spindle_speed = 0;
  pl_data.line_number = gc_state.line_number;
 80057f2:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8005924 <toolProbeTLS+0x16c>
	pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80057f6:	f043 0301 	orr.w	r3, r3, #1
 80057fa:	f88d 3014 	strb.w	r3, [sp, #20]
  pl_data.line_number = gc_state.line_number;
 80057fe:	f8d8 3018 	ldr.w	r3, [r8, #24]
  // Move to X/Y position of TLS
	mc_line(position, &pl_data);
 8005802:	a903      	add	r1, sp, #12
 8005804:	4668      	mov	r0, sp
  pl_data.line_number = gc_state.line_number;
 8005806:	9306      	str	r3, [sp, #24]
	position[Z_AXIS] = 0.0;
 8005808:	9602      	str	r6, [sp, #8]
  pl_data.feed_rate = 0.0;
 800580a:	9603      	str	r6, [sp, #12]
  pl_data.spindle_speed = 0;
 800580c:	9604      	str	r6, [sp, #16]
	mc_line(position, &pl_data);
 800580e:	f7fc ffaf 	bl	8002770 <mc_line>
  // Move down with offset (for tool)
	position[Z_AXIS] = (settings.tls_position[Z_AXIS] / settings.steps_per_mm[Z_AXIS]) + 90.0;
 8005812:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005814:	f7fb fa9e 	bl	8000d54 <__aeabi_i2f>
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	f7fb fba3 	bl	8000f64 <__aeabi_fdiv>
 800581e:	493a      	ldr	r1, [pc, #232]	; (8005908 <toolProbeTLS+0x150>)
 8005820:	f7fb f9e4 	bl	8000bec <__addsf3>
	mc_line(position, &pl_data);
	// Wait until queue is processed
  protocol_buffer_synchronize();
  // Set up fast probing
  pl_data.feed_rate = 200.0;
 8005824:	4d39      	ldr	r5, [pc, #228]	; (800590c <toolProbeTLS+0x154>)
	mc_line(position, &pl_data);
 8005826:	a903      	add	r1, sp, #12
	position[Z_AXIS] = (settings.tls_position[Z_AXIS] / settings.steps_per_mm[Z_AXIS]) + 90.0;
 8005828:	9002      	str	r0, [sp, #8]
	mc_line(position, &pl_data);
 800582a:	4668      	mov	r0, sp
 800582c:	f7fc ffa0 	bl	8002770 <mc_line>
  protocol_buffer_synchronize();
 8005830:	f7fe fa40 	bl	8003cb4 <protocol_buffer_synchronize>
	pl_data.condition = 0; // Reset rapid motion condition flag.
  // Probe TLS fast
  position[Z_AXIS] -= 200.0;
 8005834:	9802      	ldr	r0, [sp, #8]
 8005836:	4629      	mov	r1, r5
  pl_data.feed_rate = 200.0;
 8005838:	9503      	str	r5, [sp, #12]
	pl_data.condition = 0; // Reset rapid motion condition flag.
 800583a:	f88d 4014 	strb.w	r4, [sp, #20]
  position[Z_AXIS] -= 200.0;
 800583e:	f7fb f9d3 	bl	8000be8 <__aeabi_fsub>
  uint8_t ret = mc_probe_cycle(position, &pl_data, flags);
 8005842:	4622      	mov	r2, r4
  position[Z_AXIS] -= 200.0;
 8005844:	9002      	str	r0, [sp, #8]
  uint8_t ret = mc_probe_cycle(position, &pl_data, flags);
 8005846:	a903      	add	r1, sp, #12
 8005848:	4668      	mov	r0, sp
 800584a:	f7fd f9a9 	bl	8002ba0 <mc_probe_cycle>
  if(ret != GC_PROBE_FOUND){
 800584e:	2801      	cmp	r0, #1
 8005850:	d13e      	bne.n	80058d0 <toolProbeTLS+0x118>
    return;// Error
  }
  // Get current position
  system_convert_array_steps_to_mpos(position, sys_position);
 8005852:	492f      	ldr	r1, [pc, #188]	; (8005910 <toolProbeTLS+0x158>)
 8005854:	4668      	mov	r0, sp
 8005856:	f7ff fcf1 	bl	800523c <system_convert_array_steps_to_mpos>
  position[Z_AXIS] += 1.8;
 800585a:	9802      	ldr	r0, [sp, #8]
 800585c:	f7fa fe24 	bl	80004a8 <__aeabi_f2d>
 8005860:	a325      	add	r3, pc, #148	; (adr r3, 80058f8 <toolProbeTLS+0x140>)
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	f7fa fcc1 	bl	80001ec <__adddf3>
 800586a:	f7fb f969 	bl	8000b40 <__aeabi_d2f>
  // Move up a little bit for slow probing
  pl_data.feed_rate = 200.0;
  mc_line(position, &pl_data);
 800586e:	a903      	add	r1, sp, #12
  position[Z_AXIS] += 1.8;
 8005870:	9002      	str	r0, [sp, #8]
  mc_line(position, &pl_data);
 8005872:	4668      	mov	r0, sp
  pl_data.feed_rate = 200.0;
 8005874:	9503      	str	r5, [sp, #12]
  mc_line(position, &pl_data);
 8005876:	f7fc ff7b 	bl	8002770 <mc_line>
  // Probe TLS slow
  pl_data.feed_rate = 15.0;
 800587a:	4b26      	ldr	r3, [pc, #152]	; (8005914 <toolProbeTLS+0x15c>)
  position[Z_AXIS] -= 200;
 800587c:	9802      	ldr	r0, [sp, #8]
 800587e:	4629      	mov	r1, r5
  pl_data.feed_rate = 15.0;
 8005880:	9303      	str	r3, [sp, #12]
  position[Z_AXIS] -= 200;
 8005882:	f7fb f9b1 	bl	8000be8 <__aeabi_fsub>
  ret = mc_probe_cycle(position, &pl_data, flags);
 8005886:	4622      	mov	r2, r4
  position[Z_AXIS] -= 200;
 8005888:	9002      	str	r0, [sp, #8]
  ret = mc_probe_cycle(position, &pl_data, flags);
 800588a:	a903      	add	r1, sp, #12
 800588c:	4668      	mov	r0, sp
 800588e:	f7fd f987 	bl	8002ba0 <mc_probe_cycle>
  if(ret != GC_PROBE_FOUND){
 8005892:	2801      	cmp	r0, #1
 8005894:	d11c      	bne.n	80058d0 <toolProbeTLS+0x118>
    // Error
    return;
  }

  if(Tool.isFirst){
 8005896:	4b20      	ldr	r3, [pc, #128]	; (8005918 <toolProbeTLS+0x160>)
 8005898:	4a20      	ldr	r2, [pc, #128]	; (800591c <toolProbeTLS+0x164>)
 800589a:	7819      	ldrb	r1, [r3, #0]
 800589c:	b1d9      	cbz	r1, 80058d6 <toolProbeTLS+0x11e>
    // Save first tool as reference
    Tool.isFirst = 0;
    Tool.referense = sys_probe_position[Z_AXIS];
 800589e:	6892      	ldr	r2, [r2, #8]
    Tool.isFirst = 0;
 80058a0:	701c      	strb	r4, [r3, #0]
    Tool.referense = sys_probe_position[Z_AXIS];
 80058a2:	609a      	str	r2, [r3, #8]
    // Apply offset as dynamic tool length offset
    gc_state.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
    gc_state.tool_length_offset = Tool.offset / settings.steps_per_mm[Z_AXIS];
  }

  delay_ms(5);
 80058a4:	2005      	movs	r0, #5
 80058a6:	f7fd fa91 	bl	8002dcc <delay_ms>
  // Move Z up
  position[Z_AXIS] = 0.0;
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80058aa:	f89d 3014 	ldrb.w	r3, [sp, #20]

  mc_line(position, &pl_data);
 80058ae:	a903      	add	r1, sp, #12
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80058b0:	f043 0301 	orr.w	r3, r3, #1
  mc_line(position, &pl_data);
 80058b4:	4668      	mov	r0, sp
  pl_data.condition |= PL_COND_FLAG_RAPID_MOTION; // Set rapid motion condition flag.
 80058b6:	f88d 3014 	strb.w	r3, [sp, #20]
  position[Z_AXIS] = 0.0;
 80058ba:	9602      	str	r6, [sp, #8]
  mc_line(position, &pl_data);
 80058bc:	f7fc ff58 	bl	8002770 <mc_line>
  // Move back to initial tc position
  mc_line(Tool.position, &pl_data);
 80058c0:	a903      	add	r1, sp, #12
 80058c2:	4817      	ldr	r0, [pc, #92]	; (8005920 <toolProbeTLS+0x168>)
 80058c4:	f7fc ff54 	bl	8002770 <mc_line>
  // Wait until queue is processed
  protocol_buffer_synchronize();
 80058c8:	f7fe f9f4 	bl	8003cb4 <protocol_buffer_synchronize>
  gc_sync_position();
 80058cc:	f7fb fe4c 	bl	8001568 <gc_sync_position>
}
 80058d0:	b008      	add	sp, #32
 80058d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    Tool.offset = sys_probe_position[Z_AXIS] - Tool.referense;
 80058d6:	6899      	ldr	r1, [r3, #8]
 80058d8:	6892      	ldr	r2, [r2, #8]
    gc_state.modal.tool_length = TOOL_LENGTH_OFFSET_ENABLE_DYNAMIC;
 80058da:	f888 0005 	strb.w	r0, [r8, #5]
    Tool.offset = sys_probe_position[Z_AXIS] - Tool.referense;
 80058de:	1a52      	subs	r2, r2, r1
 80058e0:	605a      	str	r2, [r3, #4]
    gc_state.tool_length_offset = Tool.offset / settings.steps_per_mm[Z_AXIS];
 80058e2:	4610      	mov	r0, r2
 80058e4:	f7fb fa36 	bl	8000d54 <__aeabi_i2f>
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	f7fb fb3b 	bl	8000f64 <__aeabi_fdiv>
 80058ee:	f8c8 0040 	str.w	r0, [r8, #64]	; 0x40
 80058f2:	e7d7      	b.n	80058a4 <toolProbeTLS+0xec>
 80058f4:	f3af 8000 	nop.w
 80058f8:	cccccccd 	.word	0xcccccccd
 80058fc:	3ffccccc 	.word	0x3ffccccc
 8005900:	2000ca14 	.word	0x2000ca14
 8005904:	2000c01c 	.word	0x2000c01c
 8005908:	42b40000 	.word	0x42b40000
 800590c:	43480000 	.word	0x43480000
 8005910:	2000ca3c 	.word	0x2000ca3c
 8005914:	41700000 	.word	0x41700000
 8005918:	2000c9bc 	.word	0x2000c9bc
 800591c:	2000ca30 	.word	0x2000ca30
 8005920:	2000c9c8 	.word	0x2000c9c8
 8005924:	2000bf88 	.word	0x2000bf88

08005928 <USART6_IRQHandler>:
}
//------------------------------------------------------------------------------

osThreadId VFDTaskHandle;

void USART6_IRQHandler(void){
 8005928:	4770      	bx	lr
	...

0800592c <EE_VerifyPageFullyErased>:
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 800592c:	f64f 71ff 	movw	r1, #65535	; 0xffff
  while (Address <= PAGE0_END_ADDRESS)
 8005930:	4a06      	ldr	r2, [pc, #24]	; (800594c <EE_VerifyPageFullyErased+0x20>)
 8005932:	4290      	cmp	r0, r2
 8005934:	d901      	bls.n	800593a <EE_VerifyPageFullyErased+0xe>
  uint32_t ReadStatus = 1;
 8005936:	2001      	movs	r0, #1
 8005938:	4770      	bx	lr
    AddressValue = (*(__IO uint16_t*)Address);
 800593a:	8803      	ldrh	r3, [r0, #0]
 800593c:	b29b      	uxth	r3, r3
    if (AddressValue != ERASED)
 800593e:	428b      	cmp	r3, r1
 8005940:	d101      	bne.n	8005946 <EE_VerifyPageFullyErased+0x1a>
      ReadStatus = 0;

      break;
    }
    /* Next address location */
    Address = Address + 4;
 8005942:	3004      	adds	r0, #4
 8005944:	e7f5      	b.n	8005932 <EE_VerifyPageFullyErased+0x6>
      ReadStatus = 0;
 8005946:	2000      	movs	r0, #0
  }

  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
}
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	08003fff 	.word	0x08003fff

08005950 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8005950:	b538      	push	{r3, r4, r5, lr}
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005952:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005956:	881b      	ldrh	r3, [r3, #0]
{
 8005958:	4605      	mov	r5, r0
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800595a:	b298      	uxth	r0, r3
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 800595c:	4b19      	ldr	r3, [pc, #100]	; (80059c4 <EE_VerifyPageFullWriteVariable+0x74>)
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	b29b      	uxth	r3, r3
      if (PageStatus1 == VALID_PAGE)
 8005962:	b96b      	cbnz	r3, 8005980 <EE_VerifyPageFullWriteVariable+0x30>
          return PAGE1;         /* Page1 valid */
 8005964:	f64e 63ee 	movw	r3, #61166	; 0xeeee
 8005968:	1ac3      	subs	r3, r0, r3
 800596a:	bf18      	it	ne
 800596c:	2301      	movne	r3, #1

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 800596e:	f06f 4078 	mvn.w	r0, #4160749568	; 0xf8000000
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8005972:	f503 5400 	add.w	r4, r3, #8192	; 0x2000
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8005976:	3301      	adds	r3, #1
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8005978:	03a4      	lsls	r4, r4, #14
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 800597a:	eb00 3383 	add.w	r3, r0, r3, lsl #14

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 800597e:	e01a      	b.n	80059b6 <EE_VerifyPageFullWriteVariable+0x66>
      else if (PageStatus0 == VALID_PAGE)
 8005980:	b9e8      	cbnz	r0, 80059be <EE_VerifyPageFullWriteVariable+0x6e>
          return PAGE1;         /* Page1 valid */
 8005982:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8005986:	1a9a      	subs	r2, r3, r2
 8005988:	4253      	negs	r3, r2
 800598a:	4153      	adcs	r3, r2
 800598c:	e7ef      	b.n	800596e <EE_VerifyPageFullWriteVariable+0x1e>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 800598e:	6822      	ldr	r2, [r4, #0]
 8005990:	3201      	adds	r2, #1
 8005992:	d10f      	bne.n	80059b4 <EE_VerifyPageFullWriteVariable+0x64>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);
 8005994:	460a      	mov	r2, r1
 8005996:	2300      	movs	r3, #0
 8005998:	4621      	mov	r1, r4
 800599a:	2001      	movs	r0, #1
 800599c:	f001 f954 	bl	8006c48 <HAL_FLASH_Program>
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 80059a0:	b108      	cbz	r0, 80059a6 <EE_VerifyPageFullWriteVariable+0x56>
        return FlashStatus;
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);
      /* Return program operation status */
      return FlashStatus;
 80059a2:	b280      	uxth	r0, r0
 80059a4:	bd38      	pop	{r3, r4, r5, pc}
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);
 80059a6:	462a      	mov	r2, r5
 80059a8:	2300      	movs	r3, #0
 80059aa:	1ca1      	adds	r1, r4, #2
 80059ac:	2001      	movs	r0, #1
 80059ae:	f001 f94b 	bl	8006c48 <HAL_FLASH_Program>
 80059b2:	e7f6      	b.n	80059a2 <EE_VerifyPageFullWriteVariable+0x52>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 80059b4:	3404      	adds	r4, #4
  while (Address < PageEndAddress)
 80059b6:	429c      	cmp	r4, r3
 80059b8:	d3e9      	bcc.n	800598e <EE_VerifyPageFullWriteVariable+0x3e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 80059ba:	2080      	movs	r0, #128	; 0x80
 80059bc:	bd38      	pop	{r3, r4, r5, pc}
    return  NO_VALID_PAGE;
 80059be:	20ab      	movs	r0, #171	; 0xab
 80059c0:	bd38      	pop	{r3, r4, r5, pc}
 80059c2:	bf00      	nop
 80059c4:	08004000 	.word	0x08004000

080059c8 <EE_Format>:
  uint32_t SectorError = 0;
 80059c8:	2300      	movs	r3, #0
{
 80059ca:	b510      	push	{r4, lr}
 80059cc:	b086      	sub	sp, #24
  uint32_t SectorError = 0;
 80059ce:	9300      	str	r3, [sp, #0]
  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80059d0:	9301      	str	r3, [sp, #4]
  pEraseInit.NbSectors = 1;
 80059d2:	2201      	movs	r2, #1
  pEraseInit.Sector = PAGE0_ID;
 80059d4:	2302      	movs	r3, #2
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80059d6:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
  pEraseInit.Sector = PAGE0_ID;
 80059da:	9303      	str	r3, [sp, #12]
  pEraseInit.NbSectors = 1;
 80059dc:	9204      	str	r2, [sp, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80059de:	9305      	str	r3, [sp, #20]
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80059e0:	f7ff ffa4 	bl	800592c <EE_VerifyPageFullyErased>
 80059e4:	b1a0      	cbz	r0, 8005a10 <EE_Format+0x48>
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80059e6:	2200      	movs	r2, #0
 80059e8:	2300      	movs	r3, #0
 80059ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80059ee:	2001      	movs	r0, #1
 80059f0:	f001 f92a 	bl	8006c48 <HAL_FLASH_Program>
  if (FlashStatus != HAL_OK)
 80059f4:	4604      	mov	r4, r0
 80059f6:	b990      	cbnz	r0, 8005a1e <EE_Format+0x56>
  pEraseInit.Sector = PAGE1_ID;
 80059f8:	2303      	movs	r3, #3
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80059fa:	480a      	ldr	r0, [pc, #40]	; (8005a24 <EE_Format+0x5c>)
  pEraseInit.Sector = PAGE1_ID;
 80059fc:	9303      	str	r3, [sp, #12]
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80059fe:	f7ff ff95 	bl	800592c <EE_VerifyPageFullyErased>
 8005a02:	b960      	cbnz	r0, 8005a1e <EE_Format+0x56>
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8005a04:	4669      	mov	r1, sp
 8005a06:	a801      	add	r0, sp, #4
 8005a08:	f001 f9ce 	bl	8006da8 <HAL_FLASHEx_Erase>
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	e006      	b.n	8005a1e <EE_Format+0x56>
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8005a10:	4669      	mov	r1, sp
 8005a12:	a801      	add	r0, sp, #4
 8005a14:	f001 f9c8 	bl	8006da8 <HAL_FLASHEx_Erase>
    if (FlashStatus != HAL_OK)
 8005a18:	4604      	mov	r4, r0
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	d0e3      	beq.n	80059e6 <EE_Format+0x1e>
}
 8005a1e:	4620      	mov	r0, r4
 8005a20:	b006      	add	sp, #24
 8005a22:	bd10      	pop	{r4, pc}
 8005a24:	08004000 	.word	0x08004000

08005a28 <EE_ReadVar>:
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a28:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a2c:	4a0f      	ldr	r2, [pc, #60]	; (8005a6c <EE_ReadVar+0x44>)
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a2e:	881b      	ldrh	r3, [r3, #0]
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a30:	8812      	ldrh	r2, [r2, #0]
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a32:	b29b      	uxth	r3, r3
uint16_t EE_ReadVar(uint16_t VirtAddress, uint16_t* Data){
 8005a34:	b510      	push	{r4, lr}
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a36:	b292      	uxth	r2, r2
      if (PageStatus0 == VALID_PAGE)
 8005a38:	b18b      	cbz	r3, 8005a5e <EE_ReadVar+0x36>
      else if (PageStatus1 == VALID_PAGE)
 8005a3a:	b17a      	cbz	r2, 8005a5c <EE_ReadVar+0x34>
    return  NO_VALID_PAGE;
 8005a3c:	20ab      	movs	r0, #171	; 0xab
 8005a3e:	bd10      	pop	{r4, pc}
    AddressValue = (*(__IO uint16_t*)Address);
 8005a40:	8814      	ldrh	r4, [r2, #0]
 8005a42:	b2a4      	uxth	r4, r4
    if (AddressValue == VirtAddress)
 8005a44:	4284      	cmp	r4, r0
 8005a46:	d104      	bne.n	8005a52 <EE_ReadVar+0x2a>
      *Data = (*(__IO uint16_t*)(Address - 2));
 8005a48:	f832 3c02 	ldrh.w	r3, [r2, #-2]
      ReadStatus = 0;
 8005a4c:	2000      	movs	r0, #0
      *Data = (*(__IO uint16_t*)(Address - 2));
 8005a4e:	800b      	strh	r3, [r1, #0]
      break;
 8005a50:	bd10      	pop	{r4, pc}
      Address = Address - 4;
 8005a52:	3a04      	subs	r2, #4
  while (Address > (PageStartAddress + 2))
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d8f3      	bhi.n	8005a40 <EE_ReadVar+0x18>
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8005a58:	2001      	movs	r0, #1
 8005a5a:	bd10      	pop	{r4, pc}
        return PAGE1;           /* Page1 valid */
 8005a5c:	2301      	movs	r3, #1
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8005a5e:	039c      	lsls	r4, r3, #14
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8005a60:	4a03      	ldr	r2, [pc, #12]	; (8005a70 <EE_ReadVar+0x48>)
  while (Address > (PageStartAddress + 2))
 8005a62:	f104 6300 	add.w	r3, r4, #134217728	; 0x8000000
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8005a66:	4422      	add	r2, r4
  while (Address > (PageStartAddress + 2))
 8005a68:	3302      	adds	r3, #2
 8005a6a:	e7f3      	b.n	8005a54 <EE_ReadVar+0x2c>
 8005a6c:	08004000 	.word	0x08004000
 8005a70:	08003ffe 	.word	0x08003ffe

08005a74 <EE_Init>:
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a74:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
{
 8005a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  pEraseInit.NbSectors = 1;
 8005a7c:	2501      	movs	r5, #1
  uint32_t SectorError = 0;
 8005a7e:	2100      	movs	r1, #0
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a80:	8804      	ldrh	r4, [r0, #0]
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a82:	4a61      	ldr	r2, [pc, #388]	; (8005c08 <EE_Init+0x194>)
{
 8005a84:	b086      	sub	sp, #24
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8005a86:	b2a3      	uxth	r3, r4
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a88:	8814      	ldrh	r4, [r2, #0]
  pEraseInit.NbSectors = 1;
 8005a8a:	9504      	str	r5, [sp, #16]
  switch (PageStatus0)
 8005a8c:	f64e 65ee 	movw	r5, #61166	; 0xeeee
  uint32_t SectorError = 0;
 8005a90:	9100      	str	r1, [sp, #0]
  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8005a92:	9101      	str	r1, [sp, #4]
  pEraseInit.Sector = PAGE0_ID;
 8005a94:	2102      	movs	r1, #2
  switch (PageStatus0)
 8005a96:	42ab      	cmp	r3, r5
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8005a98:	b2a4      	uxth	r4, r4
  pEraseInit.Sector = PAGE0_ID;
 8005a9a:	9103      	str	r1, [sp, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8005a9c:	9105      	str	r1, [sp, #20]
  switch (PageStatus0)
 8005a9e:	d028      	beq.n	8005af2 <EE_Init+0x7e>
 8005aa0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005aa4:	428b      	cmp	r3, r1
 8005aa6:	d005      	beq.n	8005ab4 <EE_Init+0x40>
 8005aa8:	b90b      	cbnz	r3, 8005aae <EE_Init+0x3a>
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8005aaa:	2c00      	cmp	r4, #0
 8005aac:	d16c      	bne.n	8005b88 <EE_Init+0x114>
      FlashStatus = EE_Format();
 8005aae:	f7ff ff8b 	bl	80059c8 <EE_Format>
 8005ab2:	e01b      	b.n	8005aec <EE_Init+0x78>
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8005ab4:	b944      	cbnz	r4, 8005ac8 <EE_Init+0x54>
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8005ab6:	f7ff ff39 	bl	800592c <EE_VerifyPageFullyErased>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	f000 809f 	beq.w	8005bfe <EE_Init+0x18a>
  return HAL_OK;
 8005ac0:	2000      	movs	r0, #0
}
 8005ac2:	b006      	add	sp, #24
 8005ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8005ac8:	42ac      	cmp	r4, r5
 8005aca:	d1f0      	bne.n	8005aae <EE_Init+0x3a>
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8005acc:	f7ff ff2e 	bl	800592c <EE_VerifyPageFullyErased>
 8005ad0:	b930      	cbnz	r0, 8005ae0 <EE_Init+0x6c>
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8005ad2:	4669      	mov	r1, sp
 8005ad4:	a801      	add	r0, sp, #4
 8005ad6:	f001 f967 	bl	8006da8 <HAL_FLASHEx_Erase>
          if (FlashStatus != HAL_OK)
 8005ada:	b108      	cbz	r0, 8005ae0 <EE_Init+0x6c>
        return FlashStatus;
 8005adc:	b280      	uxth	r0, r0
 8005ade:	e7f0      	b.n	8005ac2 <EE_Init+0x4e>
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	4948      	ldr	r1, [pc, #288]	; (8005c08 <EE_Init+0x194>)
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8005ae6:	2001      	movs	r0, #1
 8005ae8:	f001 f8ae 	bl	8006c48 <HAL_FLASH_Program>
      if (FlashStatus != HAL_OK)
 8005aec:	2800      	cmp	r0, #0
 8005aee:	d1f5      	bne.n	8005adc <EE_Init+0x68>
 8005af0:	e7e6      	b.n	8005ac0 <EE_Init+0x4c>
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8005af2:	bba4      	cbnz	r4, 8005b5e <EE_Init+0xea>
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8005af4:	4e45      	ldr	r6, [pc, #276]	; (8005c0c <EE_Init+0x198>)
 8005af6:	f04f 35ff 	mov.w	r5, #4294967295
 8005afa:	4637      	mov	r7, r6
 8005afc:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8005c10 <EE_Init+0x19c>
 8005b00:	f8b8 3000 	ldrh.w	r3, [r8]
 8005b04:	f836 0014 	ldrh.w	r0, [r6, r4, lsl #1]
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	4283      	cmp	r3, r0
            x = VarIdx;
 8005b0c:	bf08      	it	eq
 8005b0e:	b225      	sxtheq	r5, r4
          if (VarIdx != x)
 8005b10:	42ac      	cmp	r4, r5
 8005b12:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 8005b16:	d112      	bne.n	8005b3e <EE_Init+0xca>
 8005b18:	3401      	adds	r4, #1
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8005b1a:	2c03      	cmp	r4, #3
 8005b1c:	d1f0      	bne.n	8005b00 <EE_Init+0x8c>
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8005b26:	2001      	movs	r0, #1
 8005b28:	f001 f88e 	bl	8006c48 <HAL_FLASH_Program>
        if (FlashStatus != HAL_OK)
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d1d5      	bne.n	8005adc <EE_Init+0x68>
        pEraseInit.NbSectors = 1;
 8005b30:	2301      	movs	r3, #1
 8005b32:	9304      	str	r3, [sp, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8005b34:	2302      	movs	r3, #2
        pEraseInit.Sector = PAGE1_ID;
 8005b36:	9403      	str	r4, [sp, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8005b38:	9305      	str	r3, [sp, #20]
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8005b3a:	4833      	ldr	r0, [pc, #204]	; (8005c08 <EE_Init+0x194>)
 8005b3c:	e7bb      	b.n	8005ab6 <EE_Init+0x42>
            ReadStatus = EE_ReadVar(VirtAddVarTab[VarIdx], &DataVar);
 8005b3e:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8005c14 <EE_Init+0x1a0>
 8005b42:	4649      	mov	r1, r9
 8005b44:	f7ff ff70 	bl	8005a28 <EE_ReadVar>
            if (ReadStatus != 0x1){
 8005b48:	2801      	cmp	r0, #1
 8005b4a:	d0e5      	beq.n	8005b18 <EE_Init+0xa4>
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8005b4c:	f8b9 1000 	ldrh.w	r1, [r9]
 8005b50:	f837 000a 	ldrh.w	r0, [r7, sl]
 8005b54:	f7ff fefc 	bl	8005950 <EE_VerifyPageFullWriteVariable>
              if (EepromStatus != HAL_OK){
 8005b58:	2800      	cmp	r0, #0
 8005b5a:	d0dd      	beq.n	8005b18 <EE_Init+0xa4>
 8005b5c:	e7b1      	b.n	8005ac2 <EE_Init+0x4e>
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8005b5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b62:	429c      	cmp	r4, r3
 8005b64:	d1a3      	bne.n	8005aae <EE_Init+0x3a>
        pEraseInit.Sector = PAGE1_ID;
 8005b66:	2303      	movs	r3, #3
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8005b68:	4610      	mov	r0, r2
        pEraseInit.Sector = PAGE1_ID;
 8005b6a:	9303      	str	r3, [sp, #12]
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8005b6c:	f7ff fede 	bl	800592c <EE_VerifyPageFullyErased>
 8005b70:	b928      	cbnz	r0, 8005b7e <EE_Init+0x10a>
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8005b72:	4669      	mov	r1, sp
 8005b74:	a801      	add	r0, sp, #4
 8005b76:	f001 f917 	bl	8006da8 <HAL_FLASHEx_Erase>
          if (FlashStatus != HAL_OK)
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	d1ae      	bne.n	8005adc <EE_Init+0x68>
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2300      	movs	r3, #0
 8005b82:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8005b86:	e7ae      	b.n	8005ae6 <EE_Init+0x72>
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8005b88:	428c      	cmp	r4, r1
 8005b8a:	d102      	bne.n	8005b92 <EE_Init+0x11e>
        pEraseInit.Sector = PAGE1_ID;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	9303      	str	r3, [sp, #12]
 8005b90:	e7d3      	b.n	8005b3a <EE_Init+0xc6>
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8005b92:	4e1e      	ldr	r6, [pc, #120]	; (8005c0c <EE_Init+0x198>)
 8005b94:	461c      	mov	r4, r3
 8005b96:	f04f 35ff 	mov.w	r5, #4294967295
 8005b9a:	4637      	mov	r7, r6
 8005b9c:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8005c18 <EE_Init+0x1a4>
 8005ba0:	f8b8 3000 	ldrh.w	r3, [r8]
 8005ba4:	f836 0014 	ldrh.w	r0, [r6, r4, lsl #1]
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	4283      	cmp	r3, r0
            x = VarIdx;
 8005bac:	bf08      	it	eq
 8005bae:	b225      	sxtheq	r5, r4
          if (VarIdx != x)
 8005bb0:	42ac      	cmp	r4, r5
 8005bb2:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 8005bb6:	d112      	bne.n	8005bde <EE_Init+0x16a>
 8005bb8:	3401      	adds	r4, #1
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8005bba:	2c03      	cmp	r4, #3
 8005bbc:	d1f0      	bne.n	8005ba0 <EE_Init+0x12c>
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	4911      	ldr	r1, [pc, #68]	; (8005c08 <EE_Init+0x194>)
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	f001 f83f 	bl	8006c48 <HAL_FLASH_Program>
        if (FlashStatus != HAL_OK)
 8005bca:	2800      	cmp	r0, #0
 8005bcc:	d186      	bne.n	8005adc <EE_Init+0x68>
        pEraseInit.Sector = PAGE0_ID;
 8005bce:	2302      	movs	r3, #2
        pEraseInit.NbSectors = 1;
 8005bd0:	2201      	movs	r2, #1
        pEraseInit.Sector = PAGE0_ID;
 8005bd2:	9303      	str	r3, [sp, #12]
        pEraseInit.NbSectors = 1;
 8005bd4:	9204      	str	r2, [sp, #16]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8005bd6:	9305      	str	r3, [sp, #20]
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8005bd8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005bdc:	e76b      	b.n	8005ab6 <EE_Init+0x42>
            ReadStatus = EE_ReadVar(VirtAddVarTab[VarIdx], &DataVar);
 8005bde:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8005c14 <EE_Init+0x1a0>
 8005be2:	4649      	mov	r1, r9
 8005be4:	f7ff ff20 	bl	8005a28 <EE_ReadVar>
            if (ReadStatus != 0x1)
 8005be8:	2801      	cmp	r0, #1
 8005bea:	d0e5      	beq.n	8005bb8 <EE_Init+0x144>
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8005bec:	f8b9 1000 	ldrh.w	r1, [r9]
 8005bf0:	f837 000a 	ldrh.w	r0, [r7, sl]
 8005bf4:	f7ff feac 	bl	8005950 <EE_VerifyPageFullWriteVariable>
              if (EepromStatus != HAL_OK)
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d0dd      	beq.n	8005bb8 <EE_Init+0x144>
 8005bfc:	e761      	b.n	8005ac2 <EE_Init+0x4e>
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8005bfe:	4669      	mov	r1, sp
 8005c00:	a801      	add	r0, sp, #4
 8005c02:	f001 f8d1 	bl	8006da8 <HAL_FLASHEx_Erase>
 8005c06:	e771      	b.n	8005aec <EE_Init+0x78>
 8005c08:	08004000 	.word	0x08004000
 8005c0c:	20000000 	.word	0x20000000
 8005c10:	08000006 	.word	0x08000006
 8005c14:	20007e3c 	.word	0x20007e3c
 8005c18:	08004006 	.word	0x08004006

08005c1c <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8005c1c:	4b03      	ldr	r3, [pc, #12]	; (8005c2c <vApplicationGetIdleTaskMemory+0x10>)
 8005c1e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8005c20:	4b03      	ldr	r3, [pc, #12]	; (8005c30 <vApplicationGetIdleTaskMemory+0x14>)
 8005c22:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005c24:	2380      	movs	r3, #128	; 0x80
 8005c26:	6013      	str	r3, [r2, #0]
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	20008040 	.word	0x20008040
 8005c30:	20007e40 	.word	0x20007e40

08005c34 <mainTask>:

  }
}
//

void mainTask(void const * argument){
 8005c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	while(1){
	  // Reset system variables.
	  uint8_t prior_state = sys.state;
	  uint8_t is_homed    = sys.is_homed;
	  uint32_t prevUptime = sys.uptime ;
	  memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 8005c38:	2500      	movs	r5, #0
	  uint8_t prior_state = sys.state;
 8005c3a:	4c1b      	ldr	r4, [pc, #108]	; (8005ca8 <mainTask+0x74>)
	  sys.state             = prior_state;
	  sys.is_homed          = is_homed;
	  sys.f_override        = DEFAULT_FEED_OVERRIDE;           // Set to 100%
	  sys.r_override        = DEFAULT_RAPID_OVERRIDE;          // Set to 100%
	  sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;  // Set to 100%
	  memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 8005c3c:	4e1b      	ldr	r6, [pc, #108]	; (8005cac <mainTask+0x78>)
	  memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 8005c3e:	2214      	movs	r2, #20
 8005c40:	2100      	movs	r1, #0
 8005c42:	4819      	ldr	r0, [pc, #100]	; (8005ca8 <mainTask+0x74>)
	  uint8_t prior_state = sys.state;
 8005c44:	f894 8000 	ldrb.w	r8, [r4]
	  uint8_t is_homed    = sys.is_homed;
 8005c48:	7c27      	ldrb	r7, [r4, #16]
	  uint32_t prevUptime = sys.uptime ;
 8005c4a:	f8d4 900c 	ldr.w	r9, [r4, #12]
	  memset(&sys, 0, sizeof(system_t)); // Clear system struct variable.
 8005c4e:	f009 fe6d 	bl	800f92c <memset>
	  sys.f_override        = DEFAULT_FEED_OVERRIDE;           // Set to 100%
 8005c52:	2364      	movs	r3, #100	; 0x64
 8005c54:	71e3      	strb	r3, [r4, #7]
	  sys.r_override        = DEFAULT_RAPID_OVERRIDE;          // Set to 100%
 8005c56:	7223      	strb	r3, [r4, #8]
	  sys.spindle_speed_ovr = DEFAULT_SPINDLE_SPEED_OVERRIDE;  // Set to 100%
 8005c58:	7263      	strb	r3, [r4, #9]
	  sys_probe_state               = 0;
 8005c5a:	4b15      	ldr	r3, [pc, #84]	; (8005cb0 <mainTask+0x7c>)
	  sys.uptime            = prevUptime;
 8005c5c:	f8c4 900c 	str.w	r9, [r4, #12]
	  sys_probe_state               = 0;
 8005c60:	701d      	strb	r5, [r3, #0]
	  sys_rt_exec_state             = 0;
 8005c62:	4b14      	ldr	r3, [pc, #80]	; (8005cb4 <mainTask+0x80>)
	  sys.state             = prior_state;
 8005c64:	f884 8000 	strb.w	r8, [r4]
	  sys_rt_exec_state             = 0;
 8005c68:	701d      	strb	r5, [r3, #0]
	  sys_rt_exec_alarm             = 0;
 8005c6a:	4b13      	ldr	r3, [pc, #76]	; (8005cb8 <mainTask+0x84>)
	  sys.is_homed          = is_homed;
 8005c6c:	7427      	strb	r7, [r4, #16]
	  sys_rt_exec_alarm             = 0;
 8005c6e:	701d      	strb	r5, [r3, #0]
	  sys_rt_exec_motion_override   = 0;
 8005c70:	4b12      	ldr	r3, [pc, #72]	; (8005cbc <mainTask+0x88>)
	  memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 8005c72:	6035      	str	r5, [r6, #0]
	  sys_rt_exec_motion_override   = 0;
 8005c74:	701d      	strb	r5, [r3, #0]
	  sys_rt_exec_accessory_override = 0;
 8005c76:	4b12      	ldr	r3, [pc, #72]	; (8005cc0 <mainTask+0x8c>)
	  memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 8005c78:	6075      	str	r5, [r6, #4]
	  sys_rt_exec_accessory_override = 0;
 8005c7a:	701d      	strb	r5, [r3, #0]
	  memset(sys_probe_position,0,sizeof(sys_probe_position)); // Clear probe position.
 8005c7c:	60b5      	str	r5, [r6, #8]

	  gc_init(); // Set g-code parser to default state
 8005c7e:	f7fb fc5d 	bl	800153c <gc_init>
	  spindle_init();
 8005c82:	f7fe fada 	bl	800423a <spindle_init>
	  limits_init();
 8005c86:	f7fc fc59 	bl	800253c <limits_init>
	  probe_init();
 8005c8a:	f7fd fd01 	bl	8003690 <probe_init>
	  plan_reset(); // Clear block buffer and planner variables
 8005c8e:	f7fd fa19 	bl	80030c4 <plan_reset>
	  st_reset();   // Clear stepper subsystem variables
 8005c92:	f7fe fd17 	bl	80046c4 <st_reset>
	  plan_sync_position();
 8005c96:	f7fd fcb7 	bl	8003608 <plan_sync_position>
	  gc_sync_position();
 8005c9a:	f7fb fc65 	bl	8001568 <gc_sync_position>
	  //
	  report_init_message();
 8005c9e:	f7fe f8bc 	bl	8003e1a <report_init_message>
	  protocol_main_loop();
 8005ca2:	f7fd ffad 	bl	8003c00 <protocol_main_loop>
 8005ca6:	e7ca      	b.n	8005c3e <mainTask+0xa>
 8005ca8:	2000ca14 	.word	0x2000ca14
 8005cac:	2000ca30 	.word	0x2000ca30
 8005cb0:	2000ca2c 	.word	0x2000ca2c
 8005cb4:	2000ca29 	.word	0x2000ca29
 8005cb8:	2000ca48 	.word	0x2000ca48
 8005cbc:	2000c9d8 	.word	0x2000c9d8
 8005cc0:	2000ca28 	.word	0x2000ca28

08005cc4 <uartStr>:
void uartStr(char* s){
 8005cc4:	b510      	push	{r4, lr}
 8005cc6:	4604      	mov	r4, r0
	HAL_USART_Transmit(&husart1, (uint8_t*)s, strlen(s), 1);
 8005cc8:	f7fa fa82 	bl	80001d0 <strlen>
 8005ccc:	4621      	mov	r1, r4
}
 8005cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_USART_Transmit(&husart1, (uint8_t*)s, strlen(s), 1);
 8005cd2:	b282      	uxth	r2, r0
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	4801      	ldr	r0, [pc, #4]	; (8005cdc <uartStr+0x18>)
 8005cd8:	f001 bf28 	b.w	8007b2c <HAL_USART_Transmit>
 8005cdc:	2000ca4c 	.word	0x2000ca4c

08005ce0 <ethMonitor>:
	if (netif_is_up(netif)){
 8005ce0:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 8005ce4:	07db      	lsls	r3, r3, #31
		uartStr("ETH UP\r\n");
 8005ce6:	bf4c      	ite	mi
 8005ce8:	4801      	ldrmi	r0, [pc, #4]	; (8005cf0 <ethMonitor+0x10>)
		uartStr("ETH DOWN\r\n");
 8005cea:	4802      	ldrpl	r0, [pc, #8]	; (8005cf4 <ethMonitor+0x14>)
 8005cec:	f7ff bfea 	b.w	8005cc4 <uartStr>
 8005cf0:	080123d1 	.word	0x080123d1
 8005cf4:	080123da 	.word	0x080123da

08005cf8 <SystemClock_Config>:
	}
}
//
void SystemClock_Config(void)
{
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	b092      	sub	sp, #72	; 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005cfc:	2230      	movs	r2, #48	; 0x30
 8005cfe:	2100      	movs	r1, #0
 8005d00:	a806      	add	r0, sp, #24
 8005d02:	f009 fe13 	bl	800f92c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005d06:	2214      	movs	r2, #20
 8005d08:	2100      	movs	r1, #0
 8005d0a:	a801      	add	r0, sp, #4
 8005d0c:	f009 fe0e 	bl	800f92c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005d10:	2301      	movs	r3, #1
 8005d12:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005d14:	2310      	movs	r3, #16
 8005d16:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 13;
 8005d18:	230d      	movs	r3, #13
 8005d1a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 8005d1c:	23c3      	movs	r3, #195	; 0xc3
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005d1e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 195;
 8005d20:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005d22:	2304      	movs	r3, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d24:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005d26:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005d28:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d2a:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005d2c:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d2e:	f001 f97b 	bl	8007028 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005d32:	230f      	movs	r3, #15
 8005d34:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005d36:	2300      	movs	r3, #0
 8005d38:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005d3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005d3e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8005d44:	2103      	movs	r1, #3
 8005d46:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005d48:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005d4a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8005d4c:	f001 fb3c 	bl	80073c8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8005d50:	b012      	add	sp, #72	; 0x48
 8005d52:	bd10      	pop	{r4, pc}

08005d54 <main>:
  * @retval None
  */
static void MX_GPIO_Init(void){

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d54:	2400      	movs	r4, #0
int main(void){
 8005d56:	b500      	push	{lr}
 8005d58:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8005d5a:	f000 f9a9 	bl	80060b0 <HAL_Init>
  SystemClock_Config();
 8005d5e:	f7ff ffcb 	bl	8005cf8 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d62:	4b3b      	ldr	r3, [pc, #236]	; (8005e50 <main+0xfc>)
 8005d64:	9401      	str	r4, [sp, #4]
 8005d66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  husart1.Instance = USART1;
 8005d68:	483a      	ldr	r0, [pc, #232]	; (8005e54 <main+0x100>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d6e:	631a      	str	r2, [r3, #48]	; 0x30
 8005d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  osThreadDef(mTask, mainTask, osPriorityNormal, 0, 1024);
 8005d72:	4e39      	ldr	r6, [pc, #228]	; (8005e58 <main+0x104>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d74:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005d78:	9201      	str	r2, [sp, #4]
 8005d7a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d7c:	9402      	str	r4, [sp, #8]
 8005d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  osThreadDef(mTask, mainTask, osPriorityNormal, 0, 1024);
 8005d80:	ad07      	add	r5, sp, #28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d82:	f042 0204 	orr.w	r2, r2, #4
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30
 8005d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d8a:	f002 0204 	and.w	r2, r2, #4
 8005d8e:	9202      	str	r2, [sp, #8]
 8005d90:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d92:	9403      	str	r4, [sp, #12]
 8005d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d96:	f042 0201 	orr.w	r2, r2, #1
 8005d9a:	631a      	str	r2, [r3, #48]	; 0x30
 8005d9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d9e:	f002 0201 	and.w	r2, r2, #1
 8005da2:	9203      	str	r2, [sp, #12]
 8005da4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005da6:	9404      	str	r4, [sp, #16]
 8005da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005daa:	f042 0202 	orr.w	r2, r2, #2
 8005dae:	631a      	str	r2, [r3, #48]	; 0x30
 8005db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005db2:	f002 0202 	and.w	r2, r2, #2
 8005db6:	9204      	str	r2, [sp, #16]
 8005db8:	9a04      	ldr	r2, [sp, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005dba:	9405      	str	r4, [sp, #20]
 8005dbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dbe:	f042 0210 	orr.w	r2, r2, #16
 8005dc2:	631a      	str	r2, [r3, #48]	; 0x30
 8005dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dc6:	f002 0210 	and.w	r2, r2, #16
 8005dca:	9205      	str	r2, [sp, #20]
 8005dcc:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005dce:	9406      	str	r4, [sp, #24]
 8005dd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dd2:	f042 0208 	orr.w	r2, r2, #8
 8005dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  husart1.Init.BaudRate = 115200;
 8005dda:	4a20      	ldr	r2, [pc, #128]	; (8005e5c <main+0x108>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ddc:	f003 0308 	and.w	r3, r3, #8
 8005de0:	9306      	str	r3, [sp, #24]
 8005de2:	9b06      	ldr	r3, [sp, #24]
  husart1.Init.BaudRate = 115200;
 8005de4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005de8:	e880 000c 	stmia.w	r0, {r2, r3}
  husart1.Init.Mode = USART_MODE_TX_RX;
 8005dec:	230c      	movs	r3, #12
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8005dee:	6084      	str	r4, [r0, #8]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8005df0:	6143      	str	r3, [r0, #20]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8005df2:	60c4      	str	r4, [r0, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8005df4:	6104      	str	r4, [r0, #16]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8005df6:	6184      	str	r4, [r0, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8005df8:	61c4      	str	r4, [r0, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8005dfa:	6204      	str	r4, [r0, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK){
 8005dfc:	f001 fe24 	bl	8007a48 <HAL_USART_Init>
  HAL_FLASH_Unlock();
 8005e00:	f000 fee6 	bl	8006bd0 <HAL_FLASH_Unlock>
 EE_Init();
 8005e04:	f7ff fe36 	bl	8005a74 <EE_Init>
  osThreadDef(mTask, mainTask, osPriorityNormal, 0, 1024);
 8005e08:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005e0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e0c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8005e10:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  mainTaskHandle = osThreadCreate(osThread(mTask), NULL);
 8005e14:	4621      	mov	r1, r4
 8005e16:	a807      	add	r0, sp, #28
 8005e18:	f002 f9fc 	bl	8008214 <osThreadCreate>
 8005e1c:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <main+0x10c>)
 8005e1e:	6018      	str	r0, [r3, #0]
  MX_LWIP_Init();
 8005e20:	f001 fede 	bl	8007be0 <MX_LWIP_Init>
  ethMonitor(&gnetif);
 8005e24:	480f      	ldr	r0, [pc, #60]	; (8005e64 <main+0x110>)
 8005e26:	f7ff ff5b 	bl	8005ce0 <ethMonitor>
  uartStr("Start\r\n");
 8005e2a:	480f      	ldr	r0, [pc, #60]	; (8005e68 <main+0x114>)
 8005e2c:	f7ff ff4a 	bl	8005cc4 <uartStr>
  if(InitializeTelnetServer() == TELNET_OK){
 8005e30:	f7ff fac6 	bl	80053c0 <InitializeTelnetServer>
  settings_init();
 8005e34:	f7fe f8ab 	bl	8003f8e <settings_init>
  stepper_init();
 8005e38:	f7fe fa2e 	bl	8004298 <stepper_init>
  ioInit();
 8005e3c:	f7fc fac6 	bl	80023cc <ioInit>
  memset(sys_position,0,sizeof(sys_position));      	// Clear machine position.
 8005e40:	4b0a      	ldr	r3, [pc, #40]	; (8005e6c <main+0x118>)
 8005e42:	601c      	str	r4, [r3, #0]
 8005e44:	605c      	str	r4, [r3, #4]
 8005e46:	609c      	str	r4, [r3, #8]
  osKernelStart();
 8005e48:	f002 f9d8 	bl	80081fc <osKernelStart>
 8005e4c:	e7fe      	b.n	8005e4c <main+0xf8>
 8005e4e:	bf00      	nop
 8005e50:	40023800 	.word	0x40023800
 8005e54:	2000ca4c 	.word	0x2000ca4c
 8005e58:	08012254 	.word	0x08012254
 8005e5c:	40011000 	.word	0x40011000
 8005e60:	2000c9d4 	.word	0x2000c9d4
 8005e64:	2000c9dc 	.word	0x2000c9dc
 8005e68:	080123e5 	.word	0x080123e5
 8005e6c:	2000ca3c 	.word	0x2000ca3c

08005e70 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005e70:	6802      	ldr	r2, [r0, #0]
 8005e72:	4b0b      	ldr	r3, [pc, #44]	; (8005ea0 <HAL_TIM_PeriodElapsedCallback+0x30>)
{
 8005e74:	b510      	push	{r4, lr}
  if (htim->Instance == TIM1) {
 8005e76:	429a      	cmp	r2, r3
{
 8005e78:	4604      	mov	r4, r0
  if (htim->Instance == TIM1) {
 8005e7a:	d101      	bne.n	8005e80 <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 8005e7c:	f000 f932 	bl	80060e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2) {
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e86:	d101      	bne.n	8005e8c <HAL_TIM_PeriodElapsedCallback+0x1c>
	  onStepperDriverTimer();
 8005e88:	f7fe fadc 	bl	8004444 <onStepperDriverTimer>
  }
  if (htim->Instance == TIM3) {
 8005e8c:	6822      	ldr	r2, [r4, #0]
 8005e8e:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d103      	bne.n	8005e9c <HAL_TIM_PeriodElapsedCallback+0x2c>
	  onStepperResetTimer();
  }
  /* USER CODE END Callback 1 */
}
 8005e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  onStepperResetTimer();
 8005e98:	f7fe b9dc 	b.w	8004254 <onStepperResetTimer>
 8005e9c:	bd10      	pop	{r4, pc}
 8005e9e:	bf00      	nop
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40000400 	.word	0x40000400

08005ea8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ea8:	2100      	movs	r1, #0
{
 8005eaa:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eac:	4b0b      	ldr	r3, [pc, #44]	; (8005edc <HAL_MspInit+0x34>)
 8005eae:	9100      	str	r1, [sp, #0]
 8005eb0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005eb6:	645a      	str	r2, [r3, #68]	; 0x44
 8005eb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005ebe:	9200      	str	r2, [sp, #0]
 8005ec0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005ec2:	9101      	str	r1, [sp, #4]
 8005ec4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ec6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005eca:	641a      	str	r2, [r3, #64]	; 0x40
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	9301      	str	r3, [sp, #4]
 8005ed4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ed6:	b002      	add	sp, #8
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	40023800 	.word	0x40023800

08005ee0 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8005ee0:	b510      	push	{r4, lr}
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ee6:	2214      	movs	r2, #20
 8005ee8:	2100      	movs	r1, #0
 8005eea:	a803      	add	r0, sp, #12
 8005eec:	f009 fd1e 	bl	800f92c <memset>
  if(husart->Instance==USART1)
 8005ef0:	6822      	ldr	r2, [r4, #0]
 8005ef2:	4b14      	ldr	r3, [pc, #80]	; (8005f44 <HAL_USART_MspInit+0x64>)
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d123      	bne.n	8005f40 <HAL_USART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ef8:	2100      	movs	r1, #0
 8005efa:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8005efe:	9101      	str	r1, [sp, #4]
 8005f00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f02:	4811      	ldr	r0, [pc, #68]	; (8005f48 <HAL_USART_MspInit+0x68>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f04:	f042 0210 	orr.w	r2, r2, #16
 8005f08:	645a      	str	r2, [r3, #68]	; 0x44
 8005f0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f0c:	f002 0210 	and.w	r2, r2, #16
 8005f10:	9201      	str	r2, [sp, #4]
 8005f12:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f14:	9102      	str	r1, [sp, #8]
 8005f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f18:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	631a      	str	r2, [r3, #48]	; 0x30
 8005f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	9302      	str	r3, [sp, #8]
 8005f28:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8005f2a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005f2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f30:	2302      	movs	r3, #2
 8005f32:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f34:	2303      	movs	r3, #3
 8005f36:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f38:	2307      	movs	r3, #7
 8005f3a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f3c:	f000 ff82 	bl	8006e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005f40:	b008      	add	sp, #32
 8005f42:	bd10      	pop	{r4, pc}
 8005f44:	40011000 	.word	0x40011000
 8005f48:	40020000 	.word	0x40020000

08005f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f4c:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f4e:	2500      	movs	r5, #0
{
 8005f50:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8005f52:	4601      	mov	r1, r0
 8005f54:	2200      	movs	r2, #0
 8005f56:	2019      	movs	r0, #25
 8005f58:	f000 f8fc 	bl	8006154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005f5c:	2019      	movs	r0, #25
 8005f5e:	f000 f92d 	bl	80061bc <HAL_NVIC_EnableIRQ>
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f62:	4b15      	ldr	r3, [pc, #84]	; (8005fb8 <HAL_InitTick+0x6c>)
 8005f64:	9502      	str	r5, [sp, #8]
 8005f66:	6c5a      	ldr	r2, [r3, #68]	; 0x44

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005f68:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f6a:	f042 0201 	orr.w	r2, r2, #1
 8005f6e:	645a      	str	r2, [r3, #68]	; 0x44
 8005f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005f72:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	9302      	str	r3, [sp, #8]

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005f7a:	4c10      	ldr	r4, [pc, #64]	; (8005fbc <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005f7c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005f7e:	f001 faf9 	bl	8007574 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005f82:	f001 fadf 	bl	8007544 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8005f86:	4b0e      	ldr	r3, [pc, #56]	; (8005fc0 <HAL_InitTick+0x74>)
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005f88:	0040      	lsls	r0, r0, #1
  htim1.Instance = TIM1;
 8005f8a:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8005f8c:	f240 33e7 	movw	r3, #999	; 0x3e7
 8005f90:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005f92:	4b0c      	ldr	r3, [pc, #48]	; (8005fc4 <HAL_InitTick+0x78>)
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8005f94:	6125      	str	r5, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005f96:	fbb0 f0f3 	udiv	r0, r0, r3
 8005f9a:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8005f9c:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005f9e:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fa0:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005fa2:	f001 fc4b 	bl	800783c <HAL_TIM_Base_Init>
 8005fa6:	b920      	cbnz	r0, 8005fb2 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f001 fb2b 	bl	8007604 <HAL_TIM_Base_Start_IT>
  }

  /* Return function status */
  return HAL_ERROR;
}
 8005fae:	b009      	add	sp, #36	; 0x24
 8005fb0:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	e7fb      	b.n	8005fae <HAL_InitTick+0x62>
 8005fb6:	bf00      	nop
 8005fb8:	40023800 	.word	0x40023800
 8005fbc:	2000ca90 	.word	0x2000ca90
 8005fc0:	40010000 	.word	0x40010000
 8005fc4:	000f4240 	.word	0x000f4240

08005fc8 <NMI_Handler>:
 8005fc8:	4770      	bx	lr

08005fca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005fca:	e7fe      	b.n	8005fca <HardFault_Handler>

08005fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005fcc:	e7fe      	b.n	8005fcc <MemManage_Handler>

08005fce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005fce:	e7fe      	b.n	8005fce <BusFault_Handler>

08005fd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005fd0:	e7fe      	b.n	8005fd0 <UsageFault_Handler>

08005fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005fd2:	4770      	bx	lr

08005fd4 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005fd4:	4801      	ldr	r0, [pc, #4]	; (8005fdc <TIM1_UP_TIM10_IRQHandler+0x8>)
 8005fd6:	f001 bb29 	b.w	800762c <HAL_TIM_IRQHandler>
 8005fda:	bf00      	nop
 8005fdc:	2000ca90 	.word	0x2000ca90

08005fe0 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8005fe0:	4801      	ldr	r0, [pc, #4]	; (8005fe8 <ETH_IRQHandler+0x8>)
 8005fe2:	f000 bae4 	b.w	80065ae <HAL_ETH_IRQHandler>
 8005fe6:	bf00      	nop
 8005fe8:	2000e3e4 	.word	0x2000e3e4

08005fec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	460e      	mov	r6, r1
 8005ff0:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	1ba3      	subs	r3, r4, r6
 8005ff6:	429d      	cmp	r5, r3
 8005ff8:	dc01      	bgt.n	8005ffe <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8005ffe:	f3af 8000 	nop.w
 8006002:	f804 0b01 	strb.w	r0, [r4], #1
 8006006:	e7f5      	b.n	8005ff4 <_read+0x8>

08006008 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	460e      	mov	r6, r1
 800600c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800600e:	460c      	mov	r4, r1
 8006010:	1ba3      	subs	r3, r4, r6
 8006012:	429d      	cmp	r5, r3
 8006014:	dc01      	bgt.n	800601a <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8006016:	4628      	mov	r0, r5
 8006018:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800601a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800601e:	f3af 8000 	nop.w
 8006022:	e7f5      	b.n	8006010 <_write+0x8>

08006024 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006024:	4b09      	ldr	r3, [pc, #36]	; (800604c <_sbrk+0x28>)
{
 8006026:	4602      	mov	r2, r0
	if (heap_end == 0)
 8006028:	6819      	ldr	r1, [r3, #0]
 800602a:	b909      	cbnz	r1, 8006030 <_sbrk+0xc>
		heap_end = &end;
 800602c:	4908      	ldr	r1, [pc, #32]	; (8006050 <_sbrk+0x2c>)
 800602e:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8006030:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8006032:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8006034:	4402      	add	r2, r0
 8006036:	428a      	cmp	r2, r1
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006038:	bf81      	itttt	hi
 800603a:	220c      	movhi	r2, #12
 800603c:	4b05      	ldrhi	r3, [pc, #20]	; (8006054 <_sbrk+0x30>)
		return (caddr_t) -1;
 800603e:	f04f 30ff 	movhi.w	r0, #4294967295
		errno = ENOMEM;
 8006042:	601a      	strhi	r2, [r3, #0]
	}

	heap_end += incr;
 8006044:	bf98      	it	ls
 8006046:	601a      	strls	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20008094 	.word	0x20008094
 8006050:	20013328 	.word	0x20013328
 8006054:	20013320 	.word	0x20013320

08006058 <_close>:

int _close(int file)
{
	return -1;
}
 8006058:	f04f 30ff 	mov.w	r0, #4294967295
 800605c:	4770      	bx	lr

0800605e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800605e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006062:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006064:	604b      	str	r3, [r1, #4]
}
 8006066:	4770      	bx	lr

08006068 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006068:	2001      	movs	r0, #1
 800606a:	4770      	bx	lr

0800606c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800606c:	2000      	movs	r0, #0
 800606e:	4770      	bx	lr

08006070 <SystemInit>:
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006070:	2100      	movs	r1, #0
  RCC->CR |= (uint32_t)0x00000001;
 8006072:	4b0c      	ldr	r3, [pc, #48]	; (80060a4 <SystemInit+0x34>)
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800607c:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8006084:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006088:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800608a:	4a07      	ldr	r2, [pc, #28]	; (80060a8 <SystemInit+0x38>)
 800608c:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006094:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006096:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CIR = 0x00000000;
 800609a:	60d9      	str	r1, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800609c:	4b03      	ldr	r3, [pc, #12]	; (80060ac <SystemInit+0x3c>)
 800609e:	609a      	str	r2, [r3, #8]
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	40023800 	.word	0x40023800
 80060a8:	24003010 	.word	0x24003010
 80060ac:	e000ed00 	.word	0xe000ed00

080060b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060b0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060b2:	4b0b      	ldr	r3, [pc, #44]	; (80060e0 <HAL_Init+0x30>)
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060b4:	2003      	movs	r0, #3
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060bc:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060c4:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060cc:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060ce:	f000 f82f 	bl	8006130 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060d2:	2000      	movs	r0, #0
 80060d4:	f7ff ff3a 	bl	8005f4c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80060d8:	f7ff fee6 	bl	8005ea8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80060dc:	2000      	movs	r0, #0
 80060de:	bd08      	pop	{r3, pc}
 80060e0:	40023c00 	.word	0x40023c00

080060e4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80060e4:	4a03      	ldr	r2, [pc, #12]	; (80060f4 <HAL_IncTick+0x10>)
 80060e6:	4b04      	ldr	r3, [pc, #16]	; (80060f8 <HAL_IncTick+0x14>)
 80060e8:	6811      	ldr	r1, [r2, #0]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	440b      	add	r3, r1
 80060ee:	6013      	str	r3, [r2, #0]
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	2000cad0 	.word	0x2000cad0
 80060f8:	2000000c 	.word	0x2000000c

080060fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80060fc:	4b01      	ldr	r3, [pc, #4]	; (8006104 <HAL_GetTick+0x8>)
 80060fe:	6818      	ldr	r0, [r3, #0]
}
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	2000cad0 	.word	0x2000cad0

08006108 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8006108:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800610a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800610c:	f7ff fff6 	bl	80060fc <HAL_GetTick>
 8006110:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8006112:	9c01      	ldr	r4, [sp, #4]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006114:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8006116:	bf1e      	ittt	ne
 8006118:	4b04      	ldrne	r3, [pc, #16]	; (800612c <HAL_Delay+0x24>)
 800611a:	781b      	ldrbne	r3, [r3, #0]
 800611c:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800611e:	f7ff ffed 	bl	80060fc <HAL_GetTick>
 8006122:	1b40      	subs	r0, r0, r5
 8006124:	42a0      	cmp	r0, r4
 8006126:	d3fa      	bcc.n	800611e <HAL_Delay+0x16>
  {
  }
}
 8006128:	b003      	add	sp, #12
 800612a:	bd30      	pop	{r4, r5, pc}
 800612c:	2000000c 	.word	0x2000000c

08006130 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006130:	4a07      	ldr	r2, [pc, #28]	; (8006150 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006132:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006134:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006136:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800613a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800613e:	041b      	lsls	r3, r3, #16
 8006140:	0c1b      	lsrs	r3, r3, #16
 8006142:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006146:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800614a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800614c:	60d3      	str	r3, [r2, #12]
 800614e:	4770      	bx	lr
 8006150:	e000ed00 	.word	0xe000ed00

08006154 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006154:	4b17      	ldr	r3, [pc, #92]	; (80061b4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006156:	b530      	push	{r4, r5, lr}
 8006158:	68dc      	ldr	r4, [r3, #12]
 800615a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800615e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006162:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006164:	2b04      	cmp	r3, #4
 8006166:	bf28      	it	cs
 8006168:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800616a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800616c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006170:	bf98      	it	ls
 8006172:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006174:	fa05 f303 	lsl.w	r3, r5, r3
 8006178:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800617c:	bf88      	it	hi
 800617e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006180:	4019      	ands	r1, r3
 8006182:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006184:	fa05 f404 	lsl.w	r4, r5, r4
 8006188:	3c01      	subs	r4, #1
 800618a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800618c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800618e:	ea42 0201 	orr.w	r2, r2, r1
 8006192:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006196:	bfa9      	itett	ge
 8006198:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800619c:	4b06      	ldrlt	r3, [pc, #24]	; (80061b8 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800619e:	b2d2      	uxtbge	r2, r2
 80061a0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061a4:	bfbb      	ittet	lt
 80061a6:	f000 000f 	andlt.w	r0, r0, #15
 80061aa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061ac:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061b0:	541a      	strblt	r2, [r3, r0]
 80061b2:	bd30      	pop	{r4, r5, pc}
 80061b4:	e000ed00 	.word	0xe000ed00
 80061b8:	e000ed14 	.word	0xe000ed14

080061bc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80061bc:	2800      	cmp	r0, #0
 80061be:	db08      	blt.n	80061d2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061c0:	2301      	movs	r3, #1
 80061c2:	0942      	lsrs	r2, r0, #5
 80061c4:	f000 001f 	and.w	r0, r0, #31
 80061c8:	fa03 f000 	lsl.w	r0, r3, r0
 80061cc:	4b01      	ldr	r3, [pc, #4]	; (80061d4 <HAL_NVIC_EnableIRQ+0x18>)
 80061ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80061d2:	4770      	bx	lr
 80061d4:	e000e100 	.word	0xe000e100

080061d8 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80061d8:	2800      	cmp	r0, #0
 80061da:	db0d      	blt.n	80061f8 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061dc:	2201      	movs	r2, #1
 80061de:	0943      	lsrs	r3, r0, #5
 80061e0:	f000 001f 	and.w	r0, r0, #31
 80061e4:	fa02 f000 	lsl.w	r0, r2, r0
 80061e8:	4a04      	ldr	r2, [pc, #16]	; (80061fc <HAL_NVIC_DisableIRQ+0x24>)
 80061ea:	3320      	adds	r3, #32
 80061ec:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80061f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	e000e100 	.word	0xe000e100

08006200 <ETH_Delay.constprop.4>:
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006200:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8006204:	4b06      	ldr	r3, [pc, #24]	; (8006220 <ETH_Delay.constprop.4+0x20>)
static void ETH_Delay(uint32_t mdelay)
 8006206:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	fbb3 f3f2 	udiv	r3, r3, r2
 800620e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8006210:	bf00      	nop
  }
  while (Delay --);
 8006212:	9b01      	ldr	r3, [sp, #4]
 8006214:	1e5a      	subs	r2, r3, #1
 8006216:	9201      	str	r2, [sp, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1f9      	bne.n	8006210 <ETH_Delay.constprop.4+0x10>
}
 800621c:	b002      	add	sp, #8
 800621e:	4770      	bx	lr
 8006220:	20000008 	.word	0x20000008

08006224 <ETH_FlushTransmitFIFO>:
  __IO uint32_t tmpreg1 = 0U;
 8006224:	2300      	movs	r3, #0
{
 8006226:	b507      	push	{r0, r1, r2, lr}
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006228:	f241 0118 	movw	r1, #4120	; 0x1018
  __IO uint32_t tmpreg1 = 0U;
 800622c:	9301      	str	r3, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800622e:	6803      	ldr	r3, [r0, #0]
 8006230:	585a      	ldr	r2, [r3, r1]
 8006232:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006236:	505a      	str	r2, [r3, r1]
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006238:	585b      	ldr	r3, [r3, r1]
 800623a:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800623c:	f7ff ffe0 	bl	8006200 <ETH_Delay.constprop.4>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006240:	9a01      	ldr	r2, [sp, #4]
 8006242:	6803      	ldr	r3, [r0, #0]
 8006244:	505a      	str	r2, [r3, r1]
}
 8006246:	b003      	add	sp, #12
 8006248:	f85d fb04 	ldr.w	pc, [sp], #4

0800624c <ETH_MACDMAConfig>:
{
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8006250:	b129      	cbz	r1, 800625e <ETH_MACDMAConfig+0x12>
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8006252:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006256:	60c3      	str	r3, [r0, #12]
    (heth->Init).Speed = ETH_SPEED_100M;
 8006258:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800625c:	6083      	str	r3, [r0, #8]
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800625e:	69e3      	ldr	r3, [r4, #28]
  tmpreg1 = (heth->Instance)->MACCR;
 8006260:	6822      	ldr	r2, [r4, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8006262:	2b00      	cmp	r3, #0
 8006264:	bf0c      	ite	eq
 8006266:	f44f 6180 	moveq.w	r1, #1024	; 0x400
 800626a:	2100      	movne	r1, #0
                        macinit.LoopbackMode |
 800626c:	68e0      	ldr	r0, [r4, #12]
 800626e:	68a3      	ldr	r3, [r4, #8]
  tmpreg1 = (heth->Instance)->MACCR;
 8006270:	6815      	ldr	r5, [r2, #0]
                        macinit.LoopbackMode |
 8006272:	4303      	orrs	r3, r0
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006274:	482d      	ldr	r0, [pc, #180]	; (800632c <ETH_MACDMAConfig+0xe0>)
 8006276:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800627a:	4028      	ands	r0, r5
 800627c:	4303      	orrs	r3, r0
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800627e:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006280:	6013      	str	r3, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006282:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 8006284:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006286:	f7ff ff3f 	bl	8006108 <HAL_Delay>
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800628a:	2240      	movs	r2, #64	; 0x40
  (heth->Instance)->MACCR = tmpreg1;
 800628c:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800628e:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg1;
 8006290:	601d      	str	r5, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8006292:	605a      	str	r2, [r3, #4]
  tmpreg1 = (heth->Instance)->MACFFR;
 8006294:	685d      	ldr	r5, [r3, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006296:	f7ff ff37 	bl	8006108 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 800629a:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800629c:	2001      	movs	r0, #1
  (heth->Instance)->MACFFR = tmpreg1;
 800629e:	605d      	str	r5, [r3, #4]
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80062a0:	2500      	movs	r5, #0
 80062a2:	609d      	str	r5, [r3, #8]
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80062a4:	60dd      	str	r5, [r3, #12]
  tmpreg1 = (heth->Instance)->MACFCR;
 80062a6:	699a      	ldr	r2, [r3, #24]
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80062a8:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 80062ac:	0412      	lsls	r2, r2, #16
 80062ae:	0c12      	lsrs	r2, r2, #16
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80062b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80062b4:	619a      	str	r2, [r3, #24]
  tmpreg1 = (heth->Instance)->MACFCR;
 80062b6:	699e      	ldr	r6, [r3, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062b8:	f7ff ff26 	bl	8006108 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80062bc:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062be:	2001      	movs	r0, #1
  (heth->Instance)->MACFCR = tmpreg1;
 80062c0:	619e      	str	r6, [r3, #24]
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 80062c2:	61dd      	str	r5, [r3, #28]
  tmpreg1 = (heth->Instance)->MACVLANTR;
 80062c4:	69dd      	ldr	r5, [r3, #28]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062c6:	f7ff ff1f 	bl	8006108 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 80062ca:	6822      	ldr	r2, [r4, #0]
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80062cc:	4b18      	ldr	r3, [pc, #96]	; (8006330 <ETH_MACDMAConfig+0xe4>)
  (heth->Instance)->MACVLANTR = tmpreg1;
 80062ce:	61d5      	str	r5, [r2, #28]
  tmpreg1 = (heth->Instance)->DMAOMR;
 80062d0:	f241 0518 	movw	r5, #4120	; 0x1018
 80062d4:	5951      	ldr	r1, [r2, r5]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062d6:	2001      	movs	r0, #1
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80062d8:	400b      	ands	r3, r1
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80062da:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 80062de:	f043 0304 	orr.w	r3, r3, #4
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80062e2:	5153      	str	r3, [r2, r5]
  tmpreg1 = (heth->Instance)->DMAOMR;
 80062e4:	5956      	ldr	r6, [r2, r5]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062e6:	f7ff ff0f 	bl	8006108 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80062ea:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80062ec:	4a11      	ldr	r2, [pc, #68]	; (8006334 <ETH_MACDMAConfig+0xe8>)
  (heth->Instance)->DMAOMR = tmpreg1;
 80062ee:	515e      	str	r6, [r3, r5]
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80062f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062f4:	601a      	str	r2, [r3, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062f6:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->DMABMR;
 80062f8:	681d      	ldr	r5, [r3, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80062fa:	f7ff ff05 	bl	8006108 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80062fe:	6822      	ldr	r2, [r4, #0]
 8006300:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8006304:	601d      	str	r5, [r3, #0]
  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006306:	69a3      	ldr	r3, [r4, #24]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d107      	bne.n	800631c <ETH_MACDMAConfig+0xd0>
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800630c:	f241 011c 	movw	r1, #4124	; 0x101c
 8006310:	5853      	ldr	r3, [r2, r1]
 8006312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800631a:	5053      	str	r3, [r2, r1]
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800631c:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800631e:	4a06      	ldr	r2, [pc, #24]	; (8006338 <ETH_MACDMAConfig+0xec>)
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006320:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006322:	6011      	str	r1, [r2, #0]
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006324:	681a      	ldr	r2, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006326:	4b05      	ldr	r3, [pc, #20]	; (800633c <ETH_MACDMAConfig+0xf0>)
 8006328:	601a      	str	r2, [r3, #0]
 800632a:	bd70      	pop	{r4, r5, r6, pc}
 800632c:	ff20810f 	.word	0xff20810f
 8006330:	f8de3f23 	.word	0xf8de3f23
 8006334:	02c12080 	.word	0x02c12080
 8006338:	40028040 	.word	0x40028040
 800633c:	40028044 	.word	0x40028044

08006340 <HAL_ETH_DMATxDescListInit>:
{
 8006340:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 8006342:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 8006346:	2c01      	cmp	r4, #1
 8006348:	f04f 0402 	mov.w	r4, #2
 800634c:	d033      	beq.n	80063b6 <HAL_ETH_DMATxDescListInit+0x76>
 800634e:	2501      	movs	r5, #1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8006350:	f44f 1780 	mov.w	r7, #1048576	; 0x100000
  __HAL_LOCK(heth);
 8006354:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8006358:	f240 5ef4 	movw	lr, #1524	; 0x5f4
  for (i = 0U; i < TxBuffCount; i++)
 800635c:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 800635e:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->TxDesc = DMATxDescTab;
 8006362:	62c1      	str	r1, [r0, #44]	; 0x2c
 8006364:	f101 0420 	add.w	r4, r1, #32
    if (i < (TxBuffCount - 1))
 8006368:	f103 3cff 	add.w	ip, r3, #4294967295
  for (i = 0U; i < TxBuffCount; i++)
 800636c:	429d      	cmp	r5, r3
 800636e:	d10b      	bne.n	8006388 <HAL_ETH_DMATxDescListInit+0x48>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006370:	f241 0310 	movw	r3, #4112	; 0x1010
 8006374:	6802      	ldr	r2, [r0, #0]
 8006376:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 8006378:	2301      	movs	r3, #1
 800637a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800637e:	2300      	movs	r3, #0
 8006380:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8006384:	4618      	mov	r0, r3
 8006386:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8006388:	fb0e 2605 	mla	r6, lr, r5, r2
 800638c:	f844 6c18 	str.w	r6, [r4, #-24]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006390:	69c6      	ldr	r6, [r0, #28]
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8006392:	f844 7c20 	str.w	r7, [r4, #-32]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006396:	b92e      	cbnz	r6, 80063a4 <HAL_ETH_DMATxDescListInit+0x64>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8006398:	f854 6c20 	ldr.w	r6, [r4, #-32]
 800639c:	f446 0640 	orr.w	r6, r6, #12582912	; 0xc00000
 80063a0:	f844 6c20 	str.w	r6, [r4, #-32]
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 80063a4:	4565      	cmp	r5, ip
 80063a6:	bf2c      	ite	cs
 80063a8:	460e      	movcs	r6, r1
 80063aa:	4626      	movcc	r6, r4
  for (i = 0U; i < TxBuffCount; i++)
 80063ac:	3501      	adds	r5, #1
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 80063ae:	f844 6c14 	str.w	r6, [r4, #-20]
 80063b2:	3420      	adds	r4, #32
 80063b4:	e7da      	b.n	800636c <HAL_ETH_DMATxDescListInit+0x2c>
  __HAL_LOCK(heth);
 80063b6:	4620      	mov	r0, r4
}
 80063b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080063ba <HAL_ETH_DMARxDescListInit>:
{
 80063ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 80063be:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 80063c2:	2c01      	cmp	r4, #1
 80063c4:	f04f 0402 	mov.w	r4, #2
 80063c8:	d030      	beq.n	800642c <HAL_ETH_DMARxDescListInit+0x72>
 80063ca:	2501      	movs	r5, #1
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80063cc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  __HAL_LOCK(heth);
 80063d0:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80063d4:	f244 57f4 	movw	r7, #17908	; 0x45f4
  for (i = 0U; i < RxBuffCount; i++)
 80063d8:	2500      	movs	r5, #0
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 80063da:	f240 5ef4 	movw	lr, #1524	; 0x5f4
  heth->State = HAL_ETH_STATE_BUSY;
 80063de:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->RxDesc = DMARxDescTab;
 80063e2:	6281      	str	r1, [r0, #40]	; 0x28
 80063e4:	f101 0420 	add.w	r4, r1, #32
    if (i < (RxBuffCount - 1U))
 80063e8:	f103 3cff 	add.w	ip, r3, #4294967295
  for (i = 0U; i < RxBuffCount; i++)
 80063ec:	429d      	cmp	r5, r3
 80063ee:	d10c      	bne.n	800640a <HAL_ETH_DMARxDescListInit+0x50>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80063f0:	f241 030c 	movw	r3, #4108	; 0x100c
 80063f4:	6802      	ldr	r2, [r0, #0]
 80063f6:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 80063f8:	2301      	movs	r3, #1
 80063fa:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80063fe:	2300      	movs	r3, #0
 8006400:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 8006404:	4618      	mov	r0, r3
 8006406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 800640a:	fb0e 2805 	mla	r8, lr, r5, r2
 800640e:	f844 8c18 	str.w	r8, [r4, #-24]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8006412:	4565      	cmp	r5, ip
 8006414:	bf2c      	ite	cs
 8006416:	4688      	movcs	r8, r1
 8006418:	46a0      	movcc	r8, r4
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800641a:	f844 6c20 	str.w	r6, [r4, #-32]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800641e:	f844 7c1c 	str.w	r7, [r4, #-28]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8006422:	f844 8c14 	str.w	r8, [r4, #-20]
  for (i = 0U; i < RxBuffCount; i++)
 8006426:	3501      	adds	r5, #1
 8006428:	3420      	adds	r4, #32
 800642a:	e7df      	b.n	80063ec <HAL_ETH_DMARxDescListInit+0x32>
  __HAL_LOCK(heth);
 800642c:	4620      	mov	r0, r4
}
 800642e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006434 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 8006434:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 8006438:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 800643a:	2b01      	cmp	r3, #1
 800643c:	f04f 0302 	mov.w	r3, #2
 8006440:	d069      	beq.n	8006516 <HAL_ETH_TransmitFrame+0xe2>
 8006442:	2201      	movs	r2, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8006444:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 8006448:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
  if (FrameLength == 0U)
 800644c:	b929      	cbnz	r1, 800645a <HAL_ETH_TransmitFrame+0x26>
    heth->State = HAL_ETH_STATE_READY;
 800644e:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006452:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
    return HAL_ERROR;
 8006456:	4610      	mov	r0, r2
 8006458:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800645a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800645c:	681c      	ldr	r4, [r3, #0]
 800645e:	2c00      	cmp	r4, #0
 8006460:	da06      	bge.n	8006470 <HAL_ETH_TransmitFrame+0x3c>
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8006462:	2312      	movs	r3, #18
 8006464:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006468:	2300      	movs	r3, #0
 800646a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 800646e:	e7f2      	b.n	8006456 <HAL_ETH_TransmitFrame+0x22>
  if (FrameLength > ETH_TX_BUF_SIZE)
 8006470:	f240 54f4 	movw	r4, #1524	; 0x5f4
 8006474:	42a1      	cmp	r1, r4
 8006476:	d92f      	bls.n	80064d8 <HAL_ETH_TransmitFrame+0xa4>
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8006478:	fbb1 f2f4 	udiv	r2, r1, r4
    if (FrameLength % ETH_TX_BUF_SIZE)
 800647c:	fb04 1412 	mls	r4, r4, r2, r1
 8006480:	b344      	cbz	r4, 80064d4 <HAL_ETH_TransmitFrame+0xa0>
      bufcount++;
 8006482:	3201      	adds	r2, #1
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8006484:	4c25      	ldr	r4, [pc, #148]	; (800651c <HAL_ETH_TransmitFrame+0xe8>)
 8006486:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 800648a:	fb04 1102 	mla	r1, r4, r2, r1
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800648e:	f240 56f4 	movw	r6, #1524	; 0x5f4
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8006492:	2400      	movs	r4, #0
 8006494:	f3c1 010c 	ubfx	r1, r1, #0, #13
      if (i == (bufcount - 1U))
 8006498:	1e57      	subs	r7, r2, #1
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800649a:	681d      	ldr	r5, [r3, #0]
 800649c:	f025 5540 	bic.w	r5, r5, #805306368	; 0x30000000
 80064a0:	601d      	str	r5, [r3, #0]
      if (i == 0U)
 80064a2:	b91c      	cbnz	r4, 80064ac <HAL_ETH_TransmitFrame+0x78>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 80064a4:	681d      	ldr	r5, [r3, #0]
 80064a6:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
 80064aa:	601d      	str	r5, [r3, #0]
      if (i == (bufcount - 1U))
 80064ac:	42a7      	cmp	r7, r4
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80064ae:	bf08      	it	eq
 80064b0:	681d      	ldreq	r5, [r3, #0]
    for (i = 0U; i < bufcount; i++)
 80064b2:	f104 0401 	add.w	r4, r4, #1
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80064b6:	bf04      	itt	eq
 80064b8:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
 80064bc:	601d      	streq	r5, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80064be:	681d      	ldr	r5, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80064c0:	605e      	str	r6, [r3, #4]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80064c2:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80064c6:	bf08      	it	eq
 80064c8:	6059      	streq	r1, [r3, #4]
    for (i = 0U; i < bufcount; i++)
 80064ca:	4294      	cmp	r4, r2
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80064cc:	601d      	str	r5, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80064ce:	68db      	ldr	r3, [r3, #12]
    for (i = 0U; i < bufcount; i++)
 80064d0:	d1e3      	bne.n	800649a <HAL_ETH_TransmitFrame+0x66>
 80064d2:	e00d      	b.n	80064f0 <HAL_ETH_TransmitFrame+0xbc>
  if (bufcount == 1U)
 80064d4:	2a01      	cmp	r2, #1
 80064d6:	d1d5      	bne.n	8006484 <HAL_ETH_TransmitFrame+0x50>
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80064d8:	681a      	ldr	r2, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80064da:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80064de:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80064e2:	601a      	str	r2, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80064e4:	681a      	ldr	r2, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80064e6:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80064e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80064ec:	601a      	str	r2, [r3, #0]
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80064ee:	68db      	ldr	r3, [r3, #12]
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80064f0:	f241 0214 	movw	r2, #4116	; 0x1014
 80064f4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80064f6:	6803      	ldr	r3, [r0, #0]
 80064f8:	5899      	ldr	r1, [r3, r2]
 80064fa:	0749      	lsls	r1, r1, #29
 80064fc:	d505      	bpl.n	800650a <HAL_ETH_TransmitFrame+0xd6>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80064fe:	2104      	movs	r1, #4
 8006500:	5099      	str	r1, [r3, r2]
    (heth->Instance)->DMATPDR = 0U;
 8006502:	2100      	movs	r1, #0
 8006504:	f241 0204 	movw	r2, #4100	; 0x1004
 8006508:	5099      	str	r1, [r3, r2]
  heth->State = HAL_ETH_STATE_READY;
 800650a:	2301      	movs	r3, #1
 800650c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006510:	2300      	movs	r3, #0
 8006512:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  __HAL_LOCK(heth);
 8006516:	4618      	mov	r0, r3
}
 8006518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800651a:	bf00      	nop
 800651c:	fffffa0c 	.word	0xfffffa0c

08006520 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 8006520:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 8006524:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(heth);
 8006526:	2b01      	cmp	r3, #1
 8006528:	f04f 0302 	mov.w	r3, #2
 800652c:	d03b      	beq.n	80065a6 <HAL_ETH_GetReceivedFrame_IT+0x86>
 800652e:	2201      	movs	r2, #1
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006530:	2405      	movs	r4, #5
      heth->RxFrameInfos.SegCount = 1U;
 8006532:	4611      	mov	r1, r2
  __HAL_LOCK(heth);
 8006534:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8006538:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800653c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	2a00      	cmp	r2, #0
 8006542:	db01      	blt.n	8006548 <HAL_ETH_GetReceivedFrame_IT+0x28>
 8006544:	3c01      	subs	r4, #1
 8006546:	d106      	bne.n	8006556 <HAL_ETH_GetReceivedFrame_IT+0x36>
  heth->State = HAL_ETH_STATE_READY;
 8006548:	2301      	movs	r3, #1
  __HAL_UNLOCK(heth);
 800654a:	2200      	movs	r2, #0
  heth->State = HAL_ETH_STATE_READY;
 800654c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006550:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
  return HAL_ERROR;
 8006554:	e027      	b.n	80065a6 <HAL_ETH_GetReceivedFrame_IT+0x86>
    if ((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	68dd      	ldr	r5, [r3, #12]
 800655a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800655e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006562:	d103      	bne.n	800656c <HAL_ETH_GetReceivedFrame_IT+0x4c>
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006564:	6303      	str	r3, [r0, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;
 8006566:	6381      	str	r1, [r0, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8006568:	6285      	str	r5, [r0, #40]	; 0x28
 800656a:	e7e7      	b.n	800653c <HAL_ETH_GetReceivedFrame_IT+0x1c>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	f412 7f40 	tst.w	r2, #768	; 0x300
 8006572:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006574:	d102      	bne.n	800657c <HAL_ETH_GetReceivedFrame_IT+0x5c>
      (heth->RxFrameInfos.SegCount)++;
 8006576:	3201      	adds	r2, #1
 8006578:	6382      	str	r2, [r0, #56]	; 0x38
 800657a:	e7f5      	b.n	8006568 <HAL_ETH_GetReceivedFrame_IT+0x48>
      (heth->RxFrameInfos.SegCount)++;
 800657c:	3201      	adds	r2, #1
      if ((heth->RxFrameInfos.SegCount) == 1U)
 800657e:	2a01      	cmp	r2, #1
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8006580:	bf08      	it	eq
 8006582:	6303      	streq	r3, [r0, #48]	; 0x30
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8006584:	6343      	str	r3, [r0, #52]	; 0x34
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8006586:	681b      	ldr	r3, [r3, #0]
      (heth->RxFrameInfos.SegCount)++;
 8006588:	6382      	str	r2, [r0, #56]	; 0x38
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 800658a:	f3c3 430d 	ubfx	r3, r3, #16, #14
 800658e:	3b04      	subs	r3, #4
 8006590:	63c3      	str	r3, [r0, #60]	; 0x3c
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8006592:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006594:	689b      	ldr	r3, [r3, #8]
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8006596:	6285      	str	r5, [r0, #40]	; 0x28
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8006598:	6403      	str	r3, [r0, #64]	; 0x40
      heth->State = HAL_ETH_STATE_READY;
 800659a:	2301      	movs	r3, #1
 800659c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80065a0:	2300      	movs	r3, #0
 80065a2:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	bd30      	pop	{r4, r5, pc}

080065aa <HAL_ETH_TxCpltCallback>:
 80065aa:	4770      	bx	lr

080065ac <HAL_ETH_ErrorCallback>:
{
 80065ac:	4770      	bx	lr

080065ae <HAL_ETH_IRQHandler>:
{
 80065ae:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 80065b0:	f241 0614 	movw	r6, #4116	; 0x1014
 80065b4:	6802      	ldr	r2, [r0, #0]
{
 80065b6:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 80065b8:	5995      	ldr	r5, [r2, r6]
 80065ba:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80065be:	d021      	beq.n	8006604 <HAL_ETH_IRQHandler+0x56>
    HAL_ETH_RxCpltCallback(heth);
 80065c0:	f001 fcec 	bl	8007f9c <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80065c4:	2240      	movs	r2, #64	; 0x40
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80065ca:	2301      	movs	r3, #1
 80065cc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80065d0:	2300      	movs	r3, #0
 80065d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80065d6:	f241 0514 	movw	r5, #4116	; 0x1014
 80065da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	515a      	str	r2, [r3, r5]
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80065e2:	595b      	ldr	r3, [r3, r5]
 80065e4:	041b      	lsls	r3, r3, #16
 80065e6:	d50c      	bpl.n	8006602 <HAL_ETH_IRQHandler+0x54>
    HAL_ETH_ErrorCallback(heth);
 80065e8:	4620      	mov	r0, r4
 80065ea:	f7ff ffdf 	bl	80065ac <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80065ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	515a      	str	r2, [r3, r5]
    heth->State = HAL_ETH_STATE_READY;
 80065f6:	2301      	movs	r3, #1
 80065f8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80065fc:	2300      	movs	r3, #0
 80065fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006602:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8006604:	5993      	ldr	r3, [r2, r6]
 8006606:	07da      	lsls	r2, r3, #31
 8006608:	d5e5      	bpl.n	80065d6 <HAL_ETH_IRQHandler+0x28>
    HAL_ETH_TxCpltCallback(heth);
 800660a:	f7ff ffce 	bl	80065aa <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800660e:	2301      	movs	r3, #1
 8006610:	6822      	ldr	r2, [r4, #0]
 8006612:	5193      	str	r3, [r2, r6]
    heth->State = HAL_ETH_STATE_READY;
 8006614:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8006618:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 800661c:	e7db      	b.n	80065d6 <HAL_ETH_IRQHandler+0x28>

0800661e <HAL_ETH_ReadPHYRegister>:
{
 800661e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8006620:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
{
 8006624:	4605      	mov	r5, r0
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8006626:	2b82      	cmp	r3, #130	; 0x82
{
 8006628:	4616      	mov	r6, r2
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 800662a:	d030      	beq.n	800668e <HAL_ETH_ReadPHYRegister+0x70>
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800662c:	2382      	movs	r3, #130	; 0x82
  tmpreg1 = heth->Instance->MACMIIAR;
 800662e:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006630:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 8006634:	6913      	ldr	r3, [r2, #16]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8006636:	0189      	lsls	r1, r1, #6
 8006638:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800663c:	f003 011c 	and.w	r1, r3, #28
 8006640:	4321      	orrs	r1, r4
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006642:	8a04      	ldrh	r4, [r0, #16]
 8006644:	02e4      	lsls	r4, r4, #11
 8006646:	b2a4      	uxth	r4, r4
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8006648:	430c      	orrs	r4, r1
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800664a:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg1;
 800664e:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 8006650:	f7ff fd54 	bl	80060fc <HAL_GetTick>
 8006654:	4607      	mov	r7, r0
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006656:	f014 0001 	ands.w	r0, r4, #1
 800665a:	d107      	bne.n	800666c <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	b29b      	uxth	r3, r3
 8006662:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8006664:	2301      	movs	r3, #1
 8006666:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 800666a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800666c:	f7ff fd46 	bl	80060fc <HAL_GetTick>
 8006670:	1bc0      	subs	r0, r0, r7
 8006672:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8006676:	d307      	bcc.n	8006688 <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State = HAL_ETH_STATE_READY;
 8006678:	2301      	movs	r3, #1
 800667a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800667e:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8006680:	2003      	movs	r0, #3
      __HAL_UNLOCK(heth);
 8006682:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 8006686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	691c      	ldr	r4, [r3, #16]
 800668c:	e7e3      	b.n	8006656 <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 800668e:	2002      	movs	r0, #2
}
 8006690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006692 <HAL_ETH_WritePHYRegister>:
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8006692:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
{
 8006696:	b570      	push	{r4, r5, r6, lr}
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8006698:	2b42      	cmp	r3, #66	; 0x42
{
 800669a:	4605      	mov	r5, r0
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 800669c:	d02e      	beq.n	80066fc <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800669e:	2342      	movs	r3, #66	; 0x42
 80066a0:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg1 = heth->Instance->MACMIIAR;
 80066a4:	6803      	ldr	r3, [r0, #0]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80066a6:	018c      	lsls	r4, r1, #6
  tmpreg1 = heth->Instance->MACMIIAR;
 80066a8:	6918      	ldr	r0, [r3, #16]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80066aa:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
 80066ae:	f044 0403 	orr.w	r4, r4, #3
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80066b2:	f000 001c 	and.w	r0, r0, #28
 80066b6:	4320      	orrs	r0, r4
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80066b8:	8a2c      	ldrh	r4, [r5, #16]
 80066ba:	b292      	uxth	r2, r2
 80066bc:	02e4      	lsls	r4, r4, #11
 80066be:	b2a4      	uxth	r4, r4
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80066c0:	4304      	orrs	r4, r0
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80066c2:	615a      	str	r2, [r3, #20]
  heth->Instance->MACMIIAR = tmpreg1;
 80066c4:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 80066c6:	f7ff fd19 	bl	80060fc <HAL_GetTick>
 80066ca:	4606      	mov	r6, r0
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80066cc:	f014 0001 	ands.w	r0, r4, #1
 80066d0:	d103      	bne.n	80066da <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 80066d8:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80066da:	f7ff fd0f 	bl	80060fc <HAL_GetTick>
 80066de:	1b80      	subs	r0, r0, r6
 80066e0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80066e4:	d307      	bcc.n	80066f6 <HAL_ETH_WritePHYRegister+0x64>
      heth->State = HAL_ETH_STATE_READY;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80066ec:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 80066ee:	2003      	movs	r0, #3
      __HAL_UNLOCK(heth);
 80066f0:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
 80066f4:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg1 = heth->Instance->MACMIIAR;
 80066f6:	682b      	ldr	r3, [r5, #0]
 80066f8:	691c      	ldr	r4, [r3, #16]
 80066fa:	e7e7      	b.n	80066cc <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 80066fc:	2002      	movs	r0, #2
}
 80066fe:	bd70      	pop	{r4, r5, r6, pc}

08006700 <HAL_ETH_Init>:
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8006700:	2300      	movs	r3, #0
{
 8006702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (heth == NULL)
 8006704:	4604      	mov	r4, r0
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8006706:	9300      	str	r3, [sp, #0]
  if (heth == NULL)
 8006708:	2800      	cmp	r0, #0
 800670a:	f000 80d7 	beq.w	80068bc <HAL_ETH_Init+0x1bc>
  if (heth->State == HAL_ETH_STATE_RESET)
 800670e:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8006712:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006716:	b91b      	cbnz	r3, 8006720 <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 8006718:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800671c:	f001 fbc0 	bl	8007ea0 <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006720:	2300      	movs	r3, #0
 8006722:	9301      	str	r3, [sp, #4]
 8006724:	4b66      	ldr	r3, [pc, #408]	; (80068c0 <HAL_ETH_Init+0x1c0>)
 8006726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006728:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800672c:	645a      	str	r2, [r3, #68]	; 0x44
 800672e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006730:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006734:	9301      	str	r3, [sp, #4]
 8006736:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006738:	4b62      	ldr	r3, [pc, #392]	; (80068c4 <HAL_ETH_Init+0x1c4>)
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006740:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	6a21      	ldr	r1, [r4, #32]
 8006746:	430a      	orrs	r2, r1
 8006748:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800674a:	6823      	ldr	r3, [r4, #0]
 800674c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	f042 0201 	orr.w	r2, r2, #1
 8006756:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8006758:	f7ff fcd0 	bl	80060fc <HAL_GetTick>
 800675c:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8006764:	6812      	ldr	r2, [r2, #0]
 8006766:	07d0      	lsls	r0, r2, #31
 8006768:	d41d      	bmi.n	80067a6 <HAL_ETH_Init+0xa6>
  tmpreg1 = (heth->Instance)->MACMIIAR;
 800676a:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 800676c:	f000 fecc 	bl	8007508 <HAL_RCC_GetHCLKFreq>
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8006770:	4b55      	ldr	r3, [pc, #340]	; (80068c8 <HAL_ETH_Init+0x1c8>)
 8006772:	4a56      	ldr	r2, [pc, #344]	; (80068cc <HAL_ETH_Init+0x1cc>)
 8006774:	4403      	add	r3, r0
 8006776:	4293      	cmp	r3, r2
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8006778:	f025 051c 	bic.w	r5, r5, #28
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800677c:	d822      	bhi.n	80067c4 <HAL_ETH_Init+0xc4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800677e:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8006782:	6823      	ldr	r3, [r4, #0]
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8006784:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8006788:	611d      	str	r5, [r3, #16]
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800678a:	2100      	movs	r1, #0
 800678c:	4620      	mov	r0, r4
 800678e:	f7ff ff80 	bl	8006692 <HAL_ETH_WritePHYRegister>
 8006792:	4605      	mov	r5, r0
 8006794:	b330      	cbz	r0, 80067e4 <HAL_ETH_Init+0xe4>
      heth->State = HAL_ETH_STATE_READY;
 8006796:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 8006798:	2101      	movs	r1, #1
 800679a:	4620      	mov	r0, r4
 800679c:	f7ff fd56 	bl	800624c <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 80067a0:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 80067a4:	e00b      	b.n	80067be <HAL_ETH_Init+0xbe>
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80067a6:	f7ff fca9 	bl	80060fc <HAL_GetTick>
 80067aa:	1b40      	subs	r0, r0, r5
 80067ac:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 80067b0:	d9d5      	bls.n	800675e <HAL_ETH_Init+0x5e>
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80067b2:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 80067b4:	2300      	movs	r3, #0
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80067b6:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80067ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80067be:	4628      	mov	r0, r5
 80067c0:	b003      	add	sp, #12
 80067c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80067c4:	4b42      	ldr	r3, [pc, #264]	; (80068d0 <HAL_ETH_Init+0x1d0>)
 80067c6:	4a43      	ldr	r2, [pc, #268]	; (80068d4 <HAL_ETH_Init+0x1d4>)
 80067c8:	4403      	add	r3, r0
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d802      	bhi.n	80067d4 <HAL_ETH_Init+0xd4>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80067ce:	f045 050c 	orr.w	r5, r5, #12
 80067d2:	e7d6      	b.n	8006782 <HAL_ETH_Init+0x82>
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80067d4:	4b40      	ldr	r3, [pc, #256]	; (80068d8 <HAL_ETH_Init+0x1d8>)
 80067d6:	4a41      	ldr	r2, [pc, #260]	; (80068dc <HAL_ETH_Init+0x1dc>)
 80067d8:	4403      	add	r3, r0
 80067da:	4293      	cmp	r3, r2
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80067dc:	bf88      	it	hi
 80067de:	f045 0504 	orrhi.w	r5, r5, #4
 80067e2:	e7ce      	b.n	8006782 <HAL_ETH_Init+0x82>
  HAL_Delay(PHY_RESET_DELAY);
 80067e4:	20ff      	movs	r0, #255	; 0xff
 80067e6:	f7ff fc8f 	bl	8006108 <HAL_Delay>
  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80067ea:	6863      	ldr	r3, [r4, #4]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d053      	beq.n	8006898 <HAL_ETH_Init+0x198>
    tickstart = HAL_GetTick();
 80067f0:	f7ff fc84 	bl	80060fc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80067f4:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80067f8:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80067fa:	466a      	mov	r2, sp
 80067fc:	2101      	movs	r1, #1
 80067fe:	4620      	mov	r0, r4
 8006800:	f7ff ff0d 	bl	800661e <HAL_ETH_ReadPHYRegister>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8006804:	f7ff fc7a 	bl	80060fc <HAL_GetTick>
 8006808:	1b80      	subs	r0, r0, r6
 800680a:	42b8      	cmp	r0, r7
 800680c:	d90b      	bls.n	8006826 <HAL_ETH_Init+0x126>
        ETH_MACDMAConfig(heth, err);
 800680e:	2101      	movs	r1, #1
 8006810:	4620      	mov	r0, r4
 8006812:	f7ff fd1b 	bl	800624c <ETH_MACDMAConfig>
        heth->State = HAL_ETH_STATE_READY;
 8006816:	2301      	movs	r3, #1
 8006818:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800681c:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800681e:	2503      	movs	r5, #3
        __HAL_UNLOCK(heth);
 8006820:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8006824:	e7cb      	b.n	80067be <HAL_ETH_Init+0xbe>
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8006826:	9b00      	ldr	r3, [sp, #0]
 8006828:	0759      	lsls	r1, r3, #29
 800682a:	d5e6      	bpl.n	80067fa <HAL_ETH_Init+0xfa>
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800682c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006830:	2100      	movs	r1, #0
 8006832:	4620      	mov	r0, r4
 8006834:	f7ff ff2d 	bl	8006692 <HAL_ETH_WritePHYRegister>
 8006838:	2800      	cmp	r0, #0
 800683a:	d1ac      	bne.n	8006796 <HAL_ETH_Init+0x96>
    tickstart = HAL_GetTick();
 800683c:	f7ff fc5e 	bl	80060fc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8006840:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006844:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8006846:	466a      	mov	r2, sp
 8006848:	2101      	movs	r1, #1
 800684a:	4620      	mov	r0, r4
 800684c:	f7ff fee7 	bl	800661e <HAL_ETH_ReadPHYRegister>
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8006850:	f7ff fc54 	bl	80060fc <HAL_GetTick>
 8006854:	1b80      	subs	r0, r0, r6
 8006856:	42b8      	cmp	r0, r7
 8006858:	d8d9      	bhi.n	800680e <HAL_ETH_Init+0x10e>
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800685a:	9b00      	ldr	r3, [sp, #0]
 800685c:	069a      	lsls	r2, r3, #26
 800685e:	d5f2      	bpl.n	8006846 <HAL_ETH_Init+0x146>
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8006860:	466a      	mov	r2, sp
 8006862:	211f      	movs	r1, #31
 8006864:	4620      	mov	r0, r4
 8006866:	f7ff feda 	bl	800661e <HAL_ETH_ReadPHYRegister>
 800686a:	2800      	cmp	r0, #0
 800686c:	d193      	bne.n	8006796 <HAL_ETH_Init+0x96>
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800686e:	9b00      	ldr	r3, [sp, #0]
 8006870:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8006874:	bf18      	it	ne
 8006876:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800687a:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M;
 800687c:	bf4c      	ite	mi
 800687e:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8006880:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8006884:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8006886:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 8006888:	2100      	movs	r1, #0
 800688a:	4620      	mov	r0, r4
 800688c:	f7ff fcde 	bl	800624c <ETH_MACDMAConfig>
  heth->State = HAL_ETH_STATE_READY;
 8006890:	2301      	movs	r3, #1
 8006892:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8006896:	e792      	b.n	80067be <HAL_ETH_Init+0xbe>
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8006898:	68a3      	ldr	r3, [r4, #8]
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800689a:	68e2      	ldr	r2, [r4, #12]
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800689c:	085b      	lsrs	r3, r3, #1
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800689e:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 80068a2:	b292      	uxth	r2, r2
 80068a4:	4629      	mov	r1, r5
 80068a6:	4620      	mov	r0, r4
 80068a8:	f7ff fef3 	bl	8006692 <HAL_ETH_WritePHYRegister>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	f47f af72 	bne.w	8006796 <HAL_ETH_Init+0x96>
    HAL_Delay(PHY_CONFIG_DELAY);
 80068b2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80068b6:	f7ff fc27 	bl	8006108 <HAL_Delay>
 80068ba:	e7e5      	b.n	8006888 <HAL_ETH_Init+0x188>
    return HAL_ERROR;
 80068bc:	2501      	movs	r5, #1
 80068be:	e77e      	b.n	80067be <HAL_ETH_Init+0xbe>
 80068c0:	40023800 	.word	0x40023800
 80068c4:	40013800 	.word	0x40013800
 80068c8:	feced300 	.word	0xfeced300
 80068cc:	00e4e1bf 	.word	0x00e4e1bf
 80068d0:	fde9f140 	.word	0xfde9f140
 80068d4:	017d783f 	.word	0x017d783f
 80068d8:	fc6c7900 	.word	0xfc6c7900
 80068dc:	026259ff 	.word	0x026259ff

080068e0 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 80068e0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 80068e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(heth);
 80068e6:	2b01      	cmp	r3, #1
{
 80068e8:	4605      	mov	r5, r0
 80068ea:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(heth);
 80068ee:	d031      	beq.n	8006954 <HAL_ETH_Start+0x74>
  __IO uint32_t tmpreg1 = 0U;
 80068f0:	2400      	movs	r4, #0
  __HAL_LOCK(heth);
 80068f2:	2601      	movs	r6, #1
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80068f4:	682b      	ldr	r3, [r5, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 80068f6:	f885 0044 	strb.w	r0, [r5, #68]	; 0x44
  __IO uint32_t tmpreg1 = 0U;
 80068fa:	9401      	str	r4, [sp, #4]
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80068fc:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(heth);
 80068fe:	f885 6045 	strb.w	r6, [r5, #69]	; 0x45
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8006902:	f042 0208 	orr.w	r2, r2, #8
 8006906:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800690c:	f7ff fc78 	bl	8006200 <ETH_Delay.constprop.4>
  (heth->Instance)->MACCR = tmpreg1;
 8006910:	9a01      	ldr	r2, [sp, #4]
 8006912:	682b      	ldr	r3, [r5, #0]
 8006914:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg1 = 0U;
 8006916:	9400      	str	r4, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	f042 0204 	orr.w	r2, r2, #4
 800691e:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	9300      	str	r3, [sp, #0]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006924:	f7ff fc6c 	bl	8006200 <ETH_Delay.constprop.4>
  (heth->Instance)->MACCR = tmpreg1;
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	9a00      	ldr	r2, [sp, #0]
  ETH_FlushTransmitFIFO(heth);
 800692c:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg1;
 800692e:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8006930:	f7ff fc78 	bl	8006224 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8006934:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 8006938:	4620      	mov	r0, r4
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 800693a:	682a      	ldr	r2, [r5, #0]
 800693c:	58d1      	ldr	r1, [r2, r3]
 800693e:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8006942:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8006944:	58d1      	ldr	r1, [r2, r3]
 8006946:	f041 0102 	orr.w	r1, r1, #2
 800694a:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 800694c:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006950:	f885 4045 	strb.w	r4, [r5, #69]	; 0x45
}
 8006954:	b002      	add	sp, #8
 8006956:	bd70      	pop	{r4, r5, r6, pc}

08006958 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 8006958:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 800695c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(heth);
 800695e:	2b01      	cmp	r3, #1
{
 8006960:	4605      	mov	r5, r0
 8006962:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(heth);
 8006966:	d031      	beq.n	80069cc <HAL_ETH_Stop+0x74>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8006968:	f241 0218 	movw	r2, #4120	; 0x1018
  __HAL_LOCK(heth);
 800696c:	2601      	movs	r6, #1
  __IO uint32_t tmpreg1 = 0U;
 800696e:	2400      	movs	r4, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8006970:	682b      	ldr	r3, [r5, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 8006972:	f885 0044 	strb.w	r0, [r5, #68]	; 0x44
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8006976:	5899      	ldr	r1, [r3, r2]
  __HAL_LOCK(heth);
 8006978:	f885 6045 	strb.w	r6, [r5, #69]	; 0x45
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800697c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8006980:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8006982:	5899      	ldr	r1, [r3, r2]
 8006984:	f021 0102 	bic.w	r1, r1, #2
 8006988:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg1 = 0U;
 800698a:	9401      	str	r4, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	f022 0204 	bic.w	r2, r2, #4
 8006992:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	9301      	str	r3, [sp, #4]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006998:	f7ff fc32 	bl	8006200 <ETH_Delay.constprop.4>
  (heth->Instance)->MACCR = tmpreg1;
 800699c:	682b      	ldr	r3, [r5, #0]
 800699e:	9a01      	ldr	r2, [sp, #4]
  ETH_FlushTransmitFIFO(heth);
 80069a0:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg1;
 80069a2:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 80069a4:	f7ff fc3e 	bl	8006224 <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80069a8:	682b      	ldr	r3, [r5, #0]
  __IO uint32_t tmpreg1 = 0U;
 80069aa:	9400      	str	r4, [sp, #0]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	f022 0208 	bic.w	r2, r2, #8
 80069b2:	601a      	str	r2, [r3, #0]
  tmpreg1 = (heth->Instance)->MACCR;
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	9300      	str	r3, [sp, #0]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80069b8:	f7ff fc22 	bl	8006200 <ETH_Delay.constprop.4>
  return HAL_OK;
 80069bc:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg1;
 80069be:	9a00      	ldr	r2, [sp, #0]
 80069c0:	682b      	ldr	r3, [r5, #0]
 80069c2:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 80069c4:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80069c8:	f885 4045 	strb.w	r4, [r5, #69]	; 0x45
}
 80069cc:	b002      	add	sp, #8
 80069ce:	bd70      	pop	{r4, r5, r6, pc}

080069d0 <HAL_ETH_ConfigMAC>:
{
 80069d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 80069d2:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
{
 80069d6:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 80069d8:	2b01      	cmp	r3, #1
{
 80069da:	460c      	mov	r4, r1
 80069dc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(heth);
 80069e0:	d070      	beq.n	8006ac4 <HAL_ETH_ConfigMAC+0xf4>
 80069e2:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80069e4:	f885 0044 	strb.w	r0, [r5, #68]	; 0x44
  __HAL_LOCK(heth);
 80069e8:	f885 6045 	strb.w	r6, [r5, #69]	; 0x45
 80069ec:	682a      	ldr	r2, [r5, #0]
 80069ee:	68af      	ldr	r7, [r5, #8]
 80069f0:	68e8      	ldr	r0, [r5, #12]
  if (macconf != NULL)
 80069f2:	2900      	cmp	r1, #0
 80069f4:	d067      	beq.n	8006ac6 <HAL_ETH_ConfigMAC+0xf6>
    tmpreg1 = (heth->Instance)->MACCR;
 80069f6:	6813      	ldr	r3, [r2, #0]
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80069f8:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 8006ae4 <HAL_ETH_ConfigMAC+0x114>
 80069fc:	ea0e 0e03 	and.w	lr, lr, r3
                          macconf->BackOffLimit |
 8006a00:	c90a      	ldmia	r1, {r1, r3}
 8006a02:	430b      	orrs	r3, r1
 8006a04:	68a1      	ldr	r1, [r4, #8]
 8006a06:	430b      	orrs	r3, r1
 8006a08:	68e1      	ldr	r1, [r4, #12]
 8006a0a:	430b      	orrs	r3, r1
 8006a0c:	6921      	ldr	r1, [r4, #16]
 8006a0e:	430b      	orrs	r3, r1
 8006a10:	6961      	ldr	r1, [r4, #20]
 8006a12:	430b      	orrs	r3, r1
 8006a14:	69a1      	ldr	r1, [r4, #24]
 8006a16:	430b      	orrs	r3, r1
 8006a18:	69e1      	ldr	r1, [r4, #28]
 8006a1a:	430b      	orrs	r3, r1
 8006a1c:	6a21      	ldr	r1, [r4, #32]
 8006a1e:	430b      	orrs	r3, r1
 8006a20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006a22:	430b      	orrs	r3, r1
 8006a24:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006a26:	430b      	orrs	r3, r1
 8006a28:	433b      	orrs	r3, r7
 8006a2a:	4303      	orrs	r3, r0
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8006a2c:	ea43 030e 	orr.w	r3, r3, lr
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006a30:	6013      	str	r3, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a32:	4630      	mov	r0, r6
    tmpreg1 = (heth->Instance)->MACCR;
 8006a34:	6817      	ldr	r7, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a36:	f7ff fb67 	bl	8006108 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006a3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg1;
 8006a3e:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006a40:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 8006a42:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg1;
 8006a44:	6017      	str	r7, [r2, #0]
                                          macconf->SourceAddrFilter |
 8006a46:	430b      	orrs	r3, r1
                                          macconf->PassControlFrames |
 8006a48:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a4a:	4630      	mov	r0, r6
                                          macconf->PassControlFrames |
 8006a4c:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception |
 8006a4e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006a50:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 8006a52:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006a54:	430b      	orrs	r3, r1
                                          macconf->PromiscuousMode |
 8006a56:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006a58:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 8006a5a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006a5c:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006a5e:	6053      	str	r3, [r2, #4]
    tmpreg1 = (heth->Instance)->MACFFR;
 8006a60:	6857      	ldr	r7, [r2, #4]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a62:	f7ff fb51 	bl	8006108 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8006a66:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8006a68:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    (heth->Instance)->MACFFR = tmpreg1;
 8006a6a:	6057      	str	r7, [r2, #4]
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8006a6c:	6093      	str	r3, [r2, #8]
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8006a6e:	6d23      	ldr	r3, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 8006a70:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8006a72:	60d3      	str	r3, [r2, #12]
                          macconf->ReceiveFlowControl |
 8006a74:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmpreg1 = (heth->Instance)->MACFCR;
 8006a76:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 8006a78:	4303      	orrs	r3, r0
 8006a7a:	6e20      	ldr	r0, [r4, #96]	; 0x60
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006a7c:	f021 01be 	bic.w	r1, r1, #190	; 0xbe
                          macconf->ReceiveFlowControl |
 8006a80:	4303      	orrs	r3, r0
 8006a82:	6e60      	ldr	r0, [r4, #100]	; 0x64
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006a84:	0409      	lsls	r1, r1, #16
                          macconf->ReceiveFlowControl |
 8006a86:	4303      	orrs	r3, r0
 8006a88:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006a8a:	0c09      	lsrs	r1, r1, #16
                          macconf->ReceiveFlowControl |
 8006a8c:	4303      	orrs	r3, r0
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006a8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ReceiveFlowControl |
 8006a90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006a94:	430b      	orrs	r3, r1
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006a96:	6193      	str	r3, [r2, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a98:	4630      	mov	r0, r6
    tmpreg1 = (heth->Instance)->MACFCR;
 8006a9a:	6997      	ldr	r7, [r2, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006a9c:	f7ff fb34 	bl	8006108 <HAL_Delay>
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8006aa0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8006aa2:	6f21      	ldr	r1, [r4, #112]	; 0x70
    (heth->Instance)->MACFCR = tmpreg1;
 8006aa4:	682b      	ldr	r3, [r5, #0]
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8006aa6:	430a      	orrs	r2, r1
    (heth->Instance)->MACFCR = tmpreg1;
 8006aa8:	619f      	str	r7, [r3, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006aaa:	4630      	mov	r0, r6
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8006aac:	61da      	str	r2, [r3, #28]
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8006aae:	69dc      	ldr	r4, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ab0:	f7ff fb2a 	bl	8006108 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	61dc      	str	r4, [r3, #28]
  heth->State = HAL_ETH_STATE_READY;
 8006ab8:	2301      	movs	r3, #1
  __HAL_UNLOCK(heth);
 8006aba:	2000      	movs	r0, #0
  heth->State = HAL_ETH_STATE_READY;
 8006abc:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8006ac0:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
}
 8006ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg1 = (heth->Instance)->MACCR;
 8006ac6:	6811      	ldr	r1, [r2, #0]
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8006ac8:	ea47 0300 	orr.w	r3, r7, r0
    tmpreg1 &= ~(0x00004800U);
 8006acc:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8006ad0:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006ad2:	6013      	str	r3, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ad4:	4630      	mov	r0, r6
    tmpreg1 = (heth->Instance)->MACCR;
 8006ad6:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ad8:	f7ff fb16 	bl	8006108 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	601c      	str	r4, [r3, #0]
 8006ae0:	e7ea      	b.n	8006ab8 <HAL_ETH_ConfigMAC+0xe8>
 8006ae2:	bf00      	nop
 8006ae4:	ff20810f 	.word	0xff20810f

08006ae8 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006ae8:	4909      	ldr	r1, [pc, #36]	; (8006b10 <FLASH_Program_DoubleWord+0x28>)
{
 8006aea:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006aec:	690c      	ldr	r4, [r1, #16]
 8006aee:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8006af2:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006af4:	690c      	ldr	r4, [r1, #16]
 8006af6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8006afa:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006afc:	690c      	ldr	r4, [r1, #16]
 8006afe:	f044 0401 	orr.w	r4, r4, #1
 8006b02:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006b04:	6002      	str	r2, [r0, #0]
 8006b06:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006b0a:	6043      	str	r3, [r0, #4]
 8006b0c:	bd10      	pop	{r4, pc}
 8006b0e:	bf00      	nop
 8006b10:	40023c00 	.word	0x40023c00

08006b14 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006b14:	4b07      	ldr	r3, [pc, #28]	; (8006b34 <FLASH_Program_Word+0x20>)
 8006b16:	691a      	ldr	r2, [r3, #16]
 8006b18:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006b1c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006b1e:	691a      	ldr	r2, [r3, #16]
 8006b20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b24:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006b26:	691a      	ldr	r2, [r3, #16]
 8006b28:	f042 0201 	orr.w	r2, r2, #1
 8006b2c:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 8006b2e:	6001      	str	r1, [r0, #0]
 8006b30:	4770      	bx	lr
 8006b32:	bf00      	nop
 8006b34:	40023c00 	.word	0x40023c00

08006b38 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006b38:	4b07      	ldr	r3, [pc, #28]	; (8006b58 <FLASH_Program_HalfWord+0x20>)
 8006b3a:	691a      	ldr	r2, [r3, #16]
 8006b3c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006b40:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006b42:	691a      	ldr	r2, [r3, #16]
 8006b44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b48:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	f042 0201 	orr.w	r2, r2, #1
 8006b50:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8006b52:	8001      	strh	r1, [r0, #0]
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	40023c00 	.word	0x40023c00

08006b5c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006b5c:	4b1a      	ldr	r3, [pc, #104]	; (8006bc8 <FLASH_SetErrorCode+0x6c>)
 8006b5e:	68da      	ldr	r2, [r3, #12]
 8006b60:	06d2      	lsls	r2, r2, #27
 8006b62:	d506      	bpl.n	8006b72 <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006b64:	4919      	ldr	r1, [pc, #100]	; (8006bcc <FLASH_SetErrorCode+0x70>)
 8006b66:	69ca      	ldr	r2, [r1, #28]
 8006b68:	f042 0208 	orr.w	r2, r2, #8
 8006b6c:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006b6e:	2210      	movs	r2, #16
 8006b70:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006b72:	68da      	ldr	r2, [r3, #12]
 8006b74:	0690      	lsls	r0, r2, #26
 8006b76:	d506      	bpl.n	8006b86 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006b78:	4914      	ldr	r1, [pc, #80]	; (8006bcc <FLASH_SetErrorCode+0x70>)
 8006b7a:	69ca      	ldr	r2, [r1, #28]
 8006b7c:	f042 0204 	orr.w	r2, r2, #4
 8006b80:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006b82:	2220      	movs	r2, #32
 8006b84:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006b86:	4b10      	ldr	r3, [pc, #64]	; (8006bc8 <FLASH_SetErrorCode+0x6c>)
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	0651      	lsls	r1, r2, #25
 8006b8c:	d506      	bpl.n	8006b9c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006b8e:	490f      	ldr	r1, [pc, #60]	; (8006bcc <FLASH_SetErrorCode+0x70>)
 8006b90:	69ca      	ldr	r2, [r1, #28]
 8006b92:	f042 0202 	orr.w	r2, r2, #2
 8006b96:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006b98:	2240      	movs	r2, #64	; 0x40
 8006b9a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006b9c:	68da      	ldr	r2, [r3, #12]
 8006b9e:	0612      	lsls	r2, r2, #24
 8006ba0:	d506      	bpl.n	8006bb0 <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006ba2:	490a      	ldr	r1, [pc, #40]	; (8006bcc <FLASH_SetErrorCode+0x70>)
 8006ba4:	69ca      	ldr	r2, [r1, #28]
 8006ba6:	f042 0201 	orr.w	r2, r2, #1
 8006baa:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006bac:	2280      	movs	r2, #128	; 0x80
 8006bae:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006bb0:	4a05      	ldr	r2, [pc, #20]	; (8006bc8 <FLASH_SetErrorCode+0x6c>)
 8006bb2:	68d3      	ldr	r3, [r2, #12]
 8006bb4:	079b      	lsls	r3, r3, #30
 8006bb6:	d506      	bpl.n	8006bc6 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006bb8:	4904      	ldr	r1, [pc, #16]	; (8006bcc <FLASH_SetErrorCode+0x70>)
 8006bba:	69cb      	ldr	r3, [r1, #28]
 8006bbc:	f043 0310 	orr.w	r3, r3, #16
 8006bc0:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	60d3      	str	r3, [r2, #12]
 8006bc6:	4770      	bx	lr
 8006bc8:	40023c00 	.word	0x40023c00
 8006bcc:	2000cad4 	.word	0x2000cad4

08006bd0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006bd0:	4b06      	ldr	r3, [pc, #24]	; (8006bec <HAL_FLASH_Unlock+0x1c>)
 8006bd2:	691a      	ldr	r2, [r3, #16]
 8006bd4:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006bd6:	bfbf      	itttt	lt
 8006bd8:	4a05      	ldrlt	r2, [pc, #20]	; (8006bf0 <HAL_FLASH_Unlock+0x20>)
 8006bda:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006bdc:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 8006be0:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006be2:	bfba      	itte	lt
 8006be4:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8006be6:	0fc0      	lsrlt	r0, r0, #31
 8006be8:	2000      	movge	r0, #0
}
 8006bea:	4770      	bx	lr
 8006bec:	40023c00 	.word	0x40023c00
 8006bf0:	45670123 	.word	0x45670123

08006bf4 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006bf4:	2200      	movs	r2, #0
{ 
 8006bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006bf8:	4b11      	ldr	r3, [pc, #68]	; (8006c40 <FLASH_WaitForLastOperation+0x4c>)
{ 
 8006bfa:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006bfc:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 8006bfe:	f7ff fa7d 	bl	80060fc <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c02:	4c10      	ldr	r4, [pc, #64]	; (8006c44 <FLASH_WaitForLastOperation+0x50>)
  tickstart = HAL_GetTick();
 8006c04:	4607      	mov	r7, r0
 8006c06:	4626      	mov	r6, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c08:	68e3      	ldr	r3, [r4, #12]
 8006c0a:	03da      	lsls	r2, r3, #15
 8006c0c:	d40c      	bmi.n	8006c28 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006c0e:	68e3      	ldr	r3, [r4, #12]
 8006c10:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006c12:	bf44      	itt	mi
 8006c14:	2301      	movmi	r3, #1
 8006c16:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006c18:	68f0      	ldr	r0, [r6, #12]
 8006c1a:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 8006c1e:	d002      	beq.n	8006c26 <FLASH_WaitForLastOperation+0x32>
    FLASH_SetErrorCode();
 8006c20:	f7ff ff9c 	bl	8006b5c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006c24:	2001      	movs	r0, #1
}  
 8006c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8006c28:	1c69      	adds	r1, r5, #1
 8006c2a:	d0ed      	beq.n	8006c08 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006c2c:	b90d      	cbnz	r5, 8006c32 <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 8006c2e:	2003      	movs	r0, #3
 8006c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006c32:	f7ff fa63 	bl	80060fc <HAL_GetTick>
 8006c36:	1bc0      	subs	r0, r0, r7
 8006c38:	4285      	cmp	r5, r0
 8006c3a:	d2e5      	bcs.n	8006c08 <FLASH_WaitForLastOperation+0x14>
 8006c3c:	e7f7      	b.n	8006c2e <FLASH_WaitForLastOperation+0x3a>
 8006c3e:	bf00      	nop
 8006c40:	2000cad4 	.word	0x2000cad4
 8006c44:	40023c00 	.word	0x40023c00

08006c48 <HAL_FLASH_Program>:
{
 8006c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8006c4c:	4d20      	ldr	r5, [pc, #128]	; (8006cd0 <HAL_FLASH_Program+0x88>)
{
 8006c4e:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8006c50:	7e2b      	ldrb	r3, [r5, #24]
{
 8006c52:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 8006c54:	2b01      	cmp	r3, #1
{
 8006c56:	460e      	mov	r6, r1
 8006c58:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 8006c5a:	d035      	beq.n	8006cc8 <HAL_FLASH_Program+0x80>
 8006c5c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c5e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8006c62:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c64:	f7ff ffc6 	bl	8006bf4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8006c68:	b9b0      	cbnz	r0, 8006c98 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006c6a:	b9cf      	cbnz	r7, 8006ca0 <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006c6c:	4b19      	ldr	r3, [pc, #100]	; (8006cd4 <HAL_FLASH_Program+0x8c>)
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006c6e:	b2e4      	uxtb	r4, r4
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006c70:	691a      	ldr	r2, [r3, #16]
 8006c72:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006c76:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006c78:	691a      	ldr	r2, [r3, #16]
 8006c7a:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006c7c:	691a      	ldr	r2, [r3, #16]
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8006c84:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006c86:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006c8a:	f7ff ffb3 	bl	8006bf4 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 8006c8e:	4a11      	ldr	r2, [pc, #68]	; (8006cd4 <HAL_FLASH_Program+0x8c>)
 8006c90:	6913      	ldr	r3, [r2, #16]
 8006c92:	f023 0301 	bic.w	r3, r3, #1
 8006c96:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8006c98:	2300      	movs	r3, #0
 8006c9a:	762b      	strb	r3, [r5, #24]
  return status;
 8006c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006ca0:	2f01      	cmp	r7, #1
 8006ca2:	d104      	bne.n	8006cae <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006ca4:	b2a1      	uxth	r1, r4
 8006ca6:	4630      	mov	r0, r6
 8006ca8:	f7ff ff46 	bl	8006b38 <FLASH_Program_HalfWord>
 8006cac:	e7eb      	b.n	8006c86 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006cae:	2f02      	cmp	r7, #2
 8006cb0:	d104      	bne.n	8006cbc <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	f7ff ff2d 	bl	8006b14 <FLASH_Program_Word>
 8006cba:	e7e4      	b.n	8006c86 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 8006cbc:	4622      	mov	r2, r4
 8006cbe:	4643      	mov	r3, r8
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f7ff ff11 	bl	8006ae8 <FLASH_Program_DoubleWord>
 8006cc6:	e7de      	b.n	8006c86 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 8006cc8:	2002      	movs	r0, #2
}
 8006cca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cce:	bf00      	nop
 8006cd0:	2000cad4 	.word	0x2000cad4
 8006cd4:	40023c00 	.word	0x40023c00

08006cd8 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006cd8:	4b07      	ldr	r3, [pc, #28]	; (8006cf8 <FLASH_MassErase.isra.0+0x20>)
 8006cda:	691a      	ldr	r2, [r3, #16]
 8006cdc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006ce0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006ce2:	691a      	ldr	r2, [r3, #16]
 8006ce4:	f042 0204 	orr.w	r2, r2, #4
 8006ce8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8006cea:	691a      	ldr	r2, [r3, #16]
 8006cec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006cf0:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8006cf4:	6118      	str	r0, [r3, #16]
 8006cf6:	4770      	bx	lr
 8006cf8:	40023c00 	.word	0x40023c00

08006cfc <FLASH_Erase_Sector>:
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006cfc:	b139      	cbz	r1, 8006d0e <FLASH_Erase_Sector+0x12>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006cfe:	2901      	cmp	r1, #1
 8006d00:	d021      	beq.n	8006d46 <FLASH_Erase_Sector+0x4a>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006d02:	2902      	cmp	r1, #2
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006d04:	bf0c      	ite	eq
 8006d06:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8006d0a:	f44f 7140 	movne.w	r1, #768	; 0x300
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	; (8006d4c <FLASH_Erase_Sector+0x50>)
 8006d10:	691a      	ldr	r2, [r3, #16]
 8006d12:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006d16:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8006d18:	691a      	ldr	r2, [r3, #16]
 8006d1a:	4311      	orrs	r1, r2
 8006d1c:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006d1e:	691a      	ldr	r2, [r3, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d20:	21f8      	movs	r1, #248	; 0xf8
 8006d22:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8006d26:	611a      	str	r2, [r3, #16]
 8006d28:	fa91 f1a1 	rbit	r1, r1
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8006d2c:	fab1 f181 	clz	r1, r1
 8006d30:	691a      	ldr	r2, [r3, #16]
 8006d32:	4088      	lsls	r0, r1
 8006d34:	f042 0202 	orr.w	r2, r2, #2
 8006d38:	4310      	orrs	r0, r2
 8006d3a:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006d3c:	691a      	ldr	r2, [r3, #16]
 8006d3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006d42:	611a      	str	r2, [r3, #16]
 8006d44:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006d46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006d4a:	e7e0      	b.n	8006d0e <FLASH_Erase_Sector+0x12>
 8006d4c:	40023c00 	.word	0x40023c00

08006d50 <FLASH_FlushCaches>:
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006d50:	4b14      	ldr	r3, [pc, #80]	; (8006da4 <FLASH_FlushCaches+0x54>)
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	0591      	lsls	r1, r2, #22
 8006d56:	d50f      	bpl.n	8006d78 <FLASH_FlushCaches+0x28>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006d5e:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d6e:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d76:	601a      	str	r2, [r3, #0]
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006d78:	4b0a      	ldr	r3, [pc, #40]	; (8006da4 <FLASH_FlushCaches+0x54>)
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	0552      	lsls	r2, r2, #21
 8006d7e:	d50f      	bpl.n	8006da0 <FLASH_FlushCaches+0x50>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d86:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_RESET();
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d96:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d9e:	601a      	str	r2, [r3, #0]
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	40023c00 	.word	0x40023c00

08006da8 <HAL_FLASHEx_Erase>:
{
 8006da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8006dac:	4e23      	ldr	r6, [pc, #140]	; (8006e3c <HAL_FLASHEx_Erase+0x94>)
{
 8006dae:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8006db0:	7e33      	ldrb	r3, [r6, #24]
{
 8006db2:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d03f      	beq.n	8006e38 <HAL_FLASHEx_Erase+0x90>
 8006db8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006dba:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8006dbe:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006dc0:	f7ff ff18 	bl	8006bf4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	b9a8      	cbnz	r0, 8006df4 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 8006dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dcc:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006dd0:	6823      	ldr	r3, [r4, #0]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d113      	bne.n	8006dfe <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006dd6:	7c20      	ldrb	r0, [r4, #16]
 8006dd8:	f7ff ff7e 	bl	8006cd8 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006ddc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006de0:	f7ff ff08 	bl	8006bf4 <FLASH_WaitForLastOperation>
 8006de4:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8006de6:	4a16      	ldr	r2, [pc, #88]	; (8006e40 <HAL_FLASHEx_Erase+0x98>)
 8006de8:	6913      	ldr	r3, [r2, #16]
 8006dea:	f023 0304 	bic.w	r3, r3, #4
 8006dee:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 8006df0:	f7ff ffae 	bl	8006d50 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8006df4:	2300      	movs	r3, #0
 8006df6:	7633      	strb	r3, [r6, #24]
}
 8006df8:	4628      	mov	r0, r5
 8006dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006dfe:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006e00:	f8df 903c 	ldr.w	r9, [pc, #60]	; 8006e40 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006e04:	68e3      	ldr	r3, [r4, #12]
 8006e06:	68a2      	ldr	r2, [r4, #8]
 8006e08:	4413      	add	r3, r2
 8006e0a:	429f      	cmp	r7, r3
 8006e0c:	d2f0      	bcs.n	8006df0 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006e0e:	7c21      	ldrb	r1, [r4, #16]
 8006e10:	4638      	mov	r0, r7
 8006e12:	f7ff ff73 	bl	8006cfc <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e16:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006e1a:	f7ff feeb 	bl	8006bf4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006e1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e22:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8006e26:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 8006e2a:	b118      	cbz	r0, 8006e34 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 8006e2c:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006e30:	4605      	mov	r5, r0
          break;
 8006e32:	e7dd      	b.n	8006df0 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006e34:	3701      	adds	r7, #1
 8006e36:	e7e5      	b.n	8006e04 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 8006e38:	2502      	movs	r5, #2
 8006e3a:	e7dd      	b.n	8006df8 <HAL_FLASHEx_Erase+0x50>
 8006e3c:	2000cad4 	.word	0x2000cad4
 8006e40:	40023c00 	.word	0x40023c00

08006e44 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8006e44:	2300      	movs	r3, #0
{
 8006e46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e4a:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e4e:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 800700c <HAL_GPIO_Init+0x1c8>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006e52:	4a6c      	ldr	r2, [pc, #432]	; (8007004 <HAL_GPIO_Init+0x1c0>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e54:	fa38 f403 	lsrs.w	r4, r8, r3
 8006e58:	d102      	bne.n	8006e60 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8006e5a:	b003      	add	sp, #12
 8006e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006e60:	2701      	movs	r7, #1
 8006e62:	409f      	lsls	r7, r3
    if (iocurrent != 0x00u)
 8006e64:	ea18 0607 	ands.w	r6, r8, r7
 8006e68:	f000 80b9 	beq.w	8006fde <HAL_GPIO_Init+0x19a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006e6c:	684c      	ldr	r4, [r1, #4]
 8006e6e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8006e72:	f024 0c10 	bic.w	ip, r4, #16
 8006e76:	f10c 35ff 	add.w	r5, ip, #4294967295
 8006e7a:	2d01      	cmp	r5, #1
 8006e7c:	d815      	bhi.n	8006eaa <HAL_GPIO_Init+0x66>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006e7e:	f04f 0a03 	mov.w	sl, #3
        temp = GPIOx->OSPEEDR;
 8006e82:	f8d0 b008 	ldr.w	fp, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006e86:	fa0a f50e 	lsl.w	r5, sl, lr
 8006e8a:	ea2b 0a05 	bic.w	sl, fp, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006e8e:	68cd      	ldr	r5, [r1, #12]
 8006e90:	fa05 f50e 	lsl.w	r5, r5, lr
 8006e94:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->OSPEEDR = temp;
 8006e98:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8006e9a:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e9c:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8006ea0:	f3c4 1500 	ubfx	r5, r4, #4, #1
 8006ea4:	409d      	lsls	r5, r3
 8006ea6:	432f      	orrs	r7, r5
        GPIOx->OTYPER = temp;
 8006ea8:	6047      	str	r7, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006eaa:	2503      	movs	r5, #3
 8006eac:	fa05 f50e 	lsl.w	r5, r5, lr
 8006eb0:	43ed      	mvns	r5, r5
      temp = GPIOx->PUPDR;
 8006eb2:	68c7      	ldr	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006eb4:	f1bc 0f02 	cmp.w	ip, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006eb8:	ea07 0a05 	and.w	sl, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006ebc:	688f      	ldr	r7, [r1, #8]
 8006ebe:	fa07 f70e 	lsl.w	r7, r7, lr
 8006ec2:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->PUPDR = temp;
 8006ec6:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006ec8:	d116      	bne.n	8006ef8 <HAL_GPIO_Init+0xb4>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006eca:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3u];
 8006ece:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8006ed2:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006ed6:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8006eda:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006ede:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8006ee2:	fa0c fc0b 	lsl.w	ip, ip, fp
 8006ee6:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006eea:	690f      	ldr	r7, [r1, #16]
 8006eec:	fa07 f70b 	lsl.w	r7, r7, fp
 8006ef0:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3u] = temp;
 8006ef4:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8006ef8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006efa:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006efc:	f004 0703 	and.w	r7, r4, #3
 8006f00:	fa07 fe0e 	lsl.w	lr, r7, lr
 8006f04:	ea4e 0505 	orr.w	r5, lr, r5
      GPIOx->MODER = temp;
 8006f08:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006f0a:	00e5      	lsls	r5, r4, #3
 8006f0c:	d567      	bpl.n	8006fde <HAL_GPIO_Init+0x19a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f0e:	f04f 0b00 	mov.w	fp, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f12:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f16:	f8cd b004 	str.w	fp, [sp, #4]
 8006f1a:	f8d9 7044 	ldr.w	r7, [r9, #68]	; 0x44
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f1e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f22:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8006f26:	f8c9 7044 	str.w	r7, [r9, #68]	; 0x44
 8006f2a:	f8d9 7044 	ldr.w	r7, [r9, #68]	; 0x44
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f2e:	4d36      	ldr	r5, [pc, #216]	; (8007008 <HAL_GPIO_Init+0x1c4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f30:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8006f34:	9701      	str	r7, [sp, #4]
 8006f36:	9f01      	ldr	r7, [sp, #4]
 8006f38:	f023 0703 	bic.w	r7, r3, #3
 8006f3c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8006f40:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp = SYSCFG->EXTICR[position >> 2u];
 8006f44:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f48:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8006f4c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f50:	42a8      	cmp	r0, r5
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f52:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f56:	d044      	beq.n	8006fe2 <HAL_GPIO_Init+0x19e>
 8006f58:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f5c:	42a8      	cmp	r0, r5
 8006f5e:	d042      	beq.n	8006fe6 <HAL_GPIO_Init+0x1a2>
 8006f60:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f64:	42a8      	cmp	r0, r5
 8006f66:	d040      	beq.n	8006fea <HAL_GPIO_Init+0x1a6>
 8006f68:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f6c:	42a8      	cmp	r0, r5
 8006f6e:	d03e      	beq.n	8006fee <HAL_GPIO_Init+0x1aa>
 8006f70:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f74:	42a8      	cmp	r0, r5
 8006f76:	d03c      	beq.n	8006ff2 <HAL_GPIO_Init+0x1ae>
 8006f78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f7c:	42a8      	cmp	r0, r5
 8006f7e:	d03a      	beq.n	8006ff6 <HAL_GPIO_Init+0x1b2>
 8006f80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f84:	42a8      	cmp	r0, r5
 8006f86:	d038      	beq.n	8006ffa <HAL_GPIO_Init+0x1b6>
 8006f88:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f8c:	42a8      	cmp	r0, r5
 8006f8e:	d036      	beq.n	8006ffe <HAL_GPIO_Init+0x1ba>
 8006f90:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f94:	42a8      	cmp	r0, r5
 8006f96:	bf14      	ite	ne
 8006f98:	2509      	movne	r5, #9
 8006f9a:	2508      	moveq	r5, #8
 8006f9c:	fa05 f50c 	lsl.w	r5, r5, ip
 8006fa0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006fa4:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8006fa6:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 8006fa8:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006faa:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8006fae:	bf0c      	ite	eq
 8006fb0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8006fb2:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8006fb4:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8006fb6:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006fb8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8006fbc:	bf0c      	ite	eq
 8006fbe:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8006fc0:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8006fc2:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8006fc4:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006fc6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8006fca:	bf0c      	ite	eq
 8006fcc:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8006fce:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8006fd0:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8006fd2:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006fd4:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8006fd6:	bf54      	ite	pl
 8006fd8:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8006fda:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8006fdc:	60d5      	str	r5, [r2, #12]
    position++;
 8006fde:	3301      	adds	r3, #1
 8006fe0:	e738      	b.n	8006e54 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006fe2:	465d      	mov	r5, fp
 8006fe4:	e7da      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006fe6:	2501      	movs	r5, #1
 8006fe8:	e7d8      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006fea:	2502      	movs	r5, #2
 8006fec:	e7d6      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006fee:	2503      	movs	r5, #3
 8006ff0:	e7d4      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006ff2:	2504      	movs	r5, #4
 8006ff4:	e7d2      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006ff6:	2505      	movs	r5, #5
 8006ff8:	e7d0      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006ffa:	2506      	movs	r5, #6
 8006ffc:	e7ce      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8006ffe:	2507      	movs	r5, #7
 8007000:	e7cc      	b.n	8006f9c <HAL_GPIO_Init+0x158>
 8007002:	bf00      	nop
 8007004:	40013c00 	.word	0x40013c00
 8007008:	40020000 	.word	0x40020000
 800700c:	40023800 	.word	0x40023800

08007010 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007010:	6903      	ldr	r3, [r0, #16]
 8007012:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007014:	bf14      	ite	ne
 8007016:	2001      	movne	r0, #1
 8007018:	2000      	moveq	r0, #0
 800701a:	4770      	bx	lr

0800701c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800701c:	b10a      	cbz	r2, 8007022 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800701e:	6181      	str	r1, [r0, #24]
 8007020:	4770      	bx	lr
 8007022:	0409      	lsls	r1, r1, #16
 8007024:	e7fb      	b.n	800701e <HAL_GPIO_WritePin+0x2>
	...

08007028 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007028:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800702c:	4604      	mov	r4, r0
 800702e:	b908      	cbnz	r0, 8007034 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8007030:	2001      	movs	r0, #1
 8007032:	e03b      	b.n	80070ac <HAL_RCC_OscConfig+0x84>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007034:	6803      	ldr	r3, [r0, #0]
 8007036:	07dd      	lsls	r5, r3, #31
 8007038:	d410      	bmi.n	800705c <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	0798      	lsls	r0, r3, #30
 800703e:	d445      	bmi.n	80070cc <HAL_RCC_OscConfig+0xa4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	071a      	lsls	r2, r3, #28
 8007044:	f100 8091 	bmi.w	800716a <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	075b      	lsls	r3, r3, #29
 800704c:	f100 80af 	bmi.w	80071ae <HAL_RCC_OscConfig+0x186>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007050:	69a0      	ldr	r0, [r4, #24]
 8007052:	2800      	cmp	r0, #0
 8007054:	f040 8101 	bne.w	800725a <HAL_RCC_OscConfig+0x232>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8007058:	2000      	movs	r0, #0
 800705a:	e027      	b.n	80070ac <HAL_RCC_OscConfig+0x84>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800705c:	4baa      	ldr	r3, [pc, #680]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	f002 020c 	and.w	r2, r2, #12
 8007064:	2a04      	cmp	r2, #4
 8007066:	d007      	beq.n	8007078 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007068:	689a      	ldr	r2, [r3, #8]
 800706a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800706e:	2a08      	cmp	r2, #8
 8007070:	d10a      	bne.n	8007088 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	0259      	lsls	r1, r3, #9
 8007076:	d507      	bpl.n	8007088 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007078:	4ba3      	ldr	r3, [pc, #652]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	039a      	lsls	r2, r3, #14
 800707e:	d5dc      	bpl.n	800703a <HAL_RCC_OscConfig+0x12>
 8007080:	6863      	ldr	r3, [r4, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d1d9      	bne.n	800703a <HAL_RCC_OscConfig+0x12>
 8007086:	e7d3      	b.n	8007030 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007088:	4ba0      	ldr	r3, [pc, #640]	; (800730c <HAL_RCC_OscConfig+0x2e4>)
 800708a:	7922      	ldrb	r2, [r4, #4]
 800708c:	701a      	strb	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800708e:	6863      	ldr	r3, [r4, #4]
 8007090:	b17b      	cbz	r3, 80070b2 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8007092:	f7ff f833 	bl	80060fc <HAL_GetTick>
 8007096:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007098:	4d9b      	ldr	r5, [pc, #620]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800709a:	682b      	ldr	r3, [r5, #0]
 800709c:	039b      	lsls	r3, r3, #14
 800709e:	d4cc      	bmi.n	800703a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80070a0:	f7ff f82c 	bl	80060fc <HAL_GetTick>
 80070a4:	1b80      	subs	r0, r0, r6
 80070a6:	2864      	cmp	r0, #100	; 0x64
 80070a8:	d9f7      	bls.n	800709a <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 80070aa:	2003      	movs	r0, #3
}
 80070ac:	b002      	add	sp, #8
 80070ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tickstart = HAL_GetTick();
 80070b2:	f7ff f823 	bl	80060fc <HAL_GetTick>
 80070b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070b8:	4d93      	ldr	r5, [pc, #588]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 80070ba:	682b      	ldr	r3, [r5, #0]
 80070bc:	039f      	lsls	r7, r3, #14
 80070be:	d5bc      	bpl.n	800703a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80070c0:	f7ff f81c 	bl	80060fc <HAL_GetTick>
 80070c4:	1b80      	subs	r0, r0, r6
 80070c6:	2864      	cmp	r0, #100	; 0x64
 80070c8:	d9f7      	bls.n	80070ba <HAL_RCC_OscConfig+0x92>
 80070ca:	e7ee      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80070cc:	4b8e      	ldr	r3, [pc, #568]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 80070ce:	689a      	ldr	r2, [r3, #8]
 80070d0:	f012 0f0c 	tst.w	r2, #12
 80070d4:	d007      	beq.n	80070e6 <HAL_RCC_OscConfig+0xbe>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070d6:	689a      	ldr	r2, [r3, #8]
 80070d8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80070dc:	2a08      	cmp	r2, #8
 80070de:	d116      	bne.n	800710e <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	025e      	lsls	r6, r3, #9
 80070e4:	d413      	bmi.n	800710e <HAL_RCC_OscConfig+0xe6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070e6:	4b88      	ldr	r3, [pc, #544]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	0795      	lsls	r5, r2, #30
 80070ec:	d502      	bpl.n	80070f4 <HAL_RCC_OscConfig+0xcc>
 80070ee:	68e2      	ldr	r2, [r4, #12]
 80070f0:	2a01      	cmp	r2, #1
 80070f2:	d19d      	bne.n	8007030 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	22f8      	movs	r2, #248	; 0xf8
 80070f8:	fa92 f2a2 	rbit	r2, r2
 80070fc:	fab2 f182 	clz	r1, r2
 8007100:	6922      	ldr	r2, [r4, #16]
 8007102:	408a      	lsls	r2, r1
 8007104:	f020 01f8 	bic.w	r1, r0, #248	; 0xf8
 8007108:	430a      	orrs	r2, r1
 800710a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800710c:	e798      	b.n	8007040 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800710e:	68e2      	ldr	r2, [r4, #12]
 8007110:	4b7f      	ldr	r3, [pc, #508]	; (8007310 <HAL_RCC_OscConfig+0x2e8>)
 8007112:	b1da      	cbz	r2, 800714c <HAL_RCC_OscConfig+0x124>
        __HAL_RCC_HSI_ENABLE();
 8007114:	2201      	movs	r2, #1
 8007116:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007118:	f7fe fff0 	bl	80060fc <HAL_GetTick>
 800711c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800711e:	4d7a      	ldr	r5, [pc, #488]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 8007120:	682b      	ldr	r3, [r5, #0]
 8007122:	0798      	lsls	r0, r3, #30
 8007124:	d50c      	bpl.n	8007140 <HAL_RCC_OscConfig+0x118>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007126:	6829      	ldr	r1, [r5, #0]
 8007128:	23f8      	movs	r3, #248	; 0xf8
 800712a:	fa93 f3a3 	rbit	r3, r3
 800712e:	fab3 f283 	clz	r2, r3
 8007132:	6923      	ldr	r3, [r4, #16]
 8007134:	4093      	lsls	r3, r2
 8007136:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800713a:	4313      	orrs	r3, r2
 800713c:	602b      	str	r3, [r5, #0]
 800713e:	e77f      	b.n	8007040 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007140:	f7fe ffdc 	bl	80060fc <HAL_GetTick>
 8007144:	1b80      	subs	r0, r0, r6
 8007146:	2802      	cmp	r0, #2
 8007148:	d9ea      	bls.n	8007120 <HAL_RCC_OscConfig+0xf8>
 800714a:	e7ae      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800714c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800714e:	f7fe ffd5 	bl	80060fc <HAL_GetTick>
 8007152:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007154:	4d6c      	ldr	r5, [pc, #432]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 8007156:	682b      	ldr	r3, [r5, #0]
 8007158:	0799      	lsls	r1, r3, #30
 800715a:	f57f af71 	bpl.w	8007040 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800715e:	f7fe ffcd 	bl	80060fc <HAL_GetTick>
 8007162:	1b80      	subs	r0, r0, r6
 8007164:	2802      	cmp	r0, #2
 8007166:	d9f6      	bls.n	8007156 <HAL_RCC_OscConfig+0x12e>
 8007168:	e79f      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800716a:	6962      	ldr	r2, [r4, #20]
 800716c:	4b69      	ldr	r3, [pc, #420]	; (8007314 <HAL_RCC_OscConfig+0x2ec>)
 800716e:	b17a      	cbz	r2, 8007190 <HAL_RCC_OscConfig+0x168>
      __HAL_RCC_LSI_ENABLE();
 8007170:	2201      	movs	r2, #1
 8007172:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007174:	f7fe ffc2 	bl	80060fc <HAL_GetTick>
 8007178:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800717a:	4d63      	ldr	r5, [pc, #396]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800717c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800717e:	079f      	lsls	r7, r3, #30
 8007180:	f53f af62 	bmi.w	8007048 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007184:	f7fe ffba 	bl	80060fc <HAL_GetTick>
 8007188:	1b80      	subs	r0, r0, r6
 800718a:	2802      	cmp	r0, #2
 800718c:	d9f6      	bls.n	800717c <HAL_RCC_OscConfig+0x154>
 800718e:	e78c      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8007190:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007192:	f7fe ffb3 	bl	80060fc <HAL_GetTick>
 8007196:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007198:	4d5b      	ldr	r5, [pc, #364]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800719a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800719c:	0798      	lsls	r0, r3, #30
 800719e:	f57f af53 	bpl.w	8007048 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80071a2:	f7fe ffab 	bl	80060fc <HAL_GetTick>
 80071a6:	1b80      	subs	r0, r0, r6
 80071a8:	2802      	cmp	r0, #2
 80071aa:	d9f6      	bls.n	800719a <HAL_RCC_OscConfig+0x172>
 80071ac:	e77d      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071ae:	4b56      	ldr	r3, [pc, #344]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 80071b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071b2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80071b6:	d126      	bne.n	8007206 <HAL_RCC_OscConfig+0x1de>
      pwrclkchanged = SET;
 80071b8:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80071ba:	9201      	str	r2, [sp, #4]
 80071bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80071c2:	641a      	str	r2, [r3, #64]	; 0x40
 80071c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ca:	9301      	str	r3, [sp, #4]
 80071cc:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80071ce:	4d52      	ldr	r5, [pc, #328]	; (8007318 <HAL_RCC_OscConfig+0x2f0>)
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071d6:	602b      	str	r3, [r5, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071d8:	682b      	ldr	r3, [r5, #0]
 80071da:	05d9      	lsls	r1, r3, #23
 80071dc:	d515      	bpl.n	800720a <HAL_RCC_OscConfig+0x1e2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071de:	4b4f      	ldr	r3, [pc, #316]	; (800731c <HAL_RCC_OscConfig+0x2f4>)
 80071e0:	7a22      	ldrb	r2, [r4, #8]
 80071e2:	701a      	strb	r2, [r3, #0]
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071e4:	68a3      	ldr	r3, [r4, #8]
 80071e6:	bb03      	cbnz	r3, 800722a <HAL_RCC_OscConfig+0x202>
      tickstart = HAL_GetTick();
 80071e8:	f7fe ff88 	bl	80060fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071ec:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80071f0:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071f2:	4d45      	ldr	r5, [pc, #276]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 80071f4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80071f6:	0798      	lsls	r0, r3, #30
 80071f8:	d520      	bpl.n	800723c <HAL_RCC_OscConfig+0x214>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071fa:	f7fe ff7f 	bl	80060fc <HAL_GetTick>
 80071fe:	1bc0      	subs	r0, r0, r7
 8007200:	4540      	cmp	r0, r8
 8007202:	d9f7      	bls.n	80071f4 <HAL_RCC_OscConfig+0x1cc>
 8007204:	e751      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
    FlagStatus       pwrclkchanged = RESET;
 8007206:	2600      	movs	r6, #0
 8007208:	e7e1      	b.n	80071ce <HAL_RCC_OscConfig+0x1a6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800720a:	682b      	ldr	r3, [r5, #0]
 800720c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007210:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8007212:	f7fe ff73 	bl	80060fc <HAL_GetTick>
 8007216:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007218:	682b      	ldr	r3, [r5, #0]
 800721a:	05da      	lsls	r2, r3, #23
 800721c:	d4df      	bmi.n	80071de <HAL_RCC_OscConfig+0x1b6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800721e:	f7fe ff6d 	bl	80060fc <HAL_GetTick>
 8007222:	1bc0      	subs	r0, r0, r7
 8007224:	2802      	cmp	r0, #2
 8007226:	d9f7      	bls.n	8007218 <HAL_RCC_OscConfig+0x1f0>
 8007228:	e73f      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
      tickstart = HAL_GetTick();
 800722a:	f7fe ff67 	bl	80060fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800722e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007232:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007234:	4d34      	ldr	r5, [pc, #208]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 8007236:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8007238:	079b      	lsls	r3, r3, #30
 800723a:	d508      	bpl.n	800724e <HAL_RCC_OscConfig+0x226>
    if(pwrclkchanged == SET)
 800723c:	2e00      	cmp	r6, #0
 800723e:	f43f af07 	beq.w	8007050 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007242:	4a31      	ldr	r2, [pc, #196]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 8007244:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007246:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800724a:	6413      	str	r3, [r2, #64]	; 0x40
 800724c:	e700      	b.n	8007050 <HAL_RCC_OscConfig+0x28>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800724e:	f7fe ff55 	bl	80060fc <HAL_GetTick>
 8007252:	1bc0      	subs	r0, r0, r7
 8007254:	4540      	cmp	r0, r8
 8007256:	d9ee      	bls.n	8007236 <HAL_RCC_OscConfig+0x20e>
 8007258:	e727      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800725a:	4d2b      	ldr	r5, [pc, #172]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
 800725c:	68ab      	ldr	r3, [r5, #8]
 800725e:	f003 030c 	and.w	r3, r3, #12
 8007262:	2b08      	cmp	r3, #8
 8007264:	d05e      	beq.n	8007324 <HAL_RCC_OscConfig+0x2fc>
 8007266:	2300      	movs	r3, #0
 8007268:	4e2d      	ldr	r6, [pc, #180]	; (8007320 <HAL_RCC_OscConfig+0x2f8>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800726a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800726c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800726e:	d13e      	bne.n	80072ee <HAL_RCC_OscConfig+0x2c6>
        tickstart = HAL_GetTick();
 8007270:	f7fe ff44 	bl	80060fc <HAL_GetTick>
 8007274:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007276:	682b      	ldr	r3, [r5, #0]
 8007278:	0199      	lsls	r1, r3, #6
 800727a:	d432      	bmi.n	80072e2 <HAL_RCC_OscConfig+0x2ba>
 800727c:	f647 77c0 	movw	r7, #32704	; 0x7fc0
 8007280:	fa97 f7a7 	rbit	r7, r7
 8007284:	f44f 3240 	mov.w	r2, #196608	; 0x30000
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8007288:	fab7 f787 	clz	r7, r7
 800728c:	fa92 f2a2 	rbit	r2, r2
 8007290:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007294:	fab2 f082 	clz	r0, r2
 8007298:	fa91 f1a1 	rbit	r1, r1
 800729c:	fab1 f181 	clz	r1, r1
 80072a0:	6a22      	ldr	r2, [r4, #32]
 80072a2:	69e3      	ldr	r3, [r4, #28]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80072a8:	fa02 f707 	lsl.w	r7, r2, r7
 80072ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80072ae:	433b      	orrs	r3, r7
 80072b0:	0852      	lsrs	r2, r2, #1
 80072b2:	3a01      	subs	r2, #1
 80072b4:	4082      	lsls	r2, r0
 80072b6:	4313      	orrs	r3, r2
 80072b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ba:	4c13      	ldr	r4, [pc, #76]	; (8007308 <HAL_RCC_OscConfig+0x2e0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 80072bc:	fa02 f101 	lsl.w	r1, r2, r1
 80072c0:	430b      	orrs	r3, r1
 80072c2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80072c4:	2301      	movs	r3, #1
 80072c6:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80072c8:	f7fe ff18 	bl	80060fc <HAL_GetTick>
 80072cc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	019a      	lsls	r2, r3, #6
 80072d2:	f53f aec1 	bmi.w	8007058 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072d6:	f7fe ff11 	bl	80060fc <HAL_GetTick>
 80072da:	1b40      	subs	r0, r0, r5
 80072dc:	2864      	cmp	r0, #100	; 0x64
 80072de:	d9f6      	bls.n	80072ce <HAL_RCC_OscConfig+0x2a6>
 80072e0:	e6e3      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072e2:	f7fe ff0b 	bl	80060fc <HAL_GetTick>
 80072e6:	1bc0      	subs	r0, r0, r7
 80072e8:	2864      	cmp	r0, #100	; 0x64
 80072ea:	d9c4      	bls.n	8007276 <HAL_RCC_OscConfig+0x24e>
 80072ec:	e6dd      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80072ee:	f7fe ff05 	bl	80060fc <HAL_GetTick>
 80072f2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072f4:	682b      	ldr	r3, [r5, #0]
 80072f6:	019b      	lsls	r3, r3, #6
 80072f8:	f57f aeae 	bpl.w	8007058 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072fc:	f7fe fefe 	bl	80060fc <HAL_GetTick>
 8007300:	1b00      	subs	r0, r0, r4
 8007302:	2864      	cmp	r0, #100	; 0x64
 8007304:	d9f6      	bls.n	80072f4 <HAL_RCC_OscConfig+0x2cc>
 8007306:	e6d0      	b.n	80070aa <HAL_RCC_OscConfig+0x82>
 8007308:	40023800 	.word	0x40023800
 800730c:	40023802 	.word	0x40023802
 8007310:	42470000 	.word	0x42470000
 8007314:	42470e80 	.word	0x42470e80
 8007318:	40007000 	.word	0x40007000
 800731c:	40023870 	.word	0x40023870
 8007320:	42470060 	.word	0x42470060
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007324:	2801      	cmp	r0, #1
 8007326:	f43f aec1 	beq.w	80070ac <HAL_RCC_OscConfig+0x84>
        uint32_t pllcfgr = RCC->PLLCFGR;
 800732a:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800732c:	69e3      	ldr	r3, [r4, #28]
 800732e:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8007332:	429a      	cmp	r2, r3
 8007334:	f47f ae7c 	bne.w	8007030 <HAL_RCC_OscConfig+0x8>
 8007338:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800733a:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800733e:	4293      	cmp	r3, r2
 8007340:	f47f ae76 	bne.w	8007030 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007344:	6a62      	ldr	r2, [r4, #36]	; 0x24
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007346:	f3c0 1388 	ubfx	r3, r0, #6, #9
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800734a:	4293      	cmp	r3, r2
 800734c:	f47f ae70 	bne.w	8007030 <HAL_RCC_OscConfig+0x8>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007350:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007352:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007356:	4293      	cmp	r3, r2
 8007358:	f47f ae6a 	bne.w	8007030 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800735c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800735e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8007362:	1ac0      	subs	r0, r0, r3
 8007364:	bf18      	it	ne
 8007366:	2001      	movne	r0, #1
 8007368:	e6a0      	b.n	80070ac <HAL_RCC_OscConfig+0x84>
 800736a:	bf00      	nop

0800736c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800736c:	4913      	ldr	r1, [pc, #76]	; (80073bc <HAL_RCC_GetSysClockFreq+0x50>)
{
 800736e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007370:	688b      	ldr	r3, [r1, #8]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b04      	cmp	r3, #4
 8007378:	d003      	beq.n	8007382 <HAL_RCC_GetSysClockFreq+0x16>
 800737a:	2b08      	cmp	r3, #8
 800737c:	d003      	beq.n	8007386 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800737e:	4810      	ldr	r0, [pc, #64]	; (80073c0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8007380:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8007382:	4810      	ldr	r0, [pc, #64]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x58>)
 8007384:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007386:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007388:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800738a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800738c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007390:	bf14      	ite	ne
 8007392:	480c      	ldrne	r0, [pc, #48]	; (80073c4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007394:	480a      	ldreq	r0, [pc, #40]	; (80073c0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007396:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800739a:	bf18      	it	ne
 800739c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800739e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073a2:	fba1 0100 	umull	r0, r1, r1, r0
 80073a6:	f7f9 ff35 	bl	8001214 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80073aa:	4b04      	ldr	r3, [pc, #16]	; (80073bc <HAL_RCC_GetSysClockFreq+0x50>)
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80073b2:	3301      	adds	r3, #1
 80073b4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80073b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80073ba:	bd08      	pop	{r3, pc}
 80073bc:	40023800 	.word	0x40023800
 80073c0:	00f42400 	.word	0x00f42400
 80073c4:	017d7840 	.word	0x017d7840

080073c8 <HAL_RCC_ClockConfig>:
{
 80073c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073cc:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80073ce:	4604      	mov	r4, r0
 80073d0:	b910      	cbnz	r0, 80073d8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80073d2:	2001      	movs	r0, #1
 80073d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80073d8:	4b46      	ldr	r3, [pc, #280]	; (80074f4 <HAL_RCC_ClockConfig+0x12c>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	f002 020f 	and.w	r2, r2, #15
 80073e0:	428a      	cmp	r2, r1
 80073e2:	d32f      	bcc.n	8007444 <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073e4:	6821      	ldr	r1, [r4, #0]
 80073e6:	078f      	lsls	r7, r1, #30
 80073e8:	d434      	bmi.n	8007454 <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073ea:	07c8      	lsls	r0, r1, #31
 80073ec:	d447      	bmi.n	800747e <HAL_RCC_ClockConfig+0xb6>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80073ee:	4b41      	ldr	r3, [pc, #260]	; (80074f4 <HAL_RCC_ClockConfig+0x12c>)
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	f002 020f 	and.w	r2, r2, #15
 80073f6:	4295      	cmp	r5, r2
 80073f8:	d36b      	bcc.n	80074d2 <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073fa:	6822      	ldr	r2, [r4, #0]
 80073fc:	0751      	lsls	r1, r2, #29
 80073fe:	d471      	bmi.n	80074e4 <HAL_RCC_ClockConfig+0x11c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007400:	0713      	lsls	r3, r2, #28
 8007402:	d507      	bpl.n	8007414 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007404:	4a3c      	ldr	r2, [pc, #240]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
 8007406:	6921      	ldr	r1, [r4, #16]
 8007408:	6893      	ldr	r3, [r2, #8]
 800740a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800740e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007412:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8007414:	f7ff ffaa 	bl	800736c <HAL_RCC_GetSysClockFreq>
 8007418:	4b37      	ldr	r3, [pc, #220]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
 800741a:	22f0      	movs	r2, #240	; 0xf0
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	fa92 f2a2 	rbit	r2, r2
 8007422:	fab2 f282 	clz	r2, r2
 8007426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800742a:	40d3      	lsrs	r3, r2
 800742c:	4a33      	ldr	r2, [pc, #204]	; (80074fc <HAL_RCC_ClockConfig+0x134>)
 800742e:	5cd3      	ldrb	r3, [r2, r3]
 8007430:	40d8      	lsrs	r0, r3
 8007432:	4b33      	ldr	r3, [pc, #204]	; (8007500 <HAL_RCC_ClockConfig+0x138>)
 8007434:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8007436:	4b33      	ldr	r3, [pc, #204]	; (8007504 <HAL_RCC_ClockConfig+0x13c>)
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	f7fe fd87 	bl	8005f4c <HAL_InitTick>
  return HAL_OK;
 800743e:	2000      	movs	r0, #0
 8007440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007444:	b2ca      	uxtb	r2, r1
 8007446:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 030f 	and.w	r3, r3, #15
 800744e:	4299      	cmp	r1, r3
 8007450:	d1bf      	bne.n	80073d2 <HAL_RCC_ClockConfig+0xa>
 8007452:	e7c7      	b.n	80073e4 <HAL_RCC_ClockConfig+0x1c>
 8007454:	4b28      	ldr	r3, [pc, #160]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007456:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800745a:	bf1e      	ittt	ne
 800745c:	689a      	ldrne	r2, [r3, #8]
 800745e:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8007462:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007464:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8007466:	bf42      	ittt	mi
 8007468:	689a      	ldrmi	r2, [r3, #8]
 800746a:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800746e:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007470:	689a      	ldr	r2, [r3, #8]
 8007472:	68a0      	ldr	r0, [r4, #8]
 8007474:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007478:	4302      	orrs	r2, r0
 800747a:	609a      	str	r2, [r3, #8]
 800747c:	e7b5      	b.n	80073ea <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800747e:	6861      	ldr	r1, [r4, #4]
 8007480:	4b1d      	ldr	r3, [pc, #116]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
 8007482:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007484:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007486:	d11c      	bne.n	80074c2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007488:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800748c:	d0a1      	beq.n	80073d2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800748e:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007490:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007494:	f022 0203 	bic.w	r2, r2, #3
 8007498:	430a      	orrs	r2, r1
 800749a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800749c:	f7fe fe2e 	bl	80060fc <HAL_GetTick>
 80074a0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074a2:	4e15      	ldr	r6, [pc, #84]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
 80074a4:	68b3      	ldr	r3, [r6, #8]
 80074a6:	6862      	ldr	r2, [r4, #4]
 80074a8:	f003 030c 	and.w	r3, r3, #12
 80074ac:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80074b0:	d09d      	beq.n	80073ee <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074b2:	f7fe fe23 	bl	80060fc <HAL_GetTick>
 80074b6:	1bc0      	subs	r0, r0, r7
 80074b8:	4540      	cmp	r0, r8
 80074ba:	d9f3      	bls.n	80074a4 <HAL_RCC_ClockConfig+0xdc>
        return HAL_TIMEOUT;
 80074bc:	2003      	movs	r0, #3
}
 80074be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074c2:	2902      	cmp	r1, #2
 80074c4:	d102      	bne.n	80074cc <HAL_RCC_ClockConfig+0x104>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074c6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80074ca:	e7df      	b.n	800748c <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074cc:	f012 0f02 	tst.w	r2, #2
 80074d0:	e7dc      	b.n	800748c <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074d2:	b2ea      	uxtb	r2, r5
 80074d4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 030f 	and.w	r3, r3, #15
 80074dc:	429d      	cmp	r5, r3
 80074de:	f47f af78 	bne.w	80073d2 <HAL_RCC_ClockConfig+0xa>
 80074e2:	e78a      	b.n	80073fa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074e4:	4904      	ldr	r1, [pc, #16]	; (80074f8 <HAL_RCC_ClockConfig+0x130>)
 80074e6:	68e0      	ldr	r0, [r4, #12]
 80074e8:	688b      	ldr	r3, [r1, #8]
 80074ea:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80074ee:	4303      	orrs	r3, r0
 80074f0:	608b      	str	r3, [r1, #8]
 80074f2:	e785      	b.n	8007400 <HAL_RCC_ClockConfig+0x38>
 80074f4:	40023c00 	.word	0x40023c00
 80074f8:	40023800 	.word	0x40023800
 80074fc:	080123f3 	.word	0x080123f3
 8007500:	20000008 	.word	0x20000008
 8007504:	20000010 	.word	0x20000010

08007508 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8007508:	4b01      	ldr	r3, [pc, #4]	; (8007510 <HAL_RCC_GetHCLKFreq+0x8>)
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	20000008 	.word	0x20000008

08007514 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8007514:	4b08      	ldr	r3, [pc, #32]	; (8007538 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007516:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	fa92 f2a2 	rbit	r2, r2
 8007520:	fab2 f282 	clz	r2, r2
 8007524:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8007528:	40d3      	lsrs	r3, r2
 800752a:	4a04      	ldr	r2, [pc, #16]	; (800753c <HAL_RCC_GetPCLK1Freq+0x28>)
 800752c:	5cd3      	ldrb	r3, [r2, r3]
 800752e:	4a04      	ldr	r2, [pc, #16]	; (8007540 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8007530:	6810      	ldr	r0, [r2, #0]
}
 8007532:	40d8      	lsrs	r0, r3
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	40023800 	.word	0x40023800
 800753c:	08012403 	.word	0x08012403
 8007540:	20000008 	.word	0x20000008

08007544 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8007544:	4b08      	ldr	r3, [pc, #32]	; (8007568 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007546:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	fa92 f2a2 	rbit	r2, r2
 8007550:	fab2 f282 	clz	r2, r2
 8007554:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007558:	40d3      	lsrs	r3, r2
 800755a:	4a04      	ldr	r2, [pc, #16]	; (800756c <HAL_RCC_GetPCLK2Freq+0x28>)
 800755c:	5cd3      	ldrb	r3, [r2, r3]
 800755e:	4a04      	ldr	r2, [pc, #16]	; (8007570 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8007560:	6810      	ldr	r0, [r2, #0]
}
 8007562:	40d8      	lsrs	r0, r3
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40023800 	.word	0x40023800
 800756c:	08012403 	.word	0x08012403
 8007570:	20000008 	.word	0x20000008

08007574 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007574:	230f      	movs	r3, #15
 8007576:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007578:	4b0b      	ldr	r3, [pc, #44]	; (80075a8 <HAL_RCC_GetClockConfig+0x34>)
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	f002 0203 	and.w	r2, r2, #3
 8007580:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007582:	689a      	ldr	r2, [r3, #8]
 8007584:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007588:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8007590:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	08db      	lsrs	r3, r3, #3
 8007596:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800759a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800759c:	4b03      	ldr	r3, [pc, #12]	; (80075ac <HAL_RCC_GetClockConfig+0x38>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 030f 	and.w	r3, r3, #15
 80075a4:	600b      	str	r3, [r1, #0]
 80075a6:	4770      	bx	lr
 80075a8:	40023800 	.word	0x40023800
 80075ac:	40023c00 	.word	0x40023c00

080075b0 <HAL_TIM_Base_MspInit>:
 80075b0:	4770      	bx	lr

080075b2 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b2:	2302      	movs	r3, #2
 80075b4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075b8:	6803      	ldr	r3, [r0, #0]
 80075ba:	689a      	ldr	r2, [r3, #8]
 80075bc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075c0:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 80075c2:	bf1e      	ittt	ne
 80075c4:	681a      	ldrne	r2, [r3, #0]
 80075c6:	f042 0201 	orrne.w	r2, r2, #1
 80075ca:	601a      	strne	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075cc:	2301      	movs	r3, #1
 80075ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 80075d2:	2000      	movs	r0, #0
 80075d4:	4770      	bx	lr

080075d6 <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d6:	2302      	movs	r3, #2

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80075d8:	f241 1211 	movw	r2, #4369	; 0x1111
  htim->State = HAL_TIM_STATE_BUSY;
 80075dc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80075e0:	6803      	ldr	r3, [r0, #0]
 80075e2:	6a19      	ldr	r1, [r3, #32]
 80075e4:	4211      	tst	r1, r2
 80075e6:	d108      	bne.n	80075fa <HAL_TIM_Base_Stop+0x24>
 80075e8:	f240 4244 	movw	r2, #1092	; 0x444
 80075ec:	6a19      	ldr	r1, [r3, #32]
 80075ee:	4211      	tst	r1, r2
 80075f0:	bf02      	ittt	eq
 80075f2:	681a      	ldreq	r2, [r3, #0]
 80075f4:	f022 0201 	biceq.w	r2, r2, #1
 80075f8:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075fa:	2301      	movs	r3, #1
 80075fc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8007600:	2000      	movs	r0, #0
 8007602:	4770      	bx	lr

08007604 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007604:	6803      	ldr	r3, [r0, #0]
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
}
 8007606:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007608:	68da      	ldr	r2, [r3, #12]
 800760a:	f042 0201 	orr.w	r2, r2, #1
 800760e:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007610:	689a      	ldr	r2, [r3, #8]
 8007612:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007616:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8007618:	bf1e      	ittt	ne
 800761a:	681a      	ldrne	r2, [r3, #0]
 800761c:	f042 0201 	orrne.w	r2, r2, #1
 8007620:	601a      	strne	r2, [r3, #0]
}
 8007622:	4770      	bx	lr

08007624 <HAL_TIM_OC_DelayElapsedCallback>:
 8007624:	4770      	bx	lr

08007626 <HAL_TIM_IC_CaptureCallback>:
 8007626:	4770      	bx	lr

08007628 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007628:	4770      	bx	lr

0800762a <HAL_TIM_TriggerCallback>:
 800762a:	4770      	bx	lr

0800762c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800762c:	6803      	ldr	r3, [r0, #0]
{
 800762e:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007630:	691a      	ldr	r2, [r3, #16]
{
 8007632:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007634:	0791      	lsls	r1, r2, #30
 8007636:	d50e      	bpl.n	8007656 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007638:	68da      	ldr	r2, [r3, #12]
 800763a:	0792      	lsls	r2, r2, #30
 800763c:	d50b      	bpl.n	8007656 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800763e:	f06f 0202 	mvn.w	r2, #2
 8007642:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007644:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007646:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007648:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800764a:	079b      	lsls	r3, r3, #30
 800764c:	d077      	beq.n	800773e <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800764e:	f7ff ffea 	bl	8007626 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007652:	2300      	movs	r3, #0
 8007654:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007656:	6823      	ldr	r3, [r4, #0]
 8007658:	691a      	ldr	r2, [r3, #16]
 800765a:	0750      	lsls	r0, r2, #29
 800765c:	d510      	bpl.n	8007680 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	0751      	lsls	r1, r2, #29
 8007662:	d50d      	bpl.n	8007680 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007664:	f06f 0204 	mvn.w	r2, #4
 8007668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800766a:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800766c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800766e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007670:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007674:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007676:	d068      	beq.n	800774a <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8007678:	f7ff ffd5 	bl	8007626 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800767c:	2300      	movs	r3, #0
 800767e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	691a      	ldr	r2, [r3, #16]
 8007684:	0712      	lsls	r2, r2, #28
 8007686:	d50f      	bpl.n	80076a8 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007688:	68da      	ldr	r2, [r3, #12]
 800768a:	0710      	lsls	r0, r2, #28
 800768c:	d50c      	bpl.n	80076a8 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800768e:	f06f 0208 	mvn.w	r2, #8
 8007692:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007694:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007696:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007698:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800769a:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800769c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800769e:	d05a      	beq.n	8007756 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80076a0:	f7ff ffc1 	bl	8007626 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a4:	2300      	movs	r3, #0
 80076a6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076a8:	6823      	ldr	r3, [r4, #0]
 80076aa:	691a      	ldr	r2, [r3, #16]
 80076ac:	06d2      	lsls	r2, r2, #27
 80076ae:	d510      	bpl.n	80076d2 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076b0:	68da      	ldr	r2, [r3, #12]
 80076b2:	06d0      	lsls	r0, r2, #27
 80076b4:	d50d      	bpl.n	80076d2 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076b6:	f06f 0210 	mvn.w	r2, #16
 80076ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076bc:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076be:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076c0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076c2:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076c6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076c8:	d04b      	beq.n	8007762 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80076ca:	f7ff ffac 	bl	8007626 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ce:	2300      	movs	r3, #0
 80076d0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	691a      	ldr	r2, [r3, #16]
 80076d6:	07d1      	lsls	r1, r2, #31
 80076d8:	d508      	bpl.n	80076ec <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80076da:	68da      	ldr	r2, [r3, #12]
 80076dc:	07d2      	lsls	r2, r2, #31
 80076de:	d505      	bpl.n	80076ec <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80076e0:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076e4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80076e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80076e8:	f7fe fbc2 	bl	8005e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	0610      	lsls	r0, r2, #24
 80076f2:	d508      	bpl.n	8007706 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076f4:	68da      	ldr	r2, [r3, #12]
 80076f6:	0611      	lsls	r1, r2, #24
 80076f8:	d505      	bpl.n	8007706 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80076fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007700:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007702:	f000 f972 	bl	80079ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007706:	6823      	ldr	r3, [r4, #0]
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	0652      	lsls	r2, r2, #25
 800770c:	d508      	bpl.n	8007720 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	0650      	lsls	r0, r2, #25
 8007712:	d505      	bpl.n	8007720 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007714:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007718:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800771a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800771c:	f7ff ff85 	bl	800762a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007720:	6823      	ldr	r3, [r4, #0]
 8007722:	691a      	ldr	r2, [r3, #16]
 8007724:	0691      	lsls	r1, r2, #26
 8007726:	d522      	bpl.n	800776e <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007728:	68da      	ldr	r2, [r3, #12]
 800772a:	0692      	lsls	r2, r2, #26
 800772c:	d51f      	bpl.n	800776e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800772e:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007732:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007738:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800773a:	f000 b955 	b.w	80079e8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800773e:	f7ff ff71 	bl	8007624 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007742:	4620      	mov	r0, r4
 8007744:	f7ff ff70 	bl	8007628 <HAL_TIM_PWM_PulseFinishedCallback>
 8007748:	e783      	b.n	8007652 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800774a:	f7ff ff6b 	bl	8007624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800774e:	4620      	mov	r0, r4
 8007750:	f7ff ff6a 	bl	8007628 <HAL_TIM_PWM_PulseFinishedCallback>
 8007754:	e792      	b.n	800767c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007756:	f7ff ff65 	bl	8007624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800775a:	4620      	mov	r0, r4
 800775c:	f7ff ff64 	bl	8007628 <HAL_TIM_PWM_PulseFinishedCallback>
 8007760:	e7a0      	b.n	80076a4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007762:	f7ff ff5f 	bl	8007624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007766:	4620      	mov	r0, r4
 8007768:	f7ff ff5e 	bl	8007628 <HAL_TIM_PWM_PulseFinishedCallback>
 800776c:	e7af      	b.n	80076ce <HAL_TIM_IRQHandler+0xa2>
 800776e:	bd10      	pop	{r4, pc}

08007770 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007770:	4a30      	ldr	r2, [pc, #192]	; (8007834 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8007772:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007774:	4290      	cmp	r0, r2
 8007776:	d012      	beq.n	800779e <TIM_Base_SetConfig+0x2e>
 8007778:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800777c:	d00f      	beq.n	800779e <TIM_Base_SetConfig+0x2e>
 800777e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8007782:	4290      	cmp	r0, r2
 8007784:	d00b      	beq.n	800779e <TIM_Base_SetConfig+0x2e>
 8007786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800778a:	4290      	cmp	r0, r2
 800778c:	d007      	beq.n	800779e <TIM_Base_SetConfig+0x2e>
 800778e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007792:	4290      	cmp	r0, r2
 8007794:	d003      	beq.n	800779e <TIM_Base_SetConfig+0x2e>
 8007796:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800779a:	4290      	cmp	r0, r2
 800779c:	d119      	bne.n	80077d2 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800779e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80077a4:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077a6:	4a23      	ldr	r2, [pc, #140]	; (8007834 <TIM_Base_SetConfig+0xc4>)
 80077a8:	4290      	cmp	r0, r2
 80077aa:	d029      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80077b0:	d026      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077b2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80077b6:	4290      	cmp	r0, r2
 80077b8:	d022      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077be:	4290      	cmp	r0, r2
 80077c0:	d01e      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077c6:	4290      	cmp	r0, r2
 80077c8:	d01a      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077ca:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80077ce:	4290      	cmp	r0, r2
 80077d0:	d016      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077d2:	4a19      	ldr	r2, [pc, #100]	; (8007838 <TIM_Base_SetConfig+0xc8>)
 80077d4:	4290      	cmp	r0, r2
 80077d6:	d013      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077dc:	4290      	cmp	r0, r2
 80077de:	d00f      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077e4:	4290      	cmp	r0, r2
 80077e6:	d00b      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077e8:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80077ec:	4290      	cmp	r0, r2
 80077ee:	d007      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077f4:	4290      	cmp	r0, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0x90>
 80077f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80077fc:	4290      	cmp	r0, r2
 80077fe:	d103      	bne.n	8007808 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007800:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007802:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007806:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007808:	694a      	ldr	r2, [r1, #20]
 800780a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800780e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8007810:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007812:	688b      	ldr	r3, [r1, #8]
 8007814:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007816:	680b      	ldr	r3, [r1, #0]
 8007818:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800781a:	4b06      	ldr	r3, [pc, #24]	; (8007834 <TIM_Base_SetConfig+0xc4>)
 800781c:	4298      	cmp	r0, r3
 800781e:	d003      	beq.n	8007828 <TIM_Base_SetConfig+0xb8>
 8007820:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007824:	4298      	cmp	r0, r3
 8007826:	d101      	bne.n	800782c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007828:	690b      	ldr	r3, [r1, #16]
 800782a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800782c:	2301      	movs	r3, #1
 800782e:	6143      	str	r3, [r0, #20]
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40010000 	.word	0x40010000
 8007838:	40014000 	.word	0x40014000

0800783c <HAL_TIM_Base_Init>:
{
 800783c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800783e:	4604      	mov	r4, r0
 8007840:	b1a0      	cbz	r0, 800786c <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8007842:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007846:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800784a:	b91b      	cbnz	r3, 8007854 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800784c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007850:	f7ff feae 	bl	80075b0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8007854:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007856:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007858:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800785c:	1d21      	adds	r1, r4, #4
 800785e:	f7ff ff87 	bl	8007770 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8007862:	2301      	movs	r3, #1
  return HAL_OK;
 8007864:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007866:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800786a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800786c:	2001      	movs	r0, #1
}
 800786e:	bd10      	pop	{r4, pc}

08007870 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007870:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007872:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007874:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007876:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800787a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800787e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007880:	6083      	str	r3, [r0, #8]
 8007882:	bd10      	pop	{r4, pc}

08007884 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8007884:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8007888:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800788a:	2b01      	cmp	r3, #1
{
 800788c:	4604      	mov	r4, r0
 800788e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8007892:	d019      	beq.n	80078c8 <HAL_TIM_ConfigClockSource+0x44>
 8007894:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8007896:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800789a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800789c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80078a0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80078aa:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80078ac:	680b      	ldr	r3, [r1, #0]
 80078ae:	2b40      	cmp	r3, #64	; 0x40
 80078b0:	d065      	beq.n	800797e <HAL_TIM_ConfigClockSource+0xfa>
 80078b2:	d815      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x5c>
 80078b4:	2b10      	cmp	r3, #16
 80078b6:	d00c      	beq.n	80078d2 <HAL_TIM_ConfigClockSource+0x4e>
 80078b8:	d807      	bhi.n	80078ca <HAL_TIM_ConfigClockSource+0x46>
 80078ba:	b153      	cbz	r3, 80078d2 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80078bc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80078be:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80078c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80078c4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80078c8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80078ca:	2b20      	cmp	r3, #32
 80078cc:	d001      	beq.n	80078d2 <HAL_TIM_ConfigClockSource+0x4e>
 80078ce:	2b30      	cmp	r3, #48	; 0x30
 80078d0:	d1f4      	bne.n	80078bc <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80078d2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078d4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80078d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078dc:	4313      	orrs	r3, r2
 80078de:	e01a      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80078e0:	2b60      	cmp	r3, #96	; 0x60
 80078e2:	d034      	beq.n	800794e <HAL_TIM_ConfigClockSource+0xca>
 80078e4:	d819      	bhi.n	800791a <HAL_TIM_ConfigClockSource+0x96>
 80078e6:	2b50      	cmp	r3, #80	; 0x50
 80078e8:	d1e8      	bne.n	80078bc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ea:	684a      	ldr	r2, [r1, #4]
 80078ec:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80078ee:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078f0:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078f2:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078f6:	f025 0501 	bic.w	r5, r5, #1
 80078fa:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078fc:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80078fe:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007900:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007904:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8007908:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800790a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800790c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800790e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007912:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8007916:	6083      	str	r3, [r0, #8]
 8007918:	e7d0      	b.n	80078bc <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 800791a:	2b70      	cmp	r3, #112	; 0x70
 800791c:	d00c      	beq.n	8007938 <HAL_TIM_ConfigClockSource+0xb4>
 800791e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007922:	d1cb      	bne.n	80078bc <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8007924:	68cb      	ldr	r3, [r1, #12]
 8007926:	684a      	ldr	r2, [r1, #4]
 8007928:	6889      	ldr	r1, [r1, #8]
 800792a:	f7ff ffa1 	bl	8007870 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800792e:	6822      	ldr	r2, [r4, #0]
 8007930:	6893      	ldr	r3, [r2, #8]
 8007932:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007936:	e008      	b.n	800794a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8007938:	68cb      	ldr	r3, [r1, #12]
 800793a:	684a      	ldr	r2, [r1, #4]
 800793c:	6889      	ldr	r1, [r1, #8]
 800793e:	f7ff ff97 	bl	8007870 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007942:	6822      	ldr	r2, [r4, #0]
 8007944:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007946:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800794a:	6093      	str	r3, [r2, #8]
      break;
 800794c:	e7b6      	b.n	80078bc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800794e:	684d      	ldr	r5, [r1, #4]
 8007950:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007952:	6a01      	ldr	r1, [r0, #32]
 8007954:	f021 0110 	bic.w	r1, r1, #16
 8007958:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800795a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800795c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800795e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007962:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007966:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800796a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800796e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007970:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007972:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007978:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800797c:	e7cb      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800797e:	684a      	ldr	r2, [r1, #4]
 8007980:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8007982:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007984:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007986:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800798a:	f025 0501 	bic.w	r5, r5, #1
 800798e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007990:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8007992:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007994:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007998:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800799c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800799e:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80079a0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80079a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079a6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80079aa:	e7b4      	b.n	8007916 <HAL_TIM_ConfigClockSource+0x92>

080079ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80079b0:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	f04f 0302 	mov.w	r3, #2
 80079b8:	d014      	beq.n	80079e4 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079ba:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80079bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80079c0:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079c2:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079c4:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079c6:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80079c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80079cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079d0:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079d2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079d4:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80079d6:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	2301      	movs	r3, #1
 80079da:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079de:	2300      	movs	r3, #0
 80079e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80079e4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80079e6:	bd30      	pop	{r4, r5, pc}

080079e8 <HAL_TIMEx_CommutCallback>:
 80079e8:	4770      	bx	lr

080079ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079ea:	4770      	bx	lr

080079ec <USART_WaitOnFlagUntilTimeout.constprop.4>:
  * @param  Status The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80079ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ee:	4604      	mov	r4, r0
 80079f0:	460e      	mov	r6, r1
 80079f2:	4617      	mov	r7, r2
 80079f4:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 80079f6:	6821      	ldr	r1, [r4, #0]
 80079f8:	680b      	ldr	r3, [r1, #0]
 80079fa:	ea36 0303 	bics.w	r3, r6, r3
 80079fe:	d101      	bne.n	8007a04 <USART_WaitOnFlagUntilTimeout.constprop.4+0x18>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8007a00:	2000      	movs	r0, #0
}
 8007a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8007a04:	1c6b      	adds	r3, r5, #1
 8007a06:	d0f7      	beq.n	80079f8 <USART_WaitOnFlagUntilTimeout.constprop.4+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a08:	b9c5      	cbnz	r5, 8007a3c <USART_WaitOnFlagUntilTimeout.constprop.4+0x50>
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8007a0a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(husart);
 8007a0c:	2003      	movs	r0, #3
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8007a0e:	68da      	ldr	r2, [r3, #12]
 8007a10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a14:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	f022 0220 	bic.w	r2, r2, #32
 8007a1c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007a1e:	68da      	ldr	r2, [r3, #12]
 8007a20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a24:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007a26:	695a      	ldr	r2, [r3, #20]
 8007a28:	f022 0201 	bic.w	r2, r2, #1
 8007a2c:	615a      	str	r2, [r3, #20]
        husart->State = HAL_USART_STATE_READY;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(husart);
 8007a34:	2300      	movs	r3, #0
 8007a36:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8007a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a3c:	f7fe fb5e 	bl	80060fc <HAL_GetTick>
 8007a40:	1bc0      	subs	r0, r0, r7
 8007a42:	4285      	cmp	r5, r0
 8007a44:	d2d7      	bcs.n	80079f6 <USART_WaitOnFlagUntilTimeout.constprop.4+0xa>
 8007a46:	e7e0      	b.n	8007a0a <USART_WaitOnFlagUntilTimeout.constprop.4+0x1e>

08007a48 <HAL_USART_Init>:
{
 8007a48:	b570      	push	{r4, r5, r6, lr}
  if (husart == NULL)
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d068      	beq.n	8007b22 <HAL_USART_Init+0xda>
  if (husart->State == HAL_USART_STATE_RESET)
 8007a50:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007a54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007a58:	b91b      	cbnz	r3, 8007a62 <HAL_USART_Init+0x1a>
    husart->Lock = HAL_UNLOCKED;
 8007a5a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_USART_MspInit(husart);
 8007a5e:	f7fe fa3f 	bl	8005ee0 <HAL_USART_MspInit>
  husart->State = HAL_USART_STATE_BUSY;
 8007a62:	2302      	movs	r3, #2
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007a64:	6822      	ldr	r2, [r4, #0]
  husart->State = HAL_USART_STATE_BUSY;
 8007a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007a6a:	68d3      	ldr	r3, [r2, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007a6c:	69e0      	ldr	r0, [r4, #28]
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007a6e:	f023 030c 	bic.w	r3, r3, #12
 8007a72:	60d3      	str	r3, [r2, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007a74:	69a3      	ldr	r3, [r4, #24]
  tmpreg = husart->Instance->CR2;
 8007a76:	6911      	ldr	r1, [r2, #16]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007a78:	4303      	orrs	r3, r0
 8007a7a:	6a20      	ldr	r0, [r4, #32]
 8007a7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007a80:	4303      	orrs	r3, r0
 8007a82:	68e0      	ldr	r0, [r4, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8007a84:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007a88:	4303      	orrs	r3, r0
 8007a8a:	430b      	orrs	r3, r1
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8007a8c:	6113      	str	r3, [r2, #16]
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007a8e:	6920      	ldr	r0, [r4, #16]
 8007a90:	68a3      	ldr	r3, [r4, #8]
  tmpreg = husart->Instance->CR1;
 8007a92:	68d1      	ldr	r1, [r2, #12]
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007a94:	4303      	orrs	r3, r0
 8007a96:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007a98:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007a9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007aa0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007aa4:	4303      	orrs	r3, r0
 8007aa6:	430b      	orrs	r3, r1

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8007aa8:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8007aaa:	6953      	ldr	r3, [r2, #20]
 8007aac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ab0:	6153      	str	r3, [r2, #20]

  /*-------------------------- USART BRR Configuration -----------------------*/
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8007ab2:	4b1d      	ldr	r3, [pc, #116]	; (8007b28 <HAL_USART_Init+0xe0>)
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d003      	beq.n	8007ac0 <HAL_USART_Init+0x78>
 8007ab8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d12d      	bne.n	8007b1c <HAL_USART_Init+0xd4>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007ac0:	f7ff fd40 	bl	8007544 <HAL_RCC_GetPCLK2Freq>
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007ac4:	2319      	movs	r3, #25
 8007ac6:	4358      	muls	r0, r3
 8007ac8:	6863      	ldr	r3, [r4, #4]
 8007aca:	2564      	movs	r5, #100	; 0x64
 8007acc:	005b      	lsls	r3, r3, #1
 8007ace:	fbb0 f0f3 	udiv	r0, r0, r3
 8007ad2:	fbb0 f6f5 	udiv	r6, r0, r5
 8007ad6:	fb05 0316 	mls	r3, r5, r6, r0
 8007ada:	00db      	lsls	r3, r3, #3
 8007adc:	3332      	adds	r3, #50	; 0x32
 8007ade:	fbb3 f3f5 	udiv	r3, r3, r5
 8007ae2:	f003 0107 	and.w	r1, r3, #7
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	6822      	ldr	r2, [r4, #0]
 8007aea:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 8007aee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007af2:	440b      	add	r3, r1
 8007af4:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8007af6:	6823      	ldr	r3, [r4, #0]
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8007af8:	2000      	movs	r0, #0
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8007afa:	691a      	ldr	r2, [r3, #16]
 8007afc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b02:	695a      	ldr	r2, [r3, #20]
 8007b04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b08:	615a      	str	r2, [r3, #20]
  __HAL_USART_ENABLE(husart);
 8007b0a:	68da      	ldr	r2, [r3, #12]
 8007b0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b10:	60da      	str	r2, [r3, #12]
  husart->State = HAL_USART_STATE_READY;
 8007b12:	2301      	movs	r3, #1
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8007b14:	6420      	str	r0, [r4, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8007b16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007b1a:	bd70      	pop	{r4, r5, r6, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b1c:	f7ff fcfa 	bl	8007514 <HAL_RCC_GetPCLK1Freq>
 8007b20:	e7d0      	b.n	8007ac4 <HAL_USART_Init+0x7c>
    return HAL_ERROR;
 8007b22:	2001      	movs	r0, #1
}
 8007b24:	bd70      	pop	{r4, r5, r6, pc}
 8007b26:	bf00      	nop
 8007b28:	40011000 	.word	0x40011000

08007b2c <HAL_USART_Transmit>:
{
 8007b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b30:	4604      	mov	r4, r0
  if (husart->State == HAL_USART_STATE_READY)
 8007b32:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
{
 8007b36:	460d      	mov	r5, r1
  if (husart->State == HAL_USART_STATE_READY)
 8007b38:	b2c0      	uxtb	r0, r0
 8007b3a:	2801      	cmp	r0, #1
{
 8007b3c:	4690      	mov	r8, r2
 8007b3e:	461e      	mov	r6, r3
  if (husart->State == HAL_USART_STATE_READY)
 8007b40:	d14a      	bne.n	8007bd8 <HAL_USART_Transmit+0xac>
    if ((pTxData == NULL) || (Size == 0))
 8007b42:	2900      	cmp	r1, #0
 8007b44:	d049      	beq.n	8007bda <HAL_USART_Transmit+0xae>
 8007b46:	2a00      	cmp	r2, #0
 8007b48:	d047      	beq.n	8007bda <HAL_USART_Transmit+0xae>
    __HAL_LOCK(husart);
 8007b4a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d042      	beq.n	8007bd8 <HAL_USART_Transmit+0xac>
    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8007b52:	2300      	movs	r3, #0
 8007b54:	6423      	str	r3, [r4, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8007b56:	2312      	movs	r3, #18
    __HAL_LOCK(husart);
 8007b58:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    husart->State = HAL_USART_STATE_BUSY_TX;
 8007b5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8007b60:	f7fe facc 	bl	80060fc <HAL_GetTick>
 8007b64:	4607      	mov	r7, r0
    husart->TxXferSize = Size;
 8007b66:	f8a4 8028 	strh.w	r8, [r4, #40]	; 0x28
    husart->TxXferCount = Size;
 8007b6a:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8007b6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	b96b      	cbnz	r3, 8007b90 <HAL_USART_Transmit+0x64>
    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b74:	4633      	mov	r3, r6
 8007b76:	463a      	mov	r2, r7
 8007b78:	2140      	movs	r1, #64	; 0x40
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f7ff ff36 	bl	80079ec <USART_WaitOnFlagUntilTimeout.constprop.4>
 8007b80:	b9a8      	cbnz	r0, 8007bae <HAL_USART_Transmit+0x82>
    husart->State = HAL_USART_STATE_READY;
 8007b82:	2301      	movs	r3, #1
    __HAL_UNLOCK(husart);
 8007b84:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    husart->State = HAL_USART_STATE_READY;
 8007b88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8007b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      husart->TxXferCount--;
 8007b90:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b92:	463a      	mov	r2, r7
      husart->TxXferCount--;
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (husart->Init.WordLength == USART_WORDLENGTH_9B)
 8007b9a:	68a3      	ldr	r3, [r4, #8]
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b9c:	2180      	movs	r1, #128	; 0x80
      if (husart->Init.WordLength == USART_WORDLENGTH_9B)
 8007b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	4633      	mov	r3, r6
      if (husart->Init.WordLength == USART_WORDLENGTH_9B)
 8007ba6:	d10e      	bne.n	8007bc6 <HAL_USART_Transmit+0x9a>
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ba8:	f7ff ff20 	bl	80079ec <USART_WaitOnFlagUntilTimeout.constprop.4>
 8007bac:	b110      	cbz	r0, 8007bb4 <HAL_USART_Transmit+0x88>
          return HAL_TIMEOUT;
 8007bae:	2003      	movs	r0, #3
 8007bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        husart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007bb4:	882b      	ldrh	r3, [r5, #0]
 8007bb6:	6822      	ldr	r2, [r4, #0]
 8007bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bbc:	6053      	str	r3, [r2, #4]
        if (husart->Init.Parity == USART_PARITY_NONE)
 8007bbe:	6923      	ldr	r3, [r4, #16]
 8007bc0:	b943      	cbnz	r3, 8007bd4 <HAL_USART_Transmit+0xa8>
          pTxData += 2U;
 8007bc2:	3502      	adds	r5, #2
 8007bc4:	e7d3      	b.n	8007b6e <HAL_USART_Transmit+0x42>
        if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bc6:	f7ff ff11 	bl	80079ec <USART_WaitOnFlagUntilTimeout.constprop.4>
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	d1ef      	bne.n	8007bae <HAL_USART_Transmit+0x82>
        husart->Instance->DR = (*pTxData++ & (uint8_t)0xFF);
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	782a      	ldrb	r2, [r5, #0]
 8007bd2:	605a      	str	r2, [r3, #4]
 8007bd4:	3501      	adds	r5, #1
 8007bd6:	e7ca      	b.n	8007b6e <HAL_USART_Transmit+0x42>
    return HAL_BUSY;
 8007bd8:	2002      	movs	r0, #2
}
 8007bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007be0 <MX_LWIP_Init>:
{
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
  IP_ADDRESS[1] = 168;
  IP_ADDRESS[2] = 0;
  IP_ADDRESS[3] = 100;
 8007be0:	2364      	movs	r3, #100	; 0x64
{
 8007be2:	b5f0      	push	{r4, r5, r6, r7, lr}
  IP_ADDRESS[0] = 192;
 8007be4:	4f39      	ldr	r7, [pc, #228]	; (8007ccc <MX_LWIP_Init+0xec>)
  NETMASK_ADDRESS[0] = 255;
 8007be6:	4e3a      	ldr	r6, [pc, #232]	; (8007cd0 <MX_LWIP_Init+0xf0>)
  IP_ADDRESS[3] = 100;
 8007be8:	70fb      	strb	r3, [r7, #3]
  NETMASK_ADDRESS[0] = 255;
 8007bea:	23ff      	movs	r3, #255	; 0xff
  IP_ADDRESS[2] = 0;
 8007bec:	2400      	movs	r4, #0
  IP_ADDRESS[0] = 192;
 8007bee:	21c0      	movs	r1, #192	; 0xc0
  IP_ADDRESS[1] = 168;
 8007bf0:	22a8      	movs	r2, #168	; 0xa8
  NETMASK_ADDRESS[0] = 255;
 8007bf2:	7033      	strb	r3, [r6, #0]
  NETMASK_ADDRESS[1] = 255;
 8007bf4:	7073      	strb	r3, [r6, #1]
  NETMASK_ADDRESS[2] = 255;
 8007bf6:	70b3      	strb	r3, [r6, #2]
  NETMASK_ADDRESS[3] = 0;
  GATEWAY_ADDRESS[0] = 192;
  GATEWAY_ADDRESS[1] = 168;
  GATEWAY_ADDRESS[2] = 0;
  GATEWAY_ADDRESS[3] = 1;
 8007bf8:	2301      	movs	r3, #1
  GATEWAY_ADDRESS[0] = 192;
 8007bfa:	4d36      	ldr	r5, [pc, #216]	; (8007cd4 <MX_LWIP_Init+0xf4>)
{
 8007bfc:	b08f      	sub	sp, #60	; 0x3c
  GATEWAY_ADDRESS[0] = 192;
 8007bfe:	7029      	strb	r1, [r5, #0]
  IP_ADDRESS[0] = 192;
 8007c00:	7039      	strb	r1, [r7, #0]

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8007c02:	4620      	mov	r0, r4
 8007c04:	4621      	mov	r1, r4
  GATEWAY_ADDRESS[1] = 168;
 8007c06:	706a      	strb	r2, [r5, #1]
  GATEWAY_ADDRESS[3] = 1;
 8007c08:	70eb      	strb	r3, [r5, #3]
  IP_ADDRESS[1] = 168;
 8007c0a:	707a      	strb	r2, [r7, #1]
  GATEWAY_ADDRESS[2] = 0;
 8007c0c:	70ac      	strb	r4, [r5, #2]
  IP_ADDRESS[2] = 0;
 8007c0e:	70bc      	strb	r4, [r7, #2]
  NETMASK_ADDRESS[3] = 0;
 8007c10:	70f4      	strb	r4, [r6, #3]
  tcpip_init( NULL, NULL );
 8007c12:	f002 f945 	bl	8009ea0 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007c16:	787b      	ldrb	r3, [r7, #1]
 8007c18:	783a      	ldrb	r2, [r7, #0]
 8007c1a:	041b      	lsls	r3, r3, #16
 8007c1c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007c20:	78fa      	ldrb	r2, [r7, #3]
 8007c22:	492d      	ldr	r1, [pc, #180]	; (8007cd8 <MX_LWIP_Init+0xf8>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	78ba      	ldrb	r2, [r7, #2]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007c28:	7868      	ldrb	r0, [r5, #1]
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8007c2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007c2e:	ba1b      	rev	r3, r3
 8007c30:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007c32:	7873      	ldrb	r3, [r6, #1]
 8007c34:	7832      	ldrb	r2, [r6, #0]
 8007c36:	041b      	lsls	r3, r3, #16
 8007c38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007c3c:	78f2      	ldrb	r2, [r6, #3]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007c3e:	0400      	lsls	r0, r0, #16
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8007c40:	4313      	orrs	r3, r2
 8007c42:	78b2      	ldrb	r2, [r6, #2]
 8007c44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007c48:	4a24      	ldr	r2, [pc, #144]	; (8007cdc <MX_LWIP_Init+0xfc>)
 8007c4a:	ba1b      	rev	r3, r3
 8007c4c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007c4e:	782b      	ldrb	r3, [r5, #0]
 8007c50:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8007c54:	78eb      	ldrb	r3, [r5, #3]
 8007c56:	4318      	orrs	r0, r3
 8007c58:	78ab      	ldrb	r3, [r5, #2]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007c5a:	4d21      	ldr	r5, [pc, #132]	; (8007ce0 <MX_LWIP_Init+0x100>)
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8007c5c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8007c60:	4b20      	ldr	r3, [pc, #128]	; (8007ce4 <MX_LWIP_Init+0x104>)
 8007c62:	ba00      	rev	r0, r0
 8007c64:	6018      	str	r0, [r3, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007c66:	4820      	ldr	r0, [pc, #128]	; (8007ce8 <MX_LWIP_Init+0x108>)
 8007c68:	9400      	str	r4, [sp, #0]
 8007c6a:	9002      	str	r0, [sp, #8]
 8007c6c:	481f      	ldr	r0, [pc, #124]	; (8007cec <MX_LWIP_Init+0x10c>)
 8007c6e:	9001      	str	r0, [sp, #4]
 8007c70:	4628      	mov	r0, r5
 8007c72:	f003 fdf9 	bl	800b868 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007c76:	4628      	mov	r0, r5
 8007c78:	f003 fe36 	bl	800b8e8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8007c7c:	f895 3033 	ldrb.w	r3, [r5, #51]	; 0x33
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8007c80:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 8007c82:	075b      	lsls	r3, r3, #29
 8007c84:	d51f      	bpl.n	8007cc6 <MX_LWIP_Init+0xe6>
    netif_set_up(&gnetif);
 8007c86:	f003 fe35 	bl	800b8f4 <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8007c8a:	4919      	ldr	r1, [pc, #100]	; (8007cf0 <MX_LWIP_Init+0x110>)
 8007c8c:	4814      	ldr	r0, [pc, #80]	; (8007ce0 <MX_LWIP_Init+0x100>)
 8007c8e:	f003 fe82 	bl	800b996 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 8007c92:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8007c94:	2101      	movs	r1, #1
 8007c96:	a805      	add	r0, sp, #20
  osSemaphoreDef(Netif_SEM);
 8007c98:	9305      	str	r3, [sp, #20]
 8007c9a:	9306      	str	r3, [sp, #24]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8007c9c:	f000 fb18 	bl	80082d0 <osSemaphoreCreate>

  link_arg.netif = &gnetif;
 8007ca0:	4e14      	ldr	r6, [pc, #80]	; (8007cf4 <MX_LWIP_Init+0x114>)
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8007ca2:	4b15      	ldr	r3, [pc, #84]	; (8007cf8 <MX_LWIP_Init+0x118>)
  link_arg.netif = &gnetif;
 8007ca4:	6035      	str	r5, [r6, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE * 2);
 8007ca6:	4d15      	ldr	r5, [pc, #84]	; (8007cfc <MX_LWIP_Init+0x11c>)
 8007ca8:	ac07      	add	r4, sp, #28
  link_arg.semaphore = Netif_LinkSemaphore;
 8007caa:	6070      	str	r0, [r6, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8007cac:	6018      	str	r0, [r3, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE * 2);
 8007cae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007cb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007cb2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007cb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8007cba:	4631      	mov	r1, r6
 8007cbc:	a807      	add	r0, sp, #28
 8007cbe:	f000 faa9 	bl	8008214 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007cc2:	b00f      	add	sp, #60	; 0x3c
 8007cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_down(&gnetif);
 8007cc6:	f003 fe2e 	bl	800b926 <netif_set_down>
 8007cca:	e7de      	b.n	8007c8a <MX_LWIP_Init+0xaa>
 8007ccc:	2000cb08 	.word	0x2000cb08
 8007cd0:	2000cb04 	.word	0x2000cb04
 8007cd4:	2000cafc 	.word	0x2000cafc
 8007cd8:	2000cb00 	.word	0x2000cb00
 8007cdc:	2000cb0c 	.word	0x2000cb0c
 8007ce0:	2000c9dc 	.word	0x2000c9dc
 8007ce4:	2000cb10 	.word	0x2000cb10
 8007ce8:	08009e25 	.word	0x08009e25
 8007cec:	08007fa9 	.word	0x08007fa9
 8007cf0:	08008155 	.word	0x08008155
 8007cf4:	2000caf4 	.word	0x2000caf4
 8007cf8:	20008098 	.word	0x20008098
 8007cfc:	08012270 	.word	0x08012270

08007d00 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007d00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t framelength = 0;
  uint32_t bufferoffset = 0;
  uint32_t byteslefttocopy = 0;
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;
 8007d04:	f04f 0800 	mov.w	r8, #0
{
 8007d08:	460c      	mov	r4, r1
  uint32_t framelength = 0;
 8007d0a:	4647      	mov	r7, r8
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007d0c:	f240 5bf4 	movw	fp, #1524	; 0x5f4
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8007d10:	4a22      	ldr	r2, [pc, #136]	; (8007d9c <low_level_output+0x9c>)
 8007d12:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8007d14:	9200      	str	r2, [sp, #0]
 8007d16:	68ab      	ldr	r3, [r5, #8]
  for(q = p; q != NULL; q = q->next)
 8007d18:	b92c      	cbnz	r4, 8007d26 <low_level_output+0x26>
      bufferoffset = bufferoffset + byteslefttocopy;
      framelength = framelength + byteslefttocopy;
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8007d1a:	4639      	mov	r1, r7
 8007d1c:	481f      	ldr	r0, [pc, #124]	; (8007d9c <low_level_output+0x9c>)
 8007d1e:	f7fe fb89 	bl	8006434 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8007d22:	4620      	mov	r0, r4
 8007d24:	e004      	b.n	8007d30 <low_level_output+0x30>
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007d26:	682a      	ldr	r2, [r5, #0]
 8007d28:	2a00      	cmp	r2, #0
 8007d2a:	da11      	bge.n	8007d50 <low_level_output+0x50>
        errval = ERR_USE;
 8007d2c:	f06f 0007 	mvn.w	r0, #7

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8007d30:	f241 0214 	movw	r2, #4116	; 0x1014
 8007d34:	9b00      	ldr	r3, [sp, #0]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	5899      	ldr	r1, [r3, r2]
 8007d3a:	0689      	lsls	r1, r1, #26
 8007d3c:	d505      	bpl.n	8007d4a <low_level_output+0x4a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8007d3e:	2120      	movs	r1, #32
 8007d40:	5099      	str	r1, [r3, r2]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8007d42:	2100      	movs	r1, #0
 8007d44:	f241 0204 	movw	r2, #4100	; 0x1004
 8007d48:	5099      	str	r1, [r3, r2]
  }
  return errval;
}
 8007d4a:	b003      	add	sp, #12
 8007d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007d50:	4646      	mov	r6, r8
      payloadoffset = 0;
 8007d52:	f04f 0a00 	mov.w	sl, #0
      byteslefttocopy = q->len;
 8007d56:	f8b4 900a 	ldrh.w	r9, [r4, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007d5a:	eb06 0809 	add.w	r8, r6, r9
 8007d5e:	45d8      	cmp	r8, fp
 8007d60:	eb03 0006 	add.w	r0, r3, r6
 8007d64:	6861      	ldr	r1, [r4, #4]
 8007d66:	d808      	bhi.n	8007d7a <low_level_output+0x7a>
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007d68:	464a      	mov	r2, r9
 8007d6a:	4451      	add	r1, sl
 8007d6c:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 8007d6e:	444f      	add	r7, r9
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007d70:	f007 fdd1 	bl	800f916 <memcpy>
  for(q = p; q != NULL; q = q->next)
 8007d74:	6824      	ldr	r4, [r4, #0]
 8007d76:	9b01      	ldr	r3, [sp, #4]
 8007d78:	e7ce      	b.n	8007d18 <low_level_output+0x18>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8007d7a:	ebab 0606 	sub.w	r6, fp, r6
 8007d7e:	4632      	mov	r2, r6
 8007d80:	4451      	add	r1, sl
 8007d82:	f007 fdc8 	bl	800f916 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8007d86:	68ed      	ldr	r5, [r5, #12]
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007d88:	682b      	ldr	r3, [r5, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	dbce      	blt.n	8007d2c <low_level_output+0x2c>
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8007d8e:	44b2      	add	sl, r6
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8007d90:	4437      	add	r7, r6
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8007d92:	68ab      	ldr	r3, [r5, #8]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8007d94:	f2a8 59f4 	subw	r9, r8, #1524	; 0x5f4
        bufferoffset = 0;
 8007d98:	2600      	movs	r6, #0
 8007d9a:	e7de      	b.n	8007d5a <low_level_output+0x5a>
 8007d9c:	2000e3e4 	.word	0x2000e3e4

08007da0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8007da0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	4682      	mov	sl, r0
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007da6:	4c3b      	ldr	r4, [pc, #236]	; (8007e94 <ethernetif_input+0xf4>)
 8007da8:	f04f 31ff 	mov.w	r1, #4294967295
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	f000 fab5 	bl	800831c <osSemaphoreWait>
 8007db2:	2800      	cmp	r0, #0
 8007db4:	d1f8      	bne.n	8007da8 <ethernetif_input+0x8>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8007db6:	4d38      	ldr	r5, [pc, #224]	; (8007e98 <ethernetif_input+0xf8>)
    {
      do
      {
        LOCK_TCPIP_CORE();
 8007db8:	4838      	ldr	r0, [pc, #224]	; (8007e9c <ethernetif_input+0xfc>)
 8007dba:	f007 fd1e 	bl	800f7fa <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	f7fe fbae 	bl	8006520 <HAL_ETH_GetReceivedFrame_IT>
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	b130      	cbz	r0, 8007dd6 <ethernetif_input+0x36>
    return NULL;
 8007dc8:	2400      	movs	r4, #0
          if (netif->input( p, netif) != ERR_OK )
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 8007dca:	4834      	ldr	r0, [pc, #208]	; (8007e9c <ethernetif_input+0xfc>)
 8007dcc:	f007 fd1a 	bl	800f804 <sys_mutex_unlock>
      } while(p!=NULL);
 8007dd0:	2c00      	cmp	r4, #0
 8007dd2:	d1f0      	bne.n	8007db6 <ethernetif_input+0x16>
 8007dd4:	e7e7      	b.n	8007da6 <ethernetif_input+0x6>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8007dd6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
  len = heth.RxFrameInfos.length;
 8007dd8:	8fa9      	ldrh	r1, [r5, #60]	; 0x3c
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8007dda:	9301      	str	r3, [sp, #4]
  if (len > 0)
 8007ddc:	bb01      	cbnz	r1, 8007e20 <ethernetif_input+0x80>
  struct pbuf *p = NULL;
 8007dde:	2400      	movs	r4, #0
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007de0:	2200      	movs	r2, #0
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8007de2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007de4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8007de6:	4282      	cmp	r2, r0
 8007de8:	d14d      	bne.n	8007e86 <ethernetif_input+0xe6>
    heth.RxFrameInfos.SegCount =0;
 8007dea:	2300      	movs	r3, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8007dec:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 8007df0:	63ab      	str	r3, [r5, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8007df2:	682b      	ldr	r3, [r5, #0]
 8007df4:	5899      	ldr	r1, [r3, r2]
 8007df6:	0609      	lsls	r1, r1, #24
 8007df8:	d505      	bpl.n	8007e06 <ethernetif_input+0x66>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8007dfa:	2180      	movs	r1, #128	; 0x80
 8007dfc:	5099      	str	r1, [r3, r2]
    heth.Instance->DMARPDR = 0;
 8007dfe:	f241 0208 	movw	r2, #4104	; 0x1008
 8007e02:	2100      	movs	r1, #0
 8007e04:	5099      	str	r1, [r3, r2]
        if   (p != NULL)
 8007e06:	2c00      	cmp	r4, #0
 8007e08:	d0de      	beq.n	8007dc8 <ethernetif_input+0x28>
          if (netif->input( p, netif) != ERR_OK )
 8007e0a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007e0e:	4651      	mov	r1, sl
 8007e10:	4620      	mov	r0, r4
 8007e12:	4798      	blx	r3
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d0d8      	beq.n	8007dca <ethernetif_input+0x2a>
            pbuf_free(p);
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f003 fe83 	bl	800bb24 <pbuf_free>
 8007e1e:	e7d4      	b.n	8007dca <ethernetif_input+0x2a>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8007e20:	2203      	movs	r2, #3
 8007e22:	2004      	movs	r0, #4
 8007e24:	f003 fee8 	bl	800bbf8 <pbuf_alloc>
  if (p != NULL)
 8007e28:	4604      	mov	r4, r0
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	d0d7      	beq.n	8007dde <ethernetif_input+0x3e>
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8007e2e:	4680      	mov	r8, r0
 8007e30:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
      byteslefttocopy = q->len;
 8007e34:	4637      	mov	r7, r6
      payloadoffset = 0;
 8007e36:	f04f 0900 	mov.w	r9, #0
      byteslefttocopy = q->len;
 8007e3a:	f8b8 200a 	ldrh.w	r2, [r8, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8007e3e:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8007e42:	18be      	adds	r6, r7, r2
 8007e44:	429e      	cmp	r6, r3
 8007e46:	9b01      	ldr	r3, [sp, #4]
 8007e48:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007e4c:	eb03 0107 	add.w	r1, r3, r7
 8007e50:	d808      	bhi.n	8007e64 <ethernetif_input+0xc4>
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8007e52:	4448      	add	r0, r9
 8007e54:	f007 fd5f 	bl	800f916 <memcpy>
    for(q = p; q != NULL; q = q->next)
 8007e58:	f8d8 8000 	ldr.w	r8, [r8]
 8007e5c:	f1b8 0f00 	cmp.w	r8, #0
 8007e60:	d1e8      	bne.n	8007e34 <ethernetif_input+0x94>
 8007e62:	e7bd      	b.n	8007de0 <ethernetif_input+0x40>
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8007e64:	f5c7 67be 	rsb	r7, r7, #1520	; 0x5f0
 8007e68:	3704      	adds	r7, #4
 8007e6a:	463a      	mov	r2, r7
 8007e6c:	4448      	add	r0, r9
 8007e6e:	f007 fd52 	bl	800f916 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007e72:	f8db b00c 	ldr.w	fp, [fp, #12]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8007e76:	44b9      	add	r9, r7
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8007e78:	f8db 3008 	ldr.w	r3, [fp, #8]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8007e7c:	f2a6 52f4 	subw	r2, r6, #1524	; 0x5f4
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8007e80:	9301      	str	r3, [sp, #4]
        bufferoffset = 0;
 8007e82:	2700      	movs	r7, #0
 8007e84:	e7db      	b.n	8007e3e <ethernetif_input+0x9e>
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8007e86:	6819      	ldr	r1, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007e88:	3201      	adds	r2, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8007e8a:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007e8e:	6019      	str	r1, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	e7a8      	b.n	8007de6 <ethernetif_input+0x46>
 8007e94:	2000809c 	.word	0x2000809c
 8007e98:	2000e3e4 	.word	0x2000e3e4
 8007e9c:	2000fbfc 	.word	0x2000fbfc

08007ea0 <HAL_ETH_MspInit>:
{
 8007ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ea2:	4604      	mov	r4, r0
 8007ea4:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ea6:	2214      	movs	r2, #20
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	a807      	add	r0, sp, #28
 8007eac:	f007 fd3e 	bl	800f92c <memset>
  if(ethHandle->Instance==ETH)
 8007eb0:	6822      	ldr	r2, [r4, #0]
 8007eb2:	4b36      	ldr	r3, [pc, #216]	; (8007f8c <HAL_ETH_MspInit+0xec>)
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d167      	bne.n	8007f88 <HAL_ETH_MspInit+0xe8>
    __HAL_RCC_ETH_CLK_ENABLE();
 8007eb8:	2400      	movs	r4, #0
 8007eba:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 8007ebe:	9401      	str	r4, [sp, #4]
 8007ec0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ec2:	2702      	movs	r7, #2
    __HAL_RCC_ETH_CLK_ENABLE();
 8007ec4:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8007ec8:	631a      	str	r2, [r3, #48]	; 0x30
 8007eca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ecc:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 8007ece:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8007ed2:	9201      	str	r2, [sp, #4]
 8007ed4:	9a01      	ldr	r2, [sp, #4]
 8007ed6:	9402      	str	r4, [sp, #8]
 8007ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007eda:	250b      	movs	r5, #11
    __HAL_RCC_ETH_CLK_ENABLE();
 8007edc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007ee0:	631a      	str	r2, [r3, #48]	; 0x30
 8007ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ee4:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 8007ee6:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8007eea:	9202      	str	r2, [sp, #8]
 8007eec:	9a02      	ldr	r2, [sp, #8]
 8007eee:	9403      	str	r4, [sp, #12]
 8007ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ef2:	4827      	ldr	r0, [pc, #156]	; (8007f90 <HAL_ETH_MspInit+0xf0>)
    __HAL_RCC_ETH_CLK_ENABLE();
 8007ef4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8007ef8:	631a      	str	r2, [r3, #48]	; 0x30
 8007efa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007efc:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8007f00:	9203      	str	r2, [sp, #12]
 8007f02:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f04:	9404      	str	r4, [sp, #16]
 8007f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f08:	f042 0204 	orr.w	r2, r2, #4
 8007f0c:	631a      	str	r2, [r3, #48]	; 0x30
 8007f0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f10:	f002 0204 	and.w	r2, r2, #4
 8007f14:	9204      	str	r2, [sp, #16]
 8007f16:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f18:	9405      	str	r4, [sp, #20]
 8007f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f1c:	f042 0201 	orr.w	r2, r2, #1
 8007f20:	631a      	str	r2, [r3, #48]	; 0x30
 8007f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f24:	f002 0201 	and.w	r2, r2, #1
 8007f28:	9205      	str	r2, [sp, #20]
 8007f2a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f2c:	9406      	str	r4, [sp, #24]
 8007f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f30:	f042 0202 	orr.w	r2, r2, #2
 8007f34:	631a      	str	r2, [r3, #48]	; 0x30
 8007f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f38:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007f3a:	f003 0302 	and.w	r3, r3, #2
 8007f3e:	9306      	str	r3, [sp, #24]
 8007f40:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007f42:	2332      	movs	r3, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f44:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007f46:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f48:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f4a:	f7fe ff7b 	bl	8006e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007f4e:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f50:	a907      	add	r1, sp, #28
 8007f52:	4810      	ldr	r0, [pc, #64]	; (8007f94 <HAL_ETH_MspInit+0xf4>)
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007f54:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f56:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f58:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f5a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f5c:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f5e:	f7fe ff71 	bl	8006e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8007f62:	f44f 5360 	mov.w	r3, #14336	; 0x3800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f66:	a907      	add	r1, sp, #28
 8007f68:	480b      	ldr	r0, [pc, #44]	; (8007f98 <HAL_ETH_MspInit+0xf8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8007f6a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f6c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f6e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007f70:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007f72:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007f74:	f7fe ff66 	bl	8006e44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007f78:	203d      	movs	r0, #61	; 0x3d
 8007f7a:	4622      	mov	r2, r4
 8007f7c:	2105      	movs	r1, #5
 8007f7e:	f7fe f8e9 	bl	8006154 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007f82:	203d      	movs	r0, #61	; 0x3d
 8007f84:	f7fe f91a 	bl	80061bc <HAL_NVIC_EnableIRQ>
}
 8007f88:	b00d      	add	sp, #52	; 0x34
 8007f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f8c:	40028000 	.word	0x40028000
 8007f90:	40020800 	.word	0x40020800
 8007f94:	40020000 	.word	0x40020000
 8007f98:	40020400 	.word	0x40020400

08007f9c <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 8007f9c:	4b01      	ldr	r3, [pc, #4]	; (8007fa4 <HAL_ETH_RxCpltCallback+0x8>)
 8007f9e:	6818      	ldr	r0, [r3, #0]
 8007fa0:	f000 b9e2 	b.w	8008368 <osSemaphoreRelease>
 8007fa4:	2000809c 	.word	0x2000809c

08007fa8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8007fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007faa:	4604      	mov	r4, r0
{
 8007fac:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007fae:	b930      	cbnz	r0, 8007fbe <ethernetif_init+0x16>
 8007fb0:	4b47      	ldr	r3, [pc, #284]	; (80080d0 <ethernetif_init+0x128>)
 8007fb2:	f240 2229 	movw	r2, #553	; 0x229
 8007fb6:	4947      	ldr	r1, [pc, #284]	; (80080d4 <ethernetif_init+0x12c>)
 8007fb8:	4847      	ldr	r0, [pc, #284]	; (80080d8 <ethernetif_init+0x130>)
 8007fba:	f007 fcbf 	bl	800f93c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8007fbe:	2373      	movs	r3, #115	; 0x73
 8007fc0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  netif->name[1] = IFNAME1;
 8007fc4:	2374      	movs	r3, #116	; 0x74
 8007fc6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007fca:	4b44      	ldr	r3, [pc, #272]	; (80080dc <ethernetif_init+0x134>)
  MACAddr[1] = 0x80;
 8007fcc:	2180      	movs	r1, #128	; 0x80
  netif->output = etharp_output;
 8007fce:	6163      	str	r3, [r4, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007fd0:	4b43      	ldr	r3, [pc, #268]	; (80080e0 <ethernetif_init+0x138>)
  heth.Instance = ETH;
 8007fd2:	4d44      	ldr	r5, [pc, #272]	; (80080e4 <ethernetif_init+0x13c>)
  netif->linkoutput = low_level_output;
 8007fd4:	61a3      	str	r3, [r4, #24]
  uint32_t regvalue = 0;
 8007fd6:	2300      	movs	r3, #0
  heth.Instance = ETH;
 8007fd8:	4a43      	ldr	r2, [pc, #268]	; (80080e8 <ethernetif_init+0x140>)
  MACAddr[1] = 0x80;
 8007fda:	f88d 1005 	strb.w	r1, [sp, #5]
  MACAddr[2] = 0xE1;
 8007fde:	21e1      	movs	r1, #225	; 0xe1
  uint32_t regvalue = 0;
 8007fe0:	9300      	str	r3, [sp, #0]
  heth.Instance = ETH;
 8007fe2:	602a      	str	r2, [r5, #0]
  MACAddr[0] = 0x00;
 8007fe4:	f88d 3004 	strb.w	r3, [sp, #4]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8007fe8:	2201      	movs	r2, #1
  MACAddr[3] = 0x00;
 8007fea:	f88d 3007 	strb.w	r3, [sp, #7]
  MACAddr[4] = 0x00;
 8007fee:	f88d 3008 	strb.w	r3, [sp, #8]
  MACAddr[5] = 0x00;
 8007ff2:	f88d 3009 	strb.w	r3, [sp, #9]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8007ff6:	61eb      	str	r3, [r5, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8007ff8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  MACAddr[2] = 0xE1;
 8007ffc:	f88d 1006 	strb.w	r1, [sp, #6]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008000:	4628      	mov	r0, r5
  heth.Init.MACAddr = &MACAddr[0];
 8008002:	a901      	add	r1, sp, #4
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8008004:	606a      	str	r2, [r5, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8008006:	822a      	strh	r2, [r5, #16]
  heth.Init.MACAddr = &MACAddr[0];
 8008008:	6169      	str	r1, [r5, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800800a:	61aa      	str	r2, [r5, #24]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800800c:	622b      	str	r3, [r5, #32]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800800e:	f7fe fb77 	bl	8006700 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8008012:	b928      	cbnz	r0, 8008020 <ethernetif_init+0x78>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8008014:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 8008018:	f043 0304 	orr.w	r3, r3, #4
 800801c:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8008020:	2304      	movs	r3, #4
 8008022:	4a32      	ldr	r2, [pc, #200]	; (80080ec <ethernetif_init+0x144>)
 8008024:	4932      	ldr	r1, [pc, #200]	; (80080f0 <ethernetif_init+0x148>)
 8008026:	482f      	ldr	r0, [pc, #188]	; (80080e4 <ethernetif_init+0x13c>)
 8008028:	f7fe f98a 	bl	8006340 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800802c:	2304      	movs	r3, #4
 800802e:	4a31      	ldr	r2, [pc, #196]	; (80080f4 <ethernetif_init+0x14c>)
 8008030:	4931      	ldr	r1, [pc, #196]	; (80080f8 <ethernetif_init+0x150>)
 8008032:	482c      	ldr	r0, [pc, #176]	; (80080e4 <ethernetif_init+0x13c>)
 8008034:	f7fe f9c1 	bl	80063ba <HAL_ETH_DMARxDescListInit>
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008038:	2306      	movs	r3, #6
 800803a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800803e:	696b      	ldr	r3, [r5, #20]
  osSemaphoreDef(SEM);
 8008040:	2700      	movs	r7, #0
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008042:	781a      	ldrb	r2, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8008044:	2101      	movs	r1, #1
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008046:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800804a:	785a      	ldrb	r2, [r3, #1]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800804c:	a803      	add	r0, sp, #12
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800804e:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008052:	789a      	ldrb	r2, [r3, #2]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8008054:	4e29      	ldr	r6, [pc, #164]	; (80080fc <ethernetif_init+0x154>)
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008056:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800805a:	78da      	ldrb	r2, [r3, #3]
  osSemaphoreDef(SEM);
 800805c:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800805e:	f884 2030 	strb.w	r2, [r4, #48]	; 0x30
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008062:	791a      	ldrb	r2, [r3, #4]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8008064:	ad05      	add	r5, sp, #20
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008066:	f884 2031 	strb.w	r2, [r4, #49]	; 0x31
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800806a:	795b      	ldrb	r3, [r3, #5]
  osSemaphoreDef(SEM);
 800806c:	9704      	str	r7, [sp, #16]
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800806e:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  netif->mtu = 1500;
 8008072:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8008076:	8563      	strh	r3, [r4, #42]	; 0x2a
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008078:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 800807c:	f043 030a 	orr.w	r3, r3, #10
 8008080:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8008084:	f000 f924 	bl	80082d0 <osSemaphoreCreate>
 8008088:	4b1d      	ldr	r3, [pc, #116]	; (8008100 <ethernetif_init+0x158>)
 800808a:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800808c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800808e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008090:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8008094:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8008098:	4621      	mov	r1, r4
 800809a:	a805      	add	r0, sp, #20
 800809c:	f000 f8ba 	bl	8008214 <osThreadCreate>
  HAL_ETH_Start(&heth);
 80080a0:	4810      	ldr	r0, [pc, #64]	; (80080e4 <ethernetif_init+0x13c>)
 80080a2:	f7fe fc1d 	bl	80068e0 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80080a6:	466a      	mov	r2, sp
 80080a8:	211d      	movs	r1, #29
 80080aa:	480e      	ldr	r0, [pc, #56]	; (80080e4 <ethernetif_init+0x13c>)
 80080ac:	f7fe fab7 	bl	800661e <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 80080b0:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80080b2:	211d      	movs	r1, #29
  regvalue |= (PHY_ISFR_INT4);
 80080b4:	f042 020b 	orr.w	r2, r2, #11
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80080b8:	480a      	ldr	r0, [pc, #40]	; (80080e4 <ethernetif_init+0x13c>)
  regvalue |= (PHY_ISFR_INT4);
 80080ba:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80080bc:	f7fe fae9 	bl	8006692 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80080c0:	466a      	mov	r2, sp
 80080c2:	211d      	movs	r1, #29
 80080c4:	4807      	ldr	r0, [pc, #28]	; (80080e4 <ethernetif_init+0x13c>)
 80080c6:	f7fe faaa 	bl	800661e <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 80080ca:	4638      	mov	r0, r7
 80080cc:	b00d      	add	sp, #52	; 0x34
 80080ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080d0:	08012413 	.word	0x08012413
 80080d4:	0801242f 	.word	0x0801242f
 80080d8:	0801243d 	.word	0x0801243d
 80080dc:	0800a529 	.word	0x0800a529
 80080e0:	08007d01 	.word	0x08007d01
 80080e4:	2000e3e4 	.word	0x2000e3e4
 80080e8:	40028000 	.word	0x40028000
 80080ec:	2000e42c 	.word	0x2000e42c
 80080f0:	2000cb14 	.word	0x2000cb14
 80080f4:	2000cb94 	.word	0x2000cb94
 80080f8:	2000e364 	.word	0x2000e364
 80080fc:	0801228c 	.word	0x0801228c
 8008100:	2000809c 	.word	0x2000809c

08008104 <sys_now>:
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
  return HAL_GetTick();
 8008104:	f7fd bffa 	b.w	80060fc <HAL_GetTick>

08008108 <ethernetif_set_link>:
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
  uint32_t regvalue = 0;
 8008108:	2300      	movs	r3, #0
{
 800810a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800810c:	4605      	mov	r5, r0
  uint32_t regvalue = 0;
 800810e:	ac02      	add	r4, sp, #8
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008110:	4e0e      	ldr	r6, [pc, #56]	; (800814c <ethernetif_set_link+0x44>)
  uint32_t regvalue = 0;
 8008112:	f844 3d04 	str.w	r3, [r4, #-4]!
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008116:	4622      	mov	r2, r4
 8008118:	2101      	movs	r1, #1
 800811a:	4630      	mov	r0, r6
 800811c:	f7fe fa7f 	bl	800661e <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8008120:	6828      	ldr	r0, [r5, #0]
    regvalue &= PHY_LINKED_STATUS;
 8008122:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8008124:	f890 2033 	ldrb.w	r2, [r0, #51]	; 0x33
    regvalue &= PHY_LINKED_STATUS;
 8008128:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800812c:	0752      	lsls	r2, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 800812e:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8008130:	d406      	bmi.n	8008140 <ethernetif_set_link+0x38>
 8008132:	b10b      	cbz	r3, 8008138 <ethernetif_set_link+0x30>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8008134:	f003 fc0c 	bl	800b950 <netif_set_link_up>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8008138:	20c8      	movs	r0, #200	; 0xc8
 800813a:	f000 f893 	bl	8008264 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800813e:	e7ea      	b.n	8008116 <ethernetif_set_link+0xe>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1f9      	bne.n	8008138 <ethernetif_set_link+0x30>
      netif_set_link_down(link_arg->netif);
 8008144:	f003 fc1b 	bl	800b97e <netif_set_link_down>
 8008148:	e7f6      	b.n	8008138 <ethernetif_set_link+0x30>
 800814a:	bf00      	nop
 800814c:	2000e3e4 	.word	0x2000e3e4

08008150 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8008150:	4770      	bx	lr
	...

08008154 <ethernetif_update_config>:
{
 8008154:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t tickstart = 0;
 8008156:	2100      	movs	r1, #0
  if(netif_is_link_up(netif))
 8008158:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
{
 800815c:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 800815e:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8008160:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8008162:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 8008164:	d544      	bpl.n	80081f0 <ethernetif_update_config+0x9c>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8008166:	4c24      	ldr	r4, [pc, #144]	; (80081f8 <ethernetif_update_config+0xa4>)
 8008168:	6863      	ldr	r3, [r4, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d035      	beq.n	80081da <ethernetif_update_config+0x86>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800816e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008172:	4620      	mov	r0, r4
 8008174:	f7fe fa8d 	bl	8006692 <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 8008178:	f7fd ffc0 	bl	80060fc <HAL_GetTick>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800817c:	4626      	mov	r6, r4
      tickstart = HAL_GetTick();
 800817e:	9000      	str	r0, [sp, #0]
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008180:	aa01      	add	r2, sp, #4
 8008182:	2101      	movs	r1, #1
 8008184:	4630      	mov	r0, r6
 8008186:	f7fe fa4a 	bl	800661e <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 800818a:	f7fd ffb7 	bl	80060fc <HAL_GetTick>
 800818e:	9b00      	ldr	r3, [sp, #0]
 8008190:	1ac0      	subs	r0, r0, r3
 8008192:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8008196:	d820      	bhi.n	80081da <ethernetif_update_config+0x86>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008198:	9b01      	ldr	r3, [sp, #4]
 800819a:	069a      	lsls	r2, r3, #26
 800819c:	d5f0      	bpl.n	8008180 <ethernetif_update_config+0x2c>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800819e:	aa01      	add	r2, sp, #4
 80081a0:	211f      	movs	r1, #31
 80081a2:	4815      	ldr	r0, [pc, #84]	; (80081f8 <ethernetif_update_config+0xa4>)
 80081a4:	f7fe fa3b 	bl	800661e <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80081a8:	9b01      	ldr	r3, [sp, #4]
 80081aa:	f013 0210 	ands.w	r2, r3, #16
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80081ae:	bf18      	it	ne
 80081b0:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 80081b4:	075b      	lsls	r3, r3, #29
        heth.Init.Speed = ETH_SPEED_10M;
 80081b6:	bf4c      	ite	mi
 80081b8:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 80081ba:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80081be:	60e2      	str	r2, [r4, #12]
        heth.Init.Speed = ETH_SPEED_100M;
 80081c0:	60a3      	str	r3, [r4, #8]
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 80081c2:	2100      	movs	r1, #0
 80081c4:	480c      	ldr	r0, [pc, #48]	; (80081f8 <ethernetif_update_config+0xa4>)
 80081c6:	f7fe fc03 	bl	80069d0 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 80081ca:	480b      	ldr	r0, [pc, #44]	; (80081f8 <ethernetif_update_config+0xa4>)
 80081cc:	f7fe fb88 	bl	80068e0 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 80081d0:	4628      	mov	r0, r5
 80081d2:	f7ff ffbd 	bl	8008150 <ethernetif_notify_conn_changed>
}
 80081d6:	b002      	add	sp, #8
 80081d8:	bd70      	pop	{r4, r5, r6, pc}
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80081da:	68a2      	ldr	r2, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80081dc:	68e3      	ldr	r3, [r4, #12]
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80081de:	0852      	lsrs	r2, r2, #1
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80081e0:	ea42 02d3 	orr.w	r2, r2, r3, lsr #3
 80081e4:	b292      	uxth	r2, r2
 80081e6:	2100      	movs	r1, #0
 80081e8:	4803      	ldr	r0, [pc, #12]	; (80081f8 <ethernetif_update_config+0xa4>)
 80081ea:	f7fe fa52 	bl	8006692 <HAL_ETH_WritePHYRegister>
 80081ee:	e7e8      	b.n	80081c2 <ethernetif_update_config+0x6e>
    HAL_ETH_Stop(&heth);
 80081f0:	4801      	ldr	r0, [pc, #4]	; (80081f8 <ethernetif_update_config+0xa4>)
 80081f2:	f7fe fbb1 	bl	8006958 <HAL_ETH_Stop>
 80081f6:	e7eb      	b.n	80081d0 <ethernetif_update_config+0x7c>
 80081f8:	2000e3e4 	.word	0x2000e3e4

080081fc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80081fc:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80081fe:	f001 fa25 	bl	800964c <vTaskStartScheduler>
  
  return osOK;
}
 8008202:	2000      	movs	r0, #0
 8008204:	bd08      	pop	{r3, pc}

08008206 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008206:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 800820a:	b10b      	cbz	r3, 8008210 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 800820c:	f001 ba62 	b.w	80096d4 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8008210:	f001 ba5a 	b.w	80096c8 <xTaskGetTickCount>

08008214 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008214:	b570      	push	{r4, r5, r6, lr}
 8008216:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008218:	6946      	ldr	r6, [r0, #20]
{
 800821a:	460b      	mov	r3, r1
 800821c:	b086      	sub	sp, #24
 800821e:	6840      	ldr	r0, [r0, #4]
 8008220:	6829      	ldr	r1, [r5, #0]
 8008222:	692a      	ldr	r2, [r5, #16]
 8008224:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008228:	b176      	cbz	r6, 8008248 <osThreadCreate+0x34>
 800822a:	69ad      	ldr	r5, [r5, #24]
 800822c:	b165      	cbz	r5, 8008248 <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 800822e:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008230:	bf0c      	ite	eq
 8008232:	2400      	moveq	r4, #0
    fpriority += (priority - osPriorityIdle);
 8008234:	3403      	addne	r4, #3
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008236:	9502      	str	r5, [sp, #8]
 8008238:	e88d 0050 	stmia.w	sp, {r4, r6}
 800823c:	f001 f9a2 	bl	8009584 <xTaskCreateStatic>
 8008240:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008242:	9805      	ldr	r0, [sp, #20]
}
 8008244:	b006      	add	sp, #24
 8008246:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8008248:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800824a:	bf0c      	ite	eq
 800824c:	2400      	moveq	r4, #0
    fpriority += (priority - osPriorityIdle);
 800824e:	3403      	addne	r4, #3
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008250:	ad05      	add	r5, sp, #20
 8008252:	b292      	uxth	r2, r2
 8008254:	e88d 0030 	stmia.w	sp, {r4, r5}
 8008258:	f001 f9cb 	bl	80095f2 <xTaskCreate>
 800825c:	2801      	cmp	r0, #1
 800825e:	d0f0      	beq.n	8008242 <osThreadCreate+0x2e>
      return NULL;
 8008260:	2000      	movs	r0, #0
 8008262:	e7ef      	b.n	8008244 <osThreadCreate+0x30>

08008264 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008264:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008266:	2800      	cmp	r0, #0
 8008268:	bf08      	it	eq
 800826a:	2001      	moveq	r0, #1
 800826c:	f001 fb44 	bl	80098f8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008270:	2000      	movs	r0, #0
 8008272:	bd08      	pop	{r3, pc}

08008274 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8008274:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8008276:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8008278:	b109      	cbz	r1, 800827e <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800827a:	f000 bda8 	b.w	8008dce <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800827e:	f000 bd9b 	b.w	8008db8 <xQueueCreateMutex>
	...

08008284 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8008284:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008286:	2400      	movs	r4, #0
 8008288:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 800828a:	b1e0      	cbz	r0, 80082c6 <osMutexWait+0x42>
 800828c:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8008290:	b1a3      	cbz	r3, 80082bc <osMutexWait+0x38>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8008292:	aa01      	add	r2, sp, #4
 8008294:	4621      	mov	r1, r4
 8008296:	f000 ffc3 	bl	8009220 <xQueueReceiveFromISR>
 800829a:	2801      	cmp	r0, #1
 800829c:	d002      	beq.n	80082a4 <osMutexWait+0x20>
      return osErrorOS;
 800829e:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 80082a0:	b002      	add	sp, #8
 80082a2:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 80082a4:	9b01      	ldr	r3, [sp, #4]
 80082a6:	b13b      	cbz	r3, 80082b8 <osMutexWait+0x34>
 80082a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ac:	4b07      	ldr	r3, [pc, #28]	; (80082cc <osMutexWait+0x48>)
 80082ae:	601a      	str	r2, [r3, #0]
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	f3bf 8f6f 	isb	sy
  return osOK;
 80082b8:	2000      	movs	r0, #0
 80082ba:	e7f1      	b.n	80082a0 <osMutexWait+0x1c>
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80082bc:	f000 fef0 	bl	80090a0 <xQueueSemaphoreTake>
 80082c0:	2801      	cmp	r0, #1
 80082c2:	d1ec      	bne.n	800829e <osMutexWait+0x1a>
 80082c4:	e7f8      	b.n	80082b8 <osMutexWait+0x34>
    return osErrorParameter;
 80082c6:	2080      	movs	r0, #128	; 0x80
 80082c8:	e7ea      	b.n	80082a0 <osMutexWait+0x1c>
 80082ca:	bf00      	nop
 80082cc:	e000ed04 	.word	0xe000ed04

080082d0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80082d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80082d2:	6844      	ldr	r4, [r0, #4]
{ 
 80082d4:	460d      	mov	r5, r1
  if (semaphore_def->controlblock != NULL){
 80082d6:	b16c      	cbz	r4, 80082f4 <osSemaphoreCreate+0x24>
    if (count == 1) {
 80082d8:	2901      	cmp	r1, #1
 80082da:	d11b      	bne.n	8008314 <osSemaphoreCreate+0x44>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80082dc:	2303      	movs	r3, #3
 80082de:	2200      	movs	r2, #0
 80082e0:	9300      	str	r3, [sp, #0]
 80082e2:	4628      	mov	r0, r5
 80082e4:	4623      	mov	r3, r4
 80082e6:	4611      	mov	r1, r2
 80082e8:	f000 fc38 	bl	8008b5c <xQueueGenericCreateStatic>
 80082ec:	4605      	mov	r5, r0
#else
    return NULL;
#endif
  }
#endif
}
 80082ee:	4628      	mov	r0, r5
 80082f0:	b003      	add	sp, #12
 80082f2:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 80082f4:	2901      	cmp	r1, #1
 80082f6:	d10f      	bne.n	8008318 <osSemaphoreCreate+0x48>
      vSemaphoreCreateBinary(sema);
 80082f8:	4628      	mov	r0, r5
 80082fa:	2203      	movs	r2, #3
 80082fc:	4621      	mov	r1, r4
 80082fe:	f000 fc76 	bl	8008bee <xQueueGenericCreate>
 8008302:	4605      	mov	r5, r0
 8008304:	2800      	cmp	r0, #0
 8008306:	d0f2      	beq.n	80082ee <osSemaphoreCreate+0x1e>
 8008308:	4623      	mov	r3, r4
 800830a:	4622      	mov	r2, r4
 800830c:	4621      	mov	r1, r4
 800830e:	f000 fc93 	bl	8008c38 <xQueueGenericSend>
 8008312:	e7ec      	b.n	80082ee <osSemaphoreCreate+0x1e>
      return NULL;
 8008314:	2500      	movs	r5, #0
 8008316:	e7ea      	b.n	80082ee <osSemaphoreCreate+0x1e>
 8008318:	4625      	mov	r5, r4
 800831a:	e7e8      	b.n	80082ee <osSemaphoreCreate+0x1e>

0800831c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800831c:	b513      	push	{r0, r1, r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800831e:	2400      	movs	r4, #0
 8008320:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8008322:	b1e0      	cbz	r0, 800835e <osSemaphoreWait+0x42>
 8008324:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8008328:	b1a3      	cbz	r3, 8008354 <osSemaphoreWait+0x38>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800832a:	aa01      	add	r2, sp, #4
 800832c:	4621      	mov	r1, r4
 800832e:	f000 ff77 	bl	8009220 <xQueueReceiveFromISR>
 8008332:	2801      	cmp	r0, #1
 8008334:	d002      	beq.n	800833c <osSemaphoreWait+0x20>
      return osErrorOS;
 8008336:	20ff      	movs	r0, #255	; 0xff
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
}
 8008338:	b002      	add	sp, #8
 800833a:	bd10      	pop	{r4, pc}
	portEND_SWITCHING_ISR(taskWoken);
 800833c:	9b01      	ldr	r3, [sp, #4]
 800833e:	b13b      	cbz	r3, 8008350 <osSemaphoreWait+0x34>
 8008340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008344:	4b07      	ldr	r3, [pc, #28]	; (8008364 <osSemaphoreWait+0x48>)
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	f3bf 8f4f 	dsb	sy
 800834c:	f3bf 8f6f 	isb	sy
  return osOK;
 8008350:	2000      	movs	r0, #0
 8008352:	e7f1      	b.n	8008338 <osSemaphoreWait+0x1c>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008354:	f000 fea4 	bl	80090a0 <xQueueSemaphoreTake>
 8008358:	2801      	cmp	r0, #1
 800835a:	d1ec      	bne.n	8008336 <osSemaphoreWait+0x1a>
 800835c:	e7f8      	b.n	8008350 <osSemaphoreWait+0x34>
    return osErrorParameter;
 800835e:	2080      	movs	r0, #128	; 0x80
 8008360:	e7ea      	b.n	8008338 <osSemaphoreWait+0x1c>
 8008362:	bf00      	nop
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008368:	b513      	push	{r0, r1, r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 800836a:	2400      	movs	r4, #0
 800836c:	9401      	str	r4, [sp, #4]
 800836e:	f3ef 8305 	mrs	r3, IPSR
  
  
  if (inHandlerMode()) {
 8008372:	b193      	cbz	r3, 800839a <osSemaphoreRelease+0x32>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008374:	a901      	add	r1, sp, #4
 8008376:	f000 fd9a 	bl	8008eae <xQueueGiveFromISR>
 800837a:	2801      	cmp	r0, #1
 800837c:	d113      	bne.n	80083a6 <osSemaphoreRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 800837e:	9b01      	ldr	r3, [sp, #4]
 8008380:	b913      	cbnz	r3, 8008388 <osSemaphoreRelease+0x20>
  osStatus result = osOK;
 8008382:	2000      	movs	r0, #0
      result = osErrorOS;
    }
  }
  
  return result;
}
 8008384:	b002      	add	sp, #8
 8008386:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8008388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800838c:	4b07      	ldr	r3, [pc, #28]	; (80083ac <osSemaphoreRelease+0x44>)
 800838e:	601a      	str	r2, [r3, #0]
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	e7f3      	b.n	8008382 <osSemaphoreRelease+0x1a>
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800839a:	461a      	mov	r2, r3
 800839c:	4619      	mov	r1, r3
 800839e:	f000 fc4b 	bl	8008c38 <xQueueGenericSend>
 80083a2:	2801      	cmp	r0, #1
 80083a4:	d0ed      	beq.n	8008382 <osSemaphoreRelease+0x1a>
      result = osErrorOS;
 80083a6:	20ff      	movs	r0, #255	; 0xff
 80083a8:	e7ec      	b.n	8008384 <osSemaphoreRelease+0x1c>
 80083aa:	bf00      	nop
 80083ac:	e000ed04 	.word	0xe000ed04

080083b0 <osMutexRelease>:
 80083b0:	f7ff bfda 	b.w	8008368 <osSemaphoreRelease>

080083b4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80083b4:	b507      	push	{r0, r1, r2, lr}
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80083b6:	6882      	ldr	r2, [r0, #8]
 80083b8:	b14a      	cbz	r2, 80083ce <osMessageCreate+0x1a>
 80083ba:	68c3      	ldr	r3, [r0, #12]
 80083bc:	b13b      	cbz	r3, 80083ce <osMessageCreate+0x1a>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80083be:	2100      	movs	r1, #0
 80083c0:	9100      	str	r1, [sp, #0]
 80083c2:	c803      	ldmia	r0, {r0, r1}
 80083c4:	f000 fbca 	bl	8008b5c <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80083c8:	b003      	add	sp, #12
 80083ca:	f85d fb04 	ldr.w	pc, [sp], #4
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80083ce:	2200      	movs	r2, #0
 80083d0:	c803      	ldmia	r0, {r0, r1}
}
 80083d2:	b003      	add	sp, #12
 80083d4:	f85d eb04 	ldr.w	lr, [sp], #4
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80083d8:	f000 bc09 	b.w	8008bee <xQueueGenericCreate>

080083dc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80083dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 80083de:	2400      	movs	r4, #0
{
 80083e0:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80083e2:	9403      	str	r4, [sp, #12]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 80083e4:	42a2      	cmp	r2, r4
 80083e6:	bf08      	it	eq
 80083e8:	2201      	moveq	r2, #1
 80083ea:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 80083ee:	b1ab      	cbz	r3, 800841c <osMessagePut+0x40>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80083f0:	4623      	mov	r3, r4
 80083f2:	aa03      	add	r2, sp, #12
 80083f4:	a901      	add	r1, sp, #4
 80083f6:	f000 fcf8 	bl	8008dea <xQueueGenericSendFromISR>
 80083fa:	2801      	cmp	r0, #1
 80083fc:	d002      	beq.n	8008404 <osMessagePut+0x28>
      return osErrorOS;
 80083fe:	20ff      	movs	r0, #255	; 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8008400:	b004      	add	sp, #16
 8008402:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	b13b      	cbz	r3, 8008418 <osMessagePut+0x3c>
 8008408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800840c:	4b06      	ldr	r3, [pc, #24]	; (8008428 <osMessagePut+0x4c>)
 800840e:	601a      	str	r2, [r3, #0]
 8008410:	f3bf 8f4f 	dsb	sy
 8008414:	f3bf 8f6f 	isb	sy
  return osOK;
 8008418:	2000      	movs	r0, #0
 800841a:	e7f1      	b.n	8008400 <osMessagePut+0x24>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800841c:	a901      	add	r1, sp, #4
 800841e:	f000 fc0b 	bl	8008c38 <xQueueGenericSend>
 8008422:	2801      	cmp	r0, #1
 8008424:	d1eb      	bne.n	80083fe <osMessagePut+0x22>
 8008426:	e7f7      	b.n	8008418 <osMessagePut+0x3c>
 8008428:	e000ed04 	.word	0xe000ed04

0800842c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800842c:	b5f0      	push	{r4, r5, r6, r7, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 800842e:	2600      	movs	r6, #0
{
 8008430:	b085      	sub	sp, #20
 8008432:	4604      	mov	r4, r0
 8008434:	4617      	mov	r7, r2
 8008436:	4608      	mov	r0, r1
  event.def.message_id = queue_id;
 8008438:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 800843a:	9602      	str	r6, [sp, #8]
 800843c:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 800843e:	b911      	cbnz	r1, 8008446 <osMessageGet+0x1a>
    event.status = osErrorParameter;
 8008440:	2380      	movs	r3, #128	; 0x80
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008442:	9301      	str	r3, [sp, #4]
 8008444:	e017      	b.n	8008476 <osMessageGet+0x4a>
  taskWoken = pdFALSE;
 8008446:	9600      	str	r6, [sp, #0]
 8008448:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 800844c:	b1d3      	cbz	r3, 8008484 <osMessageGet+0x58>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800844e:	466a      	mov	r2, sp
 8008450:	a902      	add	r1, sp, #8
 8008452:	f000 fee5 	bl	8009220 <xQueueReceiveFromISR>
 8008456:	2801      	cmp	r0, #1
      event.status = osEventMessage;
 8008458:	bf04      	itt	eq
 800845a:	2310      	moveq	r3, #16
 800845c:	9301      	streq	r3, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 800845e:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8008460:	bf18      	it	ne
 8008462:	9601      	strne	r6, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8008464:	b13b      	cbz	r3, 8008476 <osMessageGet+0x4a>
 8008466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846a:	4b0c      	ldr	r3, [pc, #48]	; (800849c <osMessageGet+0x70>)
 800846c:	601a      	str	r2, [r3, #0]
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	f3bf 8f6f 	isb	sy
    }
  }
  
  return event;
 8008476:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800847a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800847e:	4620      	mov	r0, r4
 8008480:	b005      	add	sp, #20
 8008482:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8008484:	a902      	add	r1, sp, #8
 8008486:	f000 fd67 	bl	8008f58 <xQueueReceive>
 800848a:	2801      	cmp	r0, #1
 800848c:	d101      	bne.n	8008492 <osMessageGet+0x66>
      event.status = osEventMessage;
 800848e:	2310      	movs	r3, #16
 8008490:	e7d7      	b.n	8008442 <osMessageGet+0x16>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8008492:	2f00      	cmp	r7, #0
 8008494:	bf0c      	ite	eq
 8008496:	2300      	moveq	r3, #0
 8008498:	2340      	movne	r3, #64	; 0x40
 800849a:	e7d2      	b.n	8008442 <osMessageGet+0x16>
 800849c:	e000ed04 	.word	0xe000ed04

080084a0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084a0:	f100 0308 	add.w	r3, r0, #8
 80084a4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80084a6:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084aa:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084ac:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80084ae:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80084b0:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80084b2:	6003      	str	r3, [r0, #0]
 80084b4:	4770      	bx	lr

080084b6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80084b6:	2300      	movs	r3, #0
 80084b8:	6103      	str	r3, [r0, #16]
 80084ba:	4770      	bx	lr

080084bc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80084bc:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084be:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80084c0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084c2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084c4:	689a      	ldr	r2, [r3, #8]
 80084c6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084c8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80084ca:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80084cc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80084ce:	3301      	adds	r3, #1
 80084d0:	6003      	str	r3, [r0, #0]
 80084d2:	4770      	bx	lr

080084d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80084d4:	680a      	ldr	r2, [r1, #0]
{
 80084d6:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80084d8:	1c53      	adds	r3, r2, #1
 80084da:	d10a      	bne.n	80084f2 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80084dc:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80084de:	685a      	ldr	r2, [r3, #4]
 80084e0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80084e2:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80084e4:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80084e6:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80084e8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80084ea:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80084ec:	3301      	adds	r3, #1
 80084ee:	6003      	str	r3, [r0, #0]
 80084f0:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084f2:	f100 0308 	add.w	r3, r0, #8
 80084f6:	685c      	ldr	r4, [r3, #4]
 80084f8:	6825      	ldr	r5, [r4, #0]
 80084fa:	42aa      	cmp	r2, r5
 80084fc:	d3ef      	bcc.n	80084de <vListInsert+0xa>
 80084fe:	4623      	mov	r3, r4
 8008500:	e7f9      	b.n	80084f6 <vListInsert+0x22>

08008502 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008502:	6841      	ldr	r1, [r0, #4]
 8008504:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008506:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008508:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800850a:	6882      	ldr	r2, [r0, #8]
 800850c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800850e:	6859      	ldr	r1, [r3, #4]
 8008510:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008512:	bf08      	it	eq
 8008514:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008516:	2200      	movs	r2, #0
 8008518:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	3a01      	subs	r2, #1
 800851e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008520:	6818      	ldr	r0, [r3, #0]
}
 8008522:	4770      	bx	lr

08008524 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8008524:	2300      	movs	r3, #0
{
 8008526:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8008528:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800852a:	4b0d      	ldr	r3, [pc, #52]	; (8008560 <prvTaskExitError+0x3c>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3301      	adds	r3, #1
 8008530:	d008      	beq.n	8008544 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	e7fe      	b.n	8008542 <prvTaskExitError+0x1e>
 8008544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008548:	f383 8811 	msr	BASEPRI, r3
 800854c:	f3bf 8f6f 	isb	sy
 8008550:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008554:	9b01      	ldr	r3, [sp, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0fc      	beq.n	8008554 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800855a:	b002      	add	sp, #8
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	20000014 	.word	0x20000014

08008564 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008564:	4806      	ldr	r0, [pc, #24]	; (8008580 <prvPortStartFirstTask+0x1c>)
 8008566:	6800      	ldr	r0, [r0, #0]
 8008568:	6800      	ldr	r0, [r0, #0]
 800856a:	f380 8808 	msr	MSP, r0
 800856e:	b662      	cpsie	i
 8008570:	b661      	cpsie	f
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	f3bf 8f6f 	isb	sy
 800857a:	df00      	svc	0
 800857c:	bf00      	nop
 800857e:	0000      	.short	0x0000
 8008580:	e000ed08 	.word	0xe000ed08

08008584 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008584:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008588:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800858c:	4b05      	ldr	r3, [pc, #20]	; (80085a4 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800858e:	f021 0101 	bic.w	r1, r1, #1
 8008592:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008596:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800859a:	f840 2c20 	str.w	r2, [r0, #-32]
}
 800859e:	3840      	subs	r0, #64	; 0x40
 80085a0:	4770      	bx	lr
 80085a2:	bf00      	nop
 80085a4:	08008525 	.word	0x08008525
	...

080085b0 <SVC_Handler>:
	__asm volatile (
 80085b0:	4b07      	ldr	r3, [pc, #28]	; (80085d0 <pxCurrentTCBConst2>)
 80085b2:	6819      	ldr	r1, [r3, #0]
 80085b4:	6808      	ldr	r0, [r1, #0]
 80085b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80085ba:	f380 8809 	msr	PSP, r0
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f04f 0000 	mov.w	r0, #0
 80085c6:	f380 8811 	msr	BASEPRI, r0
 80085ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80085ce:	4770      	bx	lr

080085d0 <pxCurrentTCBConst2>:
 80085d0:	2000bcc0 	.word	0x2000bcc0

080085d4 <vPortEnterCritical>:
 80085d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d8:	f383 8811 	msr	BASEPRI, r3
 80085dc:	f3bf 8f6f 	isb	sy
 80085e0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085e4:	4a0a      	ldr	r2, [pc, #40]	; (8008610 <vPortEnterCritical+0x3c>)
 80085e6:	6813      	ldr	r3, [r2, #0]
 80085e8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80085ea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80085ec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80085ee:	d10d      	bne.n	800860c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80085f0:	4b08      	ldr	r3, [pc, #32]	; (8008614 <vPortEnterCritical+0x40>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80085f8:	d008      	beq.n	800860c <vPortEnterCritical+0x38>
 80085fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	e7fe      	b.n	800860a <vPortEnterCritical+0x36>
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop
 8008610:	20000014 	.word	0x20000014
 8008614:	e000ed04 	.word	0xe000ed04

08008618 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8008618:	4a08      	ldr	r2, [pc, #32]	; (800863c <vPortExitCritical+0x24>)
 800861a:	6813      	ldr	r3, [r2, #0]
 800861c:	b943      	cbnz	r3, 8008630 <vPortExitCritical+0x18>
 800861e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008622:	f383 8811 	msr	BASEPRI, r3
 8008626:	f3bf 8f6f 	isb	sy
 800862a:	f3bf 8f4f 	dsb	sy
 800862e:	e7fe      	b.n	800862e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008630:	3b01      	subs	r3, #1
 8008632:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008634:	b90b      	cbnz	r3, 800863a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008636:	f383 8811 	msr	BASEPRI, r3
 800863a:	4770      	bx	lr
 800863c:	20000014 	.word	0x20000014

08008640 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008640:	f3ef 8009 	mrs	r0, PSP
 8008644:	f3bf 8f6f 	isb	sy
 8008648:	4b0d      	ldr	r3, [pc, #52]	; (8008680 <pxCurrentTCBConst>)
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008650:	6010      	str	r0, [r2, #0]
 8008652:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008656:	f04f 0050 	mov.w	r0, #80	; 0x50
 800865a:	f380 8811 	msr	BASEPRI, r0
 800865e:	f001 f96f 	bl	8009940 <vTaskSwitchContext>
 8008662:	f04f 0000 	mov.w	r0, #0
 8008666:	f380 8811 	msr	BASEPRI, r0
 800866a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800866e:	6819      	ldr	r1, [r3, #0]
 8008670:	6808      	ldr	r0, [r1, #0]
 8008672:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008676:	f380 8809 	msr	PSP, r0
 800867a:	f3bf 8f6f 	isb	sy
 800867e:	4770      	bx	lr

08008680 <pxCurrentTCBConst>:
 8008680:	2000bcc0 	.word	0x2000bcc0

08008684 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008684:	b508      	push	{r3, lr}
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800868a:	f383 8811 	msr	BASEPRI, r3
 800868e:	f3bf 8f6f 	isb	sy
 8008692:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008696:	f001 f825 	bl	80096e4 <xTaskIncrementTick>
 800869a:	b118      	cbz	r0, 80086a4 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800869c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086a0:	4b02      	ldr	r3, [pc, #8]	; (80086ac <SysTick_Handler+0x28>)
 80086a2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80086a4:	2300      	movs	r3, #0
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	bd08      	pop	{r3, pc}
 80086ac:	e000ed04 	.word	0xe000ed04

080086b0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086b0:	2300      	movs	r3, #0
 80086b2:	4a08      	ldr	r2, [pc, #32]	; (80086d4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086b4:	4908      	ldr	r1, [pc, #32]	; (80086d8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80086b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80086b8:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086ba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80086be:	4b07      	ldr	r3, [pc, #28]	; (80086dc <vPortSetupTimerInterrupt+0x2c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80086c6:	4906      	ldr	r1, [pc, #24]	; (80086e0 <vPortSetupTimerInterrupt+0x30>)
 80086c8:	3b01      	subs	r3, #1
 80086ca:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086cc:	2307      	movs	r3, #7
 80086ce:	6013      	str	r3, [r2, #0]
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	e000e010 	.word	0xe000e010
 80086d8:	e000e018 	.word	0xe000e018
 80086dc:	20000008 	.word	0x20000008
 80086e0:	e000e014 	.word	0xe000e014

080086e4 <xPortStartScheduler>:
{
 80086e4:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80086e6:	4b27      	ldr	r3, [pc, #156]	; (8008784 <xPortStartScheduler+0xa0>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80086e8:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80086ea:	781a      	ldrb	r2, [r3, #0]
 80086ec:	b2d2      	uxtb	r2, r2
 80086ee:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80086f0:	22ff      	movs	r2, #255	; 0xff
 80086f2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80086f4:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80086f6:	4a24      	ldr	r2, [pc, #144]	; (8008788 <xPortStartScheduler+0xa4>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80086fe:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8008702:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008706:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008708:	2207      	movs	r2, #7
 800870a:	4b20      	ldr	r3, [pc, #128]	; (800878c <xPortStartScheduler+0xa8>)
 800870c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800870e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8008712:	1e54      	subs	r4, r2, #1
 8008714:	0600      	lsls	r0, r0, #24
 8008716:	d40d      	bmi.n	8008734 <xPortStartScheduler+0x50>
 8008718:	b101      	cbz	r1, 800871c <xPortStartScheduler+0x38>
 800871a:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	2a03      	cmp	r2, #3
 8008720:	d011      	beq.n	8008746 <xPortStartScheduler+0x62>
	__asm volatile
 8008722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008726:	f383 8811 	msr	BASEPRI, r3
 800872a:	f3bf 8f6f 	isb	sy
 800872e:	f3bf 8f4f 	dsb	sy
 8008732:	e7fe      	b.n	8008732 <xPortStartScheduler+0x4e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008734:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8008738:	2101      	movs	r1, #1
 800873a:	0052      	lsls	r2, r2, #1
 800873c:	b2d2      	uxtb	r2, r2
 800873e:	f88d 2003 	strb.w	r2, [sp, #3]
 8008742:	4622      	mov	r2, r4
 8008744:	e7e3      	b.n	800870e <xPortStartScheduler+0x2a>
	uxCriticalNesting = 0;
 8008746:	2400      	movs	r4, #0
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008748:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800874a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800874e:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008750:	9b01      	ldr	r3, [sp, #4]
 8008752:	4a0c      	ldr	r2, [pc, #48]	; (8008784 <xPortStartScheduler+0xa0>)
 8008754:	b2db      	uxtb	r3, r3
 8008756:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008758:	4b0d      	ldr	r3, [pc, #52]	; (8008790 <xPortStartScheduler+0xac>)
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8008760:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8008768:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800876a:	f7ff ffa1 	bl	80086b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800876e:	4b09      	ldr	r3, [pc, #36]	; (8008794 <xPortStartScheduler+0xb0>)
 8008770:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8008772:	f7ff fef7 	bl	8008564 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008776:	f001 f8e3 	bl	8009940 <vTaskSwitchContext>
	prvTaskExitError();
 800877a:	f7ff fed3 	bl	8008524 <prvTaskExitError>
}
 800877e:	4620      	mov	r0, r4
 8008780:	b002      	add	sp, #8
 8008782:	bd10      	pop	{r4, pc}
 8008784:	e000e400 	.word	0xe000e400
 8008788:	200080a0 	.word	0x200080a0
 800878c:	200080a4 	.word	0x200080a4
 8008790:	e000ed20 	.word	0xe000ed20
 8008794:	20000014 	.word	0x20000014

08008798 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008798:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800879c:	2b0f      	cmp	r3, #15
 800879e:	d90e      	bls.n	80087be <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80087a0:	4a10      	ldr	r2, [pc, #64]	; (80087e4 <vPortValidateInterruptPriority+0x4c>)
 80087a2:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80087a4:	4a10      	ldr	r2, [pc, #64]	; (80087e8 <vPortValidateInterruptPriority+0x50>)
 80087a6:	7812      	ldrb	r2, [r2, #0]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d908      	bls.n	80087be <vPortValidateInterruptPriority+0x26>
 80087ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	e7fe      	b.n	80087bc <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80087be:	4b0b      	ldr	r3, [pc, #44]	; (80087ec <vPortValidateInterruptPriority+0x54>)
 80087c0:	4a0b      	ldr	r2, [pc, #44]	; (80087f0 <vPortValidateInterruptPriority+0x58>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	6812      	ldr	r2, [r2, #0]
 80087c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d908      	bls.n	80087e0 <vPortValidateInterruptPriority+0x48>
 80087ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d2:	f383 8811 	msr	BASEPRI, r3
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	e7fe      	b.n	80087de <vPortValidateInterruptPriority+0x46>
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	e000e3f0 	.word	0xe000e3f0
 80087e8:	200080a0 	.word	0x200080a0
 80087ec:	e000ed0c 	.word	0xe000ed0c
 80087f0:	200080a4 	.word	0x200080a4

080087f4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087f4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087f6:	4b0f      	ldr	r3, [pc, #60]	; (8008834 <prvInsertBlockIntoFreeList+0x40>)
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	4282      	cmp	r2, r0
 80087fc:	d318      	bcc.n	8008830 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087fe:	685c      	ldr	r4, [r3, #4]
 8008800:	1919      	adds	r1, r3, r4
 8008802:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008804:	bf01      	itttt	eq
 8008806:	6841      	ldreq	r1, [r0, #4]
 8008808:	4618      	moveq	r0, r3
 800880a:	1909      	addeq	r1, r1, r4
 800880c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800880e:	6844      	ldr	r4, [r0, #4]
 8008810:	1901      	adds	r1, r0, r4
 8008812:	428a      	cmp	r2, r1
 8008814:	d107      	bne.n	8008826 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008816:	4908      	ldr	r1, [pc, #32]	; (8008838 <prvInsertBlockIntoFreeList+0x44>)
 8008818:	6809      	ldr	r1, [r1, #0]
 800881a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800881c:	bf1f      	itttt	ne
 800881e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008820:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008822:	1909      	addne	r1, r1, r4
 8008824:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008826:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008828:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800882a:	bf18      	it	ne
 800882c:	6018      	strne	r0, [r3, #0]
 800882e:	bd10      	pop	{r4, pc}
 8008830:	4613      	mov	r3, r2
 8008832:	e7e1      	b.n	80087f8 <prvInsertBlockIntoFreeList+0x4>
 8008834:	2000bcb8 	.word	0x2000bcb8
 8008838:	200080a8 	.word	0x200080a8

0800883c <pvPortMalloc>:
{
 800883c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008840:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8008842:	f000 ff39 	bl	80096b8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008846:	493e      	ldr	r1, [pc, #248]	; (8008940 <pvPortMalloc+0x104>)
 8008848:	4d3e      	ldr	r5, [pc, #248]	; (8008944 <pvPortMalloc+0x108>)
 800884a:	680b      	ldr	r3, [r1, #0]
 800884c:	bb0b      	cbnz	r3, 8008892 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800884e:	4a3e      	ldr	r2, [pc, #248]	; (8008948 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008850:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008852:	bf1d      	ittte	ne
 8008854:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008856:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800885a:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800885e:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008862:	bf1c      	itt	ne
 8008864:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008866:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8008868:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800886a:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800886c:	4e37      	ldr	r6, [pc, #220]	; (800894c <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800886e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008870:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8008874:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008876:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8008878:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800887a:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 800887c:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800887e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008880:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008882:	4b33      	ldr	r3, [pc, #204]	; (8008950 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008884:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008886:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008888:	4b32      	ldr	r3, [pc, #200]	; (8008954 <pvPortMalloc+0x118>)
 800888a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800888c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008890:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008892:	682f      	ldr	r7, [r5, #0]
 8008894:	4227      	tst	r7, r4
 8008896:	d116      	bne.n	80088c6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8008898:	2c00      	cmp	r4, #0
 800889a:	d040      	beq.n	800891e <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 800889c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80088a0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80088a2:	bf1c      	itt	ne
 80088a4:	f023 0307 	bicne.w	r3, r3, #7
 80088a8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088aa:	b163      	cbz	r3, 80088c6 <pvPortMalloc+0x8a>
 80088ac:	4a29      	ldr	r2, [pc, #164]	; (8008954 <pvPortMalloc+0x118>)
 80088ae:	6816      	ldr	r6, [r2, #0]
 80088b0:	4690      	mov	r8, r2
 80088b2:	42b3      	cmp	r3, r6
 80088b4:	d807      	bhi.n	80088c6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80088b6:	4a25      	ldr	r2, [pc, #148]	; (800894c <pvPortMalloc+0x110>)
 80088b8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088ba:	6868      	ldr	r0, [r5, #4]
 80088bc:	4283      	cmp	r3, r0
 80088be:	d804      	bhi.n	80088ca <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80088c0:	6809      	ldr	r1, [r1, #0]
 80088c2:	428d      	cmp	r5, r1
 80088c4:	d107      	bne.n	80088d6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80088c6:	2400      	movs	r4, #0
 80088c8:	e029      	b.n	800891e <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088ca:	682c      	ldr	r4, [r5, #0]
 80088cc:	2c00      	cmp	r4, #0
 80088ce:	d0f7      	beq.n	80088c0 <pvPortMalloc+0x84>
 80088d0:	462a      	mov	r2, r5
 80088d2:	4625      	mov	r5, r4
 80088d4:	e7f1      	b.n	80088ba <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088d6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088d8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088da:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088dc:	1ac2      	subs	r2, r0, r3
 80088de:	2a10      	cmp	r2, #16
 80088e0:	d90f      	bls.n	8008902 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088e2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088e4:	0741      	lsls	r1, r0, #29
 80088e6:	d008      	beq.n	80088fa <pvPortMalloc+0xbe>
 80088e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	e7fe      	b.n	80088f8 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088fa:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088fc:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088fe:	f7ff ff79 	bl	80087f4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008902:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008904:	4912      	ldr	r1, [pc, #72]	; (8008950 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008906:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008908:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 800890a:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800890c:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800890e:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008912:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008914:	bf38      	it	cc
 8008916:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008918:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800891a:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800891c:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 800891e:	f000 ff73 	bl	8009808 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008922:	0763      	lsls	r3, r4, #29
 8008924:	d008      	beq.n	8008938 <pvPortMalloc+0xfc>
 8008926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892a:	f383 8811 	msr	BASEPRI, r3
 800892e:	f3bf 8f6f 	isb	sy
 8008932:	f3bf 8f4f 	dsb	sy
 8008936:	e7fe      	b.n	8008936 <pvPortMalloc+0xfa>
}
 8008938:	4620      	mov	r0, r4
 800893a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800893e:	bf00      	nop
 8008940:	200080a8 	.word	0x200080a8
 8008944:	2000bcac 	.word	0x2000bcac
 8008948:	200080ac 	.word	0x200080ac
 800894c:	2000bcb8 	.word	0x2000bcb8
 8008950:	2000bcb4 	.word	0x2000bcb4
 8008954:	2000bcb0 	.word	0x2000bcb0

08008958 <vPortFree>:
{
 8008958:	b510      	push	{r4, lr}
	if( pv != NULL )
 800895a:	4604      	mov	r4, r0
 800895c:	b370      	cbz	r0, 80089bc <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800895e:	4a18      	ldr	r2, [pc, #96]	; (80089c0 <vPortFree+0x68>)
 8008960:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008964:	6812      	ldr	r2, [r2, #0]
 8008966:	4213      	tst	r3, r2
 8008968:	d108      	bne.n	800897c <vPortFree+0x24>
 800896a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	e7fe      	b.n	800897a <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800897c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008980:	b141      	cbz	r1, 8008994 <vPortFree+0x3c>
 8008982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008986:	f383 8811 	msr	BASEPRI, r3
 800898a:	f3bf 8f6f 	isb	sy
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	e7fe      	b.n	8008992 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008994:	ea23 0302 	bic.w	r3, r3, r2
 8008998:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800899c:	f000 fe8c 	bl	80096b8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089a0:	4a08      	ldr	r2, [pc, #32]	; (80089c4 <vPortFree+0x6c>)
 80089a2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80089a6:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089a8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089ac:	440b      	add	r3, r1
 80089ae:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089b0:	f7ff ff20 	bl	80087f4 <prvInsertBlockIntoFreeList>
}
 80089b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80089b8:	f000 bf26 	b.w	8009808 <xTaskResumeAll>
 80089bc:	bd10      	pop	{r4, pc}
 80089be:	bf00      	nop
 80089c0:	2000bcac 	.word	0x2000bcac
 80089c4:	2000bcb0 	.word	0x2000bcb0

080089c8 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80089c8:	b510      	push	{r4, lr}
 80089ca:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80089cc:	f7ff fe02 	bl	80085d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80089d0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80089d2:	f7ff fe21 	bl	8008618 <vPortExitCritical>

	return xReturn;
}
 80089d6:	fab4 f084 	clz	r0, r4
 80089da:	0940      	lsrs	r0, r0, #5
 80089dc:	bd10      	pop	{r4, pc}

080089de <prvCopyDataToQueue>:
{
 80089de:	b570      	push	{r4, r5, r6, lr}
 80089e0:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089e2:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80089e4:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089e6:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089e8:	b942      	cbnz	r2, 80089fc <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089ea:	6805      	ldr	r5, [r0, #0]
 80089ec:	b99d      	cbnz	r5, 8008a16 <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80089ee:	6840      	ldr	r0, [r0, #4]
 80089f0:	f001 f8ee 	bl	8009bd0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80089f4:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80089f6:	3601      	adds	r6, #1
 80089f8:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80089fa:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80089fc:	b96d      	cbnz	r5, 8008a1a <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80089fe:	6880      	ldr	r0, [r0, #8]
 8008a00:	f006 ff89 	bl	800f916 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008a04:	68a3      	ldr	r3, [r4, #8]
 8008a06:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008a08:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a0a:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008a0c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d301      	bcc.n	8008a16 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8008a16:	2000      	movs	r0, #0
 8008a18:	e7ed      	b.n	80089f6 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a1a:	68c0      	ldr	r0, [r0, #12]
 8008a1c:	f006 ff7b 	bl	800f916 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008a20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a22:	68e2      	ldr	r2, [r4, #12]
 8008a24:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a26:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008a28:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a2a:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008a2c:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008a2e:	bf3e      	ittt	cc
 8008a30:	6862      	ldrcc	r2, [r4, #4]
 8008a32:	189b      	addcc	r3, r3, r2
 8008a34:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8008a36:	2d02      	cmp	r5, #2
 8008a38:	d1ed      	bne.n	8008a16 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a3a:	b10e      	cbz	r6, 8008a40 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8008a3c:	3e01      	subs	r6, #1
 8008a3e:	e7ea      	b.n	8008a16 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8008a40:	4630      	mov	r0, r6
 8008a42:	e7d8      	b.n	80089f6 <prvCopyDataToQueue+0x18>

08008a44 <prvCopyDataFromQueue>:
{
 8008a44:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8008a48:	b410      	push	{r4}
 8008a4a:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a4c:	b162      	cbz	r2, 8008a68 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008a4e:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a50:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008a52:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a54:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008a56:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008a58:	bf28      	it	cs
 8008a5a:	6819      	ldrcs	r1, [r3, #0]
}
 8008a5c:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008a5e:	bf28      	it	cs
 8008a60:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008a62:	68d9      	ldr	r1, [r3, #12]
 8008a64:	f006 bf57 	b.w	800f916 <memcpy>
}
 8008a68:	bc10      	pop	{r4}
 8008a6a:	4770      	bx	lr

08008a6c <prvUnlockQueue>:
{
 8008a6c:	b570      	push	{r4, r5, r6, lr}
 8008a6e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8008a70:	f7ff fdb0 	bl	80085d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008a74:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a78:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8008a7c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008a7e:	2d00      	cmp	r5, #0
 8008a80:	dc14      	bgt.n	8008aac <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8008a82:	23ff      	movs	r3, #255	; 0xff
 8008a84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008a88:	f7ff fdc6 	bl	8008618 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008a8c:	f7ff fda2 	bl	80085d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008a90:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a94:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8008a98:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008a9a:	2d00      	cmp	r5, #0
 8008a9c:	dc12      	bgt.n	8008ac4 <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8008a9e:	23ff      	movs	r3, #255	; 0xff
 8008aa0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8008aa4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8008aa8:	f7ff bdb6 	b.w	8008618 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008aac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d0e7      	beq.n	8008a82 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	f000 ff98 	bl	80099e8 <xTaskRemoveFromEventList>
 8008ab8:	b108      	cbz	r0, 8008abe <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8008aba:	f001 f81f 	bl	8009afc <vTaskMissedYield>
 8008abe:	3d01      	subs	r5, #1
 8008ac0:	b26d      	sxtb	r5, r5
 8008ac2:	e7dc      	b.n	8008a7e <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d0e9      	beq.n	8008a9e <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008aca:	4630      	mov	r0, r6
 8008acc:	f000 ff8c 	bl	80099e8 <xTaskRemoveFromEventList>
 8008ad0:	b108      	cbz	r0, 8008ad6 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8008ad2:	f001 f813 	bl	8009afc <vTaskMissedYield>
 8008ad6:	3d01      	subs	r5, #1
 8008ad8:	b26d      	sxtb	r5, r5
 8008ada:	e7de      	b.n	8008a9a <prvUnlockQueue+0x2e>

08008adc <xQueueGenericReset>:
{
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	b940      	cbnz	r0, 8008af6 <xQueueGenericReset+0x1a>
 8008ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae8:	f383 8811 	msr	BASEPRI, r3
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	e7fe      	b.n	8008af4 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8008af6:	f7ff fd6d 	bl	80085d4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008afa:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8008afc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008afe:	6822      	ldr	r2, [r4, #0]
 8008b00:	4343      	muls	r3, r0
 8008b02:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008b04:	1a1b      	subs	r3, r3, r0
 8008b06:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008b08:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008b0a:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008b0c:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8008b0e:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008b10:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008b12:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8008b14:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008b18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8008b1c:	b995      	cbnz	r5, 8008b44 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b1e:	6923      	ldr	r3, [r4, #16]
 8008b20:	b163      	cbz	r3, 8008b3c <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b22:	f104 0010 	add.w	r0, r4, #16
 8008b26:	f000 ff5f 	bl	80099e8 <xTaskRemoveFromEventList>
 8008b2a:	b138      	cbz	r0, 8008b3c <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8008b2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b30:	4b09      	ldr	r3, [pc, #36]	; (8008b58 <xQueueGenericReset+0x7c>)
 8008b32:	601a      	str	r2, [r3, #0]
 8008b34:	f3bf 8f4f 	dsb	sy
 8008b38:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8008b3c:	f7ff fd6c 	bl	8008618 <vPortExitCritical>
}
 8008b40:	2001      	movs	r0, #1
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b44:	f104 0010 	add.w	r0, r4, #16
 8008b48:	f7ff fcaa 	bl	80084a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008b50:	f7ff fca6 	bl	80084a0 <vListInitialise>
 8008b54:	e7f2      	b.n	8008b3c <xQueueGenericReset+0x60>
 8008b56:	bf00      	nop
 8008b58:	e000ed04 	.word	0xe000ed04

08008b5c <xQueueGenericCreateStatic>:
	{
 8008b5c:	b513      	push	{r0, r1, r4, lr}
 8008b5e:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b60:	b940      	cbnz	r0, 8008b74 <xQueueGenericCreateStatic+0x18>
 8008b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b66:	f383 8811 	msr	BASEPRI, r3
 8008b6a:	f3bf 8f6f 	isb	sy
 8008b6e:	f3bf 8f4f 	dsb	sy
 8008b72:	e7fe      	b.n	8008b72 <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8008b74:	b943      	cbnz	r3, 8008b88 <xQueueGenericCreateStatic+0x2c>
 8008b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7a:	f383 8811 	msr	BASEPRI, r3
 8008b7e:	f3bf 8f6f 	isb	sy
 8008b82:	f3bf 8f4f 	dsb	sy
 8008b86:	e7fe      	b.n	8008b86 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b88:	b14a      	cbz	r2, 8008b9e <xQueueGenericCreateStatic+0x42>
 8008b8a:	b9d9      	cbnz	r1, 8008bc4 <xQueueGenericCreateStatic+0x68>
 8008b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	e7fe      	b.n	8008b9c <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b9e:	b189      	cbz	r1, 8008bc4 <xQueueGenericCreateStatic+0x68>
 8008ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	e7fe      	b.n	8008bb0 <xQueueGenericCreateStatic+0x54>
 8008bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	e7fe      	b.n	8008bc2 <xQueueGenericCreateStatic+0x66>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008bc4:	2348      	movs	r3, #72	; 0x48
 8008bc6:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008bc8:	9b01      	ldr	r3, [sp, #4]
 8008bca:	2b48      	cmp	r3, #72	; 0x48
 8008bcc:	d1f1      	bne.n	8008bb2 <xQueueGenericCreateStatic+0x56>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bce:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008bd0:	2900      	cmp	r1, #0
 8008bd2:	bf08      	it	eq
 8008bd4:	4622      	moveq	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 8008bd6:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008bd8:	6421      	str	r1, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bda:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008bde:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008be0:	4619      	mov	r1, r3
 8008be2:	4620      	mov	r0, r4
 8008be4:	f7ff ff7a 	bl	8008adc <xQueueGenericReset>
	}
 8008be8:	4620      	mov	r0, r4
 8008bea:	b002      	add	sp, #8
 8008bec:	bd10      	pop	{r4, pc}

08008bee <xQueueGenericCreate>:
	{
 8008bee:	b570      	push	{r4, r5, r6, lr}
 8008bf0:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008bf2:	4606      	mov	r6, r0
 8008bf4:	b940      	cbnz	r0, 8008c08 <xQueueGenericCreate+0x1a>
 8008bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	e7fe      	b.n	8008c06 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c08:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008c0a:	3048      	adds	r0, #72	; 0x48
 8008c0c:	f7ff fe16 	bl	800883c <pvPortMalloc>
		if( pxNewQueue != NULL )
 8008c10:	4604      	mov	r4, r0
 8008c12:	b150      	cbz	r0, 8008c2a <xQueueGenericCreate+0x3c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c14:	2300      	movs	r3, #0
 8008c16:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c1a:	b945      	cbnz	r5, 8008c2e <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c1c:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8008c1e:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008c20:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008c22:	2101      	movs	r1, #1
 8008c24:	4620      	mov	r0, r4
 8008c26:	f7ff ff59 	bl	8008adc <xQueueGenericReset>
	}
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008c2e:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c32:	6003      	str	r3, [r0, #0]
 8008c34:	e7f3      	b.n	8008c1e <xQueueGenericCreate+0x30>
	...

08008c38 <xQueueGenericSend>:
{
 8008c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c3c:	4689      	mov	r9, r1
 8008c3e:	9201      	str	r2, [sp, #4]
 8008c40:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8008c42:	4604      	mov	r4, r0
 8008c44:	b940      	cbnz	r0, 8008c58 <xQueueGenericSend+0x20>
 8008c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4a:	f383 8811 	msr	BASEPRI, r3
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f3bf 8f4f 	dsb	sy
 8008c56:	e7fe      	b.n	8008c56 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c58:	2900      	cmp	r1, #0
 8008c5a:	f040 8088 	bne.w	8008d6e <xQueueGenericSend+0x136>
 8008c5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f000 8084 	beq.w	8008d6e <xQueueGenericSend+0x136>
 8008c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	e7fe      	b.n	8008c76 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c78:	9e01      	ldr	r6, [sp, #4]
 8008c7a:	2e00      	cmp	r6, #0
 8008c7c:	f000 8082 	beq.w	8008d84 <xQueueGenericSend+0x14c>
 8008c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	e7fe      	b.n	8008c90 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c92:	9d01      	ldr	r5, [sp, #4]
 8008c94:	b91d      	cbnz	r5, 8008c9e <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8008c96:	f7ff fcbf 	bl	8008618 <vPortExitCritical>
			return errQUEUE_FULL;
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	e058      	b.n	8008d50 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8008c9e:	b916      	cbnz	r6, 8008ca6 <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ca0:	a802      	add	r0, sp, #8
 8008ca2:	f000 fee3 	bl	8009a6c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008ca6:	f7ff fcb7 	bl	8008618 <vPortExitCritical>
		vTaskSuspendAll();
 8008caa:	f000 fd05 	bl	80096b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cae:	f7ff fc91 	bl	80085d4 <vPortEnterCritical>
 8008cb2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008cb6:	2bff      	cmp	r3, #255	; 0xff
 8008cb8:	bf08      	it	eq
 8008cba:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8008cbe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008cc2:	2bff      	cmp	r3, #255	; 0xff
 8008cc4:	bf08      	it	eq
 8008cc6:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8008cca:	f7ff fca5 	bl	8008618 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cce:	a901      	add	r1, sp, #4
 8008cd0:	a802      	add	r0, sp, #8
 8008cd2:	f000 fed7 	bl	8009a84 <xTaskCheckForTimeOut>
 8008cd6:	2800      	cmp	r0, #0
 8008cd8:	d143      	bne.n	8008d62 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008cda:	f7ff fc7b 	bl	80085d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008cde:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008ce0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008ce2:	f7ff fc99 	bl	8008618 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ce6:	42ae      	cmp	r6, r5
 8008ce8:	d135      	bne.n	8008d56 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008cea:	9901      	ldr	r1, [sp, #4]
 8008cec:	f104 0010 	add.w	r0, r4, #16
 8008cf0:	f000 fe60 	bl	80099b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7ff feb9 	bl	8008a6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008cfa:	f000 fd85 	bl	8009808 <xTaskResumeAll>
 8008cfe:	b938      	cbnz	r0, 8008d10 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8008d00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008d04:	f8ca 3000 	str.w	r3, [sl]
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8008d12:	f7ff fc5f 	bl	80085d4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008d18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d301      	bcc.n	8008d22 <xQueueGenericSend+0xea>
 8008d1e:	2f02      	cmp	r7, #2
 8008d20:	d1b7      	bne.n	8008c92 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d22:	463a      	mov	r2, r7
 8008d24:	4649      	mov	r1, r9
 8008d26:	4620      	mov	r0, r4
 8008d28:	f7ff fe59 	bl	80089de <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d2e:	b11b      	cbz	r3, 8008d38 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d30:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d34:	f000 fe58 	bl	80099e8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8008d38:	b138      	cbz	r0, 8008d4a <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8008d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d3e:	4b18      	ldr	r3, [pc, #96]	; (8008da0 <xQueueGenericSend+0x168>)
 8008d40:	601a      	str	r2, [r3, #0]
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008d4a:	f7ff fc65 	bl	8008618 <vPortExitCritical>
				return pdPASS;
 8008d4e:	2001      	movs	r0, #1
}
 8008d50:	b004      	add	sp, #16
 8008d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8008d56:	4620      	mov	r0, r4
 8008d58:	f7ff fe88 	bl	8008a6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d5c:	f000 fd54 	bl	8009808 <xTaskResumeAll>
 8008d60:	e7d6      	b.n	8008d10 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8008d62:	4620      	mov	r0, r4
 8008d64:	f7ff fe82 	bl	8008a6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d68:	f000 fd4e 	bl	8009808 <xTaskResumeAll>
 8008d6c:	e795      	b.n	8008c9a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d6e:	2f02      	cmp	r7, #2
 8008d70:	d102      	bne.n	8008d78 <xQueueGenericSend+0x140>
 8008d72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d10a      	bne.n	8008d8e <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d78:	f000 fec6 	bl	8009b08 <xTaskGetSchedulerState>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	f43f af7b 	beq.w	8008c78 <xQueueGenericSend+0x40>
 8008d82:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8008d84:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8008d88:	f8df a014 	ldr.w	sl, [pc, #20]	; 8008da0 <xQueueGenericSend+0x168>
 8008d8c:	e7c1      	b.n	8008d12 <xQueueGenericSend+0xda>
 8008d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d92:	f383 8811 	msr	BASEPRI, r3
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	f3bf 8f4f 	dsb	sy
 8008d9e:	e7fe      	b.n	8008d9e <xQueueGenericSend+0x166>
 8008da0:	e000ed04 	.word	0xe000ed04

08008da4 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8008da4:	b138      	cbz	r0, 8008db6 <prvInitialiseMutex+0x12>
			pxNewQueue->pxMutexHolder = NULL;
 8008da6:	2300      	movs	r3, #0
 8008da8:	6043      	str	r3, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008daa:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8008dac:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008dae:	461a      	mov	r2, r3
 8008db0:	4619      	mov	r1, r3
 8008db2:	f7ff bf41 	b.w	8008c38 <xQueueGenericSend>
 8008db6:	4770      	bx	lr

08008db8 <xQueueCreateMutex>:
	{
 8008db8:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008dba:	4602      	mov	r2, r0
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	2001      	movs	r0, #1
 8008dc0:	f7ff ff15 	bl	8008bee <xQueueGenericCreate>
 8008dc4:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 8008dc6:	f7ff ffed 	bl	8008da4 <prvInitialiseMutex>
	}
 8008dca:	4620      	mov	r0, r4
 8008dcc:	bd10      	pop	{r4, pc}

08008dce <xQueueCreateMutexStatic>:
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008dce:	2200      	movs	r2, #0
	{
 8008dd0:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	9000      	str	r0, [sp, #0]
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	2001      	movs	r0, #1
 8008dda:	f7ff febf 	bl	8008b5c <xQueueGenericCreateStatic>
 8008dde:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 8008de0:	f7ff ffe0 	bl	8008da4 <prvInitialiseMutex>
	}
 8008de4:	4620      	mov	r0, r4
 8008de6:	b002      	add	sp, #8
 8008de8:	bd10      	pop	{r4, pc}

08008dea <xQueueGenericSendFromISR>:
{
 8008dea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dee:	4688      	mov	r8, r1
 8008df0:	4691      	mov	r9, r2
 8008df2:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8008df4:	4604      	mov	r4, r0
 8008df6:	b940      	cbnz	r0, 8008e0a <xQueueGenericSendFromISR+0x20>
 8008df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dfc:	f383 8811 	msr	BASEPRI, r3
 8008e00:	f3bf 8f6f 	isb	sy
 8008e04:	f3bf 8f4f 	dsb	sy
 8008e08:	e7fe      	b.n	8008e08 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e0a:	bb09      	cbnz	r1, 8008e50 <xQueueGenericSendFromISR+0x66>
 8008e0c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008e0e:	b1fb      	cbz	r3, 8008e50 <xQueueGenericSendFromISR+0x66>
 8008e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	e7fe      	b.n	8008e20 <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e22:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e26:	f000 fddf 	bl	80099e8 <xTaskRemoveFromEventList>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d034      	beq.n	8008e98 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 8008e2e:	f1b9 0f00 	cmp.w	r9, #0
 8008e32:	d031      	beq.n	8008e98 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e34:	2001      	movs	r0, #1
 8008e36:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8008e3a:	f386 8811 	msr	BASEPRI, r6
}
 8008e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e42:	3501      	adds	r5, #1
 8008e44:	b26d      	sxtb	r5, r5
 8008e46:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8008e4a:	e025      	b.n	8008e98 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e7f4      	b.n	8008e3a <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e50:	2f02      	cmp	r7, #2
 8008e52:	d102      	bne.n	8008e5a <xQueueGenericSendFromISR+0x70>
 8008e54:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d120      	bne.n	8008e9c <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e5a:	f7ff fc9d 	bl	8008798 <vPortValidateInterruptPriority>
	__asm volatile
 8008e5e:	f3ef 8611 	mrs	r6, BASEPRI
 8008e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e66:	f383 8811 	msr	BASEPRI, r3
 8008e6a:	f3bf 8f6f 	isb	sy
 8008e6e:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e72:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008e74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d301      	bcc.n	8008e7e <xQueueGenericSendFromISR+0x94>
 8008e7a:	2f02      	cmp	r7, #2
 8008e7c:	d1e6      	bne.n	8008e4c <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e7e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e82:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e84:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e86:	4641      	mov	r1, r8
 8008e88:	4620      	mov	r0, r4
 8008e8a:	f7ff fda8 	bl	80089de <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8008e8e:	1c6b      	adds	r3, r5, #1
 8008e90:	d1d7      	bne.n	8008e42 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1c4      	bne.n	8008e22 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8008e98:	2001      	movs	r0, #1
 8008e9a:	e7ce      	b.n	8008e3a <xQueueGenericSendFromISR+0x50>
	__asm volatile
 8008e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea0:	f383 8811 	msr	BASEPRI, r3
 8008ea4:	f3bf 8f6f 	isb	sy
 8008ea8:	f3bf 8f4f 	dsb	sy
 8008eac:	e7fe      	b.n	8008eac <xQueueGenericSendFromISR+0xc2>

08008eae <xQueueGiveFromISR>:
{
 8008eae:	b570      	push	{r4, r5, r6, lr}
 8008eb0:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	b940      	cbnz	r0, 8008ec8 <xQueueGiveFromISR+0x1a>
 8008eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	e7fe      	b.n	8008ec6 <xQueueGiveFromISR+0x18>
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ec8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008eca:	b143      	cbz	r3, 8008ede <xQueueGiveFromISR+0x30>
 8008ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed0:	f383 8811 	msr	BASEPRI, r3
 8008ed4:	f3bf 8f6f 	isb	sy
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	e7fe      	b.n	8008edc <xQueueGiveFromISR+0x2e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8008ede:	6803      	ldr	r3, [r0, #0]
 8008ee0:	b90b      	cbnz	r3, 8008ee6 <xQueueGiveFromISR+0x38>
 8008ee2:	6843      	ldr	r3, [r0, #4]
 8008ee4:	bb73      	cbnz	r3, 8008f44 <xQueueGiveFromISR+0x96>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ee6:	f7ff fc57 	bl	8008798 <vPortValidateInterruptPriority>
	__asm volatile
 8008eea:	f3ef 8611 	mrs	r6, BASEPRI
 8008eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008efe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008f00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d301      	bcc.n	8008f0a <xQueueGiveFromISR+0x5c>
			xReturn = errQUEUE_FULL;
 8008f06:	2000      	movs	r0, #0
 8008f08:	e014      	b.n	8008f34 <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f0e:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f10:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f12:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8008f14:	1c5a      	adds	r2, r3, #1
 8008f16:	d110      	bne.n	8008f3a <xQueueGiveFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f1a:	b90b      	cbnz	r3, 8008f20 <xQueueGiveFromISR+0x72>
			xReturn = pdPASS;
 8008f1c:	2001      	movs	r0, #1
 8008f1e:	e009      	b.n	8008f34 <xQueueGiveFromISR+0x86>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f20:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f24:	f000 fd60 	bl	80099e8 <xTaskRemoveFromEventList>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d0f7      	beq.n	8008f1c <xQueueGiveFromISR+0x6e>
							if( pxHigherPriorityTaskWoken != NULL )
 8008f2c:	2d00      	cmp	r5, #0
 8008f2e:	d0f5      	beq.n	8008f1c <xQueueGiveFromISR+0x6e>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f30:	2001      	movs	r0, #1
 8008f32:	6028      	str	r0, [r5, #0]
	__asm volatile
 8008f34:	f386 8811 	msr	BASEPRI, r6
}
 8008f38:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	b25b      	sxtb	r3, r3
 8008f3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f42:	e7eb      	b.n	8008f1c <xQueueGiveFromISR+0x6e>
	__asm volatile
 8008f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f48:	f383 8811 	msr	BASEPRI, r3
 8008f4c:	f3bf 8f6f 	isb	sy
 8008f50:	f3bf 8f4f 	dsb	sy
 8008f54:	e7fe      	b.n	8008f54 <xQueueGiveFromISR+0xa6>
	...

08008f58 <xQueueReceive>:
{
 8008f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f5c:	b085      	sub	sp, #20
 8008f5e:	4688      	mov	r8, r1
 8008f60:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008f62:	4604      	mov	r4, r0
 8008f64:	b940      	cbnz	r0, 8008f78 <xQueueReceive+0x20>
 8008f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f6a:	f383 8811 	msr	BASEPRI, r3
 8008f6e:	f3bf 8f6f 	isb	sy
 8008f72:	f3bf 8f4f 	dsb	sy
 8008f76:	e7fe      	b.n	8008f76 <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	f040 8086 	bne.w	800908a <xQueueReceive+0x132>
 8008f7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 8082 	beq.w	800908a <xQueueReceive+0x132>
 8008f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f8a:	f383 8811 	msr	BASEPRI, r3
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	e7fe      	b.n	8008f96 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f98:	9e01      	ldr	r6, [sp, #4]
 8008f9a:	2e00      	cmp	r6, #0
 8008f9c:	d07a      	beq.n	8009094 <xQueueReceive+0x13c>
 8008f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa2:	f383 8811 	msr	BASEPRI, r3
 8008fa6:	f3bf 8f6f 	isb	sy
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	e7fe      	b.n	8008fae <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008fb0:	9d01      	ldr	r5, [sp, #4]
 8008fb2:	b91d      	cbnz	r5, 8008fbc <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8008fb4:	f7ff fb30 	bl	8008618 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8008fb8:	2000      	movs	r0, #0
 8008fba:	e052      	b.n	8009062 <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 8008fbc:	b916      	cbnz	r6, 8008fc4 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008fbe:	a802      	add	r0, sp, #8
 8008fc0:	f000 fd54 	bl	8009a6c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008fc4:	f7ff fb28 	bl	8008618 <vPortExitCritical>
		vTaskSuspendAll();
 8008fc8:	f000 fb76 	bl	80096b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fcc:	f7ff fb02 	bl	80085d4 <vPortEnterCritical>
 8008fd0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008fd4:	2bff      	cmp	r3, #255	; 0xff
 8008fd6:	bf08      	it	eq
 8008fd8:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8008fdc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008fe0:	2bff      	cmp	r3, #255	; 0xff
 8008fe2:	bf08      	it	eq
 8008fe4:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8008fe8:	f7ff fb16 	bl	8008618 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008fec:	a901      	add	r1, sp, #4
 8008fee:	a802      	add	r0, sp, #8
 8008ff0:	f000 fd48 	bl	8009a84 <xTaskCheckForTimeOut>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d13d      	bne.n	8009074 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	f7ff fce5 	bl	80089c8 <prvIsQueueEmpty>
 8008ffe:	b398      	cbz	r0, 8009068 <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009000:	9901      	ldr	r1, [sp, #4]
 8009002:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009006:	f000 fcd5 	bl	80099b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800900a:	4620      	mov	r0, r4
 800900c:	f7ff fd2e 	bl	8008a6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009010:	f000 fbfa 	bl	8009808 <xTaskResumeAll>
 8009014:	b938      	cbnz	r0, 8009026 <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 8009016:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800901a:	f8c9 3000 	str.w	r3, [r9]
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8009028:	f7ff fad4 	bl	80085d4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800902c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800902e:	2d00      	cmp	r5, #0
 8009030:	d0be      	beq.n	8008fb0 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009032:	4641      	mov	r1, r8
 8009034:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009036:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009038:	f7ff fd04 	bl	8008a44 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800903c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800903e:	6923      	ldr	r3, [r4, #16]
 8009040:	b163      	cbz	r3, 800905c <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009042:	f104 0010 	add.w	r0, r4, #16
 8009046:	f000 fccf 	bl	80099e8 <xTaskRemoveFromEventList>
 800904a:	b138      	cbz	r0, 800905c <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 800904c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009050:	4b12      	ldr	r3, [pc, #72]	; (800909c <xQueueReceive+0x144>)
 8009052:	601a      	str	r2, [r3, #0]
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800905c:	f7ff fadc 	bl	8008618 <vPortExitCritical>
				return pdPASS;
 8009060:	2001      	movs	r0, #1
}
 8009062:	b005      	add	sp, #20
 8009064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8009068:	4620      	mov	r0, r4
 800906a:	f7ff fcff 	bl	8008a6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800906e:	f000 fbcb 	bl	8009808 <xTaskResumeAll>
 8009072:	e7d8      	b.n	8009026 <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8009074:	4620      	mov	r0, r4
 8009076:	f7ff fcf9 	bl	8008a6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800907a:	f000 fbc5 	bl	8009808 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800907e:	4620      	mov	r0, r4
 8009080:	f7ff fca2 	bl	80089c8 <prvIsQueueEmpty>
 8009084:	2800      	cmp	r0, #0
 8009086:	d0ce      	beq.n	8009026 <xQueueReceive+0xce>
 8009088:	e796      	b.n	8008fb8 <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800908a:	f000 fd3d 	bl	8009b08 <xTaskGetSchedulerState>
 800908e:	2800      	cmp	r0, #0
 8009090:	d082      	beq.n	8008f98 <xQueueReceive+0x40>
 8009092:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8009094:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8009096:	f8df 9004 	ldr.w	r9, [pc, #4]	; 800909c <xQueueReceive+0x144>
 800909a:	e7c5      	b.n	8009028 <xQueueReceive+0xd0>
 800909c:	e000ed04 	.word	0xe000ed04

080090a0 <xQueueSemaphoreTake>:
{
 80090a0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	configASSERT( ( pxQueue ) );
 80090a4:	4604      	mov	r4, r0
{
 80090a6:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 80090a8:	b940      	cbnz	r0, 80090bc <xQueueSemaphoreTake+0x1c>
 80090aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	e7fe      	b.n	80090ba <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 80090bc:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80090be:	b145      	cbz	r5, 80090d2 <xQueueSemaphoreTake+0x32>
 80090c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c4:	f383 8811 	msr	BASEPRI, r3
 80090c8:	f3bf 8f6f 	isb	sy
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	e7fe      	b.n	80090d0 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80090d2:	f000 fd19 	bl	8009b08 <xTaskGetSchedulerState>
 80090d6:	b918      	cbnz	r0, 80090e0 <xQueueSemaphoreTake+0x40>
 80090d8:	9d01      	ldr	r5, [sp, #4]
 80090da:	2d00      	cmp	r5, #0
 80090dc:	f040 8095 	bne.w	800920a <xQueueSemaphoreTake+0x16a>
 80090e0:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 80090e2:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80090e4:	f8df 8134 	ldr.w	r8, [pc, #308]	; 800921c <xQueueSemaphoreTake+0x17c>
		taskENTER_CRITICAL();
 80090e8:	f7ff fa74 	bl	80085d4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80090ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80090ee:	b1e3      	cbz	r3, 800912a <xQueueSemaphoreTake+0x8a>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80090f0:	3b01      	subs	r3, #1
 80090f2:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	b913      	cbnz	r3, 80090fe <xQueueSemaphoreTake+0x5e>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80090f8:	f000 fe12 	bl	8009d20 <pvTaskIncrementMutexHeldCount>
 80090fc:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090fe:	6923      	ldr	r3, [r4, #16]
 8009100:	b163      	cbz	r3, 800911c <xQueueSemaphoreTake+0x7c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009102:	f104 0010 	add.w	r0, r4, #16
 8009106:	f000 fc6f 	bl	80099e8 <xTaskRemoveFromEventList>
 800910a:	b138      	cbz	r0, 800911c <xQueueSemaphoreTake+0x7c>
						queueYIELD_IF_USING_PREEMPTION();
 800910c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009110:	4b42      	ldr	r3, [pc, #264]	; (800921c <xQueueSemaphoreTake+0x17c>)
 8009112:	601a      	str	r2, [r3, #0]
 8009114:	f3bf 8f4f 	dsb	sy
 8009118:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800911c:	f7ff fa7c 	bl	8008618 <vPortExitCritical>
				return pdPASS;
 8009120:	2501      	movs	r5, #1
}
 8009122:	4628      	mov	r0, r5
 8009124:	b004      	add	sp, #16
 8009126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( xTicksToWait == ( TickType_t ) 0 )
 800912a:	9b01      	ldr	r3, [sp, #4]
 800912c:	b963      	cbnz	r3, 8009148 <xQueueSemaphoreTake+0xa8>
						configASSERT( xInheritanceOccurred == pdFALSE );
 800912e:	b145      	cbz	r5, 8009142 <xQueueSemaphoreTake+0xa2>
 8009130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	e7fe      	b.n	8009140 <xQueueSemaphoreTake+0xa0>
					taskEXIT_CRITICAL();
 8009142:	f7ff fa69 	bl	8008618 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009146:	e7ec      	b.n	8009122 <xQueueSemaphoreTake+0x82>
				else if( xEntryTimeSet == pdFALSE )
 8009148:	b916      	cbnz	r6, 8009150 <xQueueSemaphoreTake+0xb0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800914a:	a802      	add	r0, sp, #8
 800914c:	f000 fc8e 	bl	8009a6c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8009150:	f7ff fa62 	bl	8008618 <vPortExitCritical>
		vTaskSuspendAll();
 8009154:	f000 fab0 	bl	80096b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009158:	f7ff fa3c 	bl	80085d4 <vPortEnterCritical>
 800915c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009160:	2bff      	cmp	r3, #255	; 0xff
 8009162:	bf08      	it	eq
 8009164:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8009168:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800916c:	2bff      	cmp	r3, #255	; 0xff
 800916e:	bf08      	it	eq
 8009170:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8009174:	f7ff fa50 	bl	8008618 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009178:	a901      	add	r1, sp, #4
 800917a:	a802      	add	r0, sp, #8
 800917c:	f000 fc82 	bl	8009a84 <xTaskCheckForTimeOut>
 8009180:	bb40      	cbnz	r0, 80091d4 <xQueueSemaphoreTake+0x134>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009182:	4620      	mov	r0, r4
 8009184:	f7ff fc20 	bl	80089c8 <prvIsQueueEmpty>
 8009188:	b1f0      	cbz	r0, 80091c8 <xQueueSemaphoreTake+0x128>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	b93b      	cbnz	r3, 800919e <xQueueSemaphoreTake+0xfe>
						taskENTER_CRITICAL();
 800918e:	f7ff fa21 	bl	80085d4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009192:	6860      	ldr	r0, [r4, #4]
 8009194:	f000 fcc8 	bl	8009b28 <xTaskPriorityInherit>
 8009198:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 800919a:	f7ff fa3d 	bl	8008618 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800919e:	9901      	ldr	r1, [sp, #4]
 80091a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091a4:	f000 fc06 	bl	80099b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80091a8:	4620      	mov	r0, r4
 80091aa:	f7ff fc5f 	bl	8008a6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80091ae:	f000 fb2b 	bl	8009808 <xTaskResumeAll>
 80091b2:	b938      	cbnz	r0, 80091c4 <xQueueSemaphoreTake+0x124>
					portYIELD_WITHIN_API();
 80091b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80091b8:	f8c8 3000 	str.w	r3, [r8]
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	2601      	movs	r6, #1
 80091c6:	e78f      	b.n	80090e8 <xQueueSemaphoreTake+0x48>
				prvUnlockQueue( pxQueue );
 80091c8:	4620      	mov	r0, r4
 80091ca:	f7ff fc4f 	bl	8008a6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091ce:	f000 fb1b 	bl	8009808 <xTaskResumeAll>
 80091d2:	e7f7      	b.n	80091c4 <xQueueSemaphoreTake+0x124>
			prvUnlockQueue( pxQueue );
 80091d4:	4620      	mov	r0, r4
 80091d6:	f7ff fc49 	bl	8008a6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091da:	f000 fb15 	bl	8009808 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80091de:	4620      	mov	r0, r4
 80091e0:	f7ff fbf2 	bl	80089c8 <prvIsQueueEmpty>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	d0ed      	beq.n	80091c4 <xQueueSemaphoreTake+0x124>
					if( xInheritanceOccurred != pdFALSE )
 80091e8:	2d00      	cmp	r5, #0
 80091ea:	d09a      	beq.n	8009122 <xQueueSemaphoreTake+0x82>
						taskENTER_CRITICAL();
 80091ec:	f7ff f9f2 	bl	80085d4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80091f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80091f2:	b119      	cbz	r1, 80091fc <xQueueSemaphoreTake+0x15c>
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80091f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80091f6:	6819      	ldr	r1, [r3, #0]
 80091f8:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80091fc:	6860      	ldr	r0, [r4, #4]
 80091fe:	f000 fd37 	bl	8009c70 <vTaskPriorityDisinheritAfterTimeout>
				return errQUEUE_EMPTY;
 8009202:	2500      	movs	r5, #0
						taskEXIT_CRITICAL();
 8009204:	f7ff fa08 	bl	8008618 <vPortExitCritical>
 8009208:	e78b      	b.n	8009122 <xQueueSemaphoreTake+0x82>
 800920a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	e7fe      	b.n	800921a <xQueueSemaphoreTake+0x17a>
 800921c:	e000ed04 	.word	0xe000ed04

08009220 <xQueueReceiveFromISR>:
{
 8009220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009224:	4689      	mov	r9, r1
 8009226:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8009228:	4605      	mov	r5, r0
 800922a:	b940      	cbnz	r0, 800923e <xQueueReceiveFromISR+0x1e>
 800922c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	e7fe      	b.n	800923c <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800923e:	bb71      	cbnz	r1, 800929e <xQueueReceiveFromISR+0x7e>
 8009240:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009242:	b363      	cbz	r3, 800929e <xQueueReceiveFromISR+0x7e>
 8009244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009248:	f383 8811 	msr	BASEPRI, r3
 800924c:	f3bf 8f6f 	isb	sy
 8009250:	f3bf 8f4f 	dsb	sy
 8009254:	e7fe      	b.n	8009254 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8009256:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800925a:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 800925c:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800925e:	4628      	mov	r0, r5
 8009260:	f7ff fbf0 	bl	8008a44 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009264:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8009266:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009268:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 800926a:	d113      	bne.n	8009294 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800926c:	692b      	ldr	r3, [r5, #16]
 800926e:	b90b      	cbnz	r3, 8009274 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 8009270:	2001      	movs	r0, #1
 8009272:	e00b      	b.n	800928c <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009274:	f105 0010 	add.w	r0, r5, #16
 8009278:	f000 fbb6 	bl	80099e8 <xTaskRemoveFromEventList>
 800927c:	2800      	cmp	r0, #0
 800927e:	d0f7      	beq.n	8009270 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 8009280:	f1b8 0f00 	cmp.w	r8, #0
 8009284:	d0f4      	beq.n	8009270 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009286:	2001      	movs	r0, #1
 8009288:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 800928c:	f387 8811 	msr	BASEPRI, r7
}
 8009290:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009294:	3601      	adds	r6, #1
 8009296:	b276      	sxtb	r6, r6
 8009298:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 800929c:	e7e8      	b.n	8009270 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800929e:	f7ff fa7b 	bl	8008798 <vPortValidateInterruptPriority>
	__asm volatile
 80092a2:	f3ef 8711 	mrs	r7, BASEPRI
 80092a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092b6:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092b8:	2c00      	cmp	r4, #0
 80092ba:	d1cc      	bne.n	8009256 <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 80092bc:	4620      	mov	r0, r4
 80092be:	e7e5      	b.n	800928c <xQueueReceiveFromISR+0x6c>

080092c0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80092c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c4:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80092c6:	f7ff f985 	bl	80085d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80092ca:	4b2d      	ldr	r3, [pc, #180]	; (8009380 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80092cc:	4c2d      	ldr	r4, [pc, #180]	; (8009384 <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	4f2d      	ldr	r7, [pc, #180]	; (8009388 <prvAddNewTaskToReadyList+0xc8>)
 80092d2:	3201      	adds	r2, #1
 80092d4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80092d6:	6825      	ldr	r5, [r4, #0]
 80092d8:	2d00      	cmp	r5, #0
 80092da:	d145      	bne.n	8009368 <prvAddNewTaskToReadyList+0xa8>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80092dc:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d11c      	bne.n	800931e <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092e4:	1978      	adds	r0, r7, r5
 80092e6:	3514      	adds	r5, #20
 80092e8:	f7ff f8da 	bl	80084a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092ec:	2d8c      	cmp	r5, #140	; 0x8c
 80092ee:	d1f9      	bne.n	80092e4 <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092f0:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80093b4 <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 80092f4:	4d25      	ldr	r5, [pc, #148]	; (800938c <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 80092f6:	4640      	mov	r0, r8
 80092f8:	f7ff f8d2 	bl	80084a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092fc:	4628      	mov	r0, r5
 80092fe:	f7ff f8cf 	bl	80084a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009302:	4823      	ldr	r0, [pc, #140]	; (8009390 <prvAddNewTaskToReadyList+0xd0>)
 8009304:	f7ff f8cc 	bl	80084a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009308:	4822      	ldr	r0, [pc, #136]	; (8009394 <prvAddNewTaskToReadyList+0xd4>)
 800930a:	f7ff f8c9 	bl	80084a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800930e:	4822      	ldr	r0, [pc, #136]	; (8009398 <prvAddNewTaskToReadyList+0xd8>)
 8009310:	f7ff f8c6 	bl	80084a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009314:	4b21      	ldr	r3, [pc, #132]	; (800939c <prvAddNewTaskToReadyList+0xdc>)
 8009316:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800931a:	4b21      	ldr	r3, [pc, #132]	; (80093a0 <prvAddNewTaskToReadyList+0xe0>)
 800931c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800931e:	4a21      	ldr	r2, [pc, #132]	; (80093a4 <prvAddNewTaskToReadyList+0xe4>)
		prvAddTaskToReadyList( pxNewTCB );
 8009320:	4921      	ldr	r1, [pc, #132]	; (80093a8 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 8009322:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8009324:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8009326:	3301      	adds	r3, #1
 8009328:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800932a:	2301      	movs	r3, #1
 800932c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800932e:	4093      	lsls	r3, r2
 8009330:	4303      	orrs	r3, r0
 8009332:	2014      	movs	r0, #20
 8009334:	600b      	str	r3, [r1, #0]
 8009336:	fb00 7002 	mla	r0, r0, r2, r7
 800933a:	1d31      	adds	r1, r6, #4
 800933c:	f7ff f8be 	bl	80084bc <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009340:	f7ff f96a 	bl	8008618 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009344:	4b19      	ldr	r3, [pc, #100]	; (80093ac <prvAddNewTaskToReadyList+0xec>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	b163      	cbz	r3, 8009364 <prvAddNewTaskToReadyList+0xa4>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800934e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8009350:	429a      	cmp	r2, r3
 8009352:	d207      	bcs.n	8009364 <prvAddNewTaskToReadyList+0xa4>
			taskYIELD_IF_USING_PREEMPTION();
 8009354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009358:	4b15      	ldr	r3, [pc, #84]	; (80093b0 <prvAddNewTaskToReadyList+0xf0>)
 800935a:	601a      	str	r2, [r3, #0]
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8009368:	4b10      	ldr	r3, [pc, #64]	; (80093ac <prvAddNewTaskToReadyList+0xec>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1d6      	bne.n	800931e <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009370:	6823      	ldr	r3, [r4, #0]
 8009372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009374:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8009376:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8009378:	bf98      	it	ls
 800937a:	6026      	strls	r6, [r4, #0]
 800937c:	e7cf      	b.n	800931e <prvAddNewTaskToReadyList+0x5e>
 800937e:	bf00      	nop
 8009380:	2000bd58 	.word	0x2000bd58
 8009384:	2000bcc0 	.word	0x2000bcc0
 8009388:	2000bccc 	.word	0x2000bccc
 800938c:	2000bd84 	.word	0x2000bd84
 8009390:	2000bda0 	.word	0x2000bda0
 8009394:	2000bdcc 	.word	0x2000bdcc
 8009398:	2000bdb8 	.word	0x2000bdb8
 800939c:	2000bcc4 	.word	0x2000bcc4
 80093a0:	2000bcc8 	.word	0x2000bcc8
 80093a4:	2000bd68 	.word	0x2000bd68
 80093a8:	2000bd6c 	.word	0x2000bd6c
 80093ac:	2000bdb4 	.word	0x2000bdb4
 80093b0:	e000ed04 	.word	0xe000ed04
 80093b4:	2000bd70 	.word	0x2000bd70

080093b8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093b8:	4a06      	ldr	r2, [pc, #24]	; (80093d4 <prvResetNextTaskUnblockTime+0x1c>)
 80093ba:	6813      	ldr	r3, [r2, #0]
 80093bc:	6819      	ldr	r1, [r3, #0]
 80093be:	4b06      	ldr	r3, [pc, #24]	; (80093d8 <prvResetNextTaskUnblockTime+0x20>)
 80093c0:	b919      	cbnz	r1, 80093ca <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093c2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80093ca:	6812      	ldr	r2, [r2, #0]
 80093cc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093ce:	68d2      	ldr	r2, [r2, #12]
 80093d0:	6852      	ldr	r2, [r2, #4]
 80093d2:	e7f8      	b.n	80093c6 <prvResetNextTaskUnblockTime+0xe>
 80093d4:	2000bcc4 	.word	0x2000bcc4
 80093d8:	2000bd98 	.word	0x2000bd98

080093dc <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80093dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e0:	4681      	mov	r9, r0
 80093e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80093e4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80093e8:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80093ea:	3a01      	subs	r2, #1
 80093ec:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80093f0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80093f4:	469a      	mov	sl, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80093f6:	f026 0607 	bic.w	r6, r6, #7
 80093fa:	1e4b      	subs	r3, r1, #1
 80093fc:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8009400:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009402:	7858      	ldrb	r0, [r3, #1]
 8009404:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 8009408:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800940c:	b108      	cbz	r0, 8009412 <prvInitialiseNewTask.isra.2+0x36>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800940e:	428b      	cmp	r3, r1
 8009410:	d1f7      	bne.n	8009402 <prvInitialiseNewTask.isra.2+0x26>
 8009412:	9d08      	ldr	r5, [sp, #32]
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009414:	2700      	movs	r7, #0
 8009416:	2d06      	cmp	r5, #6
 8009418:	bf28      	it	cs
 800941a:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800941c:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800941e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009420:	6465      	str	r5, [r4, #68]	; 0x44
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009422:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8009426:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009428:	f7ff f845 	bl	80084b6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800942c:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009430:	f104 0018 	add.w	r0, r4, #24
 8009434:	f7ff f83f 	bl	80084b6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8009438:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800943a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800943c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800943e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009440:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009444:	4652      	mov	r2, sl
 8009446:	4649      	mov	r1, r9
 8009448:	4630      	mov	r0, r6
 800944a:	f7ff f89b 	bl	8008584 <pxPortInitialiseStack>
 800944e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8009450:	f1b8 0f00 	cmp.w	r8, #0
 8009454:	d001      	beq.n	800945a <prvInitialiseNewTask.isra.2+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009456:	f8c8 4000 	str.w	r4, [r8]
 800945a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800945e <prvDeleteTCB>:
	{
 800945e:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009460:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 8009464:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009466:	b93b      	cbnz	r3, 8009478 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8009468:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800946a:	f7ff fa75 	bl	8008958 <vPortFree>
				vPortFree( pxTCB );
 800946e:	4620      	mov	r0, r4
	}
 8009470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8009474:	f7ff ba70 	b.w	8008958 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009478:	2b01      	cmp	r3, #1
 800947a:	d0f9      	beq.n	8009470 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800947c:	2b02      	cmp	r3, #2
 800947e:	d008      	beq.n	8009492 <prvDeleteTCB+0x34>
	__asm volatile
 8009480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009484:	f383 8811 	msr	BASEPRI, r3
 8009488:	f3bf 8f6f 	isb	sy
 800948c:	f3bf 8f4f 	dsb	sy
 8009490:	e7fe      	b.n	8009490 <prvDeleteTCB+0x32>
 8009492:	bd10      	pop	{r4, pc}

08009494 <prvIdleTask>:
{
 8009494:	b580      	push	{r7, lr}
				taskYIELD();
 8009496:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80094f4 <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800949a:	4f12      	ldr	r7, [pc, #72]	; (80094e4 <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800949c:	4c12      	ldr	r4, [pc, #72]	; (80094e8 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 800949e:	4d13      	ldr	r5, [pc, #76]	; (80094ec <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094a0:	6823      	ldr	r3, [r4, #0]
 80094a2:	b963      	cbnz	r3, 80094be <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094a4:	4b12      	ldr	r3, [pc, #72]	; (80094f0 <prvIdleTask+0x5c>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d9f8      	bls.n	800949e <prvIdleTask+0xa>
				taskYIELD();
 80094ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80094b0:	f8c8 3000 	str.w	r3, [r8]
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	f3bf 8f6f 	isb	sy
 80094bc:	e7ee      	b.n	800949c <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 80094be:	f7ff f889 	bl	80085d4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094c6:	1d30      	adds	r0, r6, #4
 80094c8:	f7ff f81b 	bl	8008502 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80094cc:	682b      	ldr	r3, [r5, #0]
 80094ce:	3b01      	subs	r3, #1
 80094d0:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80094d2:	6823      	ldr	r3, [r4, #0]
 80094d4:	3b01      	subs	r3, #1
 80094d6:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80094d8:	f7ff f89e 	bl	8008618 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80094dc:	4630      	mov	r0, r6
 80094de:	f7ff ffbe 	bl	800945e <prvDeleteTCB>
 80094e2:	e7dd      	b.n	80094a0 <prvIdleTask+0xc>
 80094e4:	2000bdcc 	.word	0x2000bdcc
 80094e8:	2000bd5c 	.word	0x2000bd5c
 80094ec:	2000bd58 	.word	0x2000bd58
 80094f0:	2000bccc 	.word	0x2000bccc
 80094f4:	e000ed04 	.word	0xe000ed04

080094f8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80094f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80094fa:	4b1b      	ldr	r3, [pc, #108]	; (8009568 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094fc:	4e1b      	ldr	r6, [pc, #108]	; (800956c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80094fe:	681d      	ldr	r5, [r3, #0]
{
 8009500:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009502:	6830      	ldr	r0, [r6, #0]
{
 8009504:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009506:	3004      	adds	r0, #4
 8009508:	f7fe fffb 	bl	8008502 <uxListRemove>
 800950c:	4633      	mov	r3, r6
 800950e:	b940      	cbnz	r0, 8009522 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8009510:	2001      	movs	r0, #1
 8009512:	6831      	ldr	r1, [r6, #0]
 8009514:	4e16      	ldr	r6, [pc, #88]	; (8009570 <prvAddCurrentTaskToDelayedList+0x78>)
 8009516:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8009518:	6832      	ldr	r2, [r6, #0]
 800951a:	4088      	lsls	r0, r1
 800951c:	ea22 0200 	bic.w	r2, r2, r0
 8009520:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009522:	1c62      	adds	r2, r4, #1
 8009524:	d107      	bne.n	8009536 <prvAddCurrentTaskToDelayedList+0x3e>
 8009526:	b137      	cbz	r7, 8009536 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009528:	6819      	ldr	r1, [r3, #0]
 800952a:	4812      	ldr	r0, [pc, #72]	; (8009574 <prvAddCurrentTaskToDelayedList+0x7c>)
 800952c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800952e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009532:	f7fe bfc3 	b.w	80084bc <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009536:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009538:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800953a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800953c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800953e:	d907      	bls.n	8009550 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009540:	4a0d      	ldr	r2, [pc, #52]	; (8009578 <prvAddCurrentTaskToDelayedList+0x80>)
 8009542:	6810      	ldr	r0, [r2, #0]
 8009544:	6819      	ldr	r1, [r3, #0]
}
 8009546:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800954a:	3104      	adds	r1, #4
 800954c:	f7fe bfc2 	b.w	80084d4 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009550:	4a0a      	ldr	r2, [pc, #40]	; (800957c <prvAddCurrentTaskToDelayedList+0x84>)
 8009552:	6810      	ldr	r0, [r2, #0]
 8009554:	6819      	ldr	r1, [r3, #0]
 8009556:	3104      	adds	r1, #4
 8009558:	f7fe ffbc 	bl	80084d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800955c:	4b08      	ldr	r3, [pc, #32]	; (8009580 <prvAddCurrentTaskToDelayedList+0x88>)
 800955e:	681a      	ldr	r2, [r3, #0]
 8009560:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009562:	bf38      	it	cc
 8009564:	601c      	strcc	r4, [r3, #0]
 8009566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009568:	2000bde0 	.word	0x2000bde0
 800956c:	2000bcc0 	.word	0x2000bcc0
 8009570:	2000bd6c 	.word	0x2000bd6c
 8009574:	2000bdb8 	.word	0x2000bdb8
 8009578:	2000bcc8 	.word	0x2000bcc8
 800957c:	2000bcc4 	.word	0x2000bcc4
 8009580:	2000bd98 	.word	0x2000bd98

08009584 <xTaskCreateStatic>:
	{
 8009584:	b570      	push	{r4, r5, r6, lr}
 8009586:	b086      	sub	sp, #24
 8009588:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800958a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 800958c:	b945      	cbnz	r5, 80095a0 <xTaskCreateStatic+0x1c>
 800958e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009592:	f383 8811 	msr	BASEPRI, r3
 8009596:	f3bf 8f6f 	isb	sy
 800959a:	f3bf 8f4f 	dsb	sy
 800959e:	e7fe      	b.n	800959e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80095a0:	b944      	cbnz	r4, 80095b4 <xTaskCreateStatic+0x30>
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	f383 8811 	msr	BASEPRI, r3
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	e7fe      	b.n	80095b2 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80095b4:	2654      	movs	r6, #84	; 0x54
 80095b6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80095b8:	9e04      	ldr	r6, [sp, #16]
 80095ba:	2e54      	cmp	r6, #84	; 0x54
 80095bc:	d008      	beq.n	80095d0 <xTaskCreateStatic+0x4c>
 80095be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c2:	f383 8811 	msr	BASEPRI, r3
 80095c6:	f3bf 8f6f 	isb	sy
 80095ca:	f3bf 8f4f 	dsb	sy
 80095ce:	e7fe      	b.n	80095ce <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80095d0:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80095d2:	2502      	movs	r5, #2
 80095d4:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80095d8:	ad05      	add	r5, sp, #20
 80095da:	9501      	str	r5, [sp, #4]
 80095dc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80095de:	9402      	str	r4, [sp, #8]
 80095e0:	9500      	str	r5, [sp, #0]
 80095e2:	f7ff fefb 	bl	80093dc <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095e6:	4620      	mov	r0, r4
 80095e8:	f7ff fe6a 	bl	80092c0 <prvAddNewTaskToReadyList>
	}
 80095ec:	9805      	ldr	r0, [sp, #20]
 80095ee:	b006      	add	sp, #24
 80095f0:	bd70      	pop	{r4, r5, r6, pc}

080095f2 <xTaskCreate>:
	{
 80095f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095f6:	4607      	mov	r7, r0
 80095f8:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095fa:	0090      	lsls	r0, r2, #2
	{
 80095fc:	4688      	mov	r8, r1
 80095fe:	4616      	mov	r6, r2
 8009600:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009602:	f7ff f91b 	bl	800883c <pvPortMalloc>
			if( pxStack != NULL )
 8009606:	4605      	mov	r5, r0
 8009608:	b1e8      	cbz	r0, 8009646 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800960a:	2054      	movs	r0, #84	; 0x54
 800960c:	f7ff f916 	bl	800883c <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009610:	4604      	mov	r4, r0
 8009612:	b1a8      	cbz	r0, 8009640 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009614:	2300      	movs	r3, #0
 8009616:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800961a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 800961c:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800961e:	9301      	str	r3, [sp, #4]
 8009620:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009622:	9002      	str	r0, [sp, #8]
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	4632      	mov	r2, r6
 8009628:	464b      	mov	r3, r9
 800962a:	4641      	mov	r1, r8
 800962c:	4638      	mov	r0, r7
 800962e:	f7ff fed5 	bl	80093dc <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009632:	4620      	mov	r0, r4
 8009634:	f7ff fe44 	bl	80092c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009638:	2001      	movs	r0, #1
	}
 800963a:	b005      	add	sp, #20
 800963c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8009640:	4628      	mov	r0, r5
 8009642:	f7ff f989 	bl	8008958 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009646:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800964a:	e7f6      	b.n	800963a <xTaskCreate+0x48>

0800964c <vTaskStartScheduler>:
{
 800964c:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800964e:	2400      	movs	r4, #0
{
 8009650:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009652:	aa07      	add	r2, sp, #28
 8009654:	a906      	add	r1, sp, #24
 8009656:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009658:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800965a:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800965c:	f7fc fade 	bl	8005c1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009660:	9b05      	ldr	r3, [sp, #20]
 8009662:	9400      	str	r4, [sp, #0]
 8009664:	9302      	str	r3, [sp, #8]
 8009666:	9b06      	ldr	r3, [sp, #24]
 8009668:	9a07      	ldr	r2, [sp, #28]
 800966a:	9301      	str	r3, [sp, #4]
 800966c:	490d      	ldr	r1, [pc, #52]	; (80096a4 <vTaskStartScheduler+0x58>)
 800966e:	4623      	mov	r3, r4
 8009670:	480d      	ldr	r0, [pc, #52]	; (80096a8 <vTaskStartScheduler+0x5c>)
 8009672:	f7ff ff87 	bl	8009584 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8009676:	b190      	cbz	r0, 800969e <vTaskStartScheduler+0x52>
 8009678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800967c:	f383 8811 	msr	BASEPRI, r3
 8009680:	f3bf 8f6f 	isb	sy
 8009684:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8009688:	f04f 32ff 	mov.w	r2, #4294967295
 800968c:	4b07      	ldr	r3, [pc, #28]	; (80096ac <vTaskStartScheduler+0x60>)
 800968e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009690:	2201      	movs	r2, #1
 8009692:	4b07      	ldr	r3, [pc, #28]	; (80096b0 <vTaskStartScheduler+0x64>)
 8009694:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009696:	4b07      	ldr	r3, [pc, #28]	; (80096b4 <vTaskStartScheduler+0x68>)
 8009698:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800969a:	f7ff f823 	bl	80086e4 <xPortStartScheduler>
}
 800969e:	b008      	add	sp, #32
 80096a0:	bd10      	pop	{r4, pc}
 80096a2:	bf00      	nop
 80096a4:	0801246b 	.word	0x0801246b
 80096a8:	08009495 	.word	0x08009495
 80096ac:	2000bd98 	.word	0x2000bd98
 80096b0:	2000bdb4 	.word	0x2000bdb4
 80096b4:	2000bde0 	.word	0x2000bde0

080096b8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80096b8:	4a02      	ldr	r2, [pc, #8]	; (80096c4 <vTaskSuspendAll+0xc>)
 80096ba:	6813      	ldr	r3, [r2, #0]
 80096bc:	3301      	adds	r3, #1
 80096be:	6013      	str	r3, [r2, #0]
 80096c0:	4770      	bx	lr
 80096c2:	bf00      	nop
 80096c4:	2000bd64 	.word	0x2000bd64

080096c8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80096c8:	4b01      	ldr	r3, [pc, #4]	; (80096d0 <xTaskGetTickCount+0x8>)
 80096ca:	6818      	ldr	r0, [r3, #0]
}
 80096cc:	4770      	bx	lr
 80096ce:	bf00      	nop
 80096d0:	2000bde0 	.word	0x2000bde0

080096d4 <xTaskGetTickCountFromISR>:
{
 80096d4:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80096d6:	f7ff f85f 	bl	8008798 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80096da:	4b01      	ldr	r3, [pc, #4]	; (80096e0 <xTaskGetTickCountFromISR+0xc>)
 80096dc:	6818      	ldr	r0, [r3, #0]
}
 80096de:	bd08      	pop	{r3, pc}
 80096e0:	2000bde0 	.word	0x2000bde0

080096e4 <xTaskIncrementTick>:
{
 80096e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096e8:	4b3c      	ldr	r3, [pc, #240]	; (80097dc <xTaskIncrementTick+0xf8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d153      	bne.n	8009798 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80096f0:	4b3b      	ldr	r3, [pc, #236]	; (80097e0 <xTaskIncrementTick+0xfc>)
 80096f2:	681c      	ldr	r4, [r3, #0]
 80096f4:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80096f6:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80096f8:	b9bc      	cbnz	r4, 800972a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80096fa:	4b3a      	ldr	r3, [pc, #232]	; (80097e4 <xTaskIncrementTick+0x100>)
 80096fc:	681a      	ldr	r2, [r3, #0]
 80096fe:	6812      	ldr	r2, [r2, #0]
 8009700:	b142      	cbz	r2, 8009714 <xTaskIncrementTick+0x30>
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	e7fe      	b.n	8009712 <xTaskIncrementTick+0x2e>
 8009714:	4a34      	ldr	r2, [pc, #208]	; (80097e8 <xTaskIncrementTick+0x104>)
 8009716:	6819      	ldr	r1, [r3, #0]
 8009718:	6810      	ldr	r0, [r2, #0]
 800971a:	6018      	str	r0, [r3, #0]
 800971c:	6011      	str	r1, [r2, #0]
 800971e:	4a33      	ldr	r2, [pc, #204]	; (80097ec <xTaskIncrementTick+0x108>)
 8009720:	6813      	ldr	r3, [r2, #0]
 8009722:	3301      	adds	r3, #1
 8009724:	6013      	str	r3, [r2, #0]
 8009726:	f7ff fe47 	bl	80093b8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800972a:	4d31      	ldr	r5, [pc, #196]	; (80097f0 <xTaskIncrementTick+0x10c>)
 800972c:	f04f 0b00 	mov.w	fp, #0
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	4f30      	ldr	r7, [pc, #192]	; (80097f4 <xTaskIncrementTick+0x110>)
 8009734:	429c      	cmp	r4, r3
 8009736:	d33e      	bcc.n	80097b6 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009738:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80097e4 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 800973c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8009804 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009740:	f8d8 2000 	ldr.w	r2, [r8]
 8009744:	6812      	ldr	r2, [r2, #0]
 8009746:	bb72      	cbnz	r2, 80097a6 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009748:	f04f 32ff 	mov.w	r2, #4294967295
 800974c:	602a      	str	r2, [r5, #0]
					break;
 800974e:	e032      	b.n	80097b6 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009750:	f106 0a04 	add.w	sl, r6, #4
 8009754:	4650      	mov	r0, sl
 8009756:	f7fe fed4 	bl	8008502 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800975a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800975c:	b119      	cbz	r1, 8009766 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800975e:	f106 0018 	add.w	r0, r6, #24
 8009762:	f7fe fece 	bl	8008502 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009766:	2201      	movs	r2, #1
 8009768:	f04f 0e14 	mov.w	lr, #20
 800976c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800976e:	f8d9 3000 	ldr.w	r3, [r9]
 8009772:	fa02 f100 	lsl.w	r1, r2, r0
 8009776:	4319      	orrs	r1, r3
 8009778:	4b1f      	ldr	r3, [pc, #124]	; (80097f8 <xTaskIncrementTick+0x114>)
 800977a:	f8c9 1000 	str.w	r1, [r9]
 800977e:	fb0e 3000 	mla	r0, lr, r0, r3
 8009782:	4651      	mov	r1, sl
 8009784:	f7fe fe9a 	bl	80084bc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009788:	6838      	ldr	r0, [r7, #0]
 800978a:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 800978c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800978e:	4291      	cmp	r1, r2
 8009790:	bf28      	it	cs
 8009792:	f04f 0b01 	movcs.w	fp, #1
 8009796:	e7d3      	b.n	8009740 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8009798:	4a18      	ldr	r2, [pc, #96]	; (80097fc <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 800979a:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 800979e:	6813      	ldr	r3, [r2, #0]
 80097a0:	3301      	adds	r3, #1
 80097a2:	6013      	str	r3, [r2, #0]
 80097a4:	e011      	b.n	80097ca <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80097a6:	f8d8 2000 	ldr.w	r2, [r8]
 80097aa:	68d2      	ldr	r2, [r2, #12]
 80097ac:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80097ae:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80097b0:	428c      	cmp	r4, r1
 80097b2:	d2cd      	bcs.n	8009750 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80097b4:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	4b0f      	ldr	r3, [pc, #60]	; (80097f8 <xTaskIncrementTick+0x114>)
 80097ba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80097bc:	2214      	movs	r2, #20
 80097be:	434a      	muls	r2, r1
 80097c0:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80097c2:	2a02      	cmp	r2, #2
 80097c4:	bf28      	it	cs
 80097c6:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80097ca:	4a0d      	ldr	r2, [pc, #52]	; (8009800 <xTaskIncrementTick+0x11c>)
 80097cc:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80097ce:	2a00      	cmp	r2, #0
 80097d0:	bf18      	it	ne
 80097d2:	f04f 0b01 	movne.w	fp, #1
}
 80097d6:	4658      	mov	r0, fp
 80097d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097dc:	2000bd64 	.word	0x2000bd64
 80097e0:	2000bde0 	.word	0x2000bde0
 80097e4:	2000bcc4 	.word	0x2000bcc4
 80097e8:	2000bcc8 	.word	0x2000bcc8
 80097ec:	2000bd9c 	.word	0x2000bd9c
 80097f0:	2000bd98 	.word	0x2000bd98
 80097f4:	2000bcc0 	.word	0x2000bcc0
 80097f8:	2000bccc 	.word	0x2000bccc
 80097fc:	2000bd60 	.word	0x2000bd60
 8009800:	2000bde4 	.word	0x2000bde4
 8009804:	2000bd6c 	.word	0x2000bd6c

08009808 <xTaskResumeAll>:
{
 8009808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 800980c:	4c31      	ldr	r4, [pc, #196]	; (80098d4 <xTaskResumeAll+0xcc>)
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	b943      	cbnz	r3, 8009824 <xTaskResumeAll+0x1c>
 8009812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009816:	f383 8811 	msr	BASEPRI, r3
 800981a:	f3bf 8f6f 	isb	sy
 800981e:	f3bf 8f4f 	dsb	sy
 8009822:	e7fe      	b.n	8009822 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8009824:	f7fe fed6 	bl	80085d4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	3b01      	subs	r3, #1
 800982c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800982e:	6824      	ldr	r4, [r4, #0]
 8009830:	b12c      	cbz	r4, 800983e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8009832:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009834:	f7fe fef0 	bl	8008618 <vPortExitCritical>
}
 8009838:	4620      	mov	r0, r4
 800983a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800983e:	4b26      	ldr	r3, [pc, #152]	; (80098d8 <xTaskResumeAll+0xd0>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d0f5      	beq.n	8009832 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009846:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80098f0 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 800984a:	4f24      	ldr	r7, [pc, #144]	; (80098dc <xTaskResumeAll+0xd4>)
 800984c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80098f4 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009850:	f8d9 3000 	ldr.w	r3, [r9]
 8009854:	b9e3      	cbnz	r3, 8009890 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8009856:	b10c      	cbz	r4, 800985c <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8009858:	f7ff fdae 	bl	80093b8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800985c:	4d20      	ldr	r5, [pc, #128]	; (80098e0 <xTaskResumeAll+0xd8>)
 800985e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009860:	b144      	cbz	r4, 8009874 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8009862:	2701      	movs	r7, #1
 8009864:	4e1f      	ldr	r6, [pc, #124]	; (80098e4 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8009866:	f7ff ff3d 	bl	80096e4 <xTaskIncrementTick>
 800986a:	b100      	cbz	r0, 800986e <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 800986c:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800986e:	3c01      	subs	r4, #1
 8009870:	d1f9      	bne.n	8009866 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8009872:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8009874:	4b1b      	ldr	r3, [pc, #108]	; (80098e4 <xTaskResumeAll+0xdc>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0da      	beq.n	8009832 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 800987c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009880:	4b19      	ldr	r3, [pc, #100]	; (80098e8 <xTaskResumeAll+0xe0>)
 8009882:	601a      	str	r2, [r3, #0]
 8009884:	f3bf 8f4f 	dsb	sy
 8009888:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800988c:	2401      	movs	r4, #1
 800988e:	e7d1      	b.n	8009834 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009890:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8009894:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009896:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009898:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800989a:	f104 0018 	add.w	r0, r4, #24
 800989e:	f7fe fe30 	bl	8008502 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80098a2:	4630      	mov	r0, r6
 80098a4:	f7fe fe2d 	bl	8008502 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098a8:	2014      	movs	r0, #20
 80098aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	fa05 f302 	lsl.w	r3, r5, r2
 80098b2:	430b      	orrs	r3, r1
 80098b4:	fb00 8002 	mla	r0, r0, r2, r8
 80098b8:	4631      	mov	r1, r6
 80098ba:	603b      	str	r3, [r7, #0]
 80098bc:	f7fe fdfe 	bl	80084bc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098c0:	4b0a      	ldr	r3, [pc, #40]	; (80098ec <xTaskResumeAll+0xe4>)
 80098c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c8:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80098ca:	bf24      	itt	cs
 80098cc:	4b05      	ldrcs	r3, [pc, #20]	; (80098e4 <xTaskResumeAll+0xdc>)
 80098ce:	601d      	strcs	r5, [r3, #0]
 80098d0:	e7be      	b.n	8009850 <xTaskResumeAll+0x48>
 80098d2:	bf00      	nop
 80098d4:	2000bd64 	.word	0x2000bd64
 80098d8:	2000bd58 	.word	0x2000bd58
 80098dc:	2000bd6c 	.word	0x2000bd6c
 80098e0:	2000bd60 	.word	0x2000bd60
 80098e4:	2000bde4 	.word	0x2000bde4
 80098e8:	e000ed04 	.word	0xe000ed04
 80098ec:	2000bcc0 	.word	0x2000bcc0
 80098f0:	2000bda0 	.word	0x2000bda0
 80098f4:	2000bccc 	.word	0x2000bccc

080098f8 <vTaskDelay>:
	{
 80098f8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80098fa:	b940      	cbnz	r0, 800990e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80098fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009900:	4b0d      	ldr	r3, [pc, #52]	; (8009938 <vTaskDelay+0x40>)
 8009902:	601a      	str	r2, [r3, #0]
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800990e:	4b0b      	ldr	r3, [pc, #44]	; (800993c <vTaskDelay+0x44>)
 8009910:	6819      	ldr	r1, [r3, #0]
 8009912:	b141      	cbz	r1, 8009926 <vTaskDelay+0x2e>
 8009914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009918:	f383 8811 	msr	BASEPRI, r3
 800991c:	f3bf 8f6f 	isb	sy
 8009920:	f3bf 8f4f 	dsb	sy
 8009924:	e7fe      	b.n	8009924 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009926:	f7ff fec7 	bl	80096b8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800992a:	f7ff fde5 	bl	80094f8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800992e:	f7ff ff6b 	bl	8009808 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8009932:	2800      	cmp	r0, #0
 8009934:	d0e2      	beq.n	80098fc <vTaskDelay+0x4>
 8009936:	bd08      	pop	{r3, pc}
 8009938:	e000ed04 	.word	0xe000ed04
 800993c:	2000bd64 	.word	0x2000bd64

08009940 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009940:	4b17      	ldr	r3, [pc, #92]	; (80099a0 <vTaskSwitchContext+0x60>)
{
 8009942:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	4b17      	ldr	r3, [pc, #92]	; (80099a4 <vTaskSwitchContext+0x64>)
 8009948:	b112      	cbz	r2, 8009950 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800994a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800994c:	601a      	str	r2, [r3, #0]
 800994e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8009950:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009952:	4b15      	ldr	r3, [pc, #84]	; (80099a8 <vTaskSwitchContext+0x68>)
 8009954:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009956:	fab3 f383 	clz	r3, r3
 800995a:	2214      	movs	r2, #20
 800995c:	b2db      	uxtb	r3, r3
 800995e:	f1c3 031f 	rsb	r3, r3, #31
 8009962:	435a      	muls	r2, r3
 8009964:	4911      	ldr	r1, [pc, #68]	; (80099ac <vTaskSwitchContext+0x6c>)
 8009966:	588c      	ldr	r4, [r1, r2]
 8009968:	1888      	adds	r0, r1, r2
 800996a:	b944      	cbnz	r4, 800997e <vTaskSwitchContext+0x3e>
	__asm volatile
 800996c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009970:	f383 8811 	msr	BASEPRI, r3
 8009974:	f3bf 8f6f 	isb	sy
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	e7fe      	b.n	800997c <vTaskSwitchContext+0x3c>
 800997e:	6844      	ldr	r4, [r0, #4]
 8009980:	3208      	adds	r2, #8
 8009982:	6864      	ldr	r4, [r4, #4]
 8009984:	440a      	add	r2, r1
 8009986:	4294      	cmp	r4, r2
 8009988:	bf08      	it	eq
 800998a:	6862      	ldreq	r2, [r4, #4]
 800998c:	6044      	str	r4, [r0, #4]
 800998e:	bf08      	it	eq
 8009990:	6042      	streq	r2, [r0, #4]
 8009992:	2214      	movs	r2, #20
 8009994:	fb02 1303 	mla	r3, r2, r3, r1
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	68da      	ldr	r2, [r3, #12]
 800999c:	4b04      	ldr	r3, [pc, #16]	; (80099b0 <vTaskSwitchContext+0x70>)
 800999e:	e7d5      	b.n	800994c <vTaskSwitchContext+0xc>
 80099a0:	2000bd64 	.word	0x2000bd64
 80099a4:	2000bde4 	.word	0x2000bde4
 80099a8:	2000bd6c 	.word	0x2000bd6c
 80099ac:	2000bccc 	.word	0x2000bccc
 80099b0:	2000bcc0 	.word	0x2000bcc0

080099b4 <vTaskPlaceOnEventList>:
{
 80099b4:	b510      	push	{r4, lr}
 80099b6:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80099b8:	b940      	cbnz	r0, 80099cc <vTaskPlaceOnEventList+0x18>
 80099ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	e7fe      	b.n	80099ca <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099cc:	4b05      	ldr	r3, [pc, #20]	; (80099e4 <vTaskPlaceOnEventList+0x30>)
 80099ce:	6819      	ldr	r1, [r3, #0]
 80099d0:	3118      	adds	r1, #24
 80099d2:	f7fe fd7f 	bl	80084d4 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80099d6:	4620      	mov	r0, r4
}
 80099d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80099dc:	2101      	movs	r1, #1
 80099de:	f7ff bd8b 	b.w	80094f8 <prvAddCurrentTaskToDelayedList>
 80099e2:	bf00      	nop
 80099e4:	2000bcc0 	.word	0x2000bcc0

080099e8 <xTaskRemoveFromEventList>:
{
 80099e8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80099ea:	68c3      	ldr	r3, [r0, #12]
 80099ec:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80099ee:	b944      	cbnz	r4, 8009a02 <xTaskRemoveFromEventList+0x1a>
 80099f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	e7fe      	b.n	8009a00 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a02:	f104 0518 	add.w	r5, r4, #24
 8009a06:	4628      	mov	r0, r5
 8009a08:	f7fe fd7b 	bl	8008502 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a0c:	4b11      	ldr	r3, [pc, #68]	; (8009a54 <xTaskRemoveFromEventList+0x6c>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	b9e3      	cbnz	r3, 8009a4c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a12:	1d25      	adds	r5, r4, #4
 8009a14:	4628      	mov	r0, r5
 8009a16:	f7fe fd74 	bl	8008502 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	490e      	ldr	r1, [pc, #56]	; (8009a58 <xTaskRemoveFromEventList+0x70>)
 8009a1e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009a20:	6808      	ldr	r0, [r1, #0]
 8009a22:	4093      	lsls	r3, r2
 8009a24:	4303      	orrs	r3, r0
 8009a26:	2014      	movs	r0, #20
 8009a28:	600b      	str	r3, [r1, #0]
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	4b0b      	ldr	r3, [pc, #44]	; (8009a5c <xTaskRemoveFromEventList+0x74>)
 8009a2e:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a32:	f7fe fd43 	bl	80084bc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a36:	4b0a      	ldr	r3, [pc, #40]	; (8009a60 <xTaskRemoveFromEventList+0x78>)
 8009a38:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a3e:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8009a40:	bf85      	ittet	hi
 8009a42:	2001      	movhi	r0, #1
 8009a44:	4b07      	ldrhi	r3, [pc, #28]	; (8009a64 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 8009a46:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8009a48:	6018      	strhi	r0, [r3, #0]
}
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	4806      	ldr	r0, [pc, #24]	; (8009a68 <xTaskRemoveFromEventList+0x80>)
 8009a50:	e7ef      	b.n	8009a32 <xTaskRemoveFromEventList+0x4a>
 8009a52:	bf00      	nop
 8009a54:	2000bd64 	.word	0x2000bd64
 8009a58:	2000bd6c 	.word	0x2000bd6c
 8009a5c:	2000bccc 	.word	0x2000bccc
 8009a60:	2000bcc0 	.word	0x2000bcc0
 8009a64:	2000bde4 	.word	0x2000bde4
 8009a68:	2000bda0 	.word	0x2000bda0

08009a6c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009a6c:	4b03      	ldr	r3, [pc, #12]	; (8009a7c <vTaskInternalSetTimeOutState+0x10>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009a72:	4b03      	ldr	r3, [pc, #12]	; (8009a80 <vTaskInternalSetTimeOutState+0x14>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	6043      	str	r3, [r0, #4]
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop
 8009a7c:	2000bd9c 	.word	0x2000bd9c
 8009a80:	2000bde0 	.word	0x2000bde0

08009a84 <xTaskCheckForTimeOut>:
{
 8009a84:	b570      	push	{r4, r5, r6, lr}
 8009a86:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8009a88:	4605      	mov	r5, r0
 8009a8a:	b940      	cbnz	r0, 8009a9e <xTaskCheckForTimeOut+0x1a>
 8009a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a90:	f383 8811 	msr	BASEPRI, r3
 8009a94:	f3bf 8f6f 	isb	sy
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	e7fe      	b.n	8009a9c <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8009a9e:	b941      	cbnz	r1, 8009ab2 <xTaskCheckForTimeOut+0x2e>
 8009aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa4:	f383 8811 	msr	BASEPRI, r3
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	f3bf 8f4f 	dsb	sy
 8009ab0:	e7fe      	b.n	8009ab0 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8009ab2:	f7fe fd8f 	bl	80085d4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8009ab6:	4b0f      	ldr	r3, [pc, #60]	; (8009af4 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ab8:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 8009aba:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8009abc:	6823      	ldr	r3, [r4, #0]
 8009abe:	1c58      	adds	r0, r3, #1
 8009ac0:	d00e      	beq.n	8009ae0 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009ac2:	480d      	ldr	r0, [pc, #52]	; (8009af8 <xTaskCheckForTimeOut+0x74>)
 8009ac4:	682e      	ldr	r6, [r5, #0]
 8009ac6:	6800      	ldr	r0, [r0, #0]
 8009ac8:	4286      	cmp	r6, r0
 8009aca:	d001      	beq.n	8009ad0 <xTaskCheckForTimeOut+0x4c>
 8009acc:	428a      	cmp	r2, r1
 8009ace:	d20e      	bcs.n	8009aee <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ad0:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d209      	bcs.n	8009aea <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8009ad6:	1a9b      	subs	r3, r3, r2
 8009ad8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ada:	4628      	mov	r0, r5
 8009adc:	f7ff ffc6 	bl	8009a6c <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8009ae0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8009ae2:	f7fe fd99 	bl	8008618 <vPortExitCritical>
}
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8009aea:	2300      	movs	r3, #0
 8009aec:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8009aee:	2401      	movs	r4, #1
 8009af0:	e7f7      	b.n	8009ae2 <xTaskCheckForTimeOut+0x5e>
 8009af2:	bf00      	nop
 8009af4:	2000bde0 	.word	0x2000bde0
 8009af8:	2000bd9c 	.word	0x2000bd9c

08009afc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009afc:	2201      	movs	r2, #1
 8009afe:	4b01      	ldr	r3, [pc, #4]	; (8009b04 <vTaskMissedYield+0x8>)
 8009b00:	601a      	str	r2, [r3, #0]
 8009b02:	4770      	bx	lr
 8009b04:	2000bde4 	.word	0x2000bde4

08009b08 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009b08:	4b05      	ldr	r3, [pc, #20]	; (8009b20 <xTaskGetSchedulerState+0x18>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	b133      	cbz	r3, 8009b1c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b0e:	4b05      	ldr	r3, [pc, #20]	; (8009b24 <xTaskGetSchedulerState+0x1c>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b14:	bf0c      	ite	eq
 8009b16:	2002      	moveq	r0, #2
 8009b18:	2000      	movne	r0, #0
 8009b1a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b1c:	2001      	movs	r0, #1
	}
 8009b1e:	4770      	bx	lr
 8009b20:	2000bdb4 	.word	0x2000bdb4
 8009b24:	2000bd64 	.word	0x2000bd64

08009b28 <xTaskPriorityInherit>:
	{
 8009b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	d042      	beq.n	8009bb8 <xTaskPriorityInherit+0x90>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009b32:	4a24      	ldr	r2, [pc, #144]	; (8009bc4 <xTaskPriorityInherit+0x9c>)
 8009b34:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8009b36:	6811      	ldr	r1, [r2, #0]
 8009b38:	4617      	mov	r7, r2
 8009b3a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8009b3c:	428b      	cmp	r3, r1
 8009b3e:	d232      	bcs.n	8009ba6 <xTaskPriorityInherit+0x7e>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b40:	2614      	movs	r6, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b42:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b44:	4d20      	ldr	r5, [pc, #128]	; (8009bc8 <xTaskPriorityInherit+0xa0>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b46:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b48:	bfa8      	it	ge
 8009b4a:	683a      	ldrge	r2, [r7, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b4c:	fb06 5303 	mla	r3, r6, r3, r5
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b50:	bfa2      	ittt	ge
 8009b52:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8009b54:	f1c2 0207 	rsbge	r2, r2, #7
 8009b58:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009b5a:	6942      	ldr	r2, [r0, #20]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d12d      	bne.n	8009bbc <xTaskPriorityInherit+0x94>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b60:	f100 0804 	add.w	r8, r0, #4
 8009b64:	4640      	mov	r0, r8
 8009b66:	f7fe fccc 	bl	8008502 <uxListRemove>
 8009b6a:	4b18      	ldr	r3, [pc, #96]	; (8009bcc <xTaskPriorityInherit+0xa4>)
 8009b6c:	b948      	cbnz	r0, 8009b82 <xTaskPriorityInherit+0x5a>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8009b6e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009b70:	4346      	muls	r6, r0
 8009b72:	59aa      	ldr	r2, [r5, r6]
 8009b74:	b92a      	cbnz	r2, 8009b82 <xTaskPriorityInherit+0x5a>
 8009b76:	2101      	movs	r1, #1
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	4081      	lsls	r1, r0
 8009b7c:	ea22 0201 	bic.w	r2, r2, r1
 8009b80:	601a      	str	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009b82:	683a      	ldr	r2, [r7, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009b84:	6819      	ldr	r1, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009b86:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009b88:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009b8a:	2401      	movs	r4, #1
 8009b8c:	fa04 f002 	lsl.w	r0, r4, r2
 8009b90:	4308      	orrs	r0, r1
 8009b92:	6018      	str	r0, [r3, #0]
 8009b94:	2014      	movs	r0, #20
 8009b96:	4641      	mov	r1, r8
 8009b98:	fb00 5002 	mla	r0, r0, r2, r5
 8009b9c:	f7fe fc8e 	bl	80084bc <vListInsertEnd>
				xReturn = pdTRUE;
 8009ba0:	2001      	movs	r0, #1
	}
 8009ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009ba6:	6813      	ldr	r3, [r2, #0]
 8009ba8:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8009baa:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8009bac:	42a0      	cmp	r0, r4
 8009bae:	bf2c      	ite	cs
 8009bb0:	2000      	movcs	r0, #0
 8009bb2:	2001      	movcc	r0, #1
 8009bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return xReturn;
 8009bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc0:	62c3      	str	r3, [r0, #44]	; 0x2c
 8009bc2:	e7ed      	b.n	8009ba0 <xTaskPriorityInherit+0x78>
 8009bc4:	2000bcc0 	.word	0x2000bcc0
 8009bc8:	2000bccc 	.word	0x2000bccc
 8009bcc:	2000bd6c 	.word	0x2000bd6c

08009bd0 <xTaskPriorityDisinherit>:
	{
 8009bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	b908      	cbnz	r0, 8009bda <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8009bda:	4b22      	ldr	r3, [pc, #136]	; (8009c64 <xTaskPriorityDisinherit+0x94>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4298      	cmp	r0, r3
 8009be0:	d008      	beq.n	8009bf4 <xTaskPriorityDisinherit+0x24>
 8009be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be6:	f383 8811 	msr	BASEPRI, r3
 8009bea:	f3bf 8f6f 	isb	sy
 8009bee:	f3bf 8f4f 	dsb	sy
 8009bf2:	e7fe      	b.n	8009bf2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8009bf4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8009bf6:	b943      	cbnz	r3, 8009c0a <xTaskPriorityDisinherit+0x3a>
 8009bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bfc:	f383 8811 	msr	BASEPRI, r3
 8009c00:	f3bf 8f6f 	isb	sy
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	e7fe      	b.n	8009c08 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c0a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009c0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8009c0e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c10:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8009c12:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c14:	d0df      	beq.n	8009bd6 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1dd      	bne.n	8009bd6 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c1a:	1d05      	adds	r5, r0, #4
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	f7fe fc70 	bl	8008502 <uxListRemove>
 8009c22:	4e11      	ldr	r6, [pc, #68]	; (8009c68 <xTaskPriorityDisinherit+0x98>)
 8009c24:	4a11      	ldr	r2, [pc, #68]	; (8009c6c <xTaskPriorityDisinherit+0x9c>)
 8009c26:	b950      	cbnz	r0, 8009c3e <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009c28:	2114      	movs	r1, #20
 8009c2a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009c2c:	4379      	muls	r1, r7
 8009c2e:	5873      	ldr	r3, [r6, r1]
 8009c30:	b92b      	cbnz	r3, 8009c3e <xTaskPriorityDisinherit+0x6e>
 8009c32:	2001      	movs	r0, #1
 8009c34:	6813      	ldr	r3, [r2, #0]
 8009c36:	40b8      	lsls	r0, r7
 8009c38:	ea23 0300 	bic.w	r3, r3, r0
 8009c3c:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009c3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c40:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009c44:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c46:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8009c48:	2401      	movs	r4, #1
 8009c4a:	6811      	ldr	r1, [r2, #0]
 8009c4c:	fa04 f003 	lsl.w	r0, r4, r3
 8009c50:	4308      	orrs	r0, r1
 8009c52:	6010      	str	r0, [r2, #0]
 8009c54:	2014      	movs	r0, #20
 8009c56:	4629      	mov	r1, r5
 8009c58:	fb00 6003 	mla	r0, r0, r3, r6
 8009c5c:	f7fe fc2e 	bl	80084bc <vListInsertEnd>
					xReturn = pdTRUE;
 8009c60:	4620      	mov	r0, r4
	}
 8009c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c64:	2000bcc0 	.word	0x2000bcc0
 8009c68:	2000bccc 	.word	0x2000bccc
 8009c6c:	2000bd6c 	.word	0x2000bd6c

08009c70 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8009c72:	4604      	mov	r4, r0
 8009c74:	2800      	cmp	r0, #0
 8009c76:	d04b      	beq.n	8009d10 <vTaskPriorityDisinheritAfterTimeout+0xa0>
			configASSERT( pxTCB->uxMutexesHeld );
 8009c78:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8009c7a:	b942      	cbnz	r2, 8009c8e <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8009c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	e7fe      	b.n	8009c8c <vTaskPriorityDisinheritAfterTimeout+0x1c>
 8009c8e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009c90:	4299      	cmp	r1, r3
 8009c92:	bf38      	it	cc
 8009c94:	4619      	movcc	r1, r3
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009c96:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8009c98:	428b      	cmp	r3, r1
 8009c9a:	d039      	beq.n	8009d10 <vTaskPriorityDisinheritAfterTimeout+0xa0>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009c9c:	2a01      	cmp	r2, #1
 8009c9e:	d137      	bne.n	8009d10 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					configASSERT( pxTCB != pxCurrentTCB );
 8009ca0:	4a1c      	ldr	r2, [pc, #112]	; (8009d14 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8009ca2:	6812      	ldr	r2, [r2, #0]
 8009ca4:	4290      	cmp	r0, r2
 8009ca6:	d108      	bne.n	8009cba <vTaskPriorityDisinheritAfterTimeout+0x4a>
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	f383 8811 	msr	BASEPRI, r3
 8009cb0:	f3bf 8f6f 	isb	sy
 8009cb4:	f3bf 8f4f 	dsb	sy
 8009cb8:	e7fe      	b.n	8009cb8 <vTaskPriorityDisinheritAfterTimeout+0x48>
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009cba:	2614      	movs	r6, #20
 8009cbc:	4d16      	ldr	r5, [pc, #88]	; (8009d18 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009cbe:	6982      	ldr	r2, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009cc0:	fb06 5303 	mla	r3, r6, r3, r5
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009cc4:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009cc6:	6942      	ldr	r2, [r0, #20]
					pxTCB->uxPriority = uxPriorityToUse;
 8009cc8:	62c1      	str	r1, [r0, #44]	; 0x2c
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cca:	bfa4      	itt	ge
 8009ccc:	f1c1 0107 	rsbge	r1, r1, #7
 8009cd0:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d11c      	bne.n	8009d10 <vTaskPriorityDisinheritAfterTimeout+0xa0>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cd6:	1d07      	adds	r7, r0, #4
 8009cd8:	4638      	mov	r0, r7
 8009cda:	f7fe fc12 	bl	8008502 <uxListRemove>
 8009cde:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009ce0:	4c0e      	ldr	r4, [pc, #56]	; (8009d1c <vTaskPriorityDisinheritAfterTimeout+0xac>)
 8009ce2:	b940      	cbnz	r0, 8009cf6 <vTaskPriorityDisinheritAfterTimeout+0x86>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009ce4:	4356      	muls	r6, r2
 8009ce6:	59ab      	ldr	r3, [r5, r6]
 8009ce8:	b92b      	cbnz	r3, 8009cf6 <vTaskPriorityDisinheritAfterTimeout+0x86>
 8009cea:	2101      	movs	r1, #1
 8009cec:	6823      	ldr	r3, [r4, #0]
 8009cee:	4091      	lsls	r1, r2
 8009cf0:	ea23 0301 	bic.w	r3, r3, r1
 8009cf4:	6023      	str	r3, [r4, #0]
						prvAddTaskToReadyList( pxTCB );
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	2014      	movs	r0, #20
 8009cfa:	6821      	ldr	r1, [r4, #0]
 8009cfc:	4093      	lsls	r3, r2
 8009cfe:	430b      	orrs	r3, r1
 8009d00:	6023      	str	r3, [r4, #0]
 8009d02:	4639      	mov	r1, r7
 8009d04:	fb00 5002 	mla	r0, r0, r2, r5
	}
 8009d08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 8009d0c:	f7fe bbd6 	b.w	80084bc <vListInsertEnd>
 8009d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d12:	bf00      	nop
 8009d14:	2000bcc0 	.word	0x2000bcc0
 8009d18:	2000bccc 	.word	0x2000bccc
 8009d1c:	2000bd6c 	.word	0x2000bd6c

08009d20 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8009d20:	4b04      	ldr	r3, [pc, #16]	; (8009d34 <pvTaskIncrementMutexHeldCount+0x14>)
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	b11a      	cbz	r2, 8009d2e <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8009d26:	6819      	ldr	r1, [r3, #0]
 8009d28:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8009d2a:	3201      	adds	r2, #1
 8009d2c:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8009d2e:	6818      	ldr	r0, [r3, #0]
	}
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop
 8009d34:	2000bcc0 	.word	0x2000bcc0

08009d38 <tcpip_thread>:
tcpip_thread(void *arg)
{
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 8009d38:	4b1d      	ldr	r3, [pc, #116]	; (8009db0 <tcpip_thread+0x78>)
{
 8009d3a:	b507      	push	{r0, r1, r2, lr}
  if (tcpip_init_done != NULL) {
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	b113      	cbz	r3, 8009d46 <tcpip_thread+0xe>
    tcpip_init_done(tcpip_init_done_arg);
 8009d40:	4a1c      	ldr	r2, [pc, #112]	; (8009db4 <tcpip_thread+0x7c>)
 8009d42:	6810      	ldr	r0, [r2, #0]
 8009d44:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 8009d46:	481c      	ldr	r0, [pc, #112]	; (8009db8 <tcpip_thread+0x80>)
 8009d48:	f005 fd57 	bl	800f7fa <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 8009d4c:	4d1a      	ldr	r5, [pc, #104]	; (8009db8 <tcpip_thread+0x80>)
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8009d4e:	4e1b      	ldr	r6, [pc, #108]	; (8009dbc <tcpip_thread+0x84>)
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009d50:	4c1b      	ldr	r4, [pc, #108]	; (8009dc0 <tcpip_thread+0x88>)
    UNLOCK_TCPIP_CORE();
 8009d52:	4628      	mov	r0, r5
 8009d54:	f005 fd56 	bl	800f804 <sys_mutex_unlock>
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8009d58:	a901      	add	r1, sp, #4
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f005 fb5c 	bl	800f418 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 8009d60:	4628      	mov	r0, r5
 8009d62:	f005 fd4a 	bl	800f7fa <sys_mutex_lock>
    if (msg == NULL) {
 8009d66:	9b01      	ldr	r3, [sp, #4]
 8009d68:	b933      	cbnz	r3, 8009d78 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009d6a:	4623      	mov	r3, r4
 8009d6c:	2269      	movs	r2, #105	; 0x69
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009d6e:	4915      	ldr	r1, [pc, #84]	; (8009dc4 <tcpip_thread+0x8c>)
 8009d70:	4815      	ldr	r0, [pc, #84]	; (8009dc8 <tcpip_thread+0x90>)
 8009d72:	f005 fde3 	bl	800f93c <iprintf>
      break;
 8009d76:	e7ec      	b.n	8009d52 <tcpip_thread+0x1a>
    switch (msg->type) {
 8009d78:	781a      	ldrb	r2, [r3, #0]
 8009d7a:	2a03      	cmp	r2, #3
 8009d7c:	d00b      	beq.n	8009d96 <tcpip_thread+0x5e>
 8009d7e:	2a04      	cmp	r2, #4
 8009d80:	d00f      	beq.n	8009da2 <tcpip_thread+0x6a>
 8009d82:	2a02      	cmp	r2, #2
 8009d84:	d111      	bne.n	8009daa <tcpip_thread+0x72>
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 8009d86:	1d18      	adds	r0, r3, #4
 8009d88:	c807      	ldmia	r0, {r0, r1, r2}
 8009d8a:	4790      	blx	r2
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009d8c:	2009      	movs	r0, #9
 8009d8e:	9901      	ldr	r1, [sp, #4]
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8009d90:	f001 fd04 	bl	800b79c <memp_free>
      break;
 8009d94:	e7dd      	b.n	8009d52 <tcpip_thread+0x1a>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009d96:	6898      	ldr	r0, [r3, #8]
 8009d98:	685a      	ldr	r2, [r3, #4]
 8009d9a:	4790      	blx	r2
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8009d9c:	9901      	ldr	r1, [sp, #4]
 8009d9e:	2008      	movs	r0, #8
 8009da0:	e7f6      	b.n	8009d90 <tcpip_thread+0x58>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009da2:	685a      	ldr	r2, [r3, #4]
 8009da4:	6898      	ldr	r0, [r3, #8]
 8009da6:	4790      	blx	r2
      break;
 8009da8:	e7d3      	b.n	8009d52 <tcpip_thread+0x1a>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009daa:	4623      	mov	r3, r4
 8009dac:	229b      	movs	r2, #155	; 0x9b
 8009dae:	e7de      	b.n	8009d6e <tcpip_thread+0x36>
 8009db0:	2000bdec 	.word	0x2000bdec
 8009db4:	2000bdf0 	.word	0x2000bdf0
 8009db8:	2000fbfc 	.word	0x2000fbfc
 8009dbc:	2000bde8 	.word	0x2000bde8
 8009dc0:	080124ce 	.word	0x080124ce
 8009dc4:	080124fe 	.word	0x080124fe
 8009dc8:	0801243d 	.word	0x0801243d

08009dcc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8009dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dce:	4607      	mov	r7, r0
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8009dd0:	4810      	ldr	r0, [pc, #64]	; (8009e14 <tcpip_inpkt+0x48>)
{
 8009dd2:	460e      	mov	r6, r1
 8009dd4:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8009dd6:	f005 fcef 	bl	800f7b8 <sys_mbox_valid>
 8009dda:	b928      	cbnz	r0, 8009de8 <tcpip_inpkt+0x1c>
 8009ddc:	4b0e      	ldr	r3, [pc, #56]	; (8009e18 <tcpip_inpkt+0x4c>)
 8009dde:	22b5      	movs	r2, #181	; 0xb5
 8009de0:	490e      	ldr	r1, [pc, #56]	; (8009e1c <tcpip_inpkt+0x50>)
 8009de2:	480f      	ldr	r0, [pc, #60]	; (8009e20 <tcpip_inpkt+0x54>)
 8009de4:	f005 fdaa 	bl	800f93c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8009de8:	2009      	movs	r0, #9
 8009dea:	f001 fcbb 	bl	800b764 <memp_malloc>
  if (msg == NULL) {
 8009dee:	4604      	mov	r4, r0
 8009df0:	b168      	cbz	r0, 8009e0e <tcpip_inpkt+0x42>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 8009df2:	2302      	movs	r3, #2
  msg->msg.inp.p = p;
 8009df4:	6047      	str	r7, [r0, #4]
  msg->type = TCPIP_MSG_INPKT;
 8009df6:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 8009df8:	6086      	str	r6, [r0, #8]
  msg->msg.inp.input_fn = input_fn;
 8009dfa:	60c5      	str	r5, [r0, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8009dfc:	4601      	mov	r1, r0
 8009dfe:	4805      	ldr	r0, [pc, #20]	; (8009e14 <tcpip_inpkt+0x48>)
 8009e00:	f005 fcae 	bl	800f760 <sys_mbox_trypost>
 8009e04:	b128      	cbz	r0, 8009e12 <tcpip_inpkt+0x46>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009e06:	4621      	mov	r1, r4
 8009e08:	2009      	movs	r0, #9
 8009e0a:	f001 fcc7 	bl	800b79c <memp_free>
    return ERR_MEM;
 8009e0e:	f04f 30ff 	mov.w	r0, #4294967295
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8009e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e14:	2000bde8 	.word	0x2000bde8
 8009e18:	080124ce 	.word	0x080124ce
 8009e1c:	080124c1 	.word	0x080124c1
 8009e20:	0801243d 	.word	0x0801243d

08009e24 <tcpip_input>:
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8009e24:	f891 3033 	ldrb.w	r3, [r1, #51]	; 0x33
 8009e28:	f013 0f18 	tst.w	r3, #24
    return tcpip_inpkt(p, inp, ethernet_input);
 8009e2c:	bf14      	ite	ne
 8009e2e:	4a02      	ldrne	r2, [pc, #8]	; (8009e38 <tcpip_input+0x14>)
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 8009e30:	4a02      	ldreq	r2, [pc, #8]	; (8009e3c <tcpip_input+0x18>)
 8009e32:	f7ff bfcb 	b.w	8009dcc <tcpip_inpkt>
 8009e36:	bf00      	nop
 8009e38:	0800f61d 	.word	0x0800f61d
 8009e3c:	0800a881 	.word	0x0800a881

08009e40 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 8009e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e42:	4607      	mov	r7, r0
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8009e44:	4812      	ldr	r0, [pc, #72]	; (8009e90 <tcpip_callback_with_block+0x50>)
{
 8009e46:	460e      	mov	r6, r1
 8009e48:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8009e4a:	f005 fcb5 	bl	800f7b8 <sys_mbox_valid>
 8009e4e:	b928      	cbnz	r0, 8009e5c <tcpip_callback_with_block+0x1c>
 8009e50:	4b10      	ldr	r3, [pc, #64]	; (8009e94 <tcpip_callback_with_block+0x54>)
 8009e52:	22ee      	movs	r2, #238	; 0xee
 8009e54:	4910      	ldr	r1, [pc, #64]	; (8009e98 <tcpip_callback_with_block+0x58>)
 8009e56:	4811      	ldr	r0, [pc, #68]	; (8009e9c <tcpip_callback_with_block+0x5c>)
 8009e58:	f005 fd70 	bl	800f93c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8009e5c:	2008      	movs	r0, #8
 8009e5e:	f001 fc81 	bl	800b764 <memp_malloc>
  if (msg == NULL) {
 8009e62:	4604      	mov	r4, r0
 8009e64:	b188      	cbz	r0, 8009e8a <tcpip_callback_with_block+0x4a>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8009e66:	2303      	movs	r3, #3
  msg->msg.cb.function = function;
 8009e68:	6047      	str	r7, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 8009e6a:	7003      	strb	r3, [r0, #0]
  msg->msg.cb.ctx = ctx;
 8009e6c:	6086      	str	r6, [r0, #8]
  if (block) {
    sys_mbox_post(&mbox, msg);
 8009e6e:	4601      	mov	r1, r0
 8009e70:	4807      	ldr	r0, [pc, #28]	; (8009e90 <tcpip_callback_with_block+0x50>)
  if (block) {
 8009e72:	b11d      	cbz	r5, 8009e7c <tcpip_callback_with_block+0x3c>
    sys_mbox_post(&mbox, msg);
 8009e74:	f005 fc68 	bl	800f748 <sys_mbox_post>
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
      memp_free(MEMP_TCPIP_MSG_API, msg);
      return ERR_MEM;
    }
  }
  return ERR_OK;
 8009e78:	2000      	movs	r0, #0
 8009e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 8009e7c:	f005 fc70 	bl	800f760 <sys_mbox_trypost>
 8009e80:	b128      	cbz	r0, 8009e8e <tcpip_callback_with_block+0x4e>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8009e82:	4621      	mov	r1, r4
 8009e84:	2008      	movs	r0, #8
 8009e86:	f001 fc89 	bl	800b79c <memp_free>
    return ERR_MEM;
 8009e8a:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e90:	2000bde8 	.word	0x2000bde8
 8009e94:	080124ce 	.word	0x080124ce
 8009e98:	080124c1 	.word	0x080124c1
 8009e9c:	0801243d 	.word	0x0801243d

08009ea0 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8009ea0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ea2:	4605      	mov	r5, r0
 8009ea4:	460c      	mov	r4, r1
  lwip_init();
 8009ea6:	f000 f840 	bl	8009f2a <lwip_init>

  tcpip_init_done = initfunc;
 8009eaa:	4b13      	ldr	r3, [pc, #76]	; (8009ef8 <tcpip_init+0x58>)
  tcpip_init_done_arg = arg;
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009eac:	2106      	movs	r1, #6
  tcpip_init_done = initfunc;
 8009eae:	601d      	str	r5, [r3, #0]
  tcpip_init_done_arg = arg;
 8009eb0:	4b12      	ldr	r3, [pc, #72]	; (8009efc <tcpip_init+0x5c>)
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009eb2:	4813      	ldr	r0, [pc, #76]	; (8009f00 <tcpip_init+0x60>)
  tcpip_init_done_arg = arg;
 8009eb4:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009eb6:	f005 fc35 	bl	800f724 <sys_mbox_new>
 8009eba:	b130      	cbz	r0, 8009eca <tcpip_init+0x2a>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8009ebc:	4b11      	ldr	r3, [pc, #68]	; (8009f04 <tcpip_init+0x64>)
 8009ebe:	f240 12d5 	movw	r2, #469	; 0x1d5
 8009ec2:	4911      	ldr	r1, [pc, #68]	; (8009f08 <tcpip_init+0x68>)
 8009ec4:	4811      	ldr	r0, [pc, #68]	; (8009f0c <tcpip_init+0x6c>)
 8009ec6:	f005 fd39 	bl	800f93c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8009eca:	4811      	ldr	r0, [pc, #68]	; (8009f10 <tcpip_init+0x70>)
 8009ecc:	f005 fc86 	bl	800f7dc <sys_mutex_new>
 8009ed0:	b130      	cbz	r0, 8009ee0 <tcpip_init+0x40>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8009ed2:	4b0c      	ldr	r3, [pc, #48]	; (8009f04 <tcpip_init+0x64>)
 8009ed4:	f240 12d9 	movw	r2, #473	; 0x1d9
 8009ed8:	490e      	ldr	r1, [pc, #56]	; (8009f14 <tcpip_init+0x74>)
 8009eda:	480c      	ldr	r0, [pc, #48]	; (8009f0c <tcpip_init+0x6c>)
 8009edc:	f005 fd2e 	bl	800f93c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	9300      	str	r3, [sp, #0]
 8009ee6:	490c      	ldr	r1, [pc, #48]	; (8009f18 <tcpip_init+0x78>)
 8009ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009eec:	480b      	ldr	r0, [pc, #44]	; (8009f1c <tcpip_init+0x7c>)
 8009eee:	f005 fc8c 	bl	800f80a <sys_thread_new>
}
 8009ef2:	b003      	add	sp, #12
 8009ef4:	bd30      	pop	{r4, r5, pc}
 8009ef6:	bf00      	nop
 8009ef8:	2000bdec 	.word	0x2000bdec
 8009efc:	2000bdf0 	.word	0x2000bdf0
 8009f00:	2000bde8 	.word	0x2000bde8
 8009f04:	080124ce 	.word	0x080124ce
 8009f08:	08012470 	.word	0x08012470
 8009f0c:	0801243d 	.word	0x0801243d
 8009f10:	2000fbfc 	.word	0x2000fbfc
 8009f14:	08012493 	.word	0x08012493
 8009f18:	08009d39 	.word	0x08009d39
 8009f1c:	080124b4 	.word	0x080124b4

08009f20 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return (u16_t)PP_HTONS(n);
 8009f20:	ba40      	rev16	r0, r0
}
 8009f22:	b280      	uxth	r0, r0
 8009f24:	4770      	bx	lr

08009f26 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return (u32_t)PP_HTONL(n);
}
 8009f26:	ba00      	rev	r0, r0
 8009f28:	4770      	bx	lr

08009f2a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8009f2a:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8009f2c:	f005 fc4a 	bl	800f7c4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8009f30:	f001 f9a4 	bl	800b27c <mem_init>
  memp_init();
 8009f34:	f001 fc08 	bl	800b748 <memp_init>
  pbuf_init();
  netif_init();
 8009f38:	f001 fc53 	bl	800b7e2 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8009f3c:	f005 fabe 	bl	800f4bc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8009f40:	f002 f92e 	bl	800c1a0 <tcp_init>
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 8009f44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 8009f48:	f005 ba3c 	b.w	800f3c4 <sys_timeouts_init>

08009f4c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8009f4c:	b570      	push	{r4, r5, r6, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8009f4e:	2618      	movs	r6, #24
 8009f50:	4346      	muls	r6, r0
 8009f52:	4c07      	ldr	r4, [pc, #28]	; (8009f70 <etharp_free_entry+0x24>)
{
 8009f54:	4605      	mov	r5, r0
  if (arp_table[i].q != NULL) {
 8009f56:	59a0      	ldr	r0, [r4, r6]
 8009f58:	b118      	cbz	r0, 8009f62 <etharp_free_entry+0x16>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8009f5a:	f001 fde3 	bl	800bb24 <pbuf_free>
    arp_table[i].q = NULL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	51a3      	str	r3, [r4, r6]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8009f62:	2318      	movs	r3, #24
 8009f64:	fb03 4405 	mla	r4, r3, r5, r4
 8009f68:	2300      	movs	r3, #0
 8009f6a:	7523      	strb	r3, [r4, #20]
 8009f6c:	bd70      	pop	{r4, r5, r6, pc}
 8009f6e:	bf00      	nop
 8009f70:	2000bdf4 	.word	0x2000bdf4

08009f74 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8009f74:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f78:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009f7a:	4689      	mov	r9, r1
 8009f7c:	4692      	mov	sl, r2
 8009f7e:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8009f80:	4607      	mov	r7, r0
 8009f82:	b930      	cbnz	r0, 8009f92 <etharp_raw+0x1e>
 8009f84:	4b2c      	ldr	r3, [pc, #176]	; (800a038 <etharp_raw+0xc4>)
 8009f86:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8009f8a:	492c      	ldr	r1, [pc, #176]	; (800a03c <etharp_raw+0xc8>)
 8009f8c:	482c      	ldr	r0, [pc, #176]	; (800a040 <etharp_raw+0xcc>)
 8009f8e:	f005 fcd5 	bl	800f93c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8009f92:	2200      	movs	r2, #0
 8009f94:	211c      	movs	r1, #28
 8009f96:	2002      	movs	r0, #2
 8009f98:	f001 fe2e 	bl	800bbf8 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8009f9c:	4606      	mov	r6, r0
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d047      	beq.n	800a032 <etharp_raw+0xbe>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8009fa2:	8943      	ldrh	r3, [r0, #10]
 8009fa4:	2b1b      	cmp	r3, #27
 8009fa6:	d806      	bhi.n	8009fb6 <etharp_raw+0x42>
 8009fa8:	4b23      	ldr	r3, [pc, #140]	; (800a038 <etharp_raw+0xc4>)
 8009faa:	f240 4264 	movw	r2, #1124	; 0x464
 8009fae:	4925      	ldr	r1, [pc, #148]	; (800a044 <etharp_raw+0xd0>)
 8009fb0:	4823      	ldr	r0, [pc, #140]	; (800a040 <etharp_raw+0xcc>)
 8009fb2:	f005 fcc3 	bl	800f93c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8009fb6:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
  hdr = (struct etharp_hdr *)p->payload;
 8009fba:	6874      	ldr	r4, [r6, #4]
  hdr->opcode = lwip_htons(opcode);
 8009fbc:	f7ff ffb0 	bl	8009f20 <lwip_htons>
 8009fc0:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8009fc2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009fc6:	2b06      	cmp	r3, #6
 8009fc8:	d006      	beq.n	8009fd8 <etharp_raw+0x64>
 8009fca:	4b1b      	ldr	r3, [pc, #108]	; (800a038 <etharp_raw+0xc4>)
 8009fcc:	f240 426b 	movw	r2, #1131	; 0x46b
 8009fd0:	491d      	ldr	r1, [pc, #116]	; (800a048 <etharp_raw+0xd4>)
 8009fd2:	481b      	ldr	r0, [pc, #108]	; (800a040 <etharp_raw+0xcc>)
 8009fd4:	f005 fcb2 	bl	800f93c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8009fd8:	f8d8 3000 	ldr.w	r3, [r8]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8009fdc:	464a      	mov	r2, r9
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8009fde:	60a3      	str	r3, [r4, #8]
 8009fe0:	f8b8 3004 	ldrh.w	r3, [r8, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8009fe4:	4631      	mov	r1, r6
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8009fe6:	81a3      	strh	r3, [r4, #12]
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8009fe8:	682b      	ldr	r3, [r5, #0]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8009fea:	4638      	mov	r0, r7
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8009fec:	f8c4 3012 	str.w	r3, [r4, #18]
 8009ff0:	88ab      	ldrh	r3, [r5, #4]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8009ff2:	2500      	movs	r5, #0
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8009ff4:	82e3      	strh	r3, [r4, #22]
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8009ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f8c4 300e 	str.w	r3, [r4, #14]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8009ffe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a000:	681b      	ldr	r3, [r3, #0]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800a002:	7025      	strb	r5, [r4, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800a004:	61a3      	str	r3, [r4, #24]
  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800a006:	2301      	movs	r3, #1
 800a008:	7063      	strb	r3, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800a00a:	2308      	movs	r3, #8
 800a00c:	70a3      	strb	r3, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 800a00e:	2306      	movs	r3, #6
 800a010:	7123      	strb	r3, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800a012:	2304      	movs	r3, #4
 800a014:	7163      	strb	r3, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800a016:	f640 0306 	movw	r3, #2054	; 0x806
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800a01a:	70e5      	strb	r5, [r4, #3]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800a01c:	9300      	str	r3, [sp, #0]
 800a01e:	4653      	mov	r3, sl
 800a020:	f005 fb48 	bl	800f6b4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800a024:	4630      	mov	r0, r6
 800a026:	f001 fd7d 	bl	800bb24 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 800a02a:	4628      	mov	r0, r5
}
 800a02c:	b002      	add	sp, #8
 800a02e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return ERR_MEM;
 800a032:	f04f 30ff 	mov.w	r0, #4294967295
 800a036:	e7f9      	b.n	800a02c <etharp_raw+0xb8>
 800a038:	08012611 	.word	0x08012611
 800a03c:	0801242f 	.word	0x0801242f
 800a040:	0801243d 	.word	0x0801243d
 800a044:	08012648 	.word	0x08012648
 800a048:	08012679 	.word	0x08012679

0800a04c <etharp_find_entry.isra.0>:
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800a04c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s8_t old_queue = ARP_TABLE_SIZE;
 800a050:	220a      	movs	r2, #10
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800a052:	4605      	mov	r5, r0
 800a054:	2000      	movs	r0, #0
 800a056:	4b3d      	ldr	r3, [pc, #244]	; (800a14c <etharp_find_entry.isra.0+0x100>)
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800a058:	4694      	mov	ip, r2
 800a05a:	4614      	mov	r4, r2
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800a05c:	4681      	mov	r9, r0
 800a05e:	4680      	mov	r8, r0
 800a060:	4683      	mov	fp, r0
  s8_t empty = ARP_TABLE_SIZE;
 800a062:	4696      	mov	lr, r2
 800a064:	461e      	mov	r6, r3
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
 800a066:	9101      	str	r1, [sp, #4]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800a068:	f1be 0f0a 	cmp.w	lr, #10
    u8_t state = arp_table[i].state;
 800a06c:	7d1f      	ldrb	r7, [r3, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800a06e:	d112      	bne.n	800a096 <etharp_find_entry.isra.0+0x4a>
 800a070:	b99f      	cbnz	r7, 800a09a <etharp_find_entry.isra.0+0x4e>
      empty = i;
 800a072:	fa4f fe80 	sxtb.w	lr, r0
 800a076:	3001      	adds	r0, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a078:	280a      	cmp	r0, #10
 800a07a:	f103 0318 	add.w	r3, r3, #24
 800a07e:	d1f3      	bne.n	800a068 <etharp_find_entry.isra.0+0x1c>
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800a080:	9b01      	ldr	r3, [sp, #4]
 800a082:	0799      	lsls	r1, r3, #30
 800a084:	d404      	bmi.n	800a090 <etharp_find_entry.isra.0+0x44>
 800a086:	f1be 0f0a 	cmp.w	lr, #10
 800a08a:	d11c      	bne.n	800a0c6 <etharp_find_entry.isra.0+0x7a>
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800a08c:	07db      	lsls	r3, r3, #31
 800a08e:	d435      	bmi.n	800a0fc <etharp_find_entry.isra.0+0xb0>
    return (s8_t)ERR_MEM;
 800a090:	f04f 30ff 	mov.w	r0, #4294967295
 800a094:	e009      	b.n	800a0aa <etharp_find_entry.isra.0+0x5e>
    } else if (state != ETHARP_STATE_EMPTY) {
 800a096:	2f00      	cmp	r7, #0
 800a098:	d0ed      	beq.n	800a076 <etharp_find_entry.isra.0+0x2a>
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800a09a:	2d00      	cmp	r5, #0
 800a09c:	d04a      	beq.n	800a134 <etharp_find_entry.isra.0+0xe8>
 800a09e:	6829      	ldr	r1, [r5, #0]
 800a0a0:	468a      	mov	sl, r1
 800a0a2:	6859      	ldr	r1, [r3, #4]
 800a0a4:	458a      	cmp	sl, r1
 800a0a6:	d145      	bne.n	800a134 <etharp_find_entry.isra.0+0xe8>
        return i;
 800a0a8:	b240      	sxtb	r0, r0
}
 800a0aa:	b003      	add	sp, #12
 800a0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 800a0b0:	45c2      	cmp	sl, r8
 800a0b2:	d3e0      	bcc.n	800a076 <etharp_find_entry.isra.0+0x2a>
            old_pending = i;
 800a0b4:	fa4f fc80 	sxtb.w	ip, r0
 800a0b8:	46d0      	mov	r8, sl
 800a0ba:	e7dc      	b.n	800a076 <etharp_find_entry.isra.0+0x2a>
          if (arp_table[i].ctime >= age_stable) {
 800a0bc:	45ca      	cmp	sl, r9
            old_stable = i;
 800a0be:	bf24      	itt	cs
 800a0c0:	b244      	sxtbcs	r4, r0
 800a0c2:	46d1      	movcs	r9, sl
 800a0c4:	e7d7      	b.n	800a076 <etharp_find_entry.isra.0+0x2a>
    i = empty;
 800a0c6:	fa5f f78e 	uxtb.w	r7, lr
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800a0ca:	2318      	movs	r3, #24
 800a0cc:	fb03 6307 	mla	r3, r3, r7, r6
 800a0d0:	7d1b      	ldrb	r3, [r3, #20]
 800a0d2:	b133      	cbz	r3, 800a0e2 <etharp_find_entry.isra.0+0x96>
 800a0d4:	4b1e      	ldr	r3, [pc, #120]	; (800a150 <etharp_find_entry.isra.0+0x104>)
 800a0d6:	f240 1287 	movw	r2, #391	; 0x187
 800a0da:	491e      	ldr	r1, [pc, #120]	; (800a154 <etharp_find_entry.isra.0+0x108>)
 800a0dc:	481e      	ldr	r0, [pc, #120]	; (800a158 <etharp_find_entry.isra.0+0x10c>)
 800a0de:	f005 fc2d 	bl	800f93c <iprintf>
  if (ipaddr != NULL) {
 800a0e2:	b125      	cbz	r5, 800a0ee <etharp_find_entry.isra.0+0xa2>
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800a0e4:	2318      	movs	r3, #24
 800a0e6:	fb03 6307 	mla	r3, r3, r7, r6
 800a0ea:	682a      	ldr	r2, [r5, #0]
 800a0ec:	605a      	str	r2, [r3, #4]
  arp_table[i].ctime = 0;
 800a0ee:	2318      	movs	r3, #24
 800a0f0:	fb03 6607 	mla	r6, r3, r7, r6
 800a0f4:	2300      	movs	r3, #0
  return (err_t)i;
 800a0f6:	b278      	sxtb	r0, r7
  arp_table[i].ctime = 0;
 800a0f8:	8273      	strh	r3, [r6, #18]
 800a0fa:	e7d6      	b.n	800a0aa <etharp_find_entry.isra.0+0x5e>
    if (old_stable < ARP_TABLE_SIZE) {
 800a0fc:	2c0a      	cmp	r4, #10
 800a0fe:	d00f      	beq.n	800a120 <etharp_find_entry.isra.0+0xd4>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800a100:	2318      	movs	r3, #24
      i = old_stable;
 800a102:	b2e7      	uxtb	r7, r4
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800a104:	435c      	muls	r4, r3
 800a106:	5933      	ldr	r3, [r6, r4]
 800a108:	b133      	cbz	r3, 800a118 <etharp_find_entry.isra.0+0xcc>
 800a10a:	4b11      	ldr	r3, [pc, #68]	; (800a150 <etharp_find_entry.isra.0+0x104>)
 800a10c:	f240 126f 	movw	r2, #367	; 0x16f
 800a110:	4912      	ldr	r1, [pc, #72]	; (800a15c <etharp_find_entry.isra.0+0x110>)
 800a112:	4811      	ldr	r0, [pc, #68]	; (800a158 <etharp_find_entry.isra.0+0x10c>)
 800a114:	f005 fc12 	bl	800f93c <iprintf>
    etharp_free_entry(i);
 800a118:	4638      	mov	r0, r7
 800a11a:	f7ff ff17 	bl	8009f4c <etharp_free_entry>
 800a11e:	e7d4      	b.n	800a0ca <etharp_find_entry.isra.0+0x7e>
    } else if (old_pending < ARP_TABLE_SIZE) {
 800a120:	f1bc 0f0a 	cmp.w	ip, #10
 800a124:	d002      	beq.n	800a12c <etharp_find_entry.isra.0+0xe0>
      i = old_pending;
 800a126:	fa5f f78c 	uxtb.w	r7, ip
 800a12a:	e7f5      	b.n	800a118 <etharp_find_entry.isra.0+0xcc>
    } else if (old_queue < ARP_TABLE_SIZE) {
 800a12c:	2a0a      	cmp	r2, #10
 800a12e:	d0af      	beq.n	800a090 <etharp_find_entry.isra.0+0x44>
      i = old_queue;
 800a130:	b2d7      	uxtb	r7, r2
 800a132:	e7f1      	b.n	800a118 <etharp_find_entry.isra.0+0xcc>
      if (state == ETHARP_STATE_PENDING) {
 800a134:	2f01      	cmp	r7, #1
 800a136:	f8b3 a012 	ldrh.w	sl, [r3, #18]
 800a13a:	d1bf      	bne.n	800a0bc <etharp_find_entry.isra.0+0x70>
        if (arp_table[i].q != NULL) {
 800a13c:	681f      	ldr	r7, [r3, #0]
 800a13e:	2f00      	cmp	r7, #0
 800a140:	d0b6      	beq.n	800a0b0 <etharp_find_entry.isra.0+0x64>
          if (arp_table[i].ctime >= age_queue) {
 800a142:	45da      	cmp	sl, fp
 800a144:	d397      	bcc.n	800a076 <etharp_find_entry.isra.0+0x2a>
            old_queue = i;
 800a146:	b242      	sxtb	r2, r0
 800a148:	46d3      	mov	fp, sl
 800a14a:	e794      	b.n	800a076 <etharp_find_entry.isra.0+0x2a>
 800a14c:	2000bdf4 	.word	0x2000bdf4
 800a150:	08012611 	.word	0x08012611
 800a154:	08012533 	.word	0x08012533
 800a158:	0801243d 	.word	0x0801243d
 800a15c:	0801251c 	.word	0x0801251c

0800a160 <etharp_cleanup_netif>:
{
 800a160:	b570      	push	{r4, r5, r6, lr}
 800a162:	4606      	mov	r6, r0
 800a164:	2400      	movs	r4, #0
 800a166:	4d07      	ldr	r5, [pc, #28]	; (800a184 <etharp_cleanup_netif+0x24>)
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800a168:	7d2b      	ldrb	r3, [r5, #20]
 800a16a:	b12b      	cbz	r3, 800a178 <etharp_cleanup_netif+0x18>
 800a16c:	68ab      	ldr	r3, [r5, #8]
 800a16e:	42b3      	cmp	r3, r6
 800a170:	d102      	bne.n	800a178 <etharp_cleanup_netif+0x18>
      etharp_free_entry(i);
 800a172:	4620      	mov	r0, r4
 800a174:	f7ff feea 	bl	8009f4c <etharp_free_entry>
 800a178:	3401      	adds	r4, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a17a:	2c0a      	cmp	r4, #10
 800a17c:	f105 0518 	add.w	r5, r5, #24
 800a180:	d1f2      	bne.n	800a168 <etharp_cleanup_netif+0x8>
}
 800a182:	bd70      	pop	{r4, r5, r6, pc}
 800a184:	2000bdf4 	.word	0x2000bdf4

0800a188 <etharp_input>:
{
 800a188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a18c:	4680      	mov	r8, r0
 800a18e:	b086      	sub	sp, #24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800a190:	460c      	mov	r4, r1
 800a192:	b949      	cbnz	r1, 800a1a8 <etharp_input+0x20>
 800a194:	4b42      	ldr	r3, [pc, #264]	; (800a2a0 <etharp_input+0x118>)
 800a196:	f44f 7222 	mov.w	r2, #648	; 0x288
 800a19a:	4942      	ldr	r1, [pc, #264]	; (800a2a4 <etharp_input+0x11c>)
 800a19c:	4842      	ldr	r0, [pc, #264]	; (800a2a8 <etharp_input+0x120>)
 800a19e:	f005 fbcd 	bl	800f93c <iprintf>
}
 800a1a2:	b006      	add	sp, #24
 800a1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  hdr = (struct etharp_hdr *)p->payload;
 800a1a8:	6845      	ldr	r5, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800a1aa:	882b      	ldrh	r3, [r5, #0]
 800a1ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a1b0:	d108      	bne.n	800a1c4 <etharp_input+0x3c>
 800a1b2:	792b      	ldrb	r3, [r5, #4]
 800a1b4:	2b06      	cmp	r3, #6
 800a1b6:	d105      	bne.n	800a1c4 <etharp_input+0x3c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800a1b8:	796b      	ldrb	r3, [r5, #5]
 800a1ba:	2b04      	cmp	r3, #4
 800a1bc:	d102      	bne.n	800a1c4 <etharp_input+0x3c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800a1be:	886b      	ldrh	r3, [r5, #2]
 800a1c0:	2b08      	cmp	r3, #8
 800a1c2:	d003      	beq.n	800a1cc <etharp_input+0x44>
  pbuf_free(p);
 800a1c4:	4640      	mov	r0, r8
 800a1c6:	f001 fcad 	bl	800bb24 <pbuf_free>
 800a1ca:	e7ea      	b.n	800a1a2 <etharp_input+0x1a>
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800a1cc:	f8d5 300e 	ldr.w	r3, [r5, #14]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a1d0:	684e      	ldr	r6, [r1, #4]
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800a1d2:	9305      	str	r3, [sp, #20]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800a1d4:	69ab      	ldr	r3, [r5, #24]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a1d6:	b116      	cbz	r6, 800a1de <etharp_input+0x56>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800a1d8:	1b9b      	subs	r3, r3, r6
 800a1da:	425e      	negs	r6, r3
 800a1dc:	415e      	adcs	r6, r3
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a1de:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a1e2:	2e00      	cmp	r6, #0
 800a1e4:	bf14      	ite	ne
 800a1e6:	f04f 0901 	movne.w	r9, #1
 800a1ea:	f04f 0902 	moveq.w	r9, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a1ee:	2b06      	cmp	r3, #6
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800a1f0:	f105 0708 	add.w	r7, r5, #8
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800a1f4:	d006      	beq.n	800a204 <etharp_input+0x7c>
 800a1f6:	4b2a      	ldr	r3, [pc, #168]	; (800a2a0 <etharp_input+0x118>)
 800a1f8:	f240 12ab 	movw	r2, #427	; 0x1ab
 800a1fc:	492b      	ldr	r1, [pc, #172]	; (800a2ac <etharp_input+0x124>)
 800a1fe:	482a      	ldr	r0, [pc, #168]	; (800a2a8 <etharp_input+0x120>)
 800a200:	f005 fb9c 	bl	800f93c <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 800a204:	9805      	ldr	r0, [sp, #20]
 800a206:	b3b0      	cbz	r0, 800a276 <etharp_input+0xee>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a208:	4621      	mov	r1, r4
 800a20a:	f000 fc84 	bl	800ab16 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 800a20e:	4682      	mov	sl, r0
 800a210:	bb88      	cbnz	r0, 800a276 <etharp_input+0xee>
      ip4_addr_ismulticast(ipaddr)) {
 800a212:	9b05      	ldr	r3, [sp, #20]
 800a214:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800a218:	2be0      	cmp	r3, #224	; 0xe0
 800a21a:	d02c      	beq.n	800a276 <etharp_input+0xee>
  i = etharp_find_entry(ipaddr, flags, netif);
 800a21c:	4649      	mov	r1, r9
 800a21e:	a805      	add	r0, sp, #20
 800a220:	f7ff ff14 	bl	800a04c <etharp_find_entry.isra.0>
  if (i < 0) {
 800a224:	2800      	cmp	r0, #0
 800a226:	db26      	blt.n	800a276 <etharp_input+0xee>
    arp_table[i].state = ETHARP_STATE_STABLE;
 800a228:	2318      	movs	r3, #24
 800a22a:	4343      	muls	r3, r0
 800a22c:	2002      	movs	r0, #2
 800a22e:	4a20      	ldr	r2, [pc, #128]	; (800a2b0 <etharp_input+0x128>)
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800a230:	f103 0e0c 	add.w	lr, r3, #12
    arp_table[i].state = ETHARP_STATE_STABLE;
 800a234:	18d1      	adds	r1, r2, r3
 800a236:	7508      	strb	r0, [r1, #20]
  arp_table[i].netif = netif;
 800a238:	608c      	str	r4, [r1, #8]
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800a23a:	6838      	ldr	r0, [r7, #0]
 800a23c:	eb02 0c0e 	add.w	ip, r2, lr
 800a240:	f842 000e 	str.w	r0, [r2, lr]
 800a244:	88b8      	ldrh	r0, [r7, #4]
 800a246:	f8ac 0004 	strh.w	r0, [ip, #4]
  if (arp_table[i].q != NULL) {
 800a24a:	f852 9003 	ldr.w	r9, [r2, r3]
  arp_table[i].ctime = 0;
 800a24e:	f8a1 a012 	strh.w	sl, [r1, #18]
  if (arp_table[i].q != NULL) {
 800a252:	f1b9 0f00 	cmp.w	r9, #0
 800a256:	d00e      	beq.n	800a276 <etharp_input+0xee>
    arp_table[i].q = NULL;
 800a258:	f842 a003 	str.w	sl, [r2, r3]
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800a25c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a260:	f104 022d 	add.w	r2, r4, #45	; 0x2d
 800a264:	9300      	str	r3, [sp, #0]
 800a266:	4649      	mov	r1, r9
 800a268:	463b      	mov	r3, r7
 800a26a:	4620      	mov	r0, r4
 800a26c:	f005 fa22 	bl	800f6b4 <ethernet_output>
    pbuf_free(p);
 800a270:	4648      	mov	r0, r9
 800a272:	f001 fc57 	bl	800bb24 <pbuf_free>
  switch (hdr->opcode) {
 800a276:	88eb      	ldrh	r3, [r5, #6]
 800a278:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a27c:	d1a2      	bne.n	800a1c4 <etharp_input+0x3c>
    if (for_us) {
 800a27e:	2e00      	cmp	r6, #0
 800a280:	d0a0      	beq.n	800a1c4 <etharp_input+0x3c>
      etharp_raw(netif,
 800a282:	2202      	movs	r2, #2
 800a284:	9203      	str	r2, [sp, #12]
 800a286:	aa05      	add	r2, sp, #20
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800a288:	f104 032d 	add.w	r3, r4, #45	; 0x2d
      etharp_raw(netif,
 800a28c:	9202      	str	r2, [sp, #8]
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800a28e:	1d22      	adds	r2, r4, #4
      etharp_raw(netif,
 800a290:	9200      	str	r2, [sp, #0]
 800a292:	9701      	str	r7, [sp, #4]
 800a294:	463a      	mov	r2, r7
 800a296:	4619      	mov	r1, r3
 800a298:	4620      	mov	r0, r4
 800a29a:	f7ff fe6b 	bl	8009f74 <etharp_raw>
 800a29e:	e791      	b.n	800a1c4 <etharp_input+0x3c>
 800a2a0:	08012611 	.word	0x08012611
 800a2a4:	0801242f 	.word	0x0801242f
 800a2a8:	0801243d 	.word	0x0801243d
 800a2ac:	0801257b 	.word	0x0801257b
 800a2b0:	2000bdf4 	.word	0x2000bdf4

0800a2b4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800a2b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2b6:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a2b8:	2401      	movs	r4, #1
 800a2ba:	9102      	str	r1, [sp, #8]
 800a2bc:	4906      	ldr	r1, [pc, #24]	; (800a2d8 <etharp_request+0x24>)
 800a2be:	f100 032d 	add.w	r3, r0, #45	; 0x2d
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800a2c2:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a2c4:	9101      	str	r1, [sp, #4]
 800a2c6:	9200      	str	r2, [sp, #0]
 800a2c8:	9403      	str	r4, [sp, #12]
 800a2ca:	4a04      	ldr	r2, [pc, #16]	; (800a2dc <etharp_request+0x28>)
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	f7ff fe51 	bl	8009f74 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 800a2d2:	b004      	add	sp, #16
 800a2d4:	bd10      	pop	{r4, pc}
 800a2d6:	bf00      	nop
 800a2d8:	08013c74 	.word	0x08013c74
 800a2dc:	08013c08 	.word	0x08013c08

0800a2e0 <etharp_tmr>:
{
 800a2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2e2:	2500      	movs	r5, #0
        arp_table[i].state = ETHARP_STATE_STABLE;
 800a2e4:	2602      	movs	r6, #2
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800a2e6:	2704      	movs	r7, #4
 800a2e8:	4c11      	ldr	r4, [pc, #68]	; (800a330 <etharp_tmr+0x50>)
    u8_t state = arp_table[i].state;
 800a2ea:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 800a2ec:	b16a      	cbz	r2, 800a30a <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 800a2ee:	89e3      	ldrh	r3, [r4, #14]
 800a2f0:	3301      	adds	r3, #1
 800a2f2:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800a2f4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 800a2f8:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800a2fa:	d203      	bcs.n	800a304 <etharp_tmr+0x24>
 800a2fc:	2a01      	cmp	r2, #1
 800a2fe:	d10a      	bne.n	800a316 <etharp_tmr+0x36>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800a300:	2b04      	cmp	r3, #4
 800a302:	d90c      	bls.n	800a31e <etharp_tmr+0x3e>
        etharp_free_entry(i);
 800a304:	4628      	mov	r0, r5
 800a306:	f7ff fe21 	bl	8009f4c <etharp_free_entry>
 800a30a:	3501      	adds	r5, #1
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800a30c:	2d0a      	cmp	r5, #10
 800a30e:	f104 0418 	add.w	r4, r4, #24
 800a312:	d1ea      	bne.n	800a2ea <etharp_tmr+0xa>
 800a314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800a316:	2a03      	cmp	r2, #3
 800a318:	d106      	bne.n	800a328 <etharp_tmr+0x48>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800a31a:	7427      	strb	r7, [r4, #16]
 800a31c:	e7f5      	b.n	800a30a <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800a31e:	4621      	mov	r1, r4
 800a320:	6860      	ldr	r0, [r4, #4]
 800a322:	f7ff ffc7 	bl	800a2b4 <etharp_request>
 800a326:	e7f0      	b.n	800a30a <etharp_tmr+0x2a>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800a328:	2a04      	cmp	r2, #4
 800a32a:	d1ee      	bne.n	800a30a <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 800a32c:	7426      	strb	r6, [r4, #16]
 800a32e:	e7ec      	b.n	800a30a <etharp_tmr+0x2a>
 800a330:	2000bdf8 	.word	0x2000bdf8

0800a334 <etharp_output_to_arp_index>:
{
 800a334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a338:	4616      	mov	r6, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a33a:	2218      	movs	r2, #24
 800a33c:	4c23      	ldr	r4, [pc, #140]	; (800a3cc <etharp_output_to_arp_index+0x98>)
{
 800a33e:	b085      	sub	sp, #20
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a340:	fb02 4206 	mla	r2, r2, r6, r4
 800a344:	7d13      	ldrb	r3, [r2, #20]
{
 800a346:	4605      	mov	r5, r0
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a348:	2b01      	cmp	r3, #1
{
 800a34a:	4689      	mov	r9, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800a34c:	d806      	bhi.n	800a35c <etharp_output_to_arp_index+0x28>
 800a34e:	4b20      	ldr	r3, [pc, #128]	; (800a3d0 <etharp_output_to_arp_index+0x9c>)
 800a350:	f240 22ed 	movw	r2, #749	; 0x2ed
 800a354:	491f      	ldr	r1, [pc, #124]	; (800a3d4 <etharp_output_to_arp_index+0xa0>)
 800a356:	4820      	ldr	r0, [pc, #128]	; (800a3d8 <etharp_output_to_arp_index+0xa4>)
 800a358:	f005 faf0 	bl	800f93c <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800a35c:	2118      	movs	r1, #24
 800a35e:	4371      	muls	r1, r6
 800a360:	1867      	adds	r7, r4, r1
 800a362:	7d3b      	ldrb	r3, [r7, #20]
 800a364:	f105 082d 	add.w	r8, r5, #45	; 0x2d
 800a368:	2b02      	cmp	r3, #2
 800a36a:	d10b      	bne.n	800a384 <etharp_output_to_arp_index+0x50>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800a36c:	8a7b      	ldrh	r3, [r7, #18]
 800a36e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800a372:	d916      	bls.n	800a3a2 <etharp_output_to_arp_index+0x6e>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800a374:	3104      	adds	r1, #4
 800a376:	4421      	add	r1, r4
 800a378:	4628      	mov	r0, r5
 800a37a:	f7ff ff9b 	bl	800a2b4 <etharp_request>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800a37e:	b908      	cbnz	r0, 800a384 <etharp_output_to_arp_index+0x50>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800a380:	2303      	movs	r3, #3
 800a382:	753b      	strb	r3, [r7, #20]
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800a384:	2318      	movs	r3, #24
 800a386:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a38a:	fb03 4306 	mla	r3, r3, r6, r4
 800a38e:	9200      	str	r2, [sp, #0]
 800a390:	330c      	adds	r3, #12
 800a392:	4642      	mov	r2, r8
 800a394:	4649      	mov	r1, r9
 800a396:	4628      	mov	r0, r5
 800a398:	f005 f98c 	bl	800f6b4 <ethernet_output>
}
 800a39c:	b005      	add	sp, #20
 800a39e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800a3a2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800a3a6:	d3ed      	bcc.n	800a384 <etharp_output_to_arp_index+0x50>
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	9303      	str	r3, [sp, #12]
 800a3ac:	4b0b      	ldr	r3, [pc, #44]	; (800a3dc <etharp_output_to_arp_index+0xa8>)
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800a3ae:	f101 020c 	add.w	r2, r1, #12
 800a3b2:	3104      	adds	r1, #4
 800a3b4:	4421      	add	r1, r4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a3b6:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800a3b8:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800a3ba:	9102      	str	r1, [sp, #8]
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	4422      	add	r2, r4
 800a3c0:	4643      	mov	r3, r8
 800a3c2:	4641      	mov	r1, r8
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	f7ff fdd5 	bl	8009f74 <etharp_raw>
 800a3ca:	e7d8      	b.n	800a37e <etharp_output_to_arp_index+0x4a>
 800a3cc:	2000bdf4 	.word	0x2000bdf4
 800a3d0:	08012611 	.word	0x08012611
 800a3d4:	0801259f 	.word	0x0801259f
 800a3d8:	0801243d 	.word	0x0801243d
 800a3dc:	08013c74 	.word	0x08013c74

0800a3e0 <etharp_query>:
{
 800a3e0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e4:	4689      	mov	r9, r1
 800a3e6:	4680      	mov	r8, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a3e8:	4601      	mov	r1, r0
 800a3ea:	f8d9 0000 	ldr.w	r0, [r9]
{
 800a3ee:	4615      	mov	r5, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a3f0:	f000 fb91 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800a3f4:	4604      	mov	r4, r0
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d15d      	bne.n	800a4b6 <etharp_query+0xd6>
      ip4_addr_ismulticast(ipaddr) ||
 800a3fa:	f8d9 3000 	ldr.w	r3, [r9]
 800a3fe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800a402:	2ae0      	cmp	r2, #224	; 0xe0
 800a404:	d057      	beq.n	800a4b6 <etharp_query+0xd6>
      ip4_addr_isany(ipaddr)) {
 800a406:	2b00      	cmp	r3, #0
 800a408:	d055      	beq.n	800a4b6 <etharp_query+0xd6>
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800a40a:	2101      	movs	r1, #1
 800a40c:	4648      	mov	r0, r9
 800a40e:	f7ff fe1d 	bl	800a04c <etharp_find_entry.isra.0>
  if (i < 0) {
 800a412:	1e07      	subs	r7, r0, #0
 800a414:	db52      	blt.n	800a4bc <etharp_query+0xdc>
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800a416:	2318      	movs	r3, #24
 800a418:	4e3d      	ldr	r6, [pc, #244]	; (800a510 <etharp_query+0x130>)
 800a41a:	fb03 6307 	mla	r3, r3, r7, r6
 800a41e:	7d1a      	ldrb	r2, [r3, #20]
 800a420:	b91a      	cbnz	r2, 800a42a <etharp_query+0x4a>
    arp_table[i].state = ETHARP_STATE_PENDING;
 800a422:	2401      	movs	r4, #1
    arp_table[i].netif = netif;
 800a424:	f8c3 8008 	str.w	r8, [r3, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800a428:	751c      	strb	r4, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800a42a:	2318      	movs	r3, #24
 800a42c:	fb03 6307 	mla	r3, r3, r7, r6
 800a430:	7d1b      	ldrb	r3, [r3, #20]
 800a432:	b933      	cbnz	r3, 800a442 <etharp_query+0x62>
 800a434:	4b37      	ldr	r3, [pc, #220]	; (800a514 <etharp_query+0x134>)
 800a436:	f240 32c9 	movw	r2, #969	; 0x3c9
 800a43a:	4937      	ldr	r1, [pc, #220]	; (800a518 <etharp_query+0x138>)
 800a43c:	4837      	ldr	r0, [pc, #220]	; (800a51c <etharp_query+0x13c>)
 800a43e:	f005 fa7d 	bl	800f93c <iprintf>
  if (is_new_entry || (q == NULL)) {
 800a442:	b90c      	cbnz	r4, 800a448 <etharp_query+0x68>
 800a444:	2d00      	cmp	r5, #0
 800a446:	d13b      	bne.n	800a4c0 <etharp_query+0xe0>
    result = etharp_request(netif, ipaddr);
 800a448:	4649      	mov	r1, r9
 800a44a:	4640      	mov	r0, r8
 800a44c:	f7ff ff32 	bl	800a2b4 <etharp_request>
    if (q == NULL) {
 800a450:	2d00      	cmp	r5, #0
 800a452:	d137      	bne.n	800a4c4 <etharp_query+0xe4>
}
 800a454:	b002      	add	sp, #8
 800a456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800a45a:	d1fb      	bne.n	800a454 <etharp_query+0x74>
 800a45c:	462c      	mov	r4, r5
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800a45e:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 800a514 <etharp_query+0x134>
 800a462:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 800a524 <etharp_query+0x144>
 800a466:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 800a51c <etharp_query+0x13c>
    while (p) {
 800a46a:	b994      	cbnz	r4, 800a492 <etharp_query+0xb2>
      pbuf_ref(p);
 800a46c:	4628      	mov	r0, r5
 800a46e:	f001 fd17 	bl	800bea0 <pbuf_ref>
    if (p != NULL) {
 800a472:	2d00      	cmp	r5, #0
 800a474:	d049      	beq.n	800a50a <etharp_query+0x12a>
 800a476:	46a8      	mov	r8, r5
      if (arp_table[i].q != NULL) {
 800a478:	2318      	movs	r3, #24
 800a47a:	fb03 f207 	mul.w	r2, r3, r7
 800a47e:	58b0      	ldr	r0, [r6, r2]
 800a480:	461c      	mov	r4, r3
 800a482:	b108      	cbz	r0, 800a488 <etharp_query+0xa8>
        pbuf_free(arp_table[i].q);
 800a484:	f001 fb4e 	bl	800bb24 <pbuf_free>
      arp_table[i].q = p;
 800a488:	4367      	muls	r7, r4
      result = ERR_OK;
 800a48a:	2000      	movs	r0, #0
      arp_table[i].q = p;
 800a48c:	f846 8007 	str.w	r8, [r6, r7]
 800a490:	e7e0      	b.n	800a454 <etharp_query+0x74>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800a492:	8962      	ldrh	r2, [r4, #10]
 800a494:	8923      	ldrh	r3, [r4, #8]
 800a496:	429a      	cmp	r2, r3
 800a498:	d108      	bne.n	800a4ac <etharp_query+0xcc>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	b133      	cbz	r3, 800a4ac <etharp_query+0xcc>
 800a49e:	4643      	mov	r3, r8
 800a4a0:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800a4a4:	4649      	mov	r1, r9
 800a4a6:	4650      	mov	r0, sl
 800a4a8:	f005 fa48 	bl	800f93c <iprintf>
      if (p->type != PBUF_ROM) {
 800a4ac:	7b23      	ldrb	r3, [r4, #12]
 800a4ae:	2b01      	cmp	r3, #1
 800a4b0:	d11c      	bne.n	800a4ec <etharp_query+0x10c>
      p = p->next;
 800a4b2:	6824      	ldr	r4, [r4, #0]
 800a4b4:	e7d9      	b.n	800a46a <etharp_query+0x8a>
    return ERR_ARG;
 800a4b6:	f06f 000f 	mvn.w	r0, #15
 800a4ba:	e7cb      	b.n	800a454 <etharp_query+0x74>
 800a4bc:	4638      	mov	r0, r7
 800a4be:	e7c9      	b.n	800a454 <etharp_query+0x74>
  err_t result = ERR_MEM;
 800a4c0:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800a4c4:	2318      	movs	r3, #24
 800a4c6:	437b      	muls	r3, r7
 800a4c8:	18f2      	adds	r2, r6, r3
 800a4ca:	7d12      	ldrb	r2, [r2, #20]
 800a4cc:	2a01      	cmp	r2, #1
 800a4ce:	d9c4      	bls.n	800a45a <etharp_query+0x7a>
    ETHARP_SET_HINT(netif, i);
 800a4d0:	4a13      	ldr	r2, [pc, #76]	; (800a520 <etharp_query+0x140>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800a4d2:	330c      	adds	r3, #12
    ETHARP_SET_HINT(netif, i);
 800a4d4:	7017      	strb	r7, [r2, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800a4d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a4da:	4433      	add	r3, r6
 800a4dc:	9200      	str	r2, [sp, #0]
 800a4de:	4629      	mov	r1, r5
 800a4e0:	f108 022d 	add.w	r2, r8, #45	; 0x2d
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	f005 f8e5 	bl	800f6b4 <ethernet_output>
 800a4ea:	e7b3      	b.n	800a454 <etharp_query+0x74>
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	8921      	ldrh	r1, [r4, #8]
 800a4f0:	2002      	movs	r0, #2
 800a4f2:	f001 fb81 	bl	800bbf8 <pbuf_alloc>
      if (p != NULL) {
 800a4f6:	4680      	mov	r8, r0
 800a4f8:	b138      	cbz	r0, 800a50a <etharp_query+0x12a>
        if (pbuf_copy(p, q) != ERR_OK) {
 800a4fa:	4629      	mov	r1, r5
 800a4fc:	f001 fd26 	bl	800bf4c <pbuf_copy>
 800a500:	2800      	cmp	r0, #0
 800a502:	d0b9      	beq.n	800a478 <etharp_query+0x98>
          pbuf_free(p);
 800a504:	4640      	mov	r0, r8
 800a506:	f001 fb0d 	bl	800bb24 <pbuf_free>
      result = ERR_MEM;
 800a50a:	f04f 30ff 	mov.w	r0, #4294967295
 800a50e:	e7a1      	b.n	800a454 <etharp_query+0x74>
 800a510:	2000bdf4 	.word	0x2000bdf4
 800a514:	08012611 	.word	0x08012611
 800a518:	080125cf 	.word	0x080125cf
 800a51c:	0801243d 	.word	0x0801243d
 800a520:	2000bee4 	.word	0x2000bee4
 800a524:	080125f7 	.word	0x080125f7

0800a528 <etharp_output>:
{
 800a528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a52a:	460e      	mov	r6, r1
 800a52c:	b085      	sub	sp, #20
 800a52e:	4615      	mov	r5, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800a530:	4604      	mov	r4, r0
 800a532:	b930      	cbnz	r0, 800a542 <etharp_output+0x1a>
 800a534:	4b3e      	ldr	r3, [pc, #248]	; (800a630 <etharp_output+0x108>)
 800a536:	f240 321b 	movw	r2, #795	; 0x31b
 800a53a:	493e      	ldr	r1, [pc, #248]	; (800a634 <etharp_output+0x10c>)
 800a53c:	483e      	ldr	r0, [pc, #248]	; (800a638 <etharp_output+0x110>)
 800a53e:	f005 f9fd 	bl	800f93c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800a542:	b936      	cbnz	r6, 800a552 <etharp_output+0x2a>
 800a544:	4b3a      	ldr	r3, [pc, #232]	; (800a630 <etharp_output+0x108>)
 800a546:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800a54a:	493c      	ldr	r1, [pc, #240]	; (800a63c <etharp_output+0x114>)
 800a54c:	483a      	ldr	r0, [pc, #232]	; (800a638 <etharp_output+0x110>)
 800a54e:	f005 f9f5 	bl	800f93c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800a552:	b935      	cbnz	r5, 800a562 <etharp_output+0x3a>
 800a554:	4b36      	ldr	r3, [pc, #216]	; (800a630 <etharp_output+0x108>)
 800a556:	f240 321d 	movw	r2, #797	; 0x31d
 800a55a:	4939      	ldr	r1, [pc, #228]	; (800a640 <etharp_output+0x118>)
 800a55c:	4836      	ldr	r0, [pc, #216]	; (800a638 <etharp_output+0x110>)
 800a55e:	f005 f9ed 	bl	800f93c <iprintf>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800a562:	4621      	mov	r1, r4
 800a564:	6828      	ldr	r0, [r5, #0]
 800a566:	f000 fad6 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	d15b      	bne.n	800a626 <etharp_output+0xfe>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800a56e:	682b      	ldr	r3, [r5, #0]
 800a570:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a574:	2ae0      	cmp	r2, #224	; 0xe0
 800a576:	d11d      	bne.n	800a5b4 <etharp_output+0x8c>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800a578:	2301      	movs	r3, #1
 800a57a:	f88d 3008 	strb.w	r3, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800a57e:	235e      	movs	r3, #94	; 0x5e
 800a580:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800a584:	786b      	ldrb	r3, [r5, #1]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800a586:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800a58a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a58e:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800a592:	78ab      	ldrb	r3, [r5, #2]
 800a594:	f88d 300c 	strb.w	r3, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800a598:	78eb      	ldrb	r3, [r5, #3]
 800a59a:	f88d 300d 	strb.w	r3, [sp, #13]
    dest = &mcastaddr;
 800a59e:	ab02      	add	r3, sp, #8
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800a5a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a5a4:	4631      	mov	r1, r6
 800a5a6:	9200      	str	r2, [sp, #0]
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f104 022d 	add.w	r2, r4, #45	; 0x2d
 800a5ae:	f005 f881 	bl	800f6b4 <ethernet_output>
 800a5b2:	e01f      	b.n	800a5f4 <etharp_output+0xcc>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a5b4:	6862      	ldr	r2, [r4, #4]
 800a5b6:	68a1      	ldr	r1, [r4, #8]
 800a5b8:	405a      	eors	r2, r3
 800a5ba:	420a      	tst	r2, r1
 800a5bc:	d008      	beq.n	800a5d0 <etharp_output+0xa8>
 800a5be:	f64f 62a9 	movw	r2, #65193	; 0xfea9
        !ip4_addr_islinklocal(ipaddr)) {
 800a5c2:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d003      	beq.n	800a5d0 <etharp_output+0xa8>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800a5c8:	68e3      	ldr	r3, [r4, #12]
 800a5ca:	b373      	cbz	r3, 800a62a <etharp_output+0x102>
            dst_addr = netif_ip4_gw(netif);
 800a5cc:	f104 050c 	add.w	r5, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800a5d0:	2018      	movs	r0, #24
 800a5d2:	4b1c      	ldr	r3, [pc, #112]	; (800a644 <etharp_output+0x11c>)
 800a5d4:	491c      	ldr	r1, [pc, #112]	; (800a648 <etharp_output+0x120>)
 800a5d6:	781a      	ldrb	r2, [r3, #0]
 800a5d8:	fb00 1002 	mla	r0, r0, r2, r1
 800a5dc:	7d01      	ldrb	r1, [r0, #20]
 800a5de:	2901      	cmp	r1, #1
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	d909      	bls.n	800a5f8 <etharp_output+0xd0>
 800a5e4:	682f      	ldr	r7, [r5, #0]
 800a5e6:	6843      	ldr	r3, [r0, #4]
 800a5e8:	429f      	cmp	r7, r3
 800a5ea:	d105      	bne.n	800a5f8 <etharp_output+0xd0>
        return etharp_output_to_arp_index(netif, q, i);
 800a5ec:	4631      	mov	r1, r6
 800a5ee:	4620      	mov	r0, r4
 800a5f0:	f7ff fea0 	bl	800a334 <etharp_output_to_arp_index>
}
 800a5f4:	b005      	add	sp, #20
 800a5f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
{
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	4b13      	ldr	r3, [pc, #76]	; (800a648 <etharp_output+0x120>)
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800a5fc:	7d18      	ldrb	r0, [r3, #20]
 800a5fe:	2801      	cmp	r0, #1
 800a600:	d906      	bls.n	800a610 <etharp_output+0xe8>
 800a602:	682f      	ldr	r7, [r5, #0]
 800a604:	6858      	ldr	r0, [r3, #4]
 800a606:	4287      	cmp	r7, r0
 800a608:	d102      	bne.n	800a610 <etharp_output+0xe8>
        ETHARP_SET_HINT(netif, i);
 800a60a:	b2d2      	uxtb	r2, r2
 800a60c:	700a      	strb	r2, [r1, #0]
 800a60e:	e7ed      	b.n	800a5ec <etharp_output+0xc4>
 800a610:	3201      	adds	r2, #1
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800a612:	2a0a      	cmp	r2, #10
 800a614:	f103 0318 	add.w	r3, r3, #24
 800a618:	d1f0      	bne.n	800a5fc <etharp_output+0xd4>
    return etharp_query(netif, dst_addr, q);
 800a61a:	4632      	mov	r2, r6
 800a61c:	4629      	mov	r1, r5
 800a61e:	4620      	mov	r0, r4
 800a620:	f7ff fede 	bl	800a3e0 <etharp_query>
 800a624:	e7e6      	b.n	800a5f4 <etharp_output+0xcc>
    dest = (const struct eth_addr *)&ethbroadcast;
 800a626:	4b09      	ldr	r3, [pc, #36]	; (800a64c <etharp_output+0x124>)
 800a628:	e7ba      	b.n	800a5a0 <etharp_output+0x78>
            return ERR_RTE;
 800a62a:	f06f 0003 	mvn.w	r0, #3
 800a62e:	e7e1      	b.n	800a5f4 <etharp_output+0xcc>
 800a630:	08012611 	.word	0x08012611
 800a634:	0801242f 	.word	0x0801242f
 800a638:	0801243d 	.word	0x0801243d
 800a63c:	08013043 	.word	0x08013043
 800a640:	0801255c 	.word	0x0801255c
 800a644:	2000bee4 	.word	0x2000bee4
 800a648:	2000bdf4 	.word	0x2000bdf4
 800a64c:	08013c08 	.word	0x08013c08

0800a650 <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 800a650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a652:	4604      	mov	r4, r0
 800a654:	b087      	sub	sp, #28
 800a656:	460f      	mov	r7, r1
 800a658:	4616      	mov	r6, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800a65a:	2124      	movs	r1, #36	; 0x24
 800a65c:	2200      	movs	r2, #0
 800a65e:	2001      	movs	r0, #1
 800a660:	f001 faca 	bl	800bbf8 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 800a664:	4605      	mov	r5, r0
 800a666:	b3a0      	cbz	r0, 800a6d2 <icmp_send_response.isra.0+0x82>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800a668:	8943      	ldrh	r3, [r0, #10]
 800a66a:	2b23      	cmp	r3, #35	; 0x23
 800a66c:	d806      	bhi.n	800a67c <icmp_send_response.isra.0+0x2c>
 800a66e:	4b1a      	ldr	r3, [pc, #104]	; (800a6d8 <icmp_send_response.isra.0+0x88>)
 800a670:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800a674:	4919      	ldr	r1, [pc, #100]	; (800a6dc <icmp_send_response.isra.0+0x8c>)
 800a676:	481a      	ldr	r0, [pc, #104]	; (800a6e0 <icmp_send_response.isra.0+0x90>)
 800a678:	f005 f960 	bl	800f93c <iprintf>
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 800a67c:	2300      	movs	r3, #0
  iphdr = (struct ip_hdr *)p->payload;
 800a67e:	6822      	ldr	r2, [r4, #0]
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800a680:	686c      	ldr	r4, [r5, #4]
  icmphdr->seqno = 0;

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a682:	f102 001c 	add.w	r0, r2, #28
  icmphdr->id = 0;
 800a686:	7123      	strb	r3, [r4, #4]
 800a688:	7163      	strb	r3, [r4, #5]
  icmphdr->seqno = 0;
 800a68a:	71a3      	strb	r3, [r4, #6]
 800a68c:	71e3      	strb	r3, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a68e:	4613      	mov	r3, r2
  icmphdr->type = type;
 800a690:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
 800a692:	7066      	strb	r6, [r4, #1]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800a694:	f104 0108 	add.w	r1, r4, #8
 800a698:	f853 6b04 	ldr.w	r6, [r3], #4
 800a69c:	4283      	cmp	r3, r0
 800a69e:	f841 6b04 	str.w	r6, [r1], #4
 800a6a2:	d1f9      	bne.n	800a698 <icmp_send_response.isra.0+0x48>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800a6a4:	68d3      	ldr	r3, [r2, #12]
 800a6a6:	ae06      	add	r6, sp, #24
 800a6a8:	f846 3d04 	str.w	r3, [r6, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f000 f8bb 	bl	800a828 <ip4_route>
#endif
  if (netif != NULL) {
 800a6b2:	b158      	cbz	r0, 800a6cc <icmp_send_response.isra.0+0x7c>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800a6b4:	2100      	movs	r1, #0
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800a6b6:	2301      	movs	r3, #1
    icmphdr->chksum = 0;
 800a6b8:	70a1      	strb	r1, [r4, #2]
 800a6ba:	70e1      	strb	r1, [r4, #3]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800a6bc:	4632      	mov	r2, r6
 800a6be:	9002      	str	r0, [sp, #8]
 800a6c0:	e88d 000a 	stmia.w	sp, {r1, r3}
 800a6c4:	4628      	mov	r0, r5
 800a6c6:	23ff      	movs	r3, #255	; 0xff
 800a6c8:	f000 fa14 	bl	800aaf4 <ip4_output_if>
  }
  pbuf_free(q);
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	f001 fa29 	bl	800bb24 <pbuf_free>
}
 800a6d2:	b007      	add	sp, #28
 800a6d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	08012721 	.word	0x08012721
 800a6dc:	08012756 	.word	0x08012756
 800a6e0:	0801243d 	.word	0x0801243d

0800a6e4 <icmp_input>:
{
 800a6e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  iphdr_in = ip4_current_header();
 800a6e8:	4b44      	ldr	r3, [pc, #272]	; (800a7fc <icmp_input+0x118>)
{
 800a6ea:	b085      	sub	sp, #20
  iphdr_in = ip4_current_header();
 800a6ec:	f8d3 9008 	ldr.w	r9, [r3, #8]
{
 800a6f0:	4604      	mov	r4, r0
  hlen = IPH_HL(iphdr_in) * 4;
 800a6f2:	f899 5000 	ldrb.w	r5, [r9]
{
 800a6f6:	4688      	mov	r8, r1
  hlen = IPH_HL(iphdr_in) * 4;
 800a6f8:	f005 050f 	and.w	r5, r5, #15
 800a6fc:	00ad      	lsls	r5, r5, #2
  if (hlen < IP_HLEN) {
 800a6fe:	2d13      	cmp	r5, #19
 800a700:	461f      	mov	r7, r3
 800a702:	d92a      	bls.n	800a75a <icmp_input+0x76>
  if (p->len < sizeof(u16_t)*2) {
 800a704:	8942      	ldrh	r2, [r0, #10]
 800a706:	2a03      	cmp	r2, #3
 800a708:	d927      	bls.n	800a75a <icmp_input+0x76>
  type = *((u8_t *)p->payload);
 800a70a:	6842      	ldr	r2, [r0, #4]
  switch (type) {
 800a70c:	7812      	ldrb	r2, [r2, #0]
 800a70e:	2a08      	cmp	r2, #8
 800a710:	d123      	bne.n	800a75a <icmp_input+0x76>
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a712:	6958      	ldr	r0, [r3, #20]
 800a714:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800a718:	2ae0      	cmp	r2, #224	; 0xe0
 800a71a:	d01e      	beq.n	800a75a <icmp_input+0x76>
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800a71c:	6819      	ldr	r1, [r3, #0]
 800a71e:	f000 f9fa 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800a722:	4606      	mov	r6, r0
 800a724:	b9c8      	cbnz	r0, 800a75a <icmp_input+0x76>
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800a726:	8923      	ldrh	r3, [r4, #8]
 800a728:	2b07      	cmp	r3, #7
 800a72a:	d916      	bls.n	800a75a <icmp_input+0x76>
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800a72c:	f105 010e 	add.w	r1, r5, #14
 800a730:	4620      	mov	r0, r4
 800a732:	f001 f9f1 	bl	800bb18 <pbuf_header>
 800a736:	2800      	cmp	r0, #0
 800a738:	d04f      	beq.n	800a7da <icmp_input+0xf6>
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800a73a:	8921      	ldrh	r1, [r4, #8]
 800a73c:	4632      	mov	r2, r6
 800a73e:	4429      	add	r1, r5
 800a740:	b289      	uxth	r1, r1
 800a742:	2002      	movs	r0, #2
 800a744:	f001 fa58 	bl	800bbf8 <pbuf_alloc>
      if (r == NULL) {
 800a748:	4606      	mov	r6, r0
 800a74a:	b130      	cbz	r0, 800a75a <icmp_input+0x76>
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800a74c:	8942      	ldrh	r2, [r0, #10]
 800a74e:	f105 0308 	add.w	r3, r5, #8
 800a752:	429a      	cmp	r2, r3
 800a754:	d207      	bcs.n	800a766 <icmp_input+0x82>
        pbuf_free(r);
 800a756:	f001 f9e5 	bl	800bb24 <pbuf_free>
  pbuf_free(p);
 800a75a:	4620      	mov	r0, r4
}
 800a75c:	b005      	add	sp, #20
 800a75e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  pbuf_free(p);
 800a762:	f001 b9df 	b.w	800bb24 <pbuf_free>
      MEMCPY(r->payload, iphdr_in, hlen);
 800a766:	4649      	mov	r1, r9
 800a768:	462a      	mov	r2, r5
 800a76a:	6840      	ldr	r0, [r0, #4]
 800a76c:	f005 f8d3 	bl	800f916 <memcpy>
      if (pbuf_header(r, (s16_t)-hlen)) {
 800a770:	4269      	negs	r1, r5
 800a772:	4630      	mov	r0, r6
 800a774:	f001 f9d0 	bl	800bb18 <pbuf_header>
 800a778:	b138      	cbz	r0, 800a78a <icmp_input+0xa6>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800a77a:	4b21      	ldr	r3, [pc, #132]	; (800a800 <icmp_input+0x11c>)
 800a77c:	22af      	movs	r2, #175	; 0xaf
 800a77e:	4921      	ldr	r1, [pc, #132]	; (800a804 <icmp_input+0x120>)
 800a780:	4821      	ldr	r0, [pc, #132]	; (800a808 <icmp_input+0x124>)
 800a782:	f005 f8db 	bl	800f93c <iprintf>
        pbuf_free(r);
 800a786:	4630      	mov	r0, r6
 800a788:	e7e5      	b.n	800a756 <icmp_input+0x72>
      if (pbuf_copy(r, p) != ERR_OK) {
 800a78a:	4621      	mov	r1, r4
 800a78c:	4630      	mov	r0, r6
 800a78e:	f001 fbdd 	bl	800bf4c <pbuf_copy>
 800a792:	2800      	cmp	r0, #0
 800a794:	d1f7      	bne.n	800a786 <icmp_input+0xa2>
      pbuf_free(p);
 800a796:	4620      	mov	r0, r4
 800a798:	f001 f9c4 	bl	800bb24 <pbuf_free>
 800a79c:	4634      	mov	r4, r6
    if (pbuf_header(p, (s16_t)hlen)) {
 800a79e:	4629      	mov	r1, r5
 800a7a0:	4620      	mov	r0, r4
    iecho = (struct icmp_echo_hdr *)p->payload;
 800a7a2:	6866      	ldr	r6, [r4, #4]
    if (pbuf_header(p, (s16_t)hlen)) {
 800a7a4:	f001 f9b8 	bl	800bb18 <pbuf_header>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	2800      	cmp	r0, #0
 800a7ac:	d1d5      	bne.n	800a75a <icmp_input+0x76>
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800a7ae:	6861      	ldr	r1, [r4, #4]
      ip4_addr_copy(iphdr->src, *src);
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	60cb      	str	r3, [r1, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	610b      	str	r3, [r1, #16]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800a7b8:	23ff      	movs	r3, #255	; 0xff
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800a7ba:	7030      	strb	r0, [r6, #0]
      iecho->chksum = 0;
 800a7bc:	70b0      	strb	r0, [r6, #2]
 800a7be:	70f0      	strb	r0, [r6, #3]
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800a7c0:	720b      	strb	r3, [r1, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800a7c2:	7288      	strb	r0, [r1, #10]
 800a7c4:	72c8      	strb	r0, [r1, #11]
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800a7c6:	2101      	movs	r1, #1
 800a7c8:	9000      	str	r0, [sp, #0]
 800a7ca:	9101      	str	r1, [sp, #4]
 800a7cc:	f8cd 8008 	str.w	r8, [sp, #8]
 800a7d0:	490e      	ldr	r1, [pc, #56]	; (800a80c <icmp_input+0x128>)
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	f000 f98e 	bl	800aaf4 <ip4_output_if>
 800a7d8:	e7bf      	b.n	800a75a <icmp_input+0x76>
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800a7da:	f5c5 417f 	rsb	r1, r5, #65280	; 0xff00
 800a7de:	31f2      	adds	r1, #242	; 0xf2
 800a7e0:	b209      	sxth	r1, r1
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f001 f998 	bl	800bb18 <pbuf_header>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d0d8      	beq.n	800a79e <icmp_input+0xba>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800a7ec:	4b04      	ldr	r3, [pc, #16]	; (800a800 <icmp_input+0x11c>)
 800a7ee:	22c0      	movs	r2, #192	; 0xc0
 800a7f0:	4907      	ldr	r1, [pc, #28]	; (800a810 <icmp_input+0x12c>)
 800a7f2:	4805      	ldr	r0, [pc, #20]	; (800a808 <icmp_input+0x124>)
 800a7f4:	f005 f8a2 	bl	800f93c <iprintf>
        goto icmperr;
 800a7f8:	e7af      	b.n	800a75a <icmp_input+0x76>
 800a7fa:	bf00      	nop
 800a7fc:	2000fc00 	.word	0x2000fc00
 800a800:	08012721 	.word	0x08012721
 800a804:	080126ba 	.word	0x080126ba
 800a808:	0801243d 	.word	0x0801243d
 800a80c:	2000fc14 	.word	0x2000fc14
 800a810:	080126ef 	.word	0x080126ef

0800a814 <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 800a814:	460a      	mov	r2, r1
 800a816:	3004      	adds	r0, #4
 800a818:	2103      	movs	r1, #3
 800a81a:	f7ff bf19 	b.w	800a650 <icmp_send_response.isra.0>

0800a81e <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 800a81e:	460a      	mov	r2, r1
 800a820:	3004      	adds	r0, #4
 800a822:	210b      	movs	r1, #11
 800a824:	f7ff bf14 	b.w	800a650 <icmp_send_response.isra.0>

0800a828 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800a828:	b530      	push	{r4, r5, lr}
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800a82a:	4b13      	ldr	r3, [pc, #76]	; (800a878 <ip4_route+0x50>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	b96b      	cbnz	r3, 800a84c <ip4_route+0x24>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800a830:	4a12      	ldr	r2, [pc, #72]	; (800a87c <ip4_route+0x54>)
 800a832:	6812      	ldr	r2, [r2, #0]
 800a834:	b1ea      	cbz	r2, 800a872 <ip4_route+0x4a>
 800a836:	f892 1033 	ldrb.w	r1, [r2, #51]	; 0x33
 800a83a:	f001 0105 	and.w	r1, r1, #5
 800a83e:	2905      	cmp	r1, #5
 800a840:	d117      	bne.n	800a872 <ip4_route+0x4a>
 800a842:	6851      	ldr	r1, [r2, #4]
 800a844:	2900      	cmp	r1, #0
 800a846:	bf18      	it	ne
 800a848:	4613      	movne	r3, r2
 800a84a:	e012      	b.n	800a872 <ip4_route+0x4a>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800a84c:	f893 4033 	ldrb.w	r4, [r3, #51]	; 0x33
 800a850:	f004 0205 	and.w	r2, r4, #5
 800a854:	2a05      	cmp	r2, #5
 800a856:	d1e9      	bne.n	800a82c <ip4_route+0x4>
 800a858:	685a      	ldr	r2, [r3, #4]
 800a85a:	2a00      	cmp	r2, #0
 800a85c:	d0e6      	beq.n	800a82c <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800a85e:	6801      	ldr	r1, [r0, #0]
 800a860:	689d      	ldr	r5, [r3, #8]
 800a862:	404a      	eors	r2, r1
 800a864:	422a      	tst	r2, r5
 800a866:	d004      	beq.n	800a872 <ip4_route+0x4a>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800a868:	07a2      	lsls	r2, r4, #30
 800a86a:	d4df      	bmi.n	800a82c <ip4_route+0x4>
 800a86c:	68da      	ldr	r2, [r3, #12]
 800a86e:	4291      	cmp	r1, r2
 800a870:	d1dc      	bne.n	800a82c <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 800a872:	4618      	mov	r0, r3
 800a874:	bd30      	pop	{r4, r5, pc}
 800a876:	bf00      	nop
 800a878:	200132f4 	.word	0x200132f4
 800a87c:	200132f8 	.word	0x200132f8

0800a880 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800a880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800a884:	6847      	ldr	r7, [r0, #4]
{
 800a886:	4605      	mov	r5, r0
  if (IPH_V(iphdr) != 4) {
 800a888:	f897 9000 	ldrb.w	r9, [r7]
{
 800a88c:	4688      	mov	r8, r1
  if (IPH_V(iphdr) != 4) {
 800a88e:	ea4f 1319 	mov.w	r3, r9, lsr #4
 800a892:	2b04      	cmp	r3, #4
 800a894:	d005      	beq.n	800a8a2 <ip4_input+0x22>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800a896:	4628      	mov	r0, r5
 800a898:	f001 f944 	bl	800bb24 <pbuf_free>
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 800a89c:	2000      	movs	r0, #0
 800a89e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800a8a2:	8878      	ldrh	r0, [r7, #2]
 800a8a4:	f7ff fb3c 	bl	8009f20 <lwip_htons>
  if (iphdr_len < p->tot_len) {
 800a8a8:	892b      	ldrh	r3, [r5, #8]
  iphdr_hlen = IPH_HL(iphdr);
 800a8aa:	f009 090f 	and.w	r9, r9, #15
  if (iphdr_len < p->tot_len) {
 800a8ae:	4283      	cmp	r3, r0
  iphdr_hlen *= 4;
 800a8b0:	ea4f 0989 	mov.w	r9, r9, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800a8b4:	4604      	mov	r4, r0
  if (iphdr_len < p->tot_len) {
 800a8b6:	d903      	bls.n	800a8c0 <ip4_input+0x40>
    pbuf_realloc(p, iphdr_len);
 800a8b8:	4601      	mov	r1, r0
 800a8ba:	4628      	mov	r0, r5
 800a8bc:	f001 fa78 	bl	800bdb0 <pbuf_realloc>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800a8c0:	896b      	ldrh	r3, [r5, #10]
 800a8c2:	454b      	cmp	r3, r9
 800a8c4:	d3e7      	bcc.n	800a896 <ip4_input+0x16>
 800a8c6:	892b      	ldrh	r3, [r5, #8]
 800a8c8:	42a3      	cmp	r3, r4
 800a8ca:	d3e4      	bcc.n	800a896 <ip4_input+0x16>
 800a8cc:	f1b9 0f13 	cmp.w	r9, #19
 800a8d0:	d9e1      	bls.n	800a896 <ip4_input+0x16>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	4c49      	ldr	r4, [pc, #292]	; (800a9fc <ip4_input+0x17c>)
 800a8d6:	6163      	str	r3, [r4, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800a8d8:	68fa      	ldr	r2, [r7, #12]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a8da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8de:	2be0      	cmp	r3, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800a8e0:	6122      	str	r2, [r4, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a8e2:	d139      	bne.n	800a958 <ip4_input+0xd8>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800a8e4:	f898 3033 	ldrb.w	r3, [r8, #51]	; 0x33
 800a8e8:	07da      	lsls	r2, r3, #31
 800a8ea:	d503      	bpl.n	800a8f4 <ip4_input+0x74>
 800a8ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d158      	bne.n	800a9a6 <ip4_input+0x126>
      netif = NULL;
 800a8f4:	2600      	movs	r6, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a8f6:	4641      	mov	r1, r8
 800a8f8:	6920      	ldr	r0, [r4, #16]
 800a8fa:	f000 f90c 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800a8fe:	2800      	cmp	r0, #0
 800a900:	d1c9      	bne.n	800a896 <ip4_input+0x16>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800a902:	6923      	ldr	r3, [r4, #16]
 800a904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800a908:	2be0      	cmp	r3, #224	; 0xe0
 800a90a:	d0c4      	beq.n	800a896 <ip4_input+0x16>
  if (netif == NULL) {
 800a90c:	2e00      	cmp	r6, #0
 800a90e:	d0c2      	beq.n	800a896 <ip4_input+0x16>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800a910:	88fb      	ldrh	r3, [r7, #6]
 800a912:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a916:	b133      	cbz	r3, 800a926 <ip4_input+0xa6>
    p = ip4_reass(p);
 800a918:	4628      	mov	r0, r5
 800a91a:	f000 fa2b 	bl	800ad74 <ip4_reass>
    if (p == NULL) {
 800a91e:	4605      	mov	r5, r0
 800a920:	2800      	cmp	r0, #0
 800a922:	d0bb      	beq.n	800a89c <ip4_input+0x1c>
    iphdr = (struct ip_hdr *)p->payload;
 800a924:	6847      	ldr	r7, [r0, #4]
  ip_data.current_input_netif = inp;
 800a926:	e884 0140 	stmia.w	r4, {r6, r8}
  ip_data.current_ip4_header = iphdr;
 800a92a:	60a7      	str	r7, [r4, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800a92c:	783b      	ldrb	r3, [r7, #0]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800a92e:	f1c9 0100 	rsb	r1, r9, #0
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800a932:	f003 030f 	and.w	r3, r3, #15
 800a936:	009b      	lsls	r3, r3, #2
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800a938:	4628      	mov	r0, r5
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800a93a:	81a3      	strh	r3, [r4, #12]
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800a93c:	f001 f8ec 	bl	800bb18 <pbuf_header>
    switch (IPH_PROTO(iphdr)) {
 800a940:	7a7b      	ldrb	r3, [r7, #9]
 800a942:	2b06      	cmp	r3, #6
 800a944:	d03d      	beq.n	800a9c2 <ip4_input+0x142>
 800a946:	2b11      	cmp	r3, #17
 800a948:	d02f      	beq.n	800a9aa <ip4_input+0x12a>
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d13e      	bne.n	800a9cc <ip4_input+0x14c>
      icmp_input(p, inp);
 800a94e:	4641      	mov	r1, r8
 800a950:	4628      	mov	r0, r5
 800a952:	f7ff fec7 	bl	800a6e4 <icmp_input>
      break;
 800a956:	e02c      	b.n	800a9b2 <ip4_input+0x132>
 800a958:	4646      	mov	r6, r8
 800a95a:	f04f 0a01 	mov.w	sl, #1
        netif = netif_list;
 800a95e:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 800aa00 <ip4_input+0x180>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800a962:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
 800a966:	07db      	lsls	r3, r3, #31
 800a968:	d404      	bmi.n	800a974 <ip4_input+0xf4>
      if (first) {
 800a96a:	f1ba 0f00 	cmp.w	sl, #0
 800a96e:	d10d      	bne.n	800a98c <ip4_input+0x10c>
        netif = netif->next;
 800a970:	6836      	ldr	r6, [r6, #0]
 800a972:	e010      	b.n	800a996 <ip4_input+0x116>
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800a974:	6873      	ldr	r3, [r6, #4]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d0f7      	beq.n	800a96a <ip4_input+0xea>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a97a:	6960      	ldr	r0, [r4, #20]
 800a97c:	4283      	cmp	r3, r0
 800a97e:	d0ba      	beq.n	800a8f6 <ip4_input+0x76>
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800a980:	4631      	mov	r1, r6
 800a982:	f000 f8c8 	bl	800ab16 <ip4_addr_isbroadcast_u32>
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800a986:	2800      	cmp	r0, #0
 800a988:	d0ef      	beq.n	800a96a <ip4_input+0xea>
 800a98a:	e7b4      	b.n	800a8f6 <ip4_input+0x76>
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800a98c:	7d23      	ldrb	r3, [r4, #20]
 800a98e:	2b7f      	cmp	r3, #127	; 0x7f
 800a990:	d0b0      	beq.n	800a8f4 <ip4_input+0x74>
        netif = netif_list;
 800a992:	f8db 6000 	ldr.w	r6, [fp]
      if (netif == inp) {
 800a996:	4546      	cmp	r6, r8
        netif = netif->next;
 800a998:	bf08      	it	eq
 800a99a:	6836      	ldreq	r6, [r6, #0]
 800a99c:	f04f 0a00 	mov.w	sl, #0
    } while (netif != NULL);
 800a9a0:	2e00      	cmp	r6, #0
 800a9a2:	d1de      	bne.n	800a962 <ip4_input+0xe2>
 800a9a4:	e7a6      	b.n	800a8f4 <ip4_input+0x74>
 800a9a6:	4646      	mov	r6, r8
 800a9a8:	e7a5      	b.n	800a8f6 <ip4_input+0x76>
      udp_input(p, inp);
 800a9aa:	4641      	mov	r1, r8
 800a9ac:	4628      	mov	r0, r5
 800a9ae:	f004 fd87 	bl	800f4c0 <udp_input>
  ip_data.current_netif = NULL;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	6023      	str	r3, [r4, #0]
  ip_data.current_input_netif = NULL;
 800a9b6:	6063      	str	r3, [r4, #4]
  ip_data.current_ip4_header = NULL;
 800a9b8:	60a3      	str	r3, [r4, #8]
  ip_data.current_ip_header_tot_len = 0;
 800a9ba:	81a3      	strh	r3, [r4, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800a9bc:	6123      	str	r3, [r4, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800a9be:	6163      	str	r3, [r4, #20]
  return ERR_OK;
 800a9c0:	e76c      	b.n	800a89c <ip4_input+0x1c>
      tcp_input(p, inp);
 800a9c2:	4641      	mov	r1, r8
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	f003 f83f 	bl	800da48 <tcp_input>
      break;
 800a9ca:	e7f2      	b.n	800a9b2 <ip4_input+0x132>
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a9cc:	4631      	mov	r1, r6
 800a9ce:	6960      	ldr	r0, [r4, #20]
 800a9d0:	f000 f8a1 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800a9d4:	b968      	cbnz	r0, 800a9f2 <ip4_input+0x172>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800a9d6:	6963      	ldr	r3, [r4, #20]
 800a9d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800a9dc:	2be0      	cmp	r3, #224	; 0xe0
 800a9de:	d008      	beq.n	800a9f2 <ip4_input+0x172>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800a9e0:	4649      	mov	r1, r9
 800a9e2:	4628      	mov	r0, r5
 800a9e4:	f001 f89b 	bl	800bb1e <pbuf_header_force>
        p->payload = iphdr;
 800a9e8:	606f      	str	r7, [r5, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800a9ea:	2102      	movs	r1, #2
 800a9ec:	4628      	mov	r0, r5
 800a9ee:	f7ff ff11 	bl	800a814 <icmp_dest_unreach>
      pbuf_free(p);
 800a9f2:	4628      	mov	r0, r5
 800a9f4:	f001 f896 	bl	800bb24 <pbuf_free>
 800a9f8:	e7db      	b.n	800a9b2 <ip4_input+0x132>
 800a9fa:	bf00      	nop
 800a9fc:	2000fc00 	.word	0x2000fc00
 800aa00:	200132f4 	.word	0x200132f4

0800aa04 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800aa04:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa08:	461f      	mov	r7, r3
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800aa0a:	89c3      	ldrh	r3, [r0, #14]
{
 800aa0c:	4605      	mov	r5, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800aa0e:	2b01      	cmp	r3, #1
{
 800aa10:	468a      	mov	sl, r1
 800aa12:	4616      	mov	r6, r2
 800aa14:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800aa18:	d006      	beq.n	800aa28 <ip4_output_if_src+0x24>
 800aa1a:	4b30      	ldr	r3, [pc, #192]	; (800aadc <ip4_output_if_src+0xd8>)
 800aa1c:	f240 3233 	movw	r2, #819	; 0x333
 800aa20:	492f      	ldr	r1, [pc, #188]	; (800aae0 <ip4_output_if_src+0xdc>)
 800aa22:	4830      	ldr	r0, [pc, #192]	; (800aae4 <ip4_output_if_src+0xe0>)
 800aa24:	f004 ff8a 	bl	800f93c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800aa28:	2e00      	cmp	r6, #0
 800aa2a:	d047      	beq.n	800aabc <ip4_output_if_src+0xb8>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800aa2c:	2114      	movs	r1, #20
 800aa2e:	4628      	mov	r0, r5
 800aa30:	f001 f872 	bl	800bb18 <pbuf_header>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	d14e      	bne.n	800aad6 <ip4_output_if_src+0xd2>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800aa38:	896b      	ldrh	r3, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
 800aa3a:	686c      	ldr	r4, [r5, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800aa3c:	2b13      	cmp	r3, #19
 800aa3e:	d806      	bhi.n	800aa4e <ip4_output_if_src+0x4a>
 800aa40:	4b26      	ldr	r3, [pc, #152]	; (800aadc <ip4_output_if_src+0xd8>)
 800aa42:	f240 3261 	movw	r2, #865	; 0x361
 800aa46:	4928      	ldr	r1, [pc, #160]	; (800aae8 <ip4_output_if_src+0xe4>)
 800aa48:	4826      	ldr	r0, [pc, #152]	; (800aae4 <ip4_output_if_src+0xe0>)
 800aa4a:	f004 ff77 	bl	800f93c <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
    IPH_PROTO_SET(iphdr, proto);
 800aa4e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
    IPH_TTL_SET(iphdr, ttl);
 800aa52:	7227      	strb	r7, [r4, #8]
    IPH_PROTO_SET(iphdr, proto);
 800aa54:	7263      	strb	r3, [r4, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800aa56:	6833      	ldr	r3, [r6, #0]
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800aa58:	2700      	movs	r7, #0
    ip4_addr_copy(iphdr->dest, *dest);
 800aa5a:	6123      	str	r3, [r4, #16]
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800aa5c:	2345      	movs	r3, #69	; 0x45
 800aa5e:	7023      	strb	r3, [r4, #0]
    IPH_TOS_SET(iphdr, tos);
 800aa60:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800aa64:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800aaf0 <ip4_output_if_src+0xec>
    IPH_TOS_SET(iphdr, tos);
 800aa68:	7063      	strb	r3, [r4, #1]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800aa6a:	8928      	ldrh	r0, [r5, #8]
 800aa6c:	f7ff fa58 	bl	8009f20 <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 800aa70:	71a7      	strb	r7, [r4, #6]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800aa72:	8060      	strh	r0, [r4, #2]
    IPH_OFFSET_SET(iphdr, 0);
 800aa74:	71e7      	strb	r7, [r4, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800aa76:	f8b9 0000 	ldrh.w	r0, [r9]
 800aa7a:	f7ff fa51 	bl	8009f20 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800aa7e:	f8b9 3000 	ldrh.w	r3, [r9]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800aa82:	80a0      	strh	r0, [r4, #4]
    ++ip_id;
 800aa84:	3301      	adds	r3, #1
 800aa86:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 800aa8a:	f1ba 0f00 	cmp.w	sl, #0
 800aa8e:	d112      	bne.n	800aab6 <ip4_output_if_src+0xb2>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800aa90:	4b16      	ldr	r3, [pc, #88]	; (800aaec <ip4_output_if_src+0xe8>)
 800aa92:	681b      	ldr	r3, [r3, #0]
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800aa94:	60e3      	str	r3, [r4, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800aa96:	72a7      	strb	r7, [r4, #10]
 800aa98:	72e7      	strb	r7, [r4, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800aa9a:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
 800aa9e:	b19b      	cbz	r3, 800aac8 <ip4_output_if_src+0xc4>
 800aaa0:	892a      	ldrh	r2, [r5, #8]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d910      	bls.n	800aac8 <ip4_output_if_src+0xc4>
    return ip4_frag(p, netif, dest);
 800aaa6:	4632      	mov	r2, r6
 800aaa8:	4641      	mov	r1, r8
 800aaaa:	4628      	mov	r0, r5
 800aaac:	f000 fb0c 	bl	800b0c8 <ip4_frag>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
}
 800aab0:	b002      	add	sp, #8
 800aab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ip4_addr_copy(iphdr->src, *src);
 800aab6:	f8da 3000 	ldr.w	r3, [sl]
 800aaba:	e7eb      	b.n	800aa94 <ip4_output_if_src+0x90>
    ip4_addr_copy(dest_addr, iphdr->dest);
 800aabc:	686b      	ldr	r3, [r5, #4]
 800aabe:	ae02      	add	r6, sp, #8
 800aac0:	691b      	ldr	r3, [r3, #16]
 800aac2:	f846 3d04 	str.w	r3, [r6, #-4]!
 800aac6:	e7e8      	b.n	800aa9a <ip4_output_if_src+0x96>
  return netif->output(netif, p, dest);
 800aac8:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800aacc:	4632      	mov	r2, r6
 800aace:	4629      	mov	r1, r5
 800aad0:	4640      	mov	r0, r8
 800aad2:	4798      	blx	r3
 800aad4:	e7ec      	b.n	800aab0 <ip4_output_if_src+0xac>
      return ERR_BUF;
 800aad6:	f06f 0001 	mvn.w	r0, #1
 800aada:	e7e9      	b.n	800aab0 <ip4_output_if_src+0xac>
 800aadc:	08012782 	.word	0x08012782
 800aae0:	080127b6 	.word	0x080127b6
 800aae4:	0801243d 	.word	0x0801243d
 800aae8:	080127c2 	.word	0x080127c2
 800aaec:	080127f0 	.word	0x080127f0
 800aaf0:	2000bee6 	.word	0x2000bee6

0800aaf4 <ip4_output_if>:
{
 800aaf4:	b4f0      	push	{r4, r5, r6, r7}
 800aaf6:	9c06      	ldr	r4, [sp, #24]
 800aaf8:	f89d 5010 	ldrb.w	r5, [sp, #16]
 800aafc:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800ab00:	b11a      	cbz	r2, 800ab0a <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 800ab02:	b109      	cbz	r1, 800ab08 <ip4_output_if+0x14>
 800ab04:	680f      	ldr	r7, [r1, #0]
 800ab06:	b907      	cbnz	r7, 800ab0a <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 800ab08:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800ab0a:	9406      	str	r4, [sp, #24]
 800ab0c:	9605      	str	r6, [sp, #20]
 800ab0e:	9504      	str	r5, [sp, #16]
}
 800ab10:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800ab12:	f7ff bf77 	b.w	800aa04 <ip4_output_if_src>

0800ab16 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800ab16:	1e43      	subs	r3, r0, #1
 800ab18:	3303      	adds	r3, #3
 800ab1a:	d811      	bhi.n	800ab40 <ip4_addr_isbroadcast_u32+0x2a>
      (addr == IPADDR_ANY)) {
    return 1;
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800ab1c:	f891 3033 	ldrb.w	r3, [r1, #51]	; 0x33
 800ab20:	f013 0302 	ands.w	r3, r3, #2
 800ab24:	d00e      	beq.n	800ab44 <ip4_addr_isbroadcast_u32+0x2e>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800ab26:	684a      	ldr	r2, [r1, #4]
 800ab28:	4290      	cmp	r0, r2
 800ab2a:	d00b      	beq.n	800ab44 <ip4_addr_isbroadcast_u32+0x2e>
    return 0;
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800ab2c:	688b      	ldr	r3, [r1, #8]
 800ab2e:	4042      	eors	r2, r0
 800ab30:	421a      	tst	r2, r3
 800ab32:	d107      	bne.n	800ab44 <ip4_addr_isbroadcast_u32+0x2e>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ab34:	43db      	mvns	r3, r3
 800ab36:	4383      	bics	r3, r0
    return 1;
 800ab38:	bf0c      	ite	eq
 800ab3a:	2001      	moveq	r0, #1
 800ab3c:	2000      	movne	r0, #0
 800ab3e:	4770      	bx	lr
 800ab40:	2001      	movs	r0, #1
 800ab42:	4770      	bx	lr
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 800ab44:	2000      	movs	r0, #0
  }
}
 800ab46:	4770      	bx	lr

0800ab48 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ab48:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800ab4a:	4b0c      	ldr	r3, [pc, #48]	; (800ab7c <ip_reass_dequeue_datagram+0x34>)
{
 800ab4c:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 800ab4e:	681a      	ldr	r2, [r3, #0]
{
 800ab50:	460d      	mov	r5, r1
  if (reassdatagrams == ipr) {
 800ab52:	4282      	cmp	r2, r0
 800ab54:	d107      	bne.n	800ab66 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800ab56:	6802      	ldr	r2, [r0, #0]
 800ab58:	601a      	str	r2, [r3, #0]
    LWIP_ASSERT("sanity check linked list", prev != NULL);
    prev->next = ipr->next;
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800ab5a:	4621      	mov	r1, r4
}
 800ab5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 800ab60:	2004      	movs	r0, #4
 800ab62:	f000 be1b 	b.w	800b79c <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ab66:	b931      	cbnz	r1, 800ab76 <ip_reass_dequeue_datagram+0x2e>
 800ab68:	4b05      	ldr	r3, [pc, #20]	; (800ab80 <ip_reass_dequeue_datagram+0x38>)
 800ab6a:	f240 1245 	movw	r2, #325	; 0x145
 800ab6e:	4905      	ldr	r1, [pc, #20]	; (800ab84 <ip_reass_dequeue_datagram+0x3c>)
 800ab70:	4805      	ldr	r0, [pc, #20]	; (800ab88 <ip_reass_dequeue_datagram+0x40>)
 800ab72:	f004 fee3 	bl	800f93c <iprintf>
    prev->next = ipr->next;
 800ab76:	6823      	ldr	r3, [r4, #0]
 800ab78:	602b      	str	r3, [r5, #0]
 800ab7a:	e7ee      	b.n	800ab5a <ip_reass_dequeue_datagram+0x12>
 800ab7c:	2000beec 	.word	0x2000beec
 800ab80:	080128d9 	.word	0x080128d9
 800ab84:	08012912 	.word	0x08012912
 800ab88:	0801243d 	.word	0x0801243d

0800ab8c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800ab8c:	4281      	cmp	r1, r0
{
 800ab8e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab92:	4605      	mov	r5, r0
 800ab94:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 800ab96:	d105      	bne.n	800aba4 <ip_reass_free_complete_datagram+0x18>
 800ab98:	4b2f      	ldr	r3, [pc, #188]	; (800ac58 <ip_reass_free_complete_datagram+0xcc>)
 800ab9a:	22ab      	movs	r2, #171	; 0xab
 800ab9c:	492f      	ldr	r1, [pc, #188]	; (800ac5c <ip_reass_free_complete_datagram+0xd0>)
 800ab9e:	4830      	ldr	r0, [pc, #192]	; (800ac60 <ip_reass_free_complete_datagram+0xd4>)
 800aba0:	f004 fecc 	bl	800f93c <iprintf>
  if (prev != NULL) {
 800aba4:	b147      	cbz	r7, 800abb8 <ip_reass_free_complete_datagram+0x2c>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	429d      	cmp	r5, r3
 800abaa:	d005      	beq.n	800abb8 <ip_reass_free_complete_datagram+0x2c>
 800abac:	4b2a      	ldr	r3, [pc, #168]	; (800ac58 <ip_reass_free_complete_datagram+0xcc>)
 800abae:	22ad      	movs	r2, #173	; 0xad
 800abb0:	492c      	ldr	r1, [pc, #176]	; (800ac64 <ip_reass_free_complete_datagram+0xd8>)
 800abb2:	482b      	ldr	r0, [pc, #172]	; (800ac60 <ip_reass_free_complete_datagram+0xd4>)
 800abb4:	f004 fec2 	bl	800f93c <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800abb8:	686e      	ldr	r6, [r5, #4]
 800abba:	6873      	ldr	r3, [r6, #4]
  if (iprh->start == 0) {
 800abbc:	889a      	ldrh	r2, [r3, #4]
 800abbe:	bb92      	cbnz	r2, 800ac26 <ip_reass_free_complete_datagram+0x9a>
    ipr->p = iprh->next_pbuf;
 800abc0:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800abc2:	f105 011c 	add.w	r1, r5, #28
    ipr->p = iprh->next_pbuf;
 800abc6:	606a      	str	r2, [r5, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800abc8:	f105 0208 	add.w	r2, r5, #8
 800abcc:	f852 0b04 	ldr.w	r0, [r2], #4
 800abd0:	428a      	cmp	r2, r1
 800abd2:	f843 0b04 	str.w	r0, [r3], #4
 800abd6:	d1f9      	bne.n	800abcc <ip_reass_free_complete_datagram+0x40>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800abd8:	2101      	movs	r1, #1
 800abda:	4630      	mov	r0, r6
 800abdc:	f7ff fe1f 	bl	800a81e <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800abe0:	4630      	mov	r0, r6
 800abe2:	f001 f955 	bl	800be90 <pbuf_clen>
 800abe6:	4604      	mov	r4, r0
    pbuf_free(p);
 800abe8:	4630      	mov	r0, r6
 800abea:	f000 ff9b 	bl	800bb24 <pbuf_free>
  p = ipr->p;
 800abee:	686e      	ldr	r6, [r5, #4]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800abf0:	f8df 8064 	ldr.w	r8, [pc, #100]	; 800ac58 <ip_reass_free_complete_datagram+0xcc>
 800abf4:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800ac70 <ip_reass_free_complete_datagram+0xe4>
 800abf8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800ac60 <ip_reass_free_complete_datagram+0xd4>
  while (p != NULL) {
 800abfc:	b9ae      	cbnz	r6, 800ac2a <ip_reass_free_complete_datagram+0x9e>
  ip_reass_dequeue_datagram(ipr, prev);
 800abfe:	4628      	mov	r0, r5
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ac00:	4d19      	ldr	r5, [pc, #100]	; (800ac68 <ip_reass_free_complete_datagram+0xdc>)
  ip_reass_dequeue_datagram(ipr, prev);
 800ac02:	4639      	mov	r1, r7
 800ac04:	f7ff ffa0 	bl	800ab48 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ac08:	882b      	ldrh	r3, [r5, #0]
 800ac0a:	42a3      	cmp	r3, r4
 800ac0c:	d205      	bcs.n	800ac1a <ip_reass_free_complete_datagram+0x8e>
 800ac0e:	4b12      	ldr	r3, [pc, #72]	; (800ac58 <ip_reass_free_complete_datagram+0xcc>)
 800ac10:	22d2      	movs	r2, #210	; 0xd2
 800ac12:	4916      	ldr	r1, [pc, #88]	; (800ac6c <ip_reass_free_complete_datagram+0xe0>)
 800ac14:	4812      	ldr	r0, [pc, #72]	; (800ac60 <ip_reass_free_complete_datagram+0xd4>)
 800ac16:	f004 fe91 	bl	800f93c <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800ac1a:	882b      	ldrh	r3, [r5, #0]
}
 800ac1c:	4620      	mov	r0, r4
  ip_reass_pbufcount -= pbufs_freed;
 800ac1e:	1b1b      	subs	r3, r3, r4
 800ac20:	802b      	strh	r3, [r5, #0]
}
 800ac22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u16_t pbufs_freed = 0;
 800ac26:	2400      	movs	r4, #0
 800ac28:	e7e1      	b.n	800abee <ip_reass_free_complete_datagram+0x62>
    iprh = (struct ip_reass_helper *)p->payload;
 800ac2a:	6873      	ldr	r3, [r6, #4]
    clen = pbuf_clen(pcur);
 800ac2c:	4630      	mov	r0, r6
    p = iprh->next_pbuf;
 800ac2e:	f8d3 b000 	ldr.w	fp, [r3]
    clen = pbuf_clen(pcur);
 800ac32:	f001 f92d 	bl	800be90 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ac36:	4404      	add	r4, r0
 800ac38:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800ac3c:	db05      	blt.n	800ac4a <ip_reass_free_complete_datagram+0xbe>
 800ac3e:	4643      	mov	r3, r8
 800ac40:	22cc      	movs	r2, #204	; 0xcc
 800ac42:	4649      	mov	r1, r9
 800ac44:	4650      	mov	r0, sl
 800ac46:	f004 fe79 	bl	800f93c <iprintf>
    pbuf_free(pcur);
 800ac4a:	4630      	mov	r0, r6
    pbufs_freed += clen;
 800ac4c:	b2a4      	uxth	r4, r4
    pbuf_free(pcur);
 800ac4e:	f000 ff69 	bl	800bb24 <pbuf_free>
    p = iprh->next_pbuf;
 800ac52:	465e      	mov	r6, fp
 800ac54:	e7d2      	b.n	800abfc <ip_reass_free_complete_datagram+0x70>
 800ac56:	bf00      	nop
 800ac58:	080128d9 	.word	0x080128d9
 800ac5c:	0801292b 	.word	0x0801292b
 800ac60:	0801243d 	.word	0x0801243d
 800ac64:	08012937 	.word	0x08012937
 800ac68:	2000bee8 	.word	0x2000bee8
 800ac6c:	08012966 	.word	0x08012966
 800ac70:	08012949 	.word	0x08012949

0800ac74 <ip_reass_remove_oldest_datagram>:
{
 800ac74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac78:	4606      	mov	r6, r0
 800ac7a:	460f      	mov	r7, r1
  int pbufs_freed = 0, pbufs_freed_current;
 800ac7c:	2500      	movs	r5, #0
    r = reassdatagrams;
 800ac7e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 800ace8 <ip_reass_remove_oldest_datagram+0x74>
    other_datagrams = 0;
 800ac82:	2400      	movs	r4, #0
    oldest_prev = NULL;
 800ac84:	4621      	mov	r1, r4
    prev = NULL;
 800ac86:	46a6      	mov	lr, r4
    oldest = NULL;
 800ac88:	4620      	mov	r0, r4
    r = reassdatagrams;
 800ac8a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 800ac8e:	b953      	cbnz	r3, 800aca6 <ip_reass_remove_oldest_datagram+0x32>
    if (oldest != NULL) {
 800ac90:	b110      	cbz	r0, 800ac98 <ip_reass_remove_oldest_datagram+0x24>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800ac92:	f7ff ff7b 	bl	800ab8c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 800ac96:	4405      	add	r5, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800ac98:	42bd      	cmp	r5, r7
 800ac9a:	da01      	bge.n	800aca0 <ip_reass_remove_oldest_datagram+0x2c>
 800ac9c:	2c01      	cmp	r4, #1
 800ac9e:	dcf0      	bgt.n	800ac82 <ip_reass_remove_oldest_datagram+0xe>
}
 800aca0:	4628      	mov	r0, r5
 800aca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800aca6:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 800acaa:	695a      	ldr	r2, [r3, #20]
 800acac:	4562      	cmp	r2, ip
 800acae:	d109      	bne.n	800acc4 <ip_reass_remove_oldest_datagram+0x50>
 800acb0:	f8d6 c010 	ldr.w	ip, [r6, #16]
 800acb4:	699a      	ldr	r2, [r3, #24]
 800acb6:	4562      	cmp	r2, ip
 800acb8:	d104      	bne.n	800acc4 <ip_reass_remove_oldest_datagram+0x50>
 800acba:	f8b3 c00c 	ldrh.w	ip, [r3, #12]
 800acbe:	88b2      	ldrh	r2, [r6, #4]
 800acc0:	4594      	cmp	ip, r2
 800acc2:	d008      	beq.n	800acd6 <ip_reass_remove_oldest_datagram+0x62>
        other_datagrams++;
 800acc4:	3401      	adds	r4, #1
        if (oldest == NULL) {
 800acc6:	b160      	cbz	r0, 800ace2 <ip_reass_remove_oldest_datagram+0x6e>
        } else if (r->timer <= oldest->timer) {
 800acc8:	7fc2      	ldrb	r2, [r0, #31]
 800acca:	f893 c01f 	ldrb.w	ip, [r3, #31]
          oldest_prev = prev;
 800acce:	4594      	cmp	ip, r2
 800acd0:	bf9c      	itt	ls
 800acd2:	4671      	movls	r1, lr
 800acd4:	4618      	movls	r0, r3
      if (r->next != NULL) {
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	2a00      	cmp	r2, #0
 800acda:	bf18      	it	ne
 800acdc:	469e      	movne	lr, r3
 800acde:	4613      	mov	r3, r2
 800ace0:	e7d5      	b.n	800ac8e <ip_reass_remove_oldest_datagram+0x1a>
          oldest_prev = prev;
 800ace2:	4671      	mov	r1, lr
 800ace4:	4618      	mov	r0, r3
 800ace6:	e7f6      	b.n	800acd6 <ip_reass_remove_oldest_datagram+0x62>
 800ace8:	2000beec 	.word	0x2000beec

0800acec <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 800acec:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 800acee:	4604      	mov	r4, r0
 800acf0:	b930      	cbnz	r0, 800ad00 <ip_frag_free_pbuf_custom_ref+0x14>
 800acf2:	4b06      	ldr	r3, [pc, #24]	; (800ad0c <ip_frag_free_pbuf_custom_ref+0x20>)
 800acf4:	f240 22ae 	movw	r2, #686	; 0x2ae
 800acf8:	4905      	ldr	r1, [pc, #20]	; (800ad10 <ip_frag_free_pbuf_custom_ref+0x24>)
 800acfa:	4806      	ldr	r0, [pc, #24]	; (800ad14 <ip_frag_free_pbuf_custom_ref+0x28>)
 800acfc:	f004 fe1e 	bl	800f93c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800ad00:	4621      	mov	r1, r4
}
 800ad02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 800ad06:	2005      	movs	r0, #5
 800ad08:	f000 bd48 	b.w	800b79c <memp_free>
 800ad0c:	080128d9 	.word	0x080128d9
 800ad10:	08012fff 	.word	0x08012fff
 800ad14:	0801243d 	.word	0x0801243d

0800ad18 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800ad18:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800ad1a:	4604      	mov	r4, r0
 800ad1c:	b930      	cbnz	r0, 800ad2c <ipfrag_free_pbuf_custom+0x14>
 800ad1e:	4b08      	ldr	r3, [pc, #32]	; (800ad40 <ipfrag_free_pbuf_custom+0x28>)
 800ad20:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 800ad24:	4907      	ldr	r1, [pc, #28]	; (800ad44 <ipfrag_free_pbuf_custom+0x2c>)
 800ad26:	4808      	ldr	r0, [pc, #32]	; (800ad48 <ipfrag_free_pbuf_custom+0x30>)
 800ad28:	f004 fe08 	bl	800f93c <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
  if (pcr->original != NULL) {
 800ad2c:	6960      	ldr	r0, [r4, #20]
 800ad2e:	b108      	cbz	r0, 800ad34 <ipfrag_free_pbuf_custom+0x1c>
    pbuf_free(pcr->original);
 800ad30:	f000 fef8 	bl	800bb24 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800ad34:	4620      	mov	r0, r4
}
 800ad36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 800ad3a:	f7ff bfd7 	b.w	800acec <ip_frag_free_pbuf_custom_ref>
 800ad3e:	bf00      	nop
 800ad40:	080128d9 	.word	0x080128d9
 800ad44:	08012981 	.word	0x08012981
 800ad48:	0801243d 	.word	0x0801243d

0800ad4c <ip_reass_tmr>:
{
 800ad4c:	b538      	push	{r3, r4, r5, lr}
  struct ip_reassdata *r, *prev = NULL;
 800ad4e:	2400      	movs	r4, #0
  r = reassdatagrams;
 800ad50:	4b07      	ldr	r3, [pc, #28]	; (800ad70 <ip_reass_tmr+0x24>)
 800ad52:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 800ad54:	b900      	cbnz	r0, 800ad58 <ip_reass_tmr+0xc>
}
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
    if (r->timer > 0) {
 800ad58:	7fc3      	ldrb	r3, [r0, #31]
 800ad5a:	6805      	ldr	r5, [r0, #0]
 800ad5c:	b123      	cbz	r3, 800ad68 <ip_reass_tmr+0x1c>
 800ad5e:	4604      	mov	r4, r0
      r->timer--;
 800ad60:	3b01      	subs	r3, #1
 800ad62:	77c3      	strb	r3, [r0, #31]
      r = r->next;
 800ad64:	4628      	mov	r0, r5
 800ad66:	e7f5      	b.n	800ad54 <ip_reass_tmr+0x8>
      ip_reass_free_complete_datagram(tmp, prev);
 800ad68:	4621      	mov	r1, r4
 800ad6a:	f7ff ff0f 	bl	800ab8c <ip_reass_free_complete_datagram>
 800ad6e:	e7f9      	b.n	800ad64 <ip_reass_tmr+0x18>
 800ad70:	2000beec 	.word	0x2000beec

0800ad74 <ip4_reass>:
{
 800ad74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr*)p->payload;
 800ad78:	6845      	ldr	r5, [r0, #4]
{
 800ad7a:	4607      	mov	r7, r0
  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 800ad7c:	782b      	ldrb	r3, [r5, #0]
 800ad7e:	f003 030f 	and.w	r3, r3, #15
 800ad82:	2b05      	cmp	r3, #5
 800ad84:	f040 808c 	bne.w	800aea0 <ip4_reass+0x12c>
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800ad88:	88e8      	ldrh	r0, [r5, #6]
 800ad8a:	f7ff f8c9 	bl	8009f20 <lwip_htons>
 800ad8e:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800ad92:	ea4f 09c0 	mov.w	r9, r0, lsl #3
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800ad96:	8868      	ldrh	r0, [r5, #2]
 800ad98:	f7ff f8c2 	bl	8009f20 <lwip_htons>
 800ad9c:	782b      	ldrb	r3, [r5, #0]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800ad9e:	4cbd      	ldr	r4, [pc, #756]	; (800b094 <ip4_reass+0x320>)
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800ada0:	f003 030f 	and.w	r3, r3, #15
 800ada4:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 800ada8:	b283      	uxth	r3, r0
  clen = pbuf_clen(p);
 800adaa:	4638      	mov	r0, r7
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800adac:	9301      	str	r3, [sp, #4]
  clen = pbuf_clen(p);
 800adae:	f001 f86f 	bl	800be90 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800adb2:	8823      	ldrh	r3, [r4, #0]
  clen = pbuf_clen(p);
 800adb4:	4682      	mov	sl, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800adb6:	4403      	add	r3, r0
 800adb8:	2b0a      	cmp	r3, #10
 800adba:	dc68      	bgt.n	800ae8e <ip4_reass+0x11a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800adbc:	4eb6      	ldr	r6, [pc, #728]	; (800b098 <ip4_reass+0x324>)
 800adbe:	6834      	ldr	r4, [r6, #0]
 800adc0:	2c00      	cmp	r4, #0
 800adc2:	d172      	bne.n	800aeaa <ip4_reass+0x136>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800adc4:	2004      	movs	r0, #4
 800adc6:	f000 fccd 	bl	800b764 <memp_malloc>
  if (ipr == NULL) {
 800adca:	4604      	mov	r4, r0
 800adcc:	b958      	cbnz	r0, 800ade6 <ip4_reass+0x72>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800adce:	4651      	mov	r1, sl
 800add0:	4628      	mov	r0, r5
 800add2:	f7ff ff4f 	bl	800ac74 <ip_reass_remove_oldest_datagram>
 800add6:	4582      	cmp	sl, r0
 800add8:	dc62      	bgt.n	800aea0 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800adda:	2004      	movs	r0, #4
 800addc:	f000 fcc2 	bl	800b764 <memp_malloc>
    if (ipr == NULL)
 800ade0:	4604      	mov	r4, r0
 800ade2:	2800      	cmp	r0, #0
 800ade4:	d05c      	beq.n	800aea0 <ip4_reass+0x12c>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800ade6:	2220      	movs	r2, #32
 800ade8:	2100      	movs	r1, #0
 800adea:	4620      	mov	r0, r4
 800adec:	f004 fd9e 	bl	800f92c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800adf0:	2303      	movs	r3, #3
 800adf2:	77e3      	strb	r3, [r4, #31]
  ipr->next = reassdatagrams;
 800adf4:	6833      	ldr	r3, [r6, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800adf6:	f104 0208 	add.w	r2, r4, #8
  ipr->next = reassdatagrams;
 800adfa:	6023      	str	r3, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800adfc:	462b      	mov	r3, r5
  reassdatagrams = ipr;
 800adfe:	6034      	str	r4, [r6, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800ae00:	f105 0114 	add.w	r1, r5, #20
 800ae04:	f853 0b04 	ldr.w	r0, [r3], #4
 800ae08:	428b      	cmp	r3, r1
 800ae0a:	f842 0b04 	str.w	r0, [r2], #4
 800ae0e:	d1f9      	bne.n	800ae04 <ip4_reass+0x90>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800ae10:	f8b5 b006 	ldrh.w	fp, [r5, #6]
  if (is_last) {
 800ae14:	f01b 0b20 	ands.w	fp, fp, #32
 800ae18:	d108      	bne.n	800ae2c <ip4_reass+0xb8>
    u16_t datagram_len = (u16_t)(offset + len);
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	444b      	add	r3, r9
 800ae1e:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800ae20:	4599      	cmp	r9, r3
 800ae22:	d83d      	bhi.n	800aea0 <ip4_reass+0x12c>
 800ae24:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d839      	bhi.n	800aea0 <ip4_reass+0x12c>
  fraghdr = (struct ip_hdr*)new_p->payload;
 800ae2c:	687d      	ldr	r5, [r7, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800ae2e:	8868      	ldrh	r0, [r5, #2]
 800ae30:	f7ff f876 	bl	8009f20 <lwip_htons>
 800ae34:	f895 8000 	ldrb.w	r8, [r5]
 800ae38:	f008 080f 	and.w	r8, r8, #15
 800ae3c:	eba0 0888 	sub.w	r8, r0, r8, lsl #2
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800ae40:	88e8      	ldrh	r0, [r5, #6]
 800ae42:	f7ff f86d 	bl	8009f20 <lwip_htons>
  for (q = ipr->p; q != NULL;) {
 800ae46:	f8d4 e004 	ldr.w	lr, [r4, #4]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800ae4a:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh->next_pbuf = NULL;
 800ae4e:	2500      	movs	r5, #0
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 800ae50:	fa1f f888 	uxth.w	r8, r8
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 800ae54:	00c0      	lsls	r0, r0, #3
  iprh->end = offset + len;
 800ae56:	eb08 0300 	add.w	r3, r8, r0
  for (q = ipr->p; q != NULL;) {
 800ae5a:	4672      	mov	r2, lr
  int valid = 1;
 800ae5c:	f04f 0801 	mov.w	r8, #1
  iprh = (struct ip_reass_helper*)new_p->payload;
 800ae60:	687e      	ldr	r6, [r7, #4]
  iprh->end = offset + len;
 800ae62:	b29b      	uxth	r3, r3
  iprh->next_pbuf = NULL;
 800ae64:	7035      	strb	r5, [r6, #0]
 800ae66:	7075      	strb	r5, [r6, #1]
 800ae68:	70b5      	strb	r5, [r6, #2]
 800ae6a:	70f5      	strb	r5, [r6, #3]
  iprh->start = offset;
 800ae6c:	80b0      	strh	r0, [r6, #4]
  iprh->end = offset + len;
 800ae6e:	80f3      	strh	r3, [r6, #6]
  for (q = ipr->p; q != NULL;) {
 800ae70:	bb52      	cbnz	r2, 800aec8 <ip4_reass+0x154>
    if (iprh_prev != NULL) {
 800ae72:	2d00      	cmp	r5, #0
 800ae74:	f040 8092 	bne.w	800af9c <ip4_reass+0x228>
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800ae78:	f1be 0f00 	cmp.w	lr, #0
 800ae7c:	d07d      	beq.n	800af7a <ip4_reass+0x206>
 800ae7e:	4b87      	ldr	r3, [pc, #540]	; (800b09c <ip4_reass+0x328>)
 800ae80:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 800ae84:	4986      	ldr	r1, [pc, #536]	; (800b0a0 <ip4_reass+0x32c>)
 800ae86:	4887      	ldr	r0, [pc, #540]	; (800b0a4 <ip4_reass+0x330>)
 800ae88:	f004 fd58 	bl	800f93c <iprintf>
 800ae8c:	e075      	b.n	800af7a <ip4_reass+0x206>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ae8e:	4601      	mov	r1, r0
 800ae90:	4628      	mov	r0, r5
 800ae92:	f7ff feef 	bl	800ac74 <ip_reass_remove_oldest_datagram>
 800ae96:	b118      	cbz	r0, 800aea0 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800ae98:	8823      	ldrh	r3, [r4, #0]
 800ae9a:	4453      	add	r3, sl
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ae9c:	2b0a      	cmp	r3, #10
 800ae9e:	dd8d      	ble.n	800adbc <ip4_reass+0x48>
  pbuf_free(p);
 800aea0:	4638      	mov	r0, r7
 800aea2:	f000 fe3f 	bl	800bb24 <pbuf_free>
  return NULL;
 800aea6:	2500      	movs	r5, #0
 800aea8:	e0d4      	b.n	800b054 <ip4_reass+0x2e0>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800aeaa:	68eb      	ldr	r3, [r5, #12]
 800aeac:	6962      	ldr	r2, [r4, #20]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d108      	bne.n	800aec4 <ip4_reass+0x150>
 800aeb2:	692b      	ldr	r3, [r5, #16]
 800aeb4:	69a2      	ldr	r2, [r4, #24]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d104      	bne.n	800aec4 <ip4_reass+0x150>
 800aeba:	89a2      	ldrh	r2, [r4, #12]
 800aebc:	88ab      	ldrh	r3, [r5, #4]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	f000 80cc 	beq.w	800b05c <ip4_reass+0x2e8>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800aec4:	6824      	ldr	r4, [r4, #0]
 800aec6:	e77b      	b.n	800adc0 <ip4_reass+0x4c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 800aec8:	f8d2 c004 	ldr.w	ip, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 800aecc:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 800aed0:	4288      	cmp	r0, r1
 800aed2:	d254      	bcs.n	800af7e <ip4_reass+0x20a>
      iprh->next_pbuf = q;
 800aed4:	6032      	str	r2, [r6, #0]
      if (iprh_prev != NULL) {
 800aed6:	2d00      	cmp	r5, #0
 800aed8:	d04d      	beq.n	800af76 <ip4_reass+0x202>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800aeda:	88ea      	ldrh	r2, [r5, #6]
 800aedc:	4290      	cmp	r0, r2
 800aede:	f0c0 8091 	bcc.w	800b004 <ip4_reass+0x290>
 800aee2:	428b      	cmp	r3, r1
 800aee4:	f200 808e 	bhi.w	800b004 <ip4_reass+0x290>
        iprh_prev->next_pbuf = new_p;
 800aee8:	602f      	str	r7, [r5, #0]
        if (iprh_prev->end != iprh->start) {
 800aeea:	4290      	cmp	r0, r2
      if (iprh_prev->end != iprh->start) {
 800aeec:	f040 80e4 	bne.w	800b0b8 <ip4_reass+0x344>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800aef0:	f1bb 0f00 	cmp.w	fp, #0
 800aef4:	d004      	beq.n	800af00 <ip4_reass+0x18c>
 800aef6:	7fa3      	ldrb	r3, [r4, #30]
 800aef8:	f013 0301 	ands.w	r3, r3, #1
 800aefc:	f000 80da 	beq.w	800b0b4 <ip4_reass+0x340>
    if (valid) {
 800af00:	f1b8 0f00 	cmp.w	r8, #0
 800af04:	d159      	bne.n	800afba <ip4_reass+0x246>
          q = iprh->next_pbuf;
 800af06:	f04f 0800 	mov.w	r8, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800af0a:	4e62      	ldr	r6, [pc, #392]	; (800b094 <ip4_reass+0x320>)
 800af0c:	8833      	ldrh	r3, [r6, #0]
 800af0e:	449a      	add	sl, r3
 800af10:	f8a6 a000 	strh.w	sl, [r6]
  if (is_last) {
 800af14:	f1bb 0f00 	cmp.w	fp, #0
 800af18:	d107      	bne.n	800af2a <ip4_reass+0x1b6>
    u16_t datagram_len = (u16_t)(offset + len);
 800af1a:	9b01      	ldr	r3, [sp, #4]
 800af1c:	4499      	add	r9, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800af1e:	7fa3      	ldrb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 800af20:	f8a4 901c 	strh.w	r9, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800af24:	f043 0301 	orr.w	r3, r3, #1
 800af28:	77a3      	strb	r3, [r4, #30]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800af2a:	f1b8 0f01 	cmp.w	r8, #1
 800af2e:	d1ba      	bne.n	800aea6 <ip4_reass+0x132>
    ipr->datagram_len += IP_HLEN;
 800af30:	8ba3      	ldrh	r3, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800af32:	f104 011c 	add.w	r1, r4, #28
    ipr->datagram_len += IP_HLEN;
 800af36:	3314      	adds	r3, #20
 800af38:	83a3      	strh	r3, [r4, #28]
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800af3a:	6863      	ldr	r3, [r4, #4]
 800af3c:	685d      	ldr	r5, [r3, #4]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800af3e:	f104 0308 	add.w	r3, r4, #8
 800af42:	462a      	mov	r2, r5
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 800af44:	682f      	ldr	r7, [r5, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800af46:	f853 0b04 	ldr.w	r0, [r3], #4
 800af4a:	428b      	cmp	r3, r1
 800af4c:	f842 0b04 	str.w	r0, [r2], #4
 800af50:	d1f9      	bne.n	800af46 <ip4_reass+0x1d2>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800af52:	8ba0      	ldrh	r0, [r4, #28]
 800af54:	f7fe ffe4 	bl	8009f20 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 800af58:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 800af5a:	8068      	strh	r0, [r5, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800af5c:	71ab      	strb	r3, [r5, #6]
 800af5e:	71eb      	strb	r3, [r5, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800af60:	72ab      	strb	r3, [r5, #10]
 800af62:	72eb      	strb	r3, [r5, #11]
    p = ipr->p;
 800af64:	6865      	ldr	r5, [r4, #4]
    while (r != NULL) {
 800af66:	2f00      	cmp	r7, #0
 800af68:	d157      	bne.n	800b01a <ip4_reass+0x2a6>
    if (ipr == reassdatagrams) {
 800af6a:	4b4b      	ldr	r3, [pc, #300]	; (800b098 <ip4_reass+0x324>)
 800af6c:	6819      	ldr	r1, [r3, #0]
 800af6e:	428c      	cmp	r4, r1
 800af70:	d165      	bne.n	800b03e <ip4_reass+0x2ca>
      ipr_prev = NULL;
 800af72:	4639      	mov	r1, r7
 800af74:	e065      	b.n	800b042 <ip4_reass+0x2ce>
        if (iprh->end > iprh_tmp->start) {
 800af76:	428b      	cmp	r3, r1
 800af78:	d844      	bhi.n	800b004 <ip4_reass+0x290>
      ipr->p = new_p;
 800af7a:	6067      	str	r7, [r4, #4]
 800af7c:	e7b8      	b.n	800aef0 <ip4_reass+0x17c>
    } else if (iprh->start == iprh_tmp->start) {
 800af7e:	d041      	beq.n	800b004 <ip4_reass+0x290>
    } else if (iprh->start < iprh_tmp->end) {
 800af80:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800af84:	4282      	cmp	r2, r0
 800af86:	d83d      	bhi.n	800b004 <ip4_reass+0x290>
      if (iprh_prev != NULL) {
 800af88:	b125      	cbz	r5, 800af94 <ip4_reass+0x220>
        if (iprh_prev->end != iprh_tmp->start) {
 800af8a:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 800af8c:	428a      	cmp	r2, r1
 800af8e:	bf18      	it	ne
 800af90:	f04f 0800 	movne.w	r8, #0
    q = iprh_tmp->next_pbuf;
 800af94:	f8dc 2000 	ldr.w	r2, [ip]
 800af98:	4665      	mov	r5, ip
 800af9a:	e769      	b.n	800ae70 <ip4_reass+0xfc>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800af9c:	88eb      	ldrh	r3, [r5, #6]
 800af9e:	4283      	cmp	r3, r0
 800afa0:	d906      	bls.n	800afb0 <ip4_reass+0x23c>
 800afa2:	4b3e      	ldr	r3, [pc, #248]	; (800b09c <ip4_reass+0x328>)
 800afa4:	f240 12ab 	movw	r2, #427	; 0x1ab
 800afa8:	493f      	ldr	r1, [pc, #252]	; (800b0a8 <ip4_reass+0x334>)
 800afaa:	483e      	ldr	r0, [pc, #248]	; (800b0a4 <ip4_reass+0x330>)
 800afac:	f004 fcc6 	bl	800f93c <iprintf>
      iprh_prev->next_pbuf = new_p;
 800afb0:	602f      	str	r7, [r5, #0]
      if (iprh_prev->end != iprh->start) {
 800afb2:	88ea      	ldrh	r2, [r5, #6]
 800afb4:	88b3      	ldrh	r3, [r6, #4]
 800afb6:	429a      	cmp	r2, r3
 800afb8:	e798      	b.n	800aeec <ip4_reass+0x178>
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 800afba:	6863      	ldr	r3, [r4, #4]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d0a2      	beq.n	800af06 <ip4_reass+0x192>
 800afc0:	6859      	ldr	r1, [r3, #4]
 800afc2:	888b      	ldrh	r3, [r1, #4]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d19e      	bne.n	800af06 <ip4_reass+0x192>
        q = iprh->next_pbuf;
 800afc8:	6833      	ldr	r3, [r6, #0]
        while (q != NULL) {
 800afca:	b99b      	cbnz	r3, 800aff4 <ip4_reass+0x280>
          LWIP_ASSERT("sanity check",
 800afcc:	42b1      	cmp	r1, r6
 800afce:	d106      	bne.n	800afde <ip4_reass+0x26a>
 800afd0:	4b32      	ldr	r3, [pc, #200]	; (800b09c <ip4_reass+0x328>)
 800afd2:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 800afd6:	4935      	ldr	r1, [pc, #212]	; (800b0ac <ip4_reass+0x338>)
 800afd8:	4832      	ldr	r0, [pc, #200]	; (800b0a4 <ip4_reass+0x330>)
 800afda:	f004 fcaf 	bl	800f93c <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800afde:	6833      	ldr	r3, [r6, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d092      	beq.n	800af0a <ip4_reass+0x196>
 800afe4:	4b2d      	ldr	r3, [pc, #180]	; (800b09c <ip4_reass+0x328>)
 800afe6:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 800afea:	4931      	ldr	r1, [pc, #196]	; (800b0b0 <ip4_reass+0x33c>)
 800afec:	482d      	ldr	r0, [pc, #180]	; (800b0a4 <ip4_reass+0x330>)
 800afee:	f004 fca5 	bl	800f93c <iprintf>
 800aff2:	e78a      	b.n	800af0a <ip4_reass+0x196>
          iprh = (struct ip_reass_helper*)q->payload;
 800aff4:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 800aff6:	88f0      	ldrh	r0, [r6, #6]
 800aff8:	8893      	ldrh	r3, [r2, #4]
 800affa:	4298      	cmp	r0, r3
 800affc:	d183      	bne.n	800af06 <ip4_reass+0x192>
          q = iprh->next_pbuf;
 800affe:	6813      	ldr	r3, [r2, #0]
 800b000:	4616      	mov	r6, r2
 800b002:	e7e2      	b.n	800afca <ip4_reass+0x256>
  ip_reass_pbufcount -= pbuf_clen(new_p);
 800b004:	4638      	mov	r0, r7
 800b006:	f000 ff43 	bl	800be90 <pbuf_clen>
 800b00a:	4a22      	ldr	r2, [pc, #136]	; (800b094 <ip4_reass+0x320>)
 800b00c:	8813      	ldrh	r3, [r2, #0]
 800b00e:	1a18      	subs	r0, r3, r0
 800b010:	8010      	strh	r0, [r2, #0]
  pbuf_free(new_p);
 800b012:	4638      	mov	r0, r7
 800b014:	f000 fd86 	bl	800bb24 <pbuf_free>
 800b018:	e742      	b.n	800aea0 <ip4_reass+0x12c>
      iprh = (struct ip_reass_helper*)r->payload;
 800b01a:	f8d7 8004 	ldr.w	r8, [r7, #4]
      pbuf_header(r, -IP_HLEN);
 800b01e:	f06f 0113 	mvn.w	r1, #19
 800b022:	4638      	mov	r0, r7
 800b024:	f000 fd78 	bl	800bb18 <pbuf_header>
      pbuf_cat(p, r);
 800b028:	4639      	mov	r1, r7
 800b02a:	4628      	mov	r0, r5
 800b02c:	f000 ff54 	bl	800bed8 <pbuf_cat>
      r = iprh->next_pbuf;
 800b030:	f8d8 7000 	ldr.w	r7, [r8]
 800b034:	e797      	b.n	800af66 <ip4_reass+0x1f2>
        if (ipr_prev->next == ipr) {
 800b036:	680b      	ldr	r3, [r1, #0]
 800b038:	429c      	cmp	r4, r3
 800b03a:	d002      	beq.n	800b042 <ip4_reass+0x2ce>
 800b03c:	4619      	mov	r1, r3
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800b03e:	2900      	cmp	r1, #0
 800b040:	d1f9      	bne.n	800b036 <ip4_reass+0x2c2>
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800b042:	4620      	mov	r0, r4
 800b044:	f7ff fd80 	bl	800ab48 <ip_reass_dequeue_datagram>
    ip_reass_pbufcount -= pbuf_clen(p);
 800b048:	4628      	mov	r0, r5
 800b04a:	f000 ff21 	bl	800be90 <pbuf_clen>
 800b04e:	8833      	ldrh	r3, [r6, #0]
 800b050:	1a18      	subs	r0, r3, r0
 800b052:	8030      	strh	r0, [r6, #0]
}
 800b054:	4628      	mov	r0, r5
 800b056:	b003      	add	sp, #12
 800b058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b05c:	88e8      	ldrh	r0, [r5, #6]
 800b05e:	f7fe ff5f 	bl	8009f20 <lwip_htons>
 800b062:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b066:	2800      	cmp	r0, #0
 800b068:	f47f aed2 	bne.w	800ae10 <ip4_reass+0x9c>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800b06c:	89e0      	ldrh	r0, [r4, #14]
 800b06e:	f7fe ff57 	bl	8009f20 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800b072:	f3c0 000c 	ubfx	r0, r0, #0, #13
 800b076:	2800      	cmp	r0, #0
 800b078:	f43f aeca 	beq.w	800ae10 <ip4_reass+0x9c>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800b07c:	462b      	mov	r3, r5
 800b07e:	f104 0208 	add.w	r2, r4, #8
 800b082:	f105 0114 	add.w	r1, r5, #20
 800b086:	f853 0b04 	ldr.w	r0, [r3], #4
 800b08a:	428b      	cmp	r3, r1
 800b08c:	f842 0b04 	str.w	r0, [r2], #4
 800b090:	d1f9      	bne.n	800b086 <ip4_reass+0x312>
 800b092:	e6bd      	b.n	800ae10 <ip4_reass+0x9c>
 800b094:	2000bee8 	.word	0x2000bee8
 800b098:	2000beec 	.word	0x2000beec
 800b09c:	080128d9 	.word	0x080128d9
 800b0a0:	08012873 	.word	0x08012873
 800b0a4:	0801243d 	.word	0x0801243d
 800b0a8:	08012855 	.word	0x08012855
 800b0ac:	080128aa 	.word	0x080128aa
 800b0b0:	080128b7 	.word	0x080128b7
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800b0b4:	4698      	mov	r8, r3
 800b0b6:	e728      	b.n	800af0a <ip4_reass+0x196>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800b0b8:	f1bb 0f00 	cmp.w	fp, #0
 800b0bc:	f43f af23 	beq.w	800af06 <ip4_reass+0x192>
 800b0c0:	f04f 0800 	mov.w	r8, #0
 800b0c4:	e717      	b.n	800aef6 <ip4_reass+0x182>
 800b0c6:	bf00      	nop

0800b0c8 <ip4_frag>:
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b0c8:	2308      	movs	r3, #8
{
 800b0ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b0ce:	f8b1 802a 	ldrh.w	r8, [r1, #42]	; 0x2a
{
 800b0d2:	b08b      	sub	sp, #44	; 0x2c
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 800b0d4:	f1a8 0814 	sub.w	r8, r8, #20
 800b0d8:	fb98 f8f3 	sdiv	r8, r8, r3
 800b0dc:	fa1f f388 	uxth.w	r3, r8
 800b0e0:	9306      	str	r3, [sp, #24]
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 800b0e2:	6843      	ldr	r3, [r0, #4]
{
 800b0e4:	4607      	mov	r7, r0
  iphdr = original_iphdr;
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b0e6:	781e      	ldrb	r6, [r3, #0]
{
 800b0e8:	468b      	mov	fp, r1
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b0ea:	f006 060f 	and.w	r6, r6, #15
 800b0ee:	00b6      	lsls	r6, r6, #2
 800b0f0:	2e14      	cmp	r6, #20
{
 800b0f2:	9208      	str	r2, [sp, #32]
  original_iphdr = (struct ip_hdr *)p->payload;
 800b0f4:	9302      	str	r3, [sp, #8]
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 800b0f6:	d00b      	beq.n	800b110 <ip4_frag+0x48>
 800b0f8:	f240 22e1 	movw	r2, #737	; 0x2e1
 800b0fc:	4b59      	ldr	r3, [pc, #356]	; (800b264 <ip4_frag+0x19c>)
 800b0fe:	495a      	ldr	r1, [pc, #360]	; (800b268 <ip4_frag+0x1a0>)

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
  ofo = tmp & IP_OFFMASK;
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b100:	485a      	ldr	r0, [pc, #360]	; (800b26c <ip4_frag+0x1a4>)
 800b102:	f004 fc1b 	bl	800f93c <iprintf>
 800b106:	f06f 0005 	mvn.w	r0, #5
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
}
 800b10a:	b00b      	add	sp, #44	; 0x2c
 800b10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800b110:	9b02      	ldr	r3, [sp, #8]
 800b112:	88d8      	ldrh	r0, [r3, #6]
 800b114:	f7fe ff04 	bl	8009f20 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
 800b118:	f3c0 030c 	ubfx	r3, r0, #0, #13
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b11c:	f410 5400 	ands.w	r4, r0, #8192	; 0x2000
  ofo = tmp & IP_OFFMASK;
 800b120:	9304      	str	r3, [sp, #16]
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 800b122:	d004      	beq.n	800b12e <ip4_frag+0x66>
 800b124:	4b4f      	ldr	r3, [pc, #316]	; (800b264 <ip4_frag+0x19c>)
 800b126:	f240 22e6 	movw	r2, #742	; 0x2e6
 800b12a:	4951      	ldr	r1, [pc, #324]	; (800b270 <ip4_frag+0x1a8>)
 800b12c:	e7e8      	b.n	800b100 <ip4_frag+0x38>
  left = p->tot_len - IP_HLEN;
 800b12e:	893d      	ldrh	r5, [r7, #8]
    fragsize = LWIP_MIN(left, nfb * 8);
 800b130:	fa1f f888 	uxth.w	r8, r8
  left = p->tot_len - IP_HLEN;
 800b134:	3d14      	subs	r5, #20
    fragsize = LWIP_MIN(left, nfb * 8);
 800b136:	ea4f 03c8 	mov.w	r3, r8, lsl #3
  left = p->tot_len - IP_HLEN;
 800b13a:	b2ad      	uxth	r5, r5
    fragsize = LWIP_MIN(left, nfb * 8);
 800b13c:	9307      	str	r3, [sp, #28]
  while (left) {
 800b13e:	b90d      	cbnz	r5, 800b144 <ip4_frag+0x7c>
  return ERR_OK;
 800b140:	4628      	mov	r0, r5
 800b142:	e7e2      	b.n	800b10a <ip4_frag+0x42>
    fragsize = LWIP_MIN(left, nfb * 8);
 800b144:	9b07      	ldr	r3, [sp, #28]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b146:	2200      	movs	r2, #0
    fragsize = LWIP_MIN(left, nfb * 8);
 800b148:	42ab      	cmp	r3, r5
 800b14a:	bfa8      	it	ge
 800b14c:	462b      	movge	r3, r5
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b14e:	2114      	movs	r1, #20
    fragsize = LWIP_MIN(left, nfb * 8);
 800b150:	b29b      	uxth	r3, r3
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b152:	2002      	movs	r0, #2
    fragsize = LWIP_MIN(left, nfb * 8);
 800b154:	9305      	str	r3, [sp, #20]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800b156:	f000 fd4f 	bl	800bbf8 <pbuf_alloc>
    if (rambuf == NULL) {
 800b15a:	4680      	mov	r8, r0
 800b15c:	b370      	cbz	r0, 800b1bc <ip4_frag+0xf4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800b15e:	897b      	ldrh	r3, [r7, #10]
 800b160:	2b13      	cmp	r3, #19
 800b162:	d806      	bhi.n	800b172 <ip4_frag+0xaa>
 800b164:	4b3f      	ldr	r3, [pc, #252]	; (800b264 <ip4_frag+0x19c>)
 800b166:	f240 3209 	movw	r2, #777	; 0x309
 800b16a:	4942      	ldr	r1, [pc, #264]	; (800b274 <ip4_frag+0x1ac>)
 800b16c:	483f      	ldr	r0, [pc, #252]	; (800b26c <ip4_frag+0x1a4>)
 800b16e:	f004 fbe5 	bl	800f93c <iprintf>
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800b172:	9b02      	ldr	r3, [sp, #8]
 800b174:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800b178:	4619      	mov	r1, r3
 800b17a:	3114      	adds	r1, #20
 800b17c:	f853 0b04 	ldr.w	r0, [r3], #4
 800b180:	428b      	cmp	r3, r1
 800b182:	f842 0b04 	str.w	r0, [r2], #4
 800b186:	d1f9      	bne.n	800b17c <ip4_frag+0xb4>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800b188:	f8d8 3004 	ldr.w	r3, [r8, #4]
    left_to_copy = fragsize;
 800b18c:	f8dd 9014 	ldr.w	r9, [sp, #20]
    iphdr = (struct ip_hdr *)rambuf->payload;
 800b190:	9303      	str	r3, [sp, #12]
    while (left_to_copy) {
 800b192:	f1b9 0f00 	cmp.w	r9, #0
 800b196:	d037      	beq.n	800b208 <ip4_frag+0x140>
      u16_t plen = p->len - poff;
 800b198:	897c      	ldrh	r4, [r7, #10]
 800b19a:	1ba4      	subs	r4, r4, r6
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800b19c:	b2a4      	uxth	r4, r4
 800b19e:	454c      	cmp	r4, r9
 800b1a0:	bf28      	it	cs
 800b1a2:	464c      	movcs	r4, r9
      if (!newpbuflen) {
 800b1a4:	b914      	cbnz	r4, 800b1ac <ip4_frag+0xe4>
        p = p->next;
 800b1a6:	683f      	ldr	r7, [r7, #0]
        poff = 0;
 800b1a8:	2600      	movs	r6, #0
 800b1aa:	e7f2      	b.n	800b192 <ip4_frag+0xca>
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 800b1ac:	2005      	movs	r0, #5
 800b1ae:	f000 fad9 	bl	800b764 <memp_malloc>
      if (pcr == NULL) {
 800b1b2:	4682      	mov	sl, r0
 800b1b4:	b928      	cbnz	r0, 800b1c2 <ip4_frag+0xfa>
        pbuf_free(rambuf);
 800b1b6:	4640      	mov	r0, r8
 800b1b8:	f000 fcb4 	bl	800bb24 <pbuf_free>
  return ERR_MEM;
 800b1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c0:	e7a3      	b.n	800b10a <ip4_frag+0x42>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800b1c2:	9401      	str	r4, [sp, #4]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	4433      	add	r3, r6
 800b1ca:	9300      	str	r3, [sp, #0]
 800b1cc:	4621      	mov	r1, r4
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2004      	movs	r0, #4
 800b1d2:	f000 fc69 	bl	800baa8 <pbuf_alloced_custom>
      if (newpbuf == NULL) {
 800b1d6:	b918      	cbnz	r0, 800b1e0 <ip4_frag+0x118>
        ip_frag_free_pbuf_custom_ref(pcr);
 800b1d8:	4650      	mov	r0, sl
 800b1da:	f7ff fd87 	bl	800acec <ip_frag_free_pbuf_custom_ref>
 800b1de:	e7ea      	b.n	800b1b6 <ip4_frag+0xee>
 800b1e0:	9009      	str	r0, [sp, #36]	; 0x24
      pbuf_ref(p);
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	f000 fe5c 	bl	800bea0 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800b1e8:	4b23      	ldr	r3, [pc, #140]	; (800b278 <ip4_frag+0x1b0>)
      left_to_copy -= newpbuflen;
 800b1ea:	eba9 0904 	sub.w	r9, r9, r4
      pcr->original = p;
 800b1ee:	f8ca 7014 	str.w	r7, [sl, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800b1f2:	f8ca 3010 	str.w	r3, [sl, #16]
      pbuf_cat(rambuf, newpbuf);
 800b1f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1f8:	4640      	mov	r0, r8
      left_to_copy -= newpbuflen;
 800b1fa:	fa1f f989 	uxth.w	r9, r9
      pbuf_cat(rambuf, newpbuf);
 800b1fe:	f000 fe6b 	bl	800bed8 <pbuf_cat>
      if (left_to_copy) {
 800b202:	f1b9 0f00 	cmp.w	r9, #0
 800b206:	d1ce      	bne.n	800b1a6 <ip4_frag+0xde>
    tmp = (IP_OFFMASK & (ofo));
 800b208:	9b04      	ldr	r3, [sp, #16]
    poff += newpbuflen;
 800b20a:	4426      	add	r6, r4
    tmp = (IP_OFFMASK & (ofo));
 800b20c:	f3c3 000c 	ubfx	r0, r3, #0, #13
    last = (left <= netif->mtu - IP_HLEN);
 800b210:	f8bb 302a 	ldrh.w	r3, [fp, #42]	; 0x2a
    poff += newpbuflen;
 800b214:	b2b6      	uxth	r6, r6
    last = (left <= netif->mtu - IP_HLEN);
 800b216:	3b13      	subs	r3, #19
    if (!last) {
 800b218:	429d      	cmp	r5, r3
      tmp = tmp | IP_MF;
 800b21a:	bfa8      	it	ge
 800b21c:	f440 5000 	orrge.w	r0, r0, #8192	; 0x2000
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800b220:	f7fe fe7e 	bl	8009f20 <lwip_htons>
 800b224:	9b03      	ldr	r3, [sp, #12]
 800b226:	80d8      	strh	r0, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800b228:	9b05      	ldr	r3, [sp, #20]
 800b22a:	f103 0014 	add.w	r0, r3, #20
 800b22e:	b280      	uxth	r0, r0
 800b230:	f7fe fe76 	bl	8009f20 <lwip_htons>
 800b234:	9b03      	ldr	r3, [sp, #12]
    IPH_CHKSUM_SET(iphdr, 0);
 800b236:	9a03      	ldr	r2, [sp, #12]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 800b238:	8058      	strh	r0, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800b23a:	2300      	movs	r3, #0
    netif->output(netif, rambuf, dest);
 800b23c:	4641      	mov	r1, r8
    IPH_CHKSUM_SET(iphdr, 0);
 800b23e:	7293      	strb	r3, [r2, #10]
 800b240:	72d3      	strb	r3, [r2, #11]
    netif->output(netif, rambuf, dest);
 800b242:	4658      	mov	r0, fp
 800b244:	f8db 3014 	ldr.w	r3, [fp, #20]
 800b248:	9a08      	ldr	r2, [sp, #32]
 800b24a:	4798      	blx	r3
    pbuf_free(rambuf);
 800b24c:	4640      	mov	r0, r8
 800b24e:	f000 fc69 	bl	800bb24 <pbuf_free>
    left -= fragsize;
 800b252:	9b05      	ldr	r3, [sp, #20]
    ofo += nfb;
 800b254:	9a06      	ldr	r2, [sp, #24]
    left -= fragsize;
 800b256:	1aed      	subs	r5, r5, r3
    ofo += nfb;
 800b258:	9b04      	ldr	r3, [sp, #16]
    left -= fragsize;
 800b25a:	b2ad      	uxth	r5, r5
    ofo += nfb;
 800b25c:	4413      	add	r3, r2
 800b25e:	b29b      	uxth	r3, r3
 800b260:	9304      	str	r3, [sp, #16]
 800b262:	e76c      	b.n	800b13e <ip4_frag+0x76>
 800b264:	080128d9 	.word	0x080128d9
 800b268:	080127f4 	.word	0x080127f4
 800b26c:	0801243d 	.word	0x0801243d
 800b270:	0801281b 	.word	0x0801281b
 800b274:	08012835 	.word	0x08012835
 800b278:	0800ad19 	.word	0x0800ad19

0800b27c <mem_init>:

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b27c:	4b12      	ldr	r3, [pc, #72]	; (800b2c8 <mem_init+0x4c>)
 800b27e:	4a13      	ldr	r2, [pc, #76]	; (800b2cc <mem_init+0x50>)
 800b280:	f023 0303 	bic.w	r3, r3, #3
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
  mem->prev = 0;
 800b284:	2100      	movs	r1, #0
{
 800b286:	b510      	push	{r4, lr}
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b288:	6013      	str	r3, [r2, #0]
  mem->next = MEM_SIZE_ALIGNED;
 800b28a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
  mem->prev = 0;
 800b28e:	8059      	strh	r1, [r3, #2]
  mem->used = 0;
 800b290:	7119      	strb	r1, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800b292:	490f      	ldr	r1, [pc, #60]	; (800b2d0 <mem_init+0x54>)
 800b294:	1898      	adds	r0, r3, r2
 800b296:	6008      	str	r0, [r1, #0]
  ram_end->used = 1;
 800b298:	2101      	movs	r1, #1
  mem->next = MEM_SIZE_ALIGNED;
 800b29a:	801a      	strh	r2, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b29c:	f8a3 2640 	strh.w	r2, [r3, #1600]	; 0x640
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b2a0:	f8a3 2642 	strh.w	r2, [r3, #1602]	; 0x642

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b2a4:	4a0b      	ldr	r2, [pc, #44]	; (800b2d4 <mem_init+0x58>)
  ram_end->used = 1;
 800b2a6:	f883 1644 	strb.w	r1, [r3, #1604]	; 0x644

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b2aa:	480b      	ldr	r0, [pc, #44]	; (800b2d8 <mem_init+0x5c>)
  lfree = (struct mem *)(void *)ram;
 800b2ac:	6013      	str	r3, [r2, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b2ae:	f004 fa95 	bl	800f7dc <sys_mutex_new>
 800b2b2:	b140      	cbz	r0, 800b2c6 <mem_init+0x4a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800b2b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b2b8:	4b08      	ldr	r3, [pc, #32]	; (800b2dc <mem_init+0x60>)
 800b2ba:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b2be:	4908      	ldr	r1, [pc, #32]	; (800b2e0 <mem_init+0x64>)
 800b2c0:	4808      	ldr	r0, [pc, #32]	; (800b2e4 <mem_init+0x68>)
 800b2c2:	f004 bb3b 	b.w	800f93c <iprintf>
 800b2c6:	bd10      	pop	{r4, pc}
 800b2c8:	2000fc1b 	.word	0x2000fc1b
 800b2cc:	2000bef8 	.word	0x2000bef8
 800b2d0:	2000befc 	.word	0x2000befc
 800b2d4:	2000bef0 	.word	0x2000bef0
 800b2d8:	2000bef4 	.word	0x2000bef4
 800b2dc:	08012a4f 	.word	0x08012a4f
 800b2e0:	08012a7e 	.word	0x08012a7e
 800b2e4:	0801243d 	.word	0x0801243d

0800b2e8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	f000 8096 	beq.w	800b420 <mem_free+0x138>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800b2f4:	0783      	lsls	r3, r0, #30
 800b2f6:	d006      	beq.n	800b306 <mem_free+0x1e>
 800b2f8:	4b4a      	ldr	r3, [pc, #296]	; (800b424 <mem_free+0x13c>)
 800b2fa:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800b2fe:	494a      	ldr	r1, [pc, #296]	; (800b428 <mem_free+0x140>)
 800b300:	484a      	ldr	r0, [pc, #296]	; (800b42c <mem_free+0x144>)
 800b302:	f004 fb1b 	bl	800f93c <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b306:	4f4a      	ldr	r7, [pc, #296]	; (800b430 <mem_free+0x148>)
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	429c      	cmp	r4, r3
 800b30c:	d303      	bcc.n	800b316 <mem_free+0x2e>
 800b30e:	4b49      	ldr	r3, [pc, #292]	; (800b434 <mem_free+0x14c>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	429c      	cmp	r4, r3
 800b314:	d306      	bcc.n	800b324 <mem_free+0x3c>
 800b316:	4b43      	ldr	r3, [pc, #268]	; (800b424 <mem_free+0x13c>)
 800b318:	f240 12af 	movw	r2, #431	; 0x1af
 800b31c:	4946      	ldr	r1, [pc, #280]	; (800b438 <mem_free+0x150>)
 800b31e:	4843      	ldr	r0, [pc, #268]	; (800b42c <mem_free+0x144>)
 800b320:	f004 fb0c 	bl	800f93c <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	429c      	cmp	r4, r3
 800b328:	d304      	bcc.n	800b334 <mem_free+0x4c>
 800b32a:	4b42      	ldr	r3, [pc, #264]	; (800b434 <mem_free+0x14c>)
 800b32c:	681a      	ldr	r2, [r3, #0]
 800b32e:	4698      	mov	r8, r3
 800b330:	4294      	cmp	r4, r2
 800b332:	d305      	bcc.n	800b340 <mem_free+0x58>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800b334:	f004 fa80 	bl	800f838 <sys_arch_protect>
  plug_holes(mem);
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800b338:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    SYS_ARCH_UNPROTECT(lev);
 800b33c:	f004 ba88 	b.w	800f850 <sys_arch_unprotect>
  LWIP_MEM_FREE_PROTECT();
 800b340:	483e      	ldr	r0, [pc, #248]	; (800b43c <mem_free+0x154>)
 800b342:	f004 fa5a 	bl	800f7fa <sys_mutex_lock>
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800b346:	f814 3c04 	ldrb.w	r3, [r4, #-4]
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800b34a:	f1a4 0508 	sub.w	r5, r4, #8
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800b34e:	b933      	cbnz	r3, 800b35e <mem_free+0x76>
 800b350:	4b34      	ldr	r3, [pc, #208]	; (800b424 <mem_free+0x13c>)
 800b352:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800b356:	493a      	ldr	r1, [pc, #232]	; (800b440 <mem_free+0x158>)
 800b358:	4834      	ldr	r0, [pc, #208]	; (800b42c <mem_free+0x144>)
 800b35a:	f004 faef 	bl	800f93c <iprintf>
  mem->used = 0;
 800b35e:	2300      	movs	r3, #0
  if (mem < lfree) {
 800b360:	4e38      	ldr	r6, [pc, #224]	; (800b444 <mem_free+0x15c>)
  mem->used = 0;
 800b362:	f804 3c04 	strb.w	r3, [r4, #-4]
  if (mem < lfree) {
 800b366:	6833      	ldr	r3, [r6, #0]
 800b368:	429d      	cmp	r5, r3
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b36a:	683b      	ldr	r3, [r7, #0]
    lfree = mem;
 800b36c:	bf38      	it	cc
 800b36e:	6035      	strcc	r5, [r6, #0]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b370:	429d      	cmp	r5, r3
 800b372:	d206      	bcs.n	800b382 <mem_free+0x9a>
 800b374:	4b2b      	ldr	r3, [pc, #172]	; (800b424 <mem_free+0x13c>)
 800b376:	f240 125d 	movw	r2, #349	; 0x15d
 800b37a:	4933      	ldr	r1, [pc, #204]	; (800b448 <mem_free+0x160>)
 800b37c:	482b      	ldr	r0, [pc, #172]	; (800b42c <mem_free+0x144>)
 800b37e:	f004 fadd 	bl	800f93c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b382:	f8d8 3000 	ldr.w	r3, [r8]
 800b386:	429d      	cmp	r5, r3
 800b388:	d306      	bcc.n	800b398 <mem_free+0xb0>
 800b38a:	4b26      	ldr	r3, [pc, #152]	; (800b424 <mem_free+0x13c>)
 800b38c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800b390:	492e      	ldr	r1, [pc, #184]	; (800b44c <mem_free+0x164>)
 800b392:	4826      	ldr	r0, [pc, #152]	; (800b42c <mem_free+0x144>)
 800b394:	f004 fad2 	bl	800f93c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b398:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800b39c:	b133      	cbz	r3, 800b3ac <mem_free+0xc4>
 800b39e:	4b21      	ldr	r3, [pc, #132]	; (800b424 <mem_free+0x13c>)
 800b3a0:	f240 125f 	movw	r2, #351	; 0x15f
 800b3a4:	492a      	ldr	r1, [pc, #168]	; (800b450 <mem_free+0x168>)
 800b3a6:	4821      	ldr	r0, [pc, #132]	; (800b42c <mem_free+0x144>)
 800b3a8:	f004 fac8 	bl	800f93c <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b3ac:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800b3b0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b3b4:	d906      	bls.n	800b3c4 <mem_free+0xdc>
 800b3b6:	4b1b      	ldr	r3, [pc, #108]	; (800b424 <mem_free+0x13c>)
 800b3b8:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800b3bc:	4925      	ldr	r1, [pc, #148]	; (800b454 <mem_free+0x16c>)
 800b3be:	481b      	ldr	r0, [pc, #108]	; (800b42c <mem_free+0x144>)
 800b3c0:	f004 fabc 	bl	800f93c <iprintf>
  nmem = (struct mem *)(void *)&ram[mem->next];
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b3ca:	185a      	adds	r2, r3, r1
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b3cc:	4295      	cmp	r5, r2
 800b3ce:	d010      	beq.n	800b3f2 <mem_free+0x10a>
 800b3d0:	7910      	ldrb	r0, [r2, #4]
 800b3d2:	b970      	cbnz	r0, 800b3f2 <mem_free+0x10a>
 800b3d4:	f8d8 0000 	ldr.w	r0, [r8]
 800b3d8:	4282      	cmp	r2, r0
 800b3da:	d00a      	beq.n	800b3f2 <mem_free+0x10a>
    if (lfree == nmem) {
 800b3dc:	6830      	ldr	r0, [r6, #0]
 800b3de:	4282      	cmp	r2, r0
    mem->next = nmem->next;
 800b3e0:	5a5a      	ldrh	r2, [r3, r1]
      lfree = mem;
 800b3e2:	bf08      	it	eq
 800b3e4:	6035      	streq	r5, [r6, #0]
    mem->next = nmem->next;
 800b3e6:	f824 2c08 	strh.w	r2, [r4, #-8]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800b3ea:	5a5a      	ldrh	r2, [r3, r1]
 800b3ec:	1ae9      	subs	r1, r5, r3
 800b3ee:	441a      	add	r2, r3
 800b3f0:	8051      	strh	r1, [r2, #2]
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800b3f2:	f834 2c06 	ldrh.w	r2, [r4, #-6]
 800b3f6:	1899      	adds	r1, r3, r2
  if (pmem != mem && pmem->used == 0) {
 800b3f8:	428d      	cmp	r5, r1
 800b3fa:	d00c      	beq.n	800b416 <mem_free+0x12e>
 800b3fc:	7908      	ldrb	r0, [r1, #4]
 800b3fe:	b950      	cbnz	r0, 800b416 <mem_free+0x12e>
    if (lfree == mem) {
 800b400:	6830      	ldr	r0, [r6, #0]
 800b402:	4285      	cmp	r5, r0
      lfree = pmem;
 800b404:	bf08      	it	eq
 800b406:	6031      	streq	r1, [r6, #0]
    pmem->next = mem->next;
 800b408:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b40c:	5299      	strh	r1, [r3, r2]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800b40e:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b412:	440b      	add	r3, r1
 800b414:	805a      	strh	r2, [r3, #2]
  LWIP_MEM_FREE_UNPROTECT();
 800b416:	4809      	ldr	r0, [pc, #36]	; (800b43c <mem_free+0x154>)
}
 800b418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_MEM_FREE_UNPROTECT();
 800b41c:	f004 b9f2 	b.w	800f804 <sys_mutex_unlock>
 800b420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b424:	08012a4f 	.word	0x08012a4f
 800b428:	0801298d 	.word	0x0801298d
 800b42c:	0801243d 	.word	0x0801243d
 800b430:	2000bef8 	.word	0x2000bef8
 800b434:	2000befc 	.word	0x2000befc
 800b438:	080129ae 	.word	0x080129ae
 800b43c:	2000bef4 	.word	0x2000bef4
 800b440:	080129c5 	.word	0x080129c5
 800b444:	2000bef0 	.word	0x2000bef0
 800b448:	080129d9 	.word	0x080129d9
 800b44c:	080129f0 	.word	0x080129f0
 800b450:	08012a0a 	.word	0x08012a0a
 800b454:	08012a25 	.word	0x08012a25

0800b458 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800b458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800b45c:	f64f 75fc 	movw	r5, #65532	; 0xfffc
 800b460:	3103      	adds	r1, #3
 800b462:	400d      	ands	r5, r1

  if (newsize < MIN_SIZE_ALIGNED) {
 800b464:	2d0b      	cmp	r5, #11
{
 800b466:	4604      	mov	r4, r0
  if (newsize < MIN_SIZE_ALIGNED) {
 800b468:	d904      	bls.n	800b474 <mem_trim+0x1c>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800b46a:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 800b46e:	d902      	bls.n	800b476 <mem_trim+0x1e>
    return NULL;
 800b470:	2400      	movs	r4, #0
 800b472:	e01c      	b.n	800b4ae <mem_trim+0x56>
    newsize = MIN_SIZE_ALIGNED;
 800b474:	250c      	movs	r5, #12
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b476:	4b36      	ldr	r3, [pc, #216]	; (800b550 <mem_trim+0xf8>)
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	4698      	mov	r8, r3
 800b47c:	42a2      	cmp	r2, r4
 800b47e:	d803      	bhi.n	800b488 <mem_trim+0x30>
 800b480:	4b34      	ldr	r3, [pc, #208]	; (800b554 <mem_trim+0xfc>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	429c      	cmp	r4, r3
 800b486:	d306      	bcc.n	800b496 <mem_trim+0x3e>
 800b488:	4b33      	ldr	r3, [pc, #204]	; (800b558 <mem_trim+0x100>)
 800b48a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800b48e:	4933      	ldr	r1, [pc, #204]	; (800b55c <mem_trim+0x104>)
 800b490:	4833      	ldr	r0, [pc, #204]	; (800b560 <mem_trim+0x108>)
 800b492:	f004 fa53 	bl	800f93c <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b496:	f8d8 3000 	ldr.w	r3, [r8]
 800b49a:	429c      	cmp	r4, r3
 800b49c:	d303      	bcc.n	800b4a6 <mem_trim+0x4e>
 800b49e:	4a2d      	ldr	r2, [pc, #180]	; (800b554 <mem_trim+0xfc>)
 800b4a0:	6812      	ldr	r2, [r2, #0]
 800b4a2:	4294      	cmp	r4, r2
 800b4a4:	d306      	bcc.n	800b4b4 <mem_trim+0x5c>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 800b4a6:	f004 f9c7 	bl	800f838 <sys_arch_protect>
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 800b4aa:	f004 f9d1 	bl	800f850 <sys_arch_unprotect>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800b4b4:	f1a4 0608 	sub.w	r6, r4, #8
  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800b4b8:	f834 7c08 	ldrh.w	r7, [r4, #-8]
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800b4bc:	1af6      	subs	r6, r6, r3
 800b4be:	b2b6      	uxth	r6, r6
  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800b4c0:	3f08      	subs	r7, #8
 800b4c2:	1bbf      	subs	r7, r7, r6
 800b4c4:	b2bf      	uxth	r7, r7
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b4c6:	42af      	cmp	r7, r5
 800b4c8:	d219      	bcs.n	800b4fe <mem_trim+0xa6>
 800b4ca:	4b23      	ldr	r3, [pc, #140]	; (800b558 <mem_trim+0x100>)
 800b4cc:	f240 2206 	movw	r2, #518	; 0x206
 800b4d0:	4924      	ldr	r1, [pc, #144]	; (800b564 <mem_trim+0x10c>)
 800b4d2:	4823      	ldr	r0, [pc, #140]	; (800b560 <mem_trim+0x108>)
 800b4d4:	f004 fa32 	bl	800f93c <iprintf>
 800b4d8:	e7ca      	b.n	800b470 <mem_trim+0x18>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b4da:	f105 0214 	add.w	r2, r5, #20
 800b4de:	42ba      	cmp	r2, r7
 800b4e0:	d831      	bhi.n	800b546 <mem_trim+0xee>
    if (mem2 < lfree) {
 800b4e2:	4821      	ldr	r0, [pc, #132]	; (800b568 <mem_trim+0x110>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800b4e4:	f106 0208 	add.w	r2, r6, #8
 800b4e8:	4415      	add	r5, r2
    if (mem2 < lfree) {
 800b4ea:	6807      	ldr	r7, [r0, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800b4ec:	b2ad      	uxth	r5, r5
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800b4ee:	195a      	adds	r2, r3, r5
    if (mem2 < lfree) {
 800b4f0:	42ba      	cmp	r2, r7
      lfree = mem2;
 800b4f2:	bf38      	it	cc
 800b4f4:	6002      	strcc	r2, [r0, #0]
    mem2->used = 0;
 800b4f6:	2000      	movs	r0, #0
 800b4f8:	7110      	strb	r0, [r2, #4]
    mem2->next = mem->next;
 800b4fa:	5359      	strh	r1, [r3, r5]
 800b4fc:	e01a      	b.n	800b534 <mem_trim+0xdc>
  if (newsize == size) {
 800b4fe:	d0d6      	beq.n	800b4ae <mem_trim+0x56>
  LWIP_MEM_FREE_PROTECT();
 800b500:	481a      	ldr	r0, [pc, #104]	; (800b56c <mem_trim+0x114>)
 800b502:	f004 f97a 	bl	800f7fa <sys_mutex_lock>
  mem2 = (struct mem *)(void *)&ram[mem->next];
 800b506:	f8d8 3000 	ldr.w	r3, [r8]
 800b50a:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b50e:	1858      	adds	r0, r3, r1
  if (mem2->used == 0) {
 800b510:	7902      	ldrb	r2, [r0, #4]
 800b512:	2a00      	cmp	r2, #0
 800b514:	d1e1      	bne.n	800b4da <mem_trim+0x82>
    next = mem2->next;
 800b516:	5a5f      	ldrh	r7, [r3, r1]
    if (lfree == mem2) {
 800b518:	4913      	ldr	r1, [pc, #76]	; (800b568 <mem_trim+0x110>)
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800b51a:	f106 0208 	add.w	r2, r6, #8
 800b51e:	4415      	add	r5, r2
    if (lfree == mem2) {
 800b520:	680a      	ldr	r2, [r1, #0]
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800b522:	b2ad      	uxth	r5, r5
    if (lfree == mem2) {
 800b524:	4290      	cmp	r0, r2
 800b526:	eb03 0205 	add.w	r2, r3, r5
      lfree = (struct mem *)(void *)&ram[ptr2];
 800b52a:	bf08      	it	eq
 800b52c:	600a      	streq	r2, [r1, #0]
    mem2->used = 0;
 800b52e:	2100      	movs	r1, #0
 800b530:	7111      	strb	r1, [r2, #4]
    mem2->next = next;
 800b532:	535f      	strh	r7, [r3, r5]
    mem2->prev = ptr;
 800b534:	8056      	strh	r6, [r2, #2]
    mem->next = ptr2;
 800b536:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b53a:	5b5a      	ldrh	r2, [r3, r5]
 800b53c:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800b540:	bf1c      	itt	ne
 800b542:	189b      	addne	r3, r3, r2
 800b544:	805d      	strhne	r5, [r3, #2]
  LWIP_MEM_FREE_UNPROTECT();
 800b546:	4809      	ldr	r0, [pc, #36]	; (800b56c <mem_trim+0x114>)
 800b548:	f004 f95c 	bl	800f804 <sys_mutex_unlock>
  return rmem;
 800b54c:	e7af      	b.n	800b4ae <mem_trim+0x56>
 800b54e:	bf00      	nop
 800b550:	2000bef8 	.word	0x2000bef8
 800b554:	2000befc 	.word	0x2000befc
 800b558:	08012a4f 	.word	0x08012a4f
 800b55c:	08012b34 	.word	0x08012b34
 800b560:	0801243d 	.word	0x0801243d
 800b564:	08012b4b 	.word	0x08012b4b
 800b568:	2000bef0 	.word	0x2000bef0
 800b56c:	2000bef4 	.word	0x2000bef4

0800b570 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800b570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800b574:	b148      	cbz	r0, 800b58a <mem_malloc+0x1a>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800b576:	f64f 75fc 	movw	r5, #65532	; 0xfffc
 800b57a:	3003      	adds	r0, #3
 800b57c:	4005      	ands	r5, r0

  if (size < MIN_SIZE_ALIGNED) {
 800b57e:	2d0b      	cmp	r5, #11
 800b580:	d905      	bls.n	800b58e <mem_malloc+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
  }

  if (size > MEM_SIZE_ALIGNED) {
 800b582:	f5b5 6fc8 	cmp.w	r5, #1600	; 0x640
 800b586:	d903      	bls.n	800b590 <mem_malloc+0x20>
    return NULL;
 800b588:	2000      	movs	r0, #0
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
}
 800b58a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    size = MIN_SIZE_ALIGNED;
 800b58e:	250c      	movs	r5, #12
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b590:	f06f 0907 	mvn.w	r9, #7
  sys_mutex_lock(&mem_mutex);
 800b594:	483b      	ldr	r0, [pc, #236]	; (800b684 <mem_malloc+0x114>)
 800b596:	f004 f930 	bl	800f7fa <sys_mutex_lock>
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800b59a:	4e3b      	ldr	r6, [pc, #236]	; (800b688 <mem_malloc+0x118>)
 800b59c:	483b      	ldr	r0, [pc, #236]	; (800b68c <mem_malloc+0x11c>)
 800b59e:	6831      	ldr	r1, [r6, #0]
 800b5a0:	6807      	ldr	r7, [r0, #0]
 800b5a2:	f5c5 68c8 	rsb	r8, r5, #1600	; 0x640
 800b5a6:	1a7b      	subs	r3, r7, r1
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	4543      	cmp	r3, r8
 800b5ac:	d303      	bcc.n	800b5b6 <mem_malloc+0x46>
  sys_mutex_unlock(&mem_mutex);
 800b5ae:	4835      	ldr	r0, [pc, #212]	; (800b684 <mem_malloc+0x114>)
 800b5b0:	f004 f928 	bl	800f804 <sys_mutex_unlock>
 800b5b4:	e7e8      	b.n	800b588 <mem_malloc+0x18>
      mem = (struct mem *)(void *)&ram[ptr];
 800b5b6:	18cc      	adds	r4, r1, r3
      if ((!mem->used) &&
 800b5b8:	f894 c004 	ldrb.w	ip, [r4, #4]
 800b5bc:	f831 e003 	ldrh.w	lr, [r1, r3]
 800b5c0:	f1bc 0f00 	cmp.w	ip, #0
 800b5c4:	d15b      	bne.n	800b67e <mem_malloc+0x10e>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b5c6:	eba9 0203 	sub.w	r2, r9, r3
 800b5ca:	4472      	add	r2, lr
      if ((!mem->used) &&
 800b5cc:	4295      	cmp	r5, r2
 800b5ce:	d856      	bhi.n	800b67e <mem_malloc+0x10e>
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b5d0:	f105 0814 	add.w	r8, r5, #20
 800b5d4:	4542      	cmp	r2, r8
 800b5d6:	d34c      	bcc.n	800b672 <mem_malloc+0x102>
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800b5d8:	f105 0208 	add.w	r2, r5, #8
 800b5dc:	441a      	add	r2, r3
 800b5de:	b292      	uxth	r2, r2
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800b5e0:	eb01 0802 	add.w	r8, r1, r2
          mem2->used = 0;
 800b5e4:	f888 c004 	strb.w	ip, [r8, #4]
          mem2->next = mem->next;
 800b5e8:	f821 e002 	strh.w	lr, [r1, r2]
          mem2->prev = ptr;
 800b5ec:	f8a8 3002 	strh.w	r3, [r8, #2]
          mem->used = 1;
 800b5f0:	2301      	movs	r3, #1
          mem->next = ptr2;
 800b5f2:	8022      	strh	r2, [r4, #0]
          mem->used = 1;
 800b5f4:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b5f6:	5a8b      	ldrh	r3, [r1, r2]
 800b5f8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800b5fc:	d001      	beq.n	800b602 <mem_malloc+0x92>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800b5fe:	4419      	add	r1, r3
 800b600:	804a      	strh	r2, [r1, #2]
        if (mem == lfree) {
 800b602:	42a7      	cmp	r7, r4
 800b604:	4f22      	ldr	r7, [pc, #136]	; (800b690 <mem_malloc+0x120>)
 800b606:	d111      	bne.n	800b62c <mem_malloc+0xbc>
            cur = (struct mem *)(void *)&ram[cur->next];
 800b608:	4623      	mov	r3, r4
          while (cur->used && cur != ram_end) {
 800b60a:	6839      	ldr	r1, [r7, #0]
            cur = (struct mem *)(void *)&ram[cur->next];
 800b60c:	6836      	ldr	r6, [r6, #0]
          while (cur->used && cur != ram_end) {
 800b60e:	791a      	ldrb	r2, [r3, #4]
 800b610:	b10a      	cbz	r2, 800b616 <mem_malloc+0xa6>
 800b612:	428b      	cmp	r3, r1
 800b614:	d130      	bne.n	800b678 <mem_malloc+0x108>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b616:	428b      	cmp	r3, r1
          lfree = cur;
 800b618:	6003      	str	r3, [r0, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b61a:	d007      	beq.n	800b62c <mem_malloc+0xbc>
 800b61c:	b132      	cbz	r2, 800b62c <mem_malloc+0xbc>
 800b61e:	4b1d      	ldr	r3, [pc, #116]	; (800b694 <mem_malloc+0x124>)
 800b620:	f240 22cf 	movw	r2, #719	; 0x2cf
 800b624:	491c      	ldr	r1, [pc, #112]	; (800b698 <mem_malloc+0x128>)
 800b626:	481d      	ldr	r0, [pc, #116]	; (800b69c <mem_malloc+0x12c>)
 800b628:	f004 f988 	bl	800f93c <iprintf>
        sys_mutex_unlock(&mem_mutex);
 800b62c:	4815      	ldr	r0, [pc, #84]	; (800b684 <mem_malloc+0x114>)
 800b62e:	f004 f8e9 	bl	800f804 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b632:	3508      	adds	r5, #8
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	4425      	add	r5, r4
 800b638:	42ab      	cmp	r3, r5
 800b63a:	d206      	bcs.n	800b64a <mem_malloc+0xda>
 800b63c:	4b15      	ldr	r3, [pc, #84]	; (800b694 <mem_malloc+0x124>)
 800b63e:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800b642:	4917      	ldr	r1, [pc, #92]	; (800b6a0 <mem_malloc+0x130>)
 800b644:	4815      	ldr	r0, [pc, #84]	; (800b69c <mem_malloc+0x12c>)
 800b646:	f004 f979 	bl	800f93c <iprintf>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b64a:	07a3      	lsls	r3, r4, #30
 800b64c:	d00d      	beq.n	800b66a <mem_malloc+0xfa>
 800b64e:	4b11      	ldr	r3, [pc, #68]	; (800b694 <mem_malloc+0x124>)
 800b650:	f240 22d6 	movw	r2, #726	; 0x2d6
 800b654:	4913      	ldr	r1, [pc, #76]	; (800b6a4 <mem_malloc+0x134>)
 800b656:	4811      	ldr	r0, [pc, #68]	; (800b69c <mem_malloc+0x12c>)
 800b658:	f004 f970 	bl	800f93c <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b65c:	4b0d      	ldr	r3, [pc, #52]	; (800b694 <mem_malloc+0x124>)
 800b65e:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800b662:	4911      	ldr	r1, [pc, #68]	; (800b6a8 <mem_malloc+0x138>)
 800b664:	480d      	ldr	r0, [pc, #52]	; (800b69c <mem_malloc+0x12c>)
 800b666:	f004 f969 	bl	800f93c <iprintf>
        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800b66a:	f104 0008 	add.w	r0, r4, #8
 800b66e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          mem->used = 1;
 800b672:	2301      	movs	r3, #1
 800b674:	7123      	strb	r3, [r4, #4]
 800b676:	e7c4      	b.n	800b602 <mem_malloc+0x92>
            cur = (struct mem *)(void *)&ram[cur->next];
 800b678:	881b      	ldrh	r3, [r3, #0]
 800b67a:	4433      	add	r3, r6
 800b67c:	e7c7      	b.n	800b60e <mem_malloc+0x9e>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800b67e:	4673      	mov	r3, lr
 800b680:	e793      	b.n	800b5aa <mem_malloc+0x3a>
 800b682:	bf00      	nop
 800b684:	2000bef4 	.word	0x2000bef4
 800b688:	2000bef8 	.word	0x2000bef8
 800b68c:	2000bef0 	.word	0x2000bef0
 800b690:	2000befc 	.word	0x2000befc
 800b694:	08012a4f 	.word	0x08012a4f
 800b698:	08012a99 	.word	0x08012a99
 800b69c:	0801243d 	.word	0x0801243d
 800b6a0:	08012ab2 	.word	0x08012ab2
 800b6a4:	08012ae2 	.word	0x08012ae2
 800b6a8:	08012b11 	.word	0x08012b11

0800b6ac <do_memp_malloc_pool.isra.0>:
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}

static void*
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4604      	mov	r4, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b6b0:	f004 f8c2 	bl	800f838 <sys_arch_protect>

  memp = *desc->tab;
 800b6b4:	6823      	ldr	r3, [r4, #0]
  SYS_ARCH_PROTECT(old_level);
 800b6b6:	4605      	mov	r5, r0
  memp = *desc->tab;
 800b6b8:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b6ba:	b15c      	cbz	r4, 800b6d4 <do_memp_malloc_pool.isra.0+0x28>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b6bc:	6822      	ldr	r2, [r4, #0]
 800b6be:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b6c0:	07a3      	lsls	r3, r4, #30
 800b6c2:	d006      	beq.n	800b6d2 <do_memp_malloc_pool.isra.0+0x26>
 800b6c4:	4b05      	ldr	r3, [pc, #20]	; (800b6dc <do_memp_malloc_pool.isra.0+0x30>)
 800b6c6:	f240 1249 	movw	r2, #329	; 0x149
 800b6ca:	4905      	ldr	r1, [pc, #20]	; (800b6e0 <do_memp_malloc_pool.isra.0+0x34>)
 800b6cc:	4805      	ldr	r0, [pc, #20]	; (800b6e4 <do_memp_malloc_pool.isra.0+0x38>)
 800b6ce:	f004 f935 	bl	800f93c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b6d2:	4628      	mov	r0, r5
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 800b6d4:	f004 f8bc 	bl	800f850 <sys_arch_unprotect>
  return NULL;
}
 800b6d8:	4620      	mov	r0, r4
 800b6da:	bd38      	pop	{r3, r4, r5, pc}
 800b6dc:	08012b8b 	.word	0x08012b8b
 800b6e0:	08012bbb 	.word	0x08012bbb
 800b6e4:	0801243d 	.word	0x0801243d

0800b6e8 <do_memp_free_pool.isra.1>:

  return memp;
}

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 800b6e8:	b538      	push	{r3, r4, r5, lr}
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b6ea:	078b      	lsls	r3, r1, #30
do_memp_free_pool(const struct memp_desc* desc, void *mem)
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	460c      	mov	r4, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 800b6f0:	d006      	beq.n	800b700 <do_memp_free_pool.isra.1+0x18>
 800b6f2:	4b08      	ldr	r3, [pc, #32]	; (800b714 <do_memp_free_pool.isra.1+0x2c>)
 800b6f4:	f240 129d 	movw	r2, #413	; 0x19d
 800b6f8:	4907      	ldr	r1, [pc, #28]	; (800b718 <do_memp_free_pool.isra.1+0x30>)
 800b6fa:	4808      	ldr	r0, [pc, #32]	; (800b71c <do_memp_free_pool.isra.1+0x34>)
 800b6fc:	f004 f91e 	bl	800f93c <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);

  SYS_ARCH_PROTECT(old_level);
 800b700:	f004 f89a 	bl	800f838 <sys_arch_protect>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b704:	682b      	ldr	r3, [r5, #0]
 800b706:	681a      	ldr	r2, [r3, #0]
 800b708:	6022      	str	r2, [r4, #0]
  *desc->tab = memp;
 800b70a:	601c      	str	r4, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800b70c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  SYS_ARCH_UNPROTECT(old_level);
 800b710:	f004 b89e 	b.w	800f850 <sys_arch_unprotect>
 800b714:	08012b8b 	.word	0x08012b8b
 800b718:	08012b6b 	.word	0x08012b6b
 800b71c:	0801243d 	.word	0x0801243d

0800b720 <memp_init_pool>:
  *desc->tab = NULL;
 800b720:	2200      	movs	r2, #0
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800b722:	6843      	ldr	r3, [r0, #4]
  *desc->tab = NULL;
 800b724:	6881      	ldr	r1, [r0, #8]
{
 800b726:	b530      	push	{r4, r5, lr}
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800b728:	3303      	adds	r3, #3
  for (i = 0; i < desc->num; ++i) {
 800b72a:	8844      	ldrh	r4, [r0, #2]
  *desc->tab = NULL;
 800b72c:	600a      	str	r2, [r1, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800b72e:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800b732:	42a2      	cmp	r2, r4
 800b734:	db00      	blt.n	800b738 <memp_init_pool+0x18>
}
 800b736:	bd30      	pop	{r4, r5, pc}
    memp->next = *desc->tab;
 800b738:	680d      	ldr	r5, [r1, #0]
  for (i = 0; i < desc->num; ++i) {
 800b73a:	3201      	adds	r2, #1
    memp->next = *desc->tab;
 800b73c:	601d      	str	r5, [r3, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b73e:	8805      	ldrh	r5, [r0, #0]
    *desc->tab = memp;
 800b740:	600b      	str	r3, [r1, #0]
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b742:	442b      	add	r3, r5
 800b744:	e7f5      	b.n	800b732 <memp_init_pool+0x12>
	...

0800b748 <memp_init>:
{
 800b748:	b538      	push	{r3, r4, r5, lr}
 800b74a:	2400      	movs	r4, #0
    memp_init_pool(memp_pools[i]);
 800b74c:	4d04      	ldr	r5, [pc, #16]	; (800b760 <memp_init+0x18>)
 800b74e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800b752:	3401      	adds	r4, #1
 800b754:	f7ff ffe4 	bl	800b720 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b758:	2c0d      	cmp	r4, #13
 800b75a:	d1f8      	bne.n	800b74e <memp_init+0x6>
}
 800b75c:	bd38      	pop	{r3, r4, r5, pc}
 800b75e:	bf00      	nop
 800b760:	08012cb4 	.word	0x08012cb4

0800b764 <memp_malloc>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b764:	280c      	cmp	r0, #12
{
 800b766:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b768:	d807      	bhi.n	800b77a <memp_malloc+0x16>
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b76a:	4b08      	ldr	r3, [pc, #32]	; (800b78c <memp_malloc+0x28>)
 800b76c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
 800b770:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b774:	3008      	adds	r0, #8
 800b776:	f7ff bf99 	b.w	800b6ac <do_memp_malloc_pool.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b77a:	4b05      	ldr	r3, [pc, #20]	; (800b790 <memp_malloc+0x2c>)
 800b77c:	f240 1287 	movw	r2, #391	; 0x187
 800b780:	4904      	ldr	r1, [pc, #16]	; (800b794 <memp_malloc+0x30>)
 800b782:	4805      	ldr	r0, [pc, #20]	; (800b798 <memp_malloc+0x34>)
 800b784:	f004 f8da 	bl	800f93c <iprintf>
}
 800b788:	2000      	movs	r0, #0
 800b78a:	bd08      	pop	{r3, pc}
 800b78c:	08012cb4 	.word	0x08012cb4
 800b790:	08012b8b 	.word	0x08012b8b
 800b794:	08012c97 	.word	0x08012c97
 800b798:	0801243d 	.word	0x0801243d

0800b79c <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b79c:	280c      	cmp	r0, #12
 800b79e:	d906      	bls.n	800b7ae <memp_free+0x12>
 800b7a0:	4b07      	ldr	r3, [pc, #28]	; (800b7c0 <memp_free+0x24>)
 800b7a2:	f240 12db 	movw	r2, #475	; 0x1db
 800b7a6:	4907      	ldr	r1, [pc, #28]	; (800b7c4 <memp_free+0x28>)
 800b7a8:	4807      	ldr	r0, [pc, #28]	; (800b7c8 <memp_free+0x2c>)
 800b7aa:	f004 b8c7 	b.w	800f93c <iprintf>

  if (mem == NULL) {
 800b7ae:	b129      	cbz	r1, 800b7bc <memp_free+0x20>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b7b0:	4b06      	ldr	r3, [pc, #24]	; (800b7cc <memp_free+0x30>)
 800b7b2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800b7b6:	3008      	adds	r0, #8
 800b7b8:	f7ff bf96 	b.w	800b6e8 <do_memp_free_pool.isra.1>
 800b7bc:	4770      	bx	lr
 800b7be:	bf00      	nop
 800b7c0:	08012b8b 	.word	0x08012b8b
 800b7c4:	08012c7c 	.word	0x08012c7c
 800b7c8:	0801243d 	.word	0x0801243d
 800b7cc:	08012cb4 	.word	0x08012cb4

0800b7d0 <netif_issue_reports.part.0>:
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b7d0:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
netif_issue_reports(struct netif* netif, u8_t report_type)
 800b7d4:	4601      	mov	r1, r0
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b7d6:	071b      	lsls	r3, r3, #28
 800b7d8:	d502      	bpl.n	800b7e0 <netif_issue_reports.part.0+0x10>
      etharp_gratuitous(netif);
 800b7da:	3104      	adds	r1, #4
 800b7dc:	f7fe bd6a 	b.w	800a2b4 <etharp_request>
 800b7e0:	4770      	bx	lr

0800b7e2 <netif_init>:
{
 800b7e2:	4770      	bx	lr

0800b7e4 <netif_set_ipaddr>:
{
 800b7e4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b7e6:	4605      	mov	r5, r0
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800b7e8:	460c      	mov	r4, r1
 800b7ea:	b1d9      	cbz	r1, 800b824 <netif_set_ipaddr+0x40>
 800b7ec:	680b      	ldr	r3, [r1, #0]
 800b7ee:	9301      	str	r3, [sp, #4]
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800b7f0:	9a01      	ldr	r2, [sp, #4]
 800b7f2:	686b      	ldr	r3, [r5, #4]
 800b7f4:	429a      	cmp	r2, r3
 800b7f6:	d013      	beq.n	800b820 <netif_set_ipaddr+0x3c>
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800b7f8:	1d2e      	adds	r6, r5, #4
 800b7fa:	a901      	add	r1, sp, #4
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f001 fb77 	bl	800cef0 <tcp_netif_ip_addr_changed>
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800b802:	a901      	add	r1, sp, #4
 800b804:	4630      	mov	r0, r6
 800b806:	f003 fef3 	bl	800f5f0 <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b80a:	b104      	cbz	r4, 800b80e <netif_set_ipaddr+0x2a>
 800b80c:	6824      	ldr	r4, [r4, #0]
 800b80e:	606c      	str	r4, [r5, #4]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b810:	b114      	cbz	r4, 800b818 <netif_set_ipaddr+0x34>
 800b812:	4628      	mov	r0, r5
 800b814:	f7ff ffdc 	bl	800b7d0 <netif_issue_reports.part.0>
    NETIF_STATUS_CALLBACK(netif);
 800b818:	69eb      	ldr	r3, [r5, #28]
 800b81a:	b10b      	cbz	r3, 800b820 <netif_set_ipaddr+0x3c>
 800b81c:	4628      	mov	r0, r5
 800b81e:	4798      	blx	r3
}
 800b820:	b002      	add	sp, #8
 800b822:	bd70      	pop	{r4, r5, r6, pc}
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800b824:	4b01      	ldr	r3, [pc, #4]	; (800b82c <netif_set_ipaddr+0x48>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	e7e1      	b.n	800b7ee <netif_set_ipaddr+0xa>
 800b82a:	bf00      	nop
 800b82c:	080127f0 	.word	0x080127f0

0800b830 <netif_set_addr>:
{
 800b830:	b570      	push	{r4, r5, r6, lr}
 800b832:	4606      	mov	r6, r0
 800b834:	4615      	mov	r5, r2
 800b836:	461c      	mov	r4, r3
  if (ip4_addr_isany(ipaddr)) {
 800b838:	b109      	cbz	r1, 800b83e <netif_set_addr+0xe>
 800b83a:	680b      	ldr	r3, [r1, #0]
 800b83c:	b94b      	cbnz	r3, 800b852 <netif_set_addr+0x22>
    netif_set_ipaddr(netif, ipaddr);
 800b83e:	4630      	mov	r0, r6
 800b840:	f7ff ffd0 	bl	800b7e4 <netif_set_ipaddr>
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b844:	b105      	cbz	r5, 800b848 <netif_set_addr+0x18>
 800b846:	682d      	ldr	r5, [r5, #0]
 800b848:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b84a:	b104      	cbz	r4, 800b84e <netif_set_addr+0x1e>
 800b84c:	6824      	ldr	r4, [r4, #0]
 800b84e:	60f4      	str	r4, [r6, #12]
 800b850:	bd70      	pop	{r4, r5, r6, pc}
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b852:	b102      	cbz	r2, 800b856 <netif_set_addr+0x26>
 800b854:	6815      	ldr	r5, [r2, #0]
 800b856:	60b5      	str	r5, [r6, #8]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b858:	b104      	cbz	r4, 800b85c <netif_set_addr+0x2c>
 800b85a:	6824      	ldr	r4, [r4, #0]
 800b85c:	60f4      	str	r4, [r6, #12]
    netif_set_ipaddr(netif, ipaddr);
 800b85e:	4630      	mov	r0, r6
}
 800b860:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    netif_set_ipaddr(netif, ipaddr);
 800b864:	f7ff bfbe 	b.w	800b7e4 <netif_set_ipaddr>

0800b868 <netif_add>:
{
 800b868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b86c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b86e:	4604      	mov	r4, r0
 800b870:	460f      	mov	r7, r1
 800b872:	4690      	mov	r8, r2
 800b874:	4699      	mov	r9, r3
  LWIP_ASSERT("No init function given", init != NULL);
 800b876:	b92e      	cbnz	r6, 800b884 <netif_add+0x1c>
 800b878:	4b16      	ldr	r3, [pc, #88]	; (800b8d4 <netif_add+0x6c>)
 800b87a:	22fb      	movs	r2, #251	; 0xfb
 800b87c:	4916      	ldr	r1, [pc, #88]	; (800b8d8 <netif_add+0x70>)
 800b87e:	4817      	ldr	r0, [pc, #92]	; (800b8dc <netif_add+0x74>)
 800b880:	f004 f85c 	bl	800f93c <iprintf>
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800b884:	2303      	movs	r3, #3
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b886:	2500      	movs	r5, #0
  netif->num = netif_num++;
 800b888:	4a15      	ldr	r2, [pc, #84]	; (800b8e0 <netif_add+0x78>)
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800b88a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  netif->state = state;
 800b88e:	9b08      	ldr	r3, [sp, #32]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b890:	4620      	mov	r0, r4
  netif->state = state;
 800b892:	6263      	str	r3, [r4, #36]	; 0x24
  netif->num = netif_num++;
 800b894:	7813      	ldrb	r3, [r2, #0]
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b896:	6065      	str	r5, [r4, #4]
  netif->num = netif_num++;
 800b898:	1c59      	adds	r1, r3, #1
 800b89a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  netif->input = input;
 800b89e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  netif->num = netif_num++;
 800b8a0:	7011      	strb	r1, [r2, #0]
  netif->input = input;
 800b8a2:	6123      	str	r3, [r4, #16]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b8a4:	60a5      	str	r5, [r4, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b8a6:	60e5      	str	r5, [r4, #12]
  netif->flags = 0;
 800b8a8:	f884 5033 	strb.w	r5, [r4, #51]	; 0x33
  netif->status_callback = NULL;
 800b8ac:	61e5      	str	r5, [r4, #28]
  netif->link_callback = NULL;
 800b8ae:	6225      	str	r5, [r4, #32]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b8b0:	464b      	mov	r3, r9
 800b8b2:	4642      	mov	r2, r8
 800b8b4:	4639      	mov	r1, r7
 800b8b6:	f7ff ffbb 	bl	800b830 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	47b0      	blx	r6
 800b8be:	b930      	cbnz	r0, 800b8ce <netif_add+0x66>
  netif->next = netif_list;
 800b8c0:	4b08      	ldr	r3, [pc, #32]	; (800b8e4 <netif_add+0x7c>)
 800b8c2:	681a      	ldr	r2, [r3, #0]
 800b8c4:	6022      	str	r2, [r4, #0]
  netif_list = netif;
 800b8c6:	601c      	str	r4, [r3, #0]
}
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return NULL;
 800b8ce:	462c      	mov	r4, r5
 800b8d0:	e7fa      	b.n	800b8c8 <netif_add+0x60>
 800b8d2:	bf00      	nop
 800b8d4:	08012ce8 	.word	0x08012ce8
 800b8d8:	08012d19 	.word	0x08012d19
 800b8dc:	0801243d 	.word	0x0801243d
 800b8e0:	2000bf34 	.word	0x2000bf34
 800b8e4:	200132f4 	.word	0x200132f4

0800b8e8 <netif_set_default>:
  netif_default = netif;
 800b8e8:	4b01      	ldr	r3, [pc, #4]	; (800b8f0 <netif_set_default+0x8>)
 800b8ea:	6018      	str	r0, [r3, #0]
 800b8ec:	4770      	bx	lr
 800b8ee:	bf00      	nop
 800b8f0:	200132f8 	.word	0x200132f8

0800b8f4 <netif_set_up>:
{
 800b8f4:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b8f6:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
{
 800b8fa:	4604      	mov	r4, r0
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b8fc:	07da      	lsls	r2, r3, #31
 800b8fe:	d411      	bmi.n	800b924 <netif_set_up+0x30>
    netif->flags |= NETIF_FLAG_UP;
 800b900:	f043 0301 	orr.w	r3, r3, #1
 800b904:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33
    NETIF_STATUS_CALLBACK(netif);
 800b908:	69c3      	ldr	r3, [r0, #28]
 800b90a:	b103      	cbz	r3, 800b90e <netif_set_up+0x1a>
 800b90c:	4798      	blx	r3
    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b90e:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 800b912:	075b      	lsls	r3, r3, #29
 800b914:	d506      	bpl.n	800b924 <netif_set_up+0x30>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b916:	6863      	ldr	r3, [r4, #4]
 800b918:	b123      	cbz	r3, 800b924 <netif_set_up+0x30>
 800b91a:	4620      	mov	r0, r4
}
 800b91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b920:	f7ff bf56 	b.w	800b7d0 <netif_issue_reports.part.0>
 800b924:	bd10      	pop	{r4, pc}

0800b926 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b926:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 800b928:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
{
 800b92c:	4604      	mov	r4, r0
  if (netif->flags & NETIF_FLAG_UP) {
 800b92e:	07da      	lsls	r2, r3, #31
 800b930:	d50d      	bpl.n	800b94e <netif_set_down+0x28>
    netif->flags &= ~NETIF_FLAG_UP;
 800b932:	f023 0201 	bic.w	r2, r3, #1
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b936:	071b      	lsls	r3, r3, #28
    netif->flags &= ~NETIF_FLAG_UP;
 800b938:	f880 2033 	strb.w	r2, [r0, #51]	; 0x33
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b93c:	d501      	bpl.n	800b942 <netif_set_down+0x1c>
      etharp_cleanup_netif(netif);
 800b93e:	f7fe fc0f 	bl	800a160 <etharp_cleanup_netif>

#if LWIP_IPV6
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
 800b942:	69e3      	ldr	r3, [r4, #28]
 800b944:	b11b      	cbz	r3, 800b94e <netif_set_down+0x28>
 800b946:	4620      	mov	r0, r4
  }
}
 800b948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 800b94c:	4718      	bx	r3
 800b94e:	bd10      	pop	{r4, pc}

0800b950 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b950:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b952:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
{
 800b956:	4604      	mov	r4, r0
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b958:	075a      	lsls	r2, r3, #29
 800b95a:	d40f      	bmi.n	800b97c <netif_set_link_up+0x2c>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800b95c:	f043 0204 	orr.w	r2, r3, #4

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    if (netif->flags & NETIF_FLAG_UP) {
 800b960:	07db      	lsls	r3, r3, #31
    netif->flags |= NETIF_FLAG_LINK_UP;
 800b962:	f880 2033 	strb.w	r2, [r0, #51]	; 0x33
    if (netif->flags & NETIF_FLAG_UP) {
 800b966:	d503      	bpl.n	800b970 <netif_set_link_up+0x20>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b968:	6843      	ldr	r3, [r0, #4]
 800b96a:	b10b      	cbz	r3, 800b970 <netif_set_link_up+0x20>
 800b96c:	f7ff ff30 	bl	800b7d0 <netif_issue_reports.part.0>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
    }
    NETIF_LINK_CALLBACK(netif);
 800b970:	6a23      	ldr	r3, [r4, #32]
 800b972:	b11b      	cbz	r3, 800b97c <netif_set_link_up+0x2c>
 800b974:	4620      	mov	r0, r4
  }
}
 800b976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 800b97a:	4718      	bx	r3
 800b97c:	bd10      	pop	{r4, pc}

0800b97e <netif_set_link_down>:
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif )
{
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b97e:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 800b982:	0759      	lsls	r1, r3, #29
 800b984:	d506      	bpl.n	800b994 <netif_set_link_down+0x16>
    netif->flags &= ~NETIF_FLAG_LINK_UP;
 800b986:	f023 0304 	bic.w	r3, r3, #4
 800b98a:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33
    NETIF_LINK_CALLBACK(netif);
 800b98e:	6a03      	ldr	r3, [r0, #32]
 800b990:	b103      	cbz	r3, 800b994 <netif_set_link_down+0x16>
 800b992:	4718      	bx	r3
 800b994:	4770      	bx	lr

0800b996 <netif_set_link_callback>:
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
  if (netif) {
 800b996:	b100      	cbz	r0, 800b99a <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 800b998:	6201      	str	r1, [r0, #32]
 800b99a:	4770      	bx	lr

0800b99c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800b99c:	b510      	push	{r4, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b99e:	f003 ff4b 	bl	800f838 <sys_arch_protect>
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	4b08      	ldr	r3, [pc, #32]	; (800b9c8 <pbuf_free_ooseq_callback+0x2c>)
 800b9a6:	701a      	strb	r2, [r3, #0]
 800b9a8:	f003 ff52 	bl	800f850 <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b9ac:	4b07      	ldr	r3, [pc, #28]	; (800b9cc <pbuf_free_ooseq_callback+0x30>)
 800b9ae:	681c      	ldr	r4, [r3, #0]
 800b9b0:	b904      	cbnz	r4, 800b9b4 <pbuf_free_ooseq_callback+0x18>
 800b9b2:	bd10      	pop	{r4, pc}
    if (NULL != pcb->ooseq) {
 800b9b4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800b9b6:	b120      	cbz	r0, 800b9c2 <pbuf_free_ooseq_callback+0x26>
      tcp_segs_free(pcb->ooseq);
 800b9b8:	f000 fd12 	bl	800c3e0 <tcp_segs_free>
      pcb->ooseq = NULL;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	6723      	str	r3, [r4, #112]	; 0x70
 800b9c0:	bd10      	pop	{r4, pc}
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b9c2:	68e4      	ldr	r4, [r4, #12]
 800b9c4:	e7f4      	b.n	800b9b0 <pbuf_free_ooseq_callback+0x14>
 800b9c6:	bf00      	nop
 800b9c8:	200132fc 	.word	0x200132fc
 800b9cc:	20013304 	.word	0x20013304

0800b9d0 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800b9d0:	b538      	push	{r3, r4, r5, lr}
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b9d2:	4604      	mov	r4, r0
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d12f      	bne.n	800ba38 <pbuf_header_impl+0x68>
 800b9d8:	4b1f      	ldr	r3, [pc, #124]	; (800ba58 <pbuf_header_impl+0x88>)
 800b9da:	f240 223f 	movw	r2, #575	; 0x23f
 800b9de:	491f      	ldr	r1, [pc, #124]	; (800ba5c <pbuf_header_impl+0x8c>)
 800b9e0:	481f      	ldr	r0, [pc, #124]	; (800ba60 <pbuf_header_impl+0x90>)
 800b9e2:	f003 ffab 	bl	800f93c <iprintf>
  p->tot_len += header_size_increment;

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800b9e6:	2000      	movs	r0, #0
 800b9e8:	bd38      	pop	{r3, r4, r5, pc}
    increment_magnitude = (u16_t)header_size_increment;
 800b9ea:	b288      	uxth	r0, r1
  type = p->type;
 800b9ec:	7b25      	ldrb	r5, [r4, #12]
  payload = p->payload;
 800b9ee:	6863      	ldr	r3, [r4, #4]
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800b9f0:	b10d      	cbz	r5, 800b9f6 <pbuf_header_impl+0x26>
 800b9f2:	2d03      	cmp	r5, #3
 800b9f4:	d106      	bne.n	800ba04 <pbuf_header_impl+0x34>
    p->payload = (u8_t *)p->payload - header_size_increment;
 800b9f6:	1a5b      	subs	r3, r3, r1
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b9f8:	f104 0210 	add.w	r2, r4, #16
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d20a      	bcs.n	800ba16 <pbuf_header_impl+0x46>
      return 1;
 800ba00:	2001      	movs	r0, #1
 800ba02:	bd38      	pop	{r3, r4, r5, pc}
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800ba04:	3d01      	subs	r5, #1
 800ba06:	2d01      	cmp	r5, #1
 800ba08:	d811      	bhi.n	800ba2e <pbuf_header_impl+0x5e>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800ba0a:	2900      	cmp	r1, #0
 800ba0c:	da0c      	bge.n	800ba28 <pbuf_header_impl+0x58>
 800ba0e:	8962      	ldrh	r2, [r4, #10]
 800ba10:	4282      	cmp	r2, r0
 800ba12:	d3f5      	bcc.n	800ba00 <pbuf_header_impl+0x30>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800ba14:	1a5b      	subs	r3, r3, r1
  p->tot_len += header_size_increment;
 800ba16:	8920      	ldrh	r0, [r4, #8]
    p->payload = (u8_t *)p->payload - header_size_increment;
 800ba18:	6063      	str	r3, [r4, #4]
  p->len += header_size_increment;
 800ba1a:	8963      	ldrh	r3, [r4, #10]
 800ba1c:	b289      	uxth	r1, r1
 800ba1e:	440b      	add	r3, r1
  p->tot_len += header_size_increment;
 800ba20:	4401      	add	r1, r0
  p->len += header_size_increment;
 800ba22:	8163      	strh	r3, [r4, #10]
  p->tot_len += header_size_increment;
 800ba24:	8121      	strh	r1, [r4, #8]
 800ba26:	e7de      	b.n	800b9e6 <pbuf_header_impl+0x16>
    } else if ((header_size_increment > 0) && force) {
 800ba28:	2a00      	cmp	r2, #0
 800ba2a:	d1f3      	bne.n	800ba14 <pbuf_header_impl+0x44>
 800ba2c:	e7e8      	b.n	800ba00 <pbuf_header_impl+0x30>
    LWIP_ASSERT("bad pbuf type", 0);
 800ba2e:	4b0a      	ldr	r3, [pc, #40]	; (800ba58 <pbuf_header_impl+0x88>)
 800ba30:	f240 2277 	movw	r2, #631	; 0x277
 800ba34:	490b      	ldr	r1, [pc, #44]	; (800ba64 <pbuf_header_impl+0x94>)
 800ba36:	e00b      	b.n	800ba50 <pbuf_header_impl+0x80>
  if ((header_size_increment == 0) || (p == NULL)) {
 800ba38:	2900      	cmp	r1, #0
 800ba3a:	d0d4      	beq.n	800b9e6 <pbuf_header_impl+0x16>
  if (header_size_increment < 0) {
 800ba3c:	dad5      	bge.n	800b9ea <pbuf_header_impl+0x1a>
    increment_magnitude = (u16_t)-header_size_increment;
 800ba3e:	4248      	negs	r0, r1
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ba40:	8963      	ldrh	r3, [r4, #10]
    increment_magnitude = (u16_t)-header_size_increment;
 800ba42:	b280      	uxth	r0, r0
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ba44:	4283      	cmp	r3, r0
 800ba46:	d2d1      	bcs.n	800b9ec <pbuf_header_impl+0x1c>
 800ba48:	f240 2247 	movw	r2, #583	; 0x247
 800ba4c:	4b02      	ldr	r3, [pc, #8]	; (800ba58 <pbuf_header_impl+0x88>)
 800ba4e:	4906      	ldr	r1, [pc, #24]	; (800ba68 <pbuf_header_impl+0x98>)
    LWIP_ASSERT("bad pbuf type", 0);
 800ba50:	4803      	ldr	r0, [pc, #12]	; (800ba60 <pbuf_header_impl+0x90>)
 800ba52:	f003 ff73 	bl	800f93c <iprintf>
 800ba56:	e7d3      	b.n	800ba00 <pbuf_header_impl+0x30>
 800ba58:	08012f95 	.word	0x08012f95
 800ba5c:	08012fff 	.word	0x08012fff
 800ba60:	0801243d 	.word	0x0801243d
 800ba64:	08012fe3 	.word	0x08012fe3
 800ba68:	08012fc5 	.word	0x08012fc5

0800ba6c <pbuf_pool_is_empty>:
{
 800ba6c:	b538      	push	{r3, r4, r5, lr}
  SYS_ARCH_PROTECT(old_level);
 800ba6e:	f003 fee3 	bl	800f838 <sys_arch_protect>
  pbuf_free_ooseq_pending = 1;
 800ba72:	2301      	movs	r3, #1
  queued = pbuf_free_ooseq_pending;
 800ba74:	4d0a      	ldr	r5, [pc, #40]	; (800baa0 <pbuf_pool_is_empty+0x34>)
 800ba76:	782c      	ldrb	r4, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 800ba78:	702b      	strb	r3, [r5, #0]
  queued = pbuf_free_ooseq_pending;
 800ba7a:	b2e4      	uxtb	r4, r4
  SYS_ARCH_UNPROTECT(old_level);
 800ba7c:	f003 fee8 	bl	800f850 <sys_arch_unprotect>
  if (!queued) {
 800ba80:	b964      	cbnz	r4, 800ba9c <pbuf_pool_is_empty+0x30>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ba82:	4622      	mov	r2, r4
 800ba84:	4621      	mov	r1, r4
 800ba86:	4807      	ldr	r0, [pc, #28]	; (800baa4 <pbuf_pool_is_empty+0x38>)
 800ba88:	f7fe f9da 	bl	8009e40 <tcpip_callback_with_block>
 800ba8c:	b130      	cbz	r0, 800ba9c <pbuf_pool_is_empty+0x30>
 800ba8e:	f003 fed3 	bl	800f838 <sys_arch_protect>
 800ba92:	702c      	strb	r4, [r5, #0]
}
 800ba94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ba98:	f003 beda 	b.w	800f850 <sys_arch_unprotect>
 800ba9c:	bd38      	pop	{r3, r4, r5, pc}
 800ba9e:	bf00      	nop
 800baa0:	200132fc 	.word	0x200132fc
 800baa4:	0800b99d 	.word	0x0800b99d

0800baa8 <pbuf_alloced_custom>:
{
 800baa8:	b570      	push	{r4, r5, r6, lr}
 800baaa:	9d04      	ldr	r5, [sp, #16]
  switch (l) {
 800baac:	2804      	cmp	r0, #4
 800baae:	d81e      	bhi.n	800baee <pbuf_alloced_custom+0x46>
 800bab0:	e8df f000 	tbb	[pc, r0]
 800bab4:	1b280326 	.word	0x1b280326
 800bab8:	1b          	.byte	0x1b
 800bab9:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800baba:	2422      	movs	r4, #34	; 0x22
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800babc:	3403      	adds	r4, #3
 800babe:	f8bd 0014 	ldrh.w	r0, [sp, #20]
 800bac2:	f024 0403 	bic.w	r4, r4, #3
 800bac6:	190e      	adds	r6, r1, r4
 800bac8:	4286      	cmp	r6, r0
 800baca:	f04f 0000 	mov.w	r0, #0
 800bace:	d80b      	bhi.n	800bae8 <pbuf_alloced_custom+0x40>
  p->pbuf.next = NULL;
 800bad0:	6018      	str	r0, [r3, #0]
  if (payload_mem != NULL) {
 800bad2:	b1cd      	cbz	r5, 800bb08 <pbuf_alloced_custom+0x60>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800bad4:	442c      	add	r4, r5
 800bad6:	605c      	str	r4, [r3, #4]
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800bad8:	2002      	movs	r0, #2
  p->pbuf.type = type;
 800bada:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800badc:	2201      	movs	r2, #1
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800bade:	7358      	strb	r0, [r3, #13]
  return &p->pbuf;
 800bae0:	4618      	mov	r0, r3
  p->pbuf.len = p->pbuf.tot_len = length;
 800bae2:	8119      	strh	r1, [r3, #8]
 800bae4:	8159      	strh	r1, [r3, #10]
  p->pbuf.ref = 1;
 800bae6:	81da      	strh	r2, [r3, #14]
}
 800bae8:	bd70      	pop	{r4, r5, r6, pc}
    offset = 0;
 800baea:	2400      	movs	r4, #0
    break;
 800baec:	e7e6      	b.n	800babc <pbuf_alloced_custom+0x14>
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800baee:	4b07      	ldr	r3, [pc, #28]	; (800bb0c <pbuf_alloced_custom+0x64>)
 800baf0:	f240 12c5 	movw	r2, #453	; 0x1c5
 800baf4:	4906      	ldr	r1, [pc, #24]	; (800bb10 <pbuf_alloced_custom+0x68>)
 800baf6:	4807      	ldr	r0, [pc, #28]	; (800bb14 <pbuf_alloced_custom+0x6c>)
 800baf8:	f003 ff20 	bl	800f93c <iprintf>
    return NULL;
 800bafc:	2000      	movs	r0, #0
 800bafe:	bd70      	pop	{r4, r5, r6, pc}
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800bb00:	2436      	movs	r4, #54	; 0x36
 800bb02:	e7db      	b.n	800babc <pbuf_alloced_custom+0x14>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800bb04:	240e      	movs	r4, #14
 800bb06:	e7d9      	b.n	800babc <pbuf_alloced_custom+0x14>
    p->pbuf.payload = NULL;
 800bb08:	605d      	str	r5, [r3, #4]
 800bb0a:	e7e5      	b.n	800bad8 <pbuf_alloced_custom+0x30>
 800bb0c:	08012f95 	.word	0x08012f95
 800bb10:	08012dd8 	.word	0x08012dd8
 800bb14:	0801243d 	.word	0x0801243d

0800bb18 <pbuf_header>:
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 0);
 800bb18:	2200      	movs	r2, #0
 800bb1a:	f7ff bf59 	b.w	800b9d0 <pbuf_header_impl>

0800bb1e <pbuf_header_force>:
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
   return pbuf_header_impl(p, header_size_increment, 1);
 800bb1e:	2201      	movs	r2, #1
 800bb20:	f7ff bf56 	b.w	800b9d0 <pbuf_header_impl>

0800bb24 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800bb24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800bb28:	4604      	mov	r4, r0
 800bb2a:	b950      	cbnz	r0, 800bb42 <pbuf_free+0x1e>
    LWIP_ASSERT("p != NULL", p != NULL);
 800bb2c:	4b2c      	ldr	r3, [pc, #176]	; (800bbe0 <pbuf_free+0xbc>)
 800bb2e:	f240 22d2 	movw	r2, #722	; 0x2d2
 800bb32:	492c      	ldr	r1, [pc, #176]	; (800bbe4 <pbuf_free+0xc0>)
 800bb34:	482c      	ldr	r0, [pc, #176]	; (800bbe8 <pbuf_free+0xc4>)
 800bb36:	f003 ff01 	bl	800f93c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800bb3a:	4627      	mov	r7, r4
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800bb3c:	4638      	mov	r0, r7
 800bb3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("pbuf_free: sane type",
 800bb42:	7b03      	ldrb	r3, [r0, #12]
 800bb44:	2b03      	cmp	r3, #3
 800bb46:	d906      	bls.n	800bb56 <pbuf_free+0x32>
 800bb48:	4b25      	ldr	r3, [pc, #148]	; (800bbe0 <pbuf_free+0xbc>)
 800bb4a:	f240 22de 	movw	r2, #734	; 0x2de
 800bb4e:	4927      	ldr	r1, [pc, #156]	; (800bbec <pbuf_free+0xc8>)
 800bb50:	4825      	ldr	r0, [pc, #148]	; (800bbe8 <pbuf_free+0xc4>)
 800bb52:	f003 fef3 	bl	800f93c <iprintf>
{
 800bb56:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bb58:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800bbe0 <pbuf_free+0xbc>
 800bb5c:	f8df a094 	ldr.w	sl, [pc, #148]	; 800bbf4 <pbuf_free+0xd0>
 800bb60:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800bbe8 <pbuf_free+0xc4>
 800bb64:	b2f7      	uxtb	r7, r6
  while (p != NULL) {
 800bb66:	2c00      	cmp	r4, #0
 800bb68:	d0e8      	beq.n	800bb3c <pbuf_free+0x18>
    SYS_ARCH_PROTECT(old_level);
 800bb6a:	f003 fe65 	bl	800f838 <sys_arch_protect>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bb6e:	89e3      	ldrh	r3, [r4, #14]
    SYS_ARCH_PROTECT(old_level);
 800bb70:	4683      	mov	fp, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bb72:	b933      	cbnz	r3, 800bb82 <pbuf_free+0x5e>
 800bb74:	4643      	mov	r3, r8
 800bb76:	f240 22eb 	movw	r2, #747	; 0x2eb
 800bb7a:	4651      	mov	r1, sl
 800bb7c:	4648      	mov	r0, r9
 800bb7e:	f003 fedd 	bl	800f93c <iprintf>
    ref = --(p->ref);
 800bb82:	89e5      	ldrh	r5, [r4, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800bb84:	4658      	mov	r0, fp
    ref = --(p->ref);
 800bb86:	3d01      	subs	r5, #1
 800bb88:	b2ad      	uxth	r5, r5
 800bb8a:	81e5      	strh	r5, [r4, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800bb8c:	f003 fe60 	bl	800f850 <sys_arch_unprotect>
    if (ref == 0) {
 800bb90:	2d00      	cmp	r5, #0
 800bb92:	d1d3      	bne.n	800bb3c <pbuf_free+0x18>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bb94:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 800bb96:	6825      	ldr	r5, [r4, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bb98:	079b      	lsls	r3, r3, #30
 800bb9a:	d50e      	bpl.n	800bbba <pbuf_free+0x96>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bb9c:	6923      	ldr	r3, [r4, #16]
 800bb9e:	b933      	cbnz	r3, 800bbae <pbuf_free+0x8a>
 800bba0:	4643      	mov	r3, r8
 800bba2:	f240 22f9 	movw	r2, #761	; 0x2f9
 800bba6:	4912      	ldr	r1, [pc, #72]	; (800bbf0 <pbuf_free+0xcc>)
 800bba8:	4648      	mov	r0, r9
 800bbaa:	f003 fec7 	bl	800f93c <iprintf>
        pc->custom_free_function(p);
 800bbae:	6923      	ldr	r3, [r4, #16]
 800bbb0:	4620      	mov	r0, r4
 800bbb2:	4798      	blx	r3
 800bbb4:	3601      	adds	r6, #1
      p = q;
 800bbb6:	462c      	mov	r4, r5
 800bbb8:	e7d4      	b.n	800bb64 <pbuf_free+0x40>
      type = p->type;
 800bbba:	7b23      	ldrb	r3, [r4, #12]
        if (type == PBUF_POOL) {
 800bbbc:	2b03      	cmp	r3, #3
 800bbbe:	d104      	bne.n	800bbca <pbuf_free+0xa6>
          memp_free(MEMP_PBUF_POOL, p);
 800bbc0:	4621      	mov	r1, r4
 800bbc2:	200c      	movs	r0, #12
          memp_free(MEMP_PBUF, p);
 800bbc4:	f7ff fdea 	bl	800b79c <memp_free>
 800bbc8:	e7f4      	b.n	800bbb4 <pbuf_free+0x90>
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800bbca:	3b01      	subs	r3, #1
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d802      	bhi.n	800bbd6 <pbuf_free+0xb2>
          memp_free(MEMP_PBUF, p);
 800bbd0:	4621      	mov	r1, r4
 800bbd2:	200b      	movs	r0, #11
 800bbd4:	e7f6      	b.n	800bbc4 <pbuf_free+0xa0>
          mem_free(p);
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	f7ff fb86 	bl	800b2e8 <mem_free>
 800bbdc:	e7ea      	b.n	800bbb4 <pbuf_free+0x90>
 800bbde:	bf00      	nop
 800bbe0:	08012f95 	.word	0x08012f95
 800bbe4:	08012fff 	.word	0x08012fff
 800bbe8:	0801243d 	.word	0x0801243d
 800bbec:	08012f49 	.word	0x08012f49
 800bbf0:	08012f74 	.word	0x08012f74
 800bbf4:	08012f5e 	.word	0x08012f5e

0800bbf8 <pbuf_alloc>:
{
 800bbf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbfc:	460e      	mov	r6, r1
 800bbfe:	4617      	mov	r7, r2
  switch (layer) {
 800bc00:	2804      	cmp	r0, #4
 800bc02:	d80e      	bhi.n	800bc22 <pbuf_alloc+0x2a>
 800bc04:	e8df f000 	tbb	[pc, r0]
 800bc08:	0b170315 	.word	0x0b170315
 800bc0c:	0b          	.byte	0x0b
 800bc0d:	00          	.byte	0x00
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800bc0e:	2522      	movs	r5, #34	; 0x22
  switch (type) {
 800bc10:	2f03      	cmp	r7, #3
 800bc12:	f200 80b9 	bhi.w	800bd88 <pbuf_alloc+0x190>
 800bc16:	e8df f007 	tbb	[pc, r7]
 800bc1a:	aa8f      	.short	0xaa8f
 800bc1c:	10aa      	.short	0x10aa
    offset = 0;
 800bc1e:	2500      	movs	r5, #0
    break;
 800bc20:	e7f6      	b.n	800bc10 <pbuf_alloc+0x18>
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800bc22:	f44f 728b 	mov.w	r2, #278	; 0x116
 800bc26:	4b5b      	ldr	r3, [pc, #364]	; (800bd94 <pbuf_alloc+0x19c>)
 800bc28:	495b      	ldr	r1, [pc, #364]	; (800bd98 <pbuf_alloc+0x1a0>)
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bc2a:	485c      	ldr	r0, [pc, #368]	; (800bd9c <pbuf_alloc+0x1a4>)
 800bc2c:	f003 fe86 	bl	800f93c <iprintf>
 800bc30:	e049      	b.n	800bcc6 <pbuf_alloc+0xce>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800bc32:	2536      	movs	r5, #54	; 0x36
 800bc34:	e7ec      	b.n	800bc10 <pbuf_alloc+0x18>
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800bc36:	250e      	movs	r5, #14
 800bc38:	e7ea      	b.n	800bc10 <pbuf_alloc+0x18>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800bc3a:	200c      	movs	r0, #12
 800bc3c:	f7ff fd92 	bl	800b764 <memp_malloc>
    if (p == NULL) {
 800bc40:	4604      	mov	r4, r0
 800bc42:	b920      	cbnz	r0, 800bc4e <pbuf_alloc+0x56>
      PBUF_POOL_IS_EMPTY();
 800bc44:	f7ff ff12 	bl	800ba6c <pbuf_pool_is_empty>
}
 800bc48:	4620      	mov	r0, r4
 800bc4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    p->type = type;
 800bc4e:	2303      	movs	r3, #3
 800bc50:	7303      	strb	r3, [r0, #12]
    p->next = NULL;
 800bc52:	2300      	movs	r3, #0
 800bc54:	6003      	str	r3, [r0, #0]
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800bc56:	1943      	adds	r3, r0, r5
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800bc58:	3503      	adds	r5, #3
 800bc5a:	f025 0503 	bic.w	r5, r5, #3
 800bc5e:	f5c5 7514 	rsb	r5, r5, #592	; 0x250
 800bc62:	42b5      	cmp	r5, r6
 800bc64:	bf28      	it	cs
 800bc66:	4635      	movcs	r5, r6
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800bc68:	3313      	adds	r3, #19
 800bc6a:	f023 0303 	bic.w	r3, r3, #3
 800bc6e:	6043      	str	r3, [r0, #4]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800bc70:	f500 7718 	add.w	r7, r0, #608	; 0x260
 800bc74:	442b      	add	r3, r5
 800bc76:	429f      	cmp	r7, r3
    p->tot_len = length;
 800bc78:	8106      	strh	r6, [r0, #8]
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800bc7a:	8145      	strh	r5, [r0, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800bc7c:	d206      	bcs.n	800bc8c <pbuf_alloc+0x94>
 800bc7e:	4b45      	ldr	r3, [pc, #276]	; (800bd94 <pbuf_alloc+0x19c>)
 800bc80:	f44f 7298 	mov.w	r2, #304	; 0x130
 800bc84:	4946      	ldr	r1, [pc, #280]	; (800bda0 <pbuf_alloc+0x1a8>)
 800bc86:	4845      	ldr	r0, [pc, #276]	; (800bd9c <pbuf_alloc+0x1a4>)
 800bc88:	f003 fe58 	bl	800f93c <iprintf>
    p->ref = 1;
 800bc8c:	2301      	movs	r3, #1
    while (rem_len > 0) {
 800bc8e:	46a3      	mov	fp, r4
    p->ref = 1;
 800bc90:	81e3      	strh	r3, [r4, #14]
    rem_len = length - p->len;
 800bc92:	8963      	ldrh	r3, [r4, #10]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800bc94:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800bd94 <pbuf_alloc+0x19c>
 800bc98:	f8df a110 	ldr.w	sl, [pc, #272]	; 800bdac <pbuf_alloc+0x1b4>
 800bc9c:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 800bd9c <pbuf_alloc+0x1a4>
    rem_len = length - p->len;
 800bca0:	1af6      	subs	r6, r6, r3
    while (rem_len > 0) {
 800bca2:	2e00      	cmp	r6, #0
 800bca4:	dc04      	bgt.n	800bcb0 <pbuf_alloc+0xb8>
  p->ref = 1;
 800bca6:	2301      	movs	r3, #1
 800bca8:	81e3      	strh	r3, [r4, #14]
  p->flags = 0;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	7363      	strb	r3, [r4, #13]
  return p;
 800bcae:	e7cb      	b.n	800bc48 <pbuf_alloc+0x50>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800bcb0:	200c      	movs	r0, #12
 800bcb2:	f7ff fd57 	bl	800b764 <memp_malloc>
 800bcb6:	2300      	movs	r3, #0
      if (q == NULL) {
 800bcb8:	4605      	mov	r5, r0
 800bcba:	b930      	cbnz	r0, 800bcca <pbuf_alloc+0xd2>
        PBUF_POOL_IS_EMPTY();
 800bcbc:	f7ff fed6 	bl	800ba6c <pbuf_pool_is_empty>
        pbuf_free(p);
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	f7ff ff2f 	bl	800bb24 <pbuf_free>
    return NULL;
 800bcc6:	2400      	movs	r4, #0
 800bcc8:	e7be      	b.n	800bc48 <pbuf_alloc+0x50>
      q->flags = 0;
 800bcca:	7343      	strb	r3, [r0, #13]
      q->next = NULL;
 800bccc:	6003      	str	r3, [r0, #0]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800bcce:	f64f 73ff 	movw	r3, #65535	; 0xffff
      q->type = type;
 800bcd2:	2203      	movs	r2, #3
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800bcd4:	429e      	cmp	r6, r3
      q->type = type;
 800bcd6:	7302      	strb	r2, [r0, #12]
      r->next = q;
 800bcd8:	f8cb 0000 	str.w	r0, [fp]
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800bcdc:	d106      	bne.n	800bcec <pbuf_alloc+0xf4>
 800bcde:	4643      	mov	r3, r8
 800bce0:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800bce4:	4651      	mov	r1, sl
 800bce6:	4648      	mov	r0, r9
 800bce8:	f003 fe28 	bl	800f93c <iprintf>
      q->tot_len = (u16_t)rem_len;
 800bcec:	b2b3      	uxth	r3, r6
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800bcee:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
      q->tot_len = (u16_t)rem_len;
 800bcf2:	812b      	strh	r3, [r5, #8]
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800bcf4:	bf28      	it	cs
 800bcf6:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800bcfa:	816b      	strh	r3, [r5, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800bcfc:	f105 0310 	add.w	r3, r5, #16
 800bd00:	606b      	str	r3, [r5, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800bd02:	079b      	lsls	r3, r3, #30
 800bd04:	d006      	beq.n	800bd14 <pbuf_alloc+0x11c>
 800bd06:	4643      	mov	r3, r8
 800bd08:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800bd0c:	4925      	ldr	r1, [pc, #148]	; (800bda4 <pbuf_alloc+0x1ac>)
 800bd0e:	4648      	mov	r0, r9
 800bd10:	f003 fe14 	bl	800f93c <iprintf>
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800bd14:	8962      	ldrh	r2, [r4, #10]
 800bd16:	6863      	ldr	r3, [r4, #4]
 800bd18:	4413      	add	r3, r2
 800bd1a:	429f      	cmp	r7, r3
 800bd1c:	d206      	bcs.n	800bd2c <pbuf_alloc+0x134>
 800bd1e:	4643      	mov	r3, r8
 800bd20:	f240 1255 	movw	r2, #341	; 0x155
 800bd24:	491e      	ldr	r1, [pc, #120]	; (800bda0 <pbuf_alloc+0x1a8>)
 800bd26:	4648      	mov	r0, r9
 800bd28:	f003 fe08 	bl	800f93c <iprintf>
      q->ref = 1;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	81eb      	strh	r3, [r5, #14]
      rem_len -= q->len;
 800bd30:	896b      	ldrh	r3, [r5, #10]
 800bd32:	46ab      	mov	fp, r5
 800bd34:	1af6      	subs	r6, r6, r3
 800bd36:	e7b4      	b.n	800bca2 <pbuf_alloc+0xaa>
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800bd38:	f105 0013 	add.w	r0, r5, #19
 800bd3c:	1cf3      	adds	r3, r6, #3
 800bd3e:	f023 0303 	bic.w	r3, r3, #3
 800bd42:	f020 0003 	bic.w	r0, r0, #3
 800bd46:	4418      	add	r0, r3
 800bd48:	b280      	uxth	r0, r0
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800bd4a:	4298      	cmp	r0, r3
 800bd4c:	d3bb      	bcc.n	800bcc6 <pbuf_alloc+0xce>
      p = (struct pbuf*)mem_malloc(alloc_len);
 800bd4e:	f7ff fc0f 	bl	800b570 <mem_malloc>
    if (p == NULL) {
 800bd52:	4604      	mov	r4, r0
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d0b6      	beq.n	800bcc6 <pbuf_alloc+0xce>
    p->next = NULL;
 800bd58:	2300      	movs	r3, #0
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800bd5a:	4405      	add	r5, r0
 800bd5c:	3513      	adds	r5, #19
 800bd5e:	f025 0503 	bic.w	r5, r5, #3
 800bd62:	6045      	str	r5, [r0, #4]
    p->len = p->tot_len = length;
 800bd64:	8106      	strh	r6, [r0, #8]
 800bd66:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 800bd68:	6003      	str	r3, [r0, #0]
    p->type = type;
 800bd6a:	7303      	strb	r3, [r0, #12]
 800bd6c:	e79b      	b.n	800bca6 <pbuf_alloc+0xae>
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800bd6e:	200b      	movs	r0, #11
 800bd70:	f7ff fcf8 	bl	800b764 <memp_malloc>
    if (p == NULL) {
 800bd74:	4604      	mov	r4, r0
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d0a5      	beq.n	800bcc6 <pbuf_alloc+0xce>
    p->payload = NULL;
 800bd7a:	2300      	movs	r3, #0
    p->len = p->tot_len = length;
 800bd7c:	8106      	strh	r6, [r0, #8]
    p->payload = NULL;
 800bd7e:	6043      	str	r3, [r0, #4]
    p->len = p->tot_len = length;
 800bd80:	8146      	strh	r6, [r0, #10]
    p->next = NULL;
 800bd82:	6003      	str	r3, [r0, #0]
    p->type = type;
 800bd84:	7307      	strb	r7, [r0, #12]
    break;
 800bd86:	e78e      	b.n	800bca6 <pbuf_alloc+0xae>
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bd88:	4b02      	ldr	r3, [pc, #8]	; (800bd94 <pbuf_alloc+0x19c>)
 800bd8a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800bd8e:	4906      	ldr	r1, [pc, #24]	; (800bda8 <pbuf_alloc+0x1b0>)
 800bd90:	e74b      	b.n	800bc2a <pbuf_alloc+0x32>
 800bd92:	bf00      	nop
 800bd94:	08012f95 	.word	0x08012f95
 800bd98:	08012d30 	.word	0x08012d30
 800bd9c:	0801243d 	.word	0x0801243d
 800bda0:	08012d4b 	.word	0x08012d4b
 800bda4:	08012d90 	.word	0x08012d90
 800bda8:	08012dbd 	.word	0x08012dbd
 800bdac:	08012d7c 	.word	0x08012d7c

0800bdb0 <pbuf_realloc>:
{
 800bdb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdb4:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	b930      	cbnz	r0, 800bdc8 <pbuf_realloc+0x18>
 800bdba:	4b2e      	ldr	r3, [pc, #184]	; (800be74 <pbuf_realloc+0xc4>)
 800bdbc:	f240 12f3 	movw	r2, #499	; 0x1f3
 800bdc0:	492d      	ldr	r1, [pc, #180]	; (800be78 <pbuf_realloc+0xc8>)
 800bdc2:	482e      	ldr	r0, [pc, #184]	; (800be7c <pbuf_realloc+0xcc>)
 800bdc4:	f003 fdba 	bl	800f93c <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800bdc8:	7b23      	ldrb	r3, [r4, #12]
 800bdca:	2b03      	cmp	r3, #3
 800bdcc:	d906      	bls.n	800bddc <pbuf_realloc+0x2c>
 800bdce:	4b29      	ldr	r3, [pc, #164]	; (800be74 <pbuf_realloc+0xc4>)
 800bdd0:	f240 12f7 	movw	r2, #503	; 0x1f7
 800bdd4:	492a      	ldr	r1, [pc, #168]	; (800be80 <pbuf_realloc+0xd0>)
 800bdd6:	4829      	ldr	r0, [pc, #164]	; (800be7c <pbuf_realloc+0xcc>)
 800bdd8:	f003 fdb0 	bl	800f93c <iprintf>
  if (new_len >= p->tot_len) {
 800bddc:	8926      	ldrh	r6, [r4, #8]
 800bdde:	42ae      	cmp	r6, r5
 800bde0:	d945      	bls.n	800be6e <pbuf_realloc+0xbe>
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800bde2:	4f24      	ldr	r7, [pc, #144]	; (800be74 <pbuf_realloc+0xc4>)
 800bde4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800be8c <pbuf_realloc+0xdc>
 800bde8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 800be7c <pbuf_realloc+0xcc>
  grow = new_len - p->tot_len;
 800bdec:	1bae      	subs	r6, r5, r6
  while (rem_len > q->len) {
 800bdee:	8963      	ldrh	r3, [r4, #10]
 800bdf0:	429d      	cmp	r5, r3
 800bdf2:	d819      	bhi.n	800be28 <pbuf_realloc+0x78>
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800bdf4:	7b22      	ldrb	r2, [r4, #12]
 800bdf6:	2a00      	cmp	r2, #0
 800bdf8:	d131      	bne.n	800be5e <pbuf_realloc+0xae>
 800bdfa:	429d      	cmp	r5, r3
 800bdfc:	d02f      	beq.n	800be5e <pbuf_realloc+0xae>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800bdfe:	7b63      	ldrb	r3, [r4, #13]
 800be00:	079b      	lsls	r3, r3, #30
 800be02:	d42c      	bmi.n	800be5e <pbuf_realloc+0xae>
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800be04:	6861      	ldr	r1, [r4, #4]
 800be06:	4620      	mov	r0, r4
 800be08:	1b09      	subs	r1, r1, r4
 800be0a:	4429      	add	r1, r5
 800be0c:	b289      	uxth	r1, r1
 800be0e:	f7ff fb23 	bl	800b458 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800be12:	4604      	mov	r4, r0
 800be14:	bb18      	cbnz	r0, 800be5e <pbuf_realloc+0xae>
 800be16:	4b17      	ldr	r3, [pc, #92]	; (800be74 <pbuf_realloc+0xc4>)
 800be18:	f240 221d 	movw	r2, #541	; 0x21d
 800be1c:	4919      	ldr	r1, [pc, #100]	; (800be84 <pbuf_realloc+0xd4>)
 800be1e:	4817      	ldr	r0, [pc, #92]	; (800be7c <pbuf_realloc+0xcc>)
 800be20:	f003 fd8c 	bl	800f93c <iprintf>
  q->len = rem_len;
 800be24:	8164      	strh	r4, [r4, #10]
 800be26:	deff      	udf	#255	; 0xff
    rem_len -= q->len;
 800be28:	1aed      	subs	r5, r5, r3
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800be2a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800be2e:	429e      	cmp	r6, r3
    rem_len -= q->len;
 800be30:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800be32:	dd06      	ble.n	800be42 <pbuf_realloc+0x92>
 800be34:	463b      	mov	r3, r7
 800be36:	f240 220b 	movw	r2, #523	; 0x20b
 800be3a:	4649      	mov	r1, r9
 800be3c:	4640      	mov	r0, r8
 800be3e:	f003 fd7d 	bl	800f93c <iprintf>
    q->tot_len += (u16_t)grow;
 800be42:	8923      	ldrh	r3, [r4, #8]
 800be44:	4433      	add	r3, r6
 800be46:	8123      	strh	r3, [r4, #8]
    q = q->next;
 800be48:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800be4a:	2c00      	cmp	r4, #0
 800be4c:	d1cf      	bne.n	800bdee <pbuf_realloc+0x3e>
 800be4e:	463b      	mov	r3, r7
 800be50:	f240 220f 	movw	r2, #527	; 0x20f
 800be54:	490c      	ldr	r1, [pc, #48]	; (800be88 <pbuf_realloc+0xd8>)
 800be56:	4640      	mov	r0, r8
 800be58:	f003 fd70 	bl	800f93c <iprintf>
 800be5c:	e7c7      	b.n	800bdee <pbuf_realloc+0x3e>
  if (q->next != NULL) {
 800be5e:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 800be60:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 800be62:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 800be64:	b108      	cbz	r0, 800be6a <pbuf_realloc+0xba>
    pbuf_free(q->next);
 800be66:	f7ff fe5d 	bl	800bb24 <pbuf_free>
  q->next = NULL;
 800be6a:	2300      	movs	r3, #0
 800be6c:	6023      	str	r3, [r4, #0]
 800be6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be72:	bf00      	nop
 800be74:	08012f95 	.word	0x08012f95
 800be78:	08012ff1 	.word	0x08012ff1
 800be7c:	0801243d 	.word	0x0801243d
 800be80:	08013009 	.word	0x08013009
 800be84:	0801304d 	.word	0x0801304d
 800be88:	08013035 	.word	0x08013035
 800be8c:	08013024 	.word	0x08013024

0800be90 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800be90:	4603      	mov	r3, r0
  u16_t len;

  len = 0;
  while (p != NULL) {
 800be92:	2200      	movs	r2, #0
 800be94:	b290      	uxth	r0, r2
 800be96:	3201      	adds	r2, #1
 800be98:	b903      	cbnz	r3, 800be9c <pbuf_clen+0xc>
    ++len;
    p = p->next;
  }
  return len;
}
 800be9a:	4770      	bx	lr
    p = p->next;
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	e7f9      	b.n	800be94 <pbuf_clen+0x4>

0800bea0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800bea0:	b510      	push	{r4, lr}
  /* pbuf given? */
  if (p != NULL) {
 800bea2:	4604      	mov	r4, r0
 800bea4:	b188      	cbz	r0, 800beca <pbuf_ref+0x2a>
    SYS_ARCH_INC(p->ref, 1);
 800bea6:	f003 fcc7 	bl	800f838 <sys_arch_protect>
 800beaa:	89e3      	ldrh	r3, [r4, #14]
 800beac:	3301      	adds	r3, #1
 800beae:	81e3      	strh	r3, [r4, #14]
 800beb0:	f003 fcce 	bl	800f850 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800beb4:	89e3      	ldrh	r3, [r4, #14]
 800beb6:	b943      	cbnz	r3, 800beca <pbuf_ref+0x2a>
  }
}
 800beb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800bebc:	4b03      	ldr	r3, [pc, #12]	; (800becc <pbuf_ref+0x2c>)
 800bebe:	f240 3239 	movw	r2, #825	; 0x339
 800bec2:	4903      	ldr	r1, [pc, #12]	; (800bed0 <pbuf_ref+0x30>)
 800bec4:	4803      	ldr	r0, [pc, #12]	; (800bed4 <pbuf_ref+0x34>)
 800bec6:	f003 bd39 	b.w	800f93c <iprintf>
 800beca:	bd10      	pop	{r4, pc}
 800becc:	08012f95 	.word	0x08012f95
 800bed0:	08013069 	.word	0x08013069
 800bed4:	0801243d 	.word	0x0801243d

0800bed8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800bed8:	b570      	push	{r4, r5, r6, lr}
 800beda:	460d      	mov	r5, r1
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800bedc:	4604      	mov	r4, r0
 800bede:	b100      	cbz	r0, 800bee2 <pbuf_cat+0xa>
 800bee0:	b969      	cbnz	r1, 800befe <pbuf_cat+0x26>
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800bee2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800bee6:	4b14      	ldr	r3, [pc, #80]	; (800bf38 <pbuf_cat+0x60>)
 800bee8:	f240 324d 	movw	r2, #845	; 0x34d
 800beec:	4913      	ldr	r1, [pc, #76]	; (800bf3c <pbuf_cat+0x64>)
 800beee:	4814      	ldr	r0, [pc, #80]	; (800bf40 <pbuf_cat+0x68>)
 800bef0:	f003 bd24 	b.w	800f93c <iprintf>
    p->tot_len += t->tot_len;
 800bef4:	8923      	ldrh	r3, [r4, #8]
 800bef6:	8929      	ldrh	r1, [r5, #8]
 800bef8:	440b      	add	r3, r1
 800befa:	8123      	strh	r3, [r4, #8]
 800befc:	4614      	mov	r4, r2
  for (p = h; p->next != NULL; p = p->next) {
 800befe:	6822      	ldr	r2, [r4, #0]
 800bf00:	2a00      	cmp	r2, #0
 800bf02:	d1f7      	bne.n	800bef4 <pbuf_cat+0x1c>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800bf04:	8922      	ldrh	r2, [r4, #8]
 800bf06:	8963      	ldrh	r3, [r4, #10]
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d006      	beq.n	800bf1a <pbuf_cat+0x42>
 800bf0c:	4b0a      	ldr	r3, [pc, #40]	; (800bf38 <pbuf_cat+0x60>)
 800bf0e:	f240 3255 	movw	r2, #853	; 0x355
 800bf12:	490c      	ldr	r1, [pc, #48]	; (800bf44 <pbuf_cat+0x6c>)
 800bf14:	480a      	ldr	r0, [pc, #40]	; (800bf40 <pbuf_cat+0x68>)
 800bf16:	f003 fd11 	bl	800f93c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	b133      	cbz	r3, 800bf2c <pbuf_cat+0x54>
 800bf1e:	4b06      	ldr	r3, [pc, #24]	; (800bf38 <pbuf_cat+0x60>)
 800bf20:	f240 3256 	movw	r2, #854	; 0x356
 800bf24:	4908      	ldr	r1, [pc, #32]	; (800bf48 <pbuf_cat+0x70>)
 800bf26:	4806      	ldr	r0, [pc, #24]	; (800bf40 <pbuf_cat+0x68>)
 800bf28:	f003 fd08 	bl	800f93c <iprintf>
  p->tot_len += t->tot_len;
 800bf2c:	892a      	ldrh	r2, [r5, #8]
 800bf2e:	8923      	ldrh	r3, [r4, #8]
  p->next = t;
 800bf30:	6025      	str	r5, [r4, #0]
  p->tot_len += t->tot_len;
 800bf32:	4413      	add	r3, r2
 800bf34:	8123      	strh	r3, [r4, #8]
  p->next = t;
 800bf36:	bd70      	pop	{r4, r5, r6, pc}
 800bf38:	08012f95 	.word	0x08012f95
 800bf3c:	08012dfc 	.word	0x08012dfc
 800bf40:	0801243d 	.word	0x0801243d
 800bf44:	08012e31 	.word	0x08012e31
 800bf48:	08012e5e 	.word	0x08012e5e

0800bf4c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bf4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf50:	460c      	mov	r4, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800bf52:	4605      	mov	r5, r0
 800bf54:	b120      	cbz	r0, 800bf60 <pbuf_copy+0x14>
 800bf56:	b119      	cbz	r1, 800bf60 <pbuf_copy+0x14>
 800bf58:	8902      	ldrh	r2, [r0, #8]
 800bf5a:	890b      	ldrh	r3, [r1, #8]
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d20a      	bcs.n	800bf76 <pbuf_copy+0x2a>
 800bf60:	f240 32bd 	movw	r2, #957	; 0x3bd
 800bf64:	4b37      	ldr	r3, [pc, #220]	; (800c044 <pbuf_copy+0xf8>)
 800bf66:	4938      	ldr	r1, [pc, #224]	; (800c048 <pbuf_copy+0xfc>)
    }
    if (offset_to == p_to->len) {
      /* on to next p_to (if any) */
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800bf68:	4838      	ldr	r0, [pc, #224]	; (800c04c <pbuf_copy+0x100>)
 800bf6a:	f003 fce7 	bl	800f93c <iprintf>
 800bf6e:	f06f 000f 	mvn.w	r0, #15
 800bf72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf76:	f04f 0b00 	mov.w	fp, #0
 800bf7a:	465f      	mov	r7, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bf7c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 800c044 <pbuf_copy+0xf8>
 800bf80:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c05c <pbuf_copy+0x110>
 800bf84:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800c04c <pbuf_copy+0x100>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bf88:	896e      	ldrh	r6, [r5, #10]
 800bf8a:	8963      	ldrh	r3, [r4, #10]
 800bf8c:	1bf6      	subs	r6, r6, r7
 800bf8e:	eba3 030b 	sub.w	r3, r3, fp
 800bf92:	429e      	cmp	r6, r3
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800bf94:	6868      	ldr	r0, [r5, #4]
 800bf96:	6861      	ldr	r1, [r4, #4]
      len = p_from->len - offset_from;
 800bf98:	bfac      	ite	ge
 800bf9a:	b29e      	uxthge	r6, r3
      len = p_to->len - offset_to;
 800bf9c:	b2b6      	uxthlt	r6, r6
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800bf9e:	4632      	mov	r2, r6
 800bfa0:	4459      	add	r1, fp
 800bfa2:	4438      	add	r0, r7
 800bfa4:	f003 fcb7 	bl	800f916 <memcpy>
    offset_to += len;
 800bfa8:	4437      	add	r7, r6
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bfaa:	896b      	ldrh	r3, [r5, #10]
    offset_to += len;
 800bfac:	b2bf      	uxth	r7, r7
    offset_from += len;
 800bfae:	445e      	add	r6, fp
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bfb0:	42bb      	cmp	r3, r7
    offset_from += len;
 800bfb2:	fa1f fb86 	uxth.w	fp, r6
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bfb6:	d206      	bcs.n	800bfc6 <pbuf_copy+0x7a>
 800bfb8:	4643      	mov	r3, r8
 800bfba:	f240 32cd 	movw	r2, #973	; 0x3cd
 800bfbe:	4651      	mov	r1, sl
 800bfc0:	4648      	mov	r0, r9
 800bfc2:	f003 fcbb 	bl	800f93c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800bfc6:	8963      	ldrh	r3, [r4, #10]
 800bfc8:	455b      	cmp	r3, fp
 800bfca:	d206      	bcs.n	800bfda <pbuf_copy+0x8e>
 800bfcc:	4643      	mov	r3, r8
 800bfce:	f240 32ce 	movw	r2, #974	; 0x3ce
 800bfd2:	491f      	ldr	r1, [pc, #124]	; (800c050 <pbuf_copy+0x104>)
 800bfd4:	4648      	mov	r0, r9
 800bfd6:	f003 fcb1 	bl	800f93c <iprintf>
    if (offset_from >= p_from->len) {
 800bfda:	8963      	ldrh	r3, [r4, #10]
 800bfdc:	455b      	cmp	r3, fp
    if (offset_to == p_to->len) {
 800bfde:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 800bfe0:	bf9c      	itt	ls
 800bfe2:	6824      	ldrls	r4, [r4, #0]
      offset_from = 0;
 800bfe4:	f04f 0b00 	movls.w	fp, #0
    if (offset_to == p_to->len) {
 800bfe8:	42bb      	cmp	r3, r7
 800bfea:	d11e      	bne.n	800c02a <pbuf_copy+0xde>
      p_to = p_to->next;
 800bfec:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800bfee:	b9dd      	cbnz	r5, 800c028 <pbuf_copy+0xdc>
 800bff0:	b1bc      	cbz	r4, 800c022 <pbuf_copy+0xd6>
 800bff2:	4b14      	ldr	r3, [pc, #80]	; (800c044 <pbuf_copy+0xf8>)
 800bff4:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800bff8:	4916      	ldr	r1, [pc, #88]	; (800c054 <pbuf_copy+0x108>)
 800bffa:	e7b5      	b.n	800bf68 <pbuf_copy+0x1c>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800bffc:	8962      	ldrh	r2, [r4, #10]
 800bffe:	8923      	ldrh	r3, [r4, #8]
 800c000:	429a      	cmp	r2, r3
 800c002:	d114      	bne.n	800c02e <pbuf_copy+0xe2>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c004:	6823      	ldr	r3, [r4, #0]
 800c006:	b193      	cbz	r3, 800c02e <pbuf_copy+0xe2>
 800c008:	f240 32de 	movw	r2, #990	; 0x3de
 800c00c:	4b0d      	ldr	r3, [pc, #52]	; (800c044 <pbuf_copy+0xf8>)
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c00e:	4912      	ldr	r1, [pc, #72]	; (800c058 <pbuf_copy+0x10c>)
 800c010:	480e      	ldr	r0, [pc, #56]	; (800c04c <pbuf_copy+0x100>)
 800c012:	f003 fc93 	bl	800f93c <iprintf>
 800c016:	f06f 0005 	mvn.w	r0, #5
 800c01a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c01e:	2c00      	cmp	r4, #0
 800c020:	d1b2      	bne.n	800bf88 <pbuf_copy+0x3c>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c022:	4620      	mov	r0, r4
 800c024:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      offset_to = 0;
 800c028:	2700      	movs	r7, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c02a:	2c00      	cmp	r4, #0
 800c02c:	d1e6      	bne.n	800bffc <pbuf_copy+0xb0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c02e:	896a      	ldrh	r2, [r5, #10]
 800c030:	892b      	ldrh	r3, [r5, #8]
 800c032:	429a      	cmp	r2, r3
 800c034:	d1f3      	bne.n	800c01e <pbuf_copy+0xd2>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c036:	682b      	ldr	r3, [r5, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d0f0      	beq.n	800c01e <pbuf_copy+0xd2>
 800c03c:	4b01      	ldr	r3, [pc, #4]	; (800c044 <pbuf_copy+0xf8>)
 800c03e:	f240 32e3 	movw	r2, #995	; 0x3e3
 800c042:	e7e4      	b.n	800c00e <pbuf_copy+0xc2>
 800c044:	08012f95 	.word	0x08012f95
 800c048:	08012e6e 	.word	0x08012e6e
 800c04c:	0801243d 	.word	0x0801243d
 800c050:	08012eb5 	.word	0x08012eb5
 800c054:	08012ed0 	.word	0x08012ed0
 800c058:	08012edd 	.word	0x08012edd
 800c05c:	08012e9e 	.word	0x08012e9e

0800c060 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c064:	460f      	mov	r7, r1
 800c066:	4690      	mov	r8, r2
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c068:	4606      	mov	r6, r0
 800c06a:	b950      	cbnz	r0, 800c082 <pbuf_copy_partial+0x22>
 800c06c:	4b1b      	ldr	r3, [pc, #108]	; (800c0dc <pbuf_copy_partial+0x7c>)
 800c06e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800c072:	491b      	ldr	r1, [pc, #108]	; (800c0e0 <pbuf_copy_partial+0x80>)
 800c074:	481b      	ldr	r0, [pc, #108]	; (800c0e4 <pbuf_copy_partial+0x84>)
 800c076:	f003 fc61 	bl	800f93c <iprintf>
 800c07a:	4635      	mov	r5, r6
      len -= buf_copy_len;
      offset = 0;
    }
  }
  return copied_total;
}
 800c07c:	4628      	mov	r0, r5
 800c07e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c082:	b169      	cbz	r1, 800c0a0 <pbuf_copy_partial+0x40>
 800c084:	2500      	movs	r5, #0
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c086:	f1b8 0f00 	cmp.w	r8, #0
 800c08a:	d0f7      	beq.n	800c07c <pbuf_copy_partial+0x1c>
 800c08c:	2e00      	cmp	r6, #0
 800c08e:	d0f5      	beq.n	800c07c <pbuf_copy_partial+0x1c>
    if ((offset != 0) && (offset >= p->len)) {
 800c090:	b17b      	cbz	r3, 800c0b2 <pbuf_copy_partial+0x52>
 800c092:	8971      	ldrh	r1, [r6, #10]
 800c094:	428b      	cmp	r3, r1
 800c096:	d30c      	bcc.n	800c0b2 <pbuf_copy_partial+0x52>
      offset -= p->len;
 800c098:	1a5b      	subs	r3, r3, r1
 800c09a:	b29b      	uxth	r3, r3
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c09c:	6836      	ldr	r6, [r6, #0]
 800c09e:	e7f2      	b.n	800c086 <pbuf_copy_partial+0x26>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c0a0:	4b0e      	ldr	r3, [pc, #56]	; (800c0dc <pbuf_copy_partial+0x7c>)
 800c0a2:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800c0a6:	4910      	ldr	r1, [pc, #64]	; (800c0e8 <pbuf_copy_partial+0x88>)
 800c0a8:	480e      	ldr	r0, [pc, #56]	; (800c0e4 <pbuf_copy_partial+0x84>)
 800c0aa:	f003 fc47 	bl	800f93c <iprintf>
 800c0ae:	463d      	mov	r5, r7
 800c0b0:	e7e4      	b.n	800c07c <pbuf_copy_partial+0x1c>
      buf_copy_len = p->len - offset;
 800c0b2:	8974      	ldrh	r4, [r6, #10]
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800c0b4:	6871      	ldr	r1, [r6, #4]
      buf_copy_len = p->len - offset;
 800c0b6:	1ae4      	subs	r4, r4, r3
 800c0b8:	b2a4      	uxth	r4, r4
 800c0ba:	4544      	cmp	r4, r8
 800c0bc:	bf28      	it	cs
 800c0be:	4644      	movcs	r4, r8
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800c0c0:	4419      	add	r1, r3
 800c0c2:	4622      	mov	r2, r4
 800c0c4:	1978      	adds	r0, r7, r5
      copied_total += buf_copy_len;
 800c0c6:	4425      	add	r5, r4
      len -= buf_copy_len;
 800c0c8:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 800c0cc:	f003 fc23 	bl	800f916 <memcpy>
      copied_total += buf_copy_len;
 800c0d0:	b2ad      	uxth	r5, r5
      len -= buf_copy_len;
 800c0d2:	fa1f f884 	uxth.w	r8, r4
      offset = 0;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	e7e0      	b.n	800c09c <pbuf_copy_partial+0x3c>
 800c0da:	bf00      	nop
 800c0dc:	08012f95 	.word	0x08012f95
 800c0e0:	08012f07 	.word	0x08012f07
 800c0e4:	0801243d 	.word	0x0801243d
 800c0e8:	08012f26 	.word	0x08012f26

0800c0ec <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800c0ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  u8_t i;
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 800c0f2:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800c0f6:	4a10      	ldr	r2, [pc, #64]	; (800c138 <tcp_new_port+0x4c>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c0f8:	4e10      	ldr	r6, [pc, #64]	; (800c13c <tcp_new_port+0x50>)
 800c0fa:	8810      	ldrh	r0, [r2, #0]
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 800c0fc:	42a8      	cmp	r0, r5
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800c0fe:	bf08      	it	eq
 800c100:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
 800c104:	f04f 0100 	mov.w	r1, #0
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 800c108:	bf1c      	itt	ne
 800c10a:	3001      	addne	r0, #1
 800c10c:	b280      	uxthne	r0, r0
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c10e:	f856 4021 	ldr.w	r4, [r6, r1, lsl #2]
 800c112:	6824      	ldr	r4, [r4, #0]
 800c114:	b924      	cbnz	r4, 800c120 <tcp_new_port+0x34>
 800c116:	3101      	adds	r1, #1
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c118:	2904      	cmp	r1, #4
 800c11a:	d1f8      	bne.n	800c10e <tcp_new_port+0x22>
 800c11c:	8010      	strh	r0, [r2, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 800c11e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pcb->local_port == tcp_port) {
 800c120:	8ae7      	ldrh	r7, [r4, #22]
 800c122:	4287      	cmp	r7, r0
 800c124:	d106      	bne.n	800c134 <tcp_new_port+0x48>
 800c126:	3b01      	subs	r3, #1
 800c128:	b29b      	uxth	r3, r3
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d1e6      	bne.n	800c0fc <tcp_new_port+0x10>
 800c12e:	8010      	strh	r0, [r2, #0]
          return 0;
 800c130:	4618      	mov	r0, r3
 800c132:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c134:	68e4      	ldr	r4, [r4, #12]
 800c136:	e7ed      	b.n	800c114 <tcp_new_port+0x28>
 800c138:	2000001c 	.word	0x2000001c
 800c13c:	0801318c 	.word	0x0801318c

0800c140 <tcp_close_shutdown_fin>:
{
 800c140:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c142:	4604      	mov	r4, r0
 800c144:	b930      	cbnz	r0, 800c154 <tcp_close_shutdown_fin+0x14>
 800c146:	4b13      	ldr	r3, [pc, #76]	; (800c194 <tcp_close_shutdown_fin+0x54>)
 800c148:	f240 124d 	movw	r2, #333	; 0x14d
 800c14c:	4912      	ldr	r1, [pc, #72]	; (800c198 <tcp_close_shutdown_fin+0x58>)
 800c14e:	4813      	ldr	r0, [pc, #76]	; (800c19c <tcp_close_shutdown_fin+0x5c>)
 800c150:	f003 fbf4 	bl	800f93c <iprintf>
  switch (pcb->state) {
 800c154:	7d23      	ldrb	r3, [r4, #20]
 800c156:	2b04      	cmp	r3, #4
 800c158:	d003      	beq.n	800c162 <tcp_close_shutdown_fin+0x22>
 800c15a:	2b07      	cmp	r3, #7
 800c15c:	d00c      	beq.n	800c178 <tcp_close_shutdown_fin+0x38>
 800c15e:	2b03      	cmp	r3, #3
 800c160:	d108      	bne.n	800c174 <tcp_close_shutdown_fin+0x34>
    err = tcp_send_fin(pcb);
 800c162:	4620      	mov	r0, r4
 800c164:	f002 fd82 	bl	800ec6c <tcp_send_fin>
    if (err == ERR_OK) {
 800c168:	b988      	cbnz	r0, 800c18e <tcp_close_shutdown_fin+0x4e>
      pcb->state = FIN_WAIT_1;
 800c16a:	2305      	movs	r3, #5
      pcb->state = LAST_ACK;
 800c16c:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 800c16e:	4620      	mov	r0, r4
 800c170:	f002 fdd4 	bl	800ed1c <tcp_output>
 800c174:	2000      	movs	r0, #0
 800c176:	bd10      	pop	{r4, pc}
    err = tcp_send_fin(pcb);
 800c178:	4620      	mov	r0, r4
 800c17a:	f002 fd77 	bl	800ec6c <tcp_send_fin>
    if (err == ERR_OK) {
 800c17e:	b930      	cbnz	r0, 800c18e <tcp_close_shutdown_fin+0x4e>
      pcb->state = LAST_ACK;
 800c180:	2309      	movs	r3, #9
 800c182:	e7f3      	b.n	800c16c <tcp_close_shutdown_fin+0x2c>
    pcb->flags |= TF_CLOSEPEND;
 800c184:	7ea3      	ldrb	r3, [r4, #26]
 800c186:	f043 0308 	orr.w	r3, r3, #8
 800c18a:	76a3      	strb	r3, [r4, #26]
 800c18c:	e7f2      	b.n	800c174 <tcp_close_shutdown_fin+0x34>
  } else if (err == ERR_MEM) {
 800c18e:	1c43      	adds	r3, r0, #1
 800c190:	d0f8      	beq.n	800c184 <tcp_close_shutdown_fin+0x44>
}
 800c192:	bd10      	pop	{r4, pc}
 800c194:	080130fa 	.word	0x080130fa
 800c198:	08013129 	.word	0x08013129
 800c19c:	0801243d 	.word	0x0801243d

0800c1a0 <tcp_init>:
{
 800c1a0:	4770      	bx	lr
	...

0800c1a4 <tcp_bind>:
{
 800c1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 800c1a6:	4d1e      	ldr	r5, [pc, #120]	; (800c220 <tcp_bind+0x7c>)
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800c1a8:	4604      	mov	r4, r0
    ipaddr = IP4_ADDR_ANY;
 800c1aa:	2900      	cmp	r1, #0
 800c1ac:	bf18      	it	ne
 800c1ae:	460d      	movne	r5, r1
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800c1b0:	b140      	cbz	r0, 800c1c4 <tcp_bind+0x20>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800c1b2:	7d03      	ldrb	r3, [r0, #20]
 800c1b4:	b14b      	cbz	r3, 800c1ca <tcp_bind+0x26>
 800c1b6:	4b1b      	ldr	r3, [pc, #108]	; (800c224 <tcp_bind+0x80>)
 800c1b8:	f44f 7211 	mov.w	r2, #580	; 0x244
 800c1bc:	491a      	ldr	r1, [pc, #104]	; (800c228 <tcp_bind+0x84>)
 800c1be:	481b      	ldr	r0, [pc, #108]	; (800c22c <tcp_bind+0x88>)
 800c1c0:	f003 fbbc 	bl	800f93c <iprintf>
    return ERR_VAL;
 800c1c4:	f06f 0005 	mvn.w	r0, #5
}
 800c1c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (port == 0) {
 800c1ca:	b932      	cbnz	r2, 800c1da <tcp_bind+0x36>
    port = tcp_new_port();
 800c1cc:	f7ff ff8e 	bl	800c0ec <tcp_new_port>
    if (port == 0) {
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	b950      	cbnz	r0, 800c1ea <tcp_bind+0x46>
      return ERR_BUF;
 800c1d4:	f06f 0001 	mvn.w	r0, #1
 800c1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c1da:	4f15      	ldr	r7, [pc, #84]	; (800c230 <tcp_bind+0x8c>)
 800c1dc:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800c1e0:	6808      	ldr	r0, [r1, #0]
 800c1e2:	b970      	cbnz	r0, 800c202 <tcp_bind+0x5e>
    for (i = 0; i < max_pcb_list; i++) {
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	2b04      	cmp	r3, #4
 800c1e8:	d1f8      	bne.n	800c1dc <tcp_bind+0x38>
  if (!ip_addr_isany(ipaddr)) {
 800c1ea:	682b      	ldr	r3, [r5, #0]
 800c1ec:	b103      	cbz	r3, 800c1f0 <tcp_bind+0x4c>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800c1ee:	6023      	str	r3, [r4, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800c1f0:	4b10      	ldr	r3, [pc, #64]	; (800c234 <tcp_bind+0x90>)
  pcb->local_port = port;
 800c1f2:	82e2      	strh	r2, [r4, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	601c      	str	r4, [r3, #0]
 800c1f8:	60e2      	str	r2, [r4, #12]
 800c1fa:	f003 f8ad 	bl	800f358 <tcp_timer_needed>
  return ERR_OK;
 800c1fe:	2000      	movs	r0, #0
 800c200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (cpcb->local_port == port) {
 800c202:	8ac1      	ldrh	r1, [r0, #22]
 800c204:	4291      	cmp	r1, r2
 800c206:	d105      	bne.n	800c214 <tcp_bind+0x70>
                (ip_addr_isany(&cpcb->local_ip) ||
 800c208:	6806      	ldr	r6, [r0, #0]
 800c20a:	b12e      	cbz	r6, 800c218 <tcp_bind+0x74>
                ip_addr_isany(ipaddr) ||
 800c20c:	6829      	ldr	r1, [r5, #0]
 800c20e:	b119      	cbz	r1, 800c218 <tcp_bind+0x74>
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800c210:	428e      	cmp	r6, r1
 800c212:	d001      	beq.n	800c218 <tcp_bind+0x74>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c214:	68c0      	ldr	r0, [r0, #12]
 800c216:	e7e4      	b.n	800c1e2 <tcp_bind+0x3e>
              return ERR_USE;
 800c218:	f06f 0007 	mvn.w	r0, #7
 800c21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c21e:	bf00      	nop
 800c220:	080127f0 	.word	0x080127f0
 800c224:	080130fa 	.word	0x080130fa
 800c228:	080130b9 	.word	0x080130b9
 800c22c:	0801243d 	.word	0x0801243d
 800c230:	0801318c 	.word	0x0801318c
 800c234:	20013310 	.word	0x20013310

0800c238 <tcp_listen_with_backlog_and_err>:
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c238:	7d03      	ldrb	r3, [r0, #20]
{
 800c23a:	b570      	push	{r4, r5, r6, lr}
 800c23c:	4605      	mov	r5, r0
 800c23e:	4616      	mov	r6, r2
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c240:	b16b      	cbz	r3, 800c25e <tcp_listen_with_backlog_and_err+0x26>
 800c242:	4b23      	ldr	r3, [pc, #140]	; (800c2d0 <tcp_listen_with_backlog_and_err+0x98>)
 800c244:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 800c248:	4922      	ldr	r1, [pc, #136]	; (800c2d4 <tcp_listen_with_backlog_and_err+0x9c>)
 800c24a:	4823      	ldr	r0, [pc, #140]	; (800c2d8 <tcp_listen_with_backlog_and_err+0xa0>)
 800c24c:	f003 fb76 	bl	800f93c <iprintf>
  struct tcp_pcb_listen *lpcb = NULL;
 800c250:	2400      	movs	r4, #0
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c252:	f06f 030e 	mvn.w	r3, #14
  if (err != NULL) {
 800c256:	b106      	cbz	r6, 800c25a <tcp_listen_with_backlog_and_err+0x22>
    *err = res;
 800c258:	7033      	strb	r3, [r6, #0]
}
 800c25a:	4620      	mov	r0, r4
 800c25c:	bd70      	pop	{r4, r5, r6, pc}
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800c25e:	2002      	movs	r0, #2
 800c260:	f7ff fa80 	bl	800b764 <memp_malloc>
  if (lpcb == NULL) {
 800c264:	4604      	mov	r4, r0
 800c266:	2800      	cmp	r0, #0
 800c268:	d02f      	beq.n	800c2ca <tcp_listen_with_backlog_and_err+0x92>
  lpcb->state = LISTEN;
 800c26a:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 800c26c:	692b      	ldr	r3, [r5, #16]
 800c26e:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 800c270:	8aeb      	ldrh	r3, [r5, #22]
  lpcb->state = LISTEN;
 800c272:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 800c274:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 800c276:	7d6a      	ldrb	r2, [r5, #21]
 800c278:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 800c27a:	7a2a      	ldrb	r2, [r5, #8]
 800c27c:	7202      	strb	r2, [r0, #8]
  lpcb->ttl = pcb->ttl;
 800c27e:	7aaa      	ldrb	r2, [r5, #10]
 800c280:	7282      	strb	r2, [r0, #10]
  lpcb->tos = pcb->tos;
 800c282:	7a6a      	ldrb	r2, [r5, #9]
 800c284:	7242      	strb	r2, [r0, #9]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800c286:	682a      	ldr	r2, [r5, #0]
 800c288:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 800c28a:	b13b      	cbz	r3, 800c29c <tcp_listen_with_backlog_and_err+0x64>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800c28c:	4a13      	ldr	r2, [pc, #76]	; (800c2dc <tcp_listen_with_backlog_and_err+0xa4>)
 800c28e:	6813      	ldr	r3, [r2, #0]
 800c290:	429d      	cmp	r5, r3
 800c292:	d112      	bne.n	800c2ba <tcp_listen_with_backlog_and_err+0x82>
 800c294:	68eb      	ldr	r3, [r5, #12]
 800c296:	6013      	str	r3, [r2, #0]
 800c298:	2300      	movs	r3, #0
 800c29a:	60eb      	str	r3, [r5, #12]
  memp_free(MEMP_TCP_PCB, pcb);
 800c29c:	4629      	mov	r1, r5
 800c29e:	2001      	movs	r0, #1
 800c2a0:	f7ff fa7c 	bl	800b79c <memp_free>
  lpcb->accept = tcp_accept_null;
 800c2a4:	4b0e      	ldr	r3, [pc, #56]	; (800c2e0 <tcp_listen_with_backlog_and_err+0xa8>)
 800c2a6:	61a3      	str	r3, [r4, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800c2a8:	4b0e      	ldr	r3, [pc, #56]	; (800c2e4 <tcp_listen_with_backlog_and_err+0xac>)
 800c2aa:	681a      	ldr	r2, [r3, #0]
 800c2ac:	601c      	str	r4, [r3, #0]
 800c2ae:	60e2      	str	r2, [r4, #12]
 800c2b0:	f003 f852 	bl	800f358 <tcp_timer_needed>
  res = ERR_OK;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	e7ce      	b.n	800c256 <tcp_listen_with_backlog_and_err+0x1e>
 800c2b8:	4613      	mov	r3, r2
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d0ec      	beq.n	800c298 <tcp_listen_with_backlog_and_err+0x60>
 800c2be:	68da      	ldr	r2, [r3, #12]
 800c2c0:	4295      	cmp	r5, r2
 800c2c2:	d1f9      	bne.n	800c2b8 <tcp_listen_with_backlog_and_err+0x80>
 800c2c4:	68ea      	ldr	r2, [r5, #12]
 800c2c6:	60da      	str	r2, [r3, #12]
 800c2c8:	e7e6      	b.n	800c298 <tcp_listen_with_backlog_and_err+0x60>
    res = ERR_MEM;
 800c2ca:	f04f 33ff 	mov.w	r3, #4294967295
 800c2ce:	e7c2      	b.n	800c256 <tcp_listen_with_backlog_and_err+0x1e>
 800c2d0:	080130fa 	.word	0x080130fa
 800c2d4:	08013169 	.word	0x08013169
 800c2d8:	0801243d 	.word	0x0801243d
 800c2dc:	20013310 	.word	0x20013310
 800c2e0:	0800cd17 	.word	0x0800cd17
 800c2e4:	2001330c 	.word	0x2001330c

0800c2e8 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f7ff bfa5 	b.w	800c238 <tcp_listen_with_backlog_and_err>
	...

0800c2f0 <tcp_update_rcv_ann_wnd>:
{
 800c2f0:	b538      	push	{r3, r4, r5, lr}
 800c2f2:	4604      	mov	r4, r0
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c2f4:	8d01      	ldrh	r1, [r0, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c2f6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800c2f8:	8e62      	ldrh	r2, [r4, #50]	; 0x32
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c2fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c2fc:	1ac8      	subs	r0, r1, r3
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c2fe:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800c302:	4428      	add	r0, r5
 800c304:	bf94      	ite	ls
 800c306:	1a82      	subls	r2, r0, r2
 800c308:	f5a0 6286 	subhi.w	r2, r0, #1072	; 0x430
 800c30c:	2a00      	cmp	r2, #0
 800c30e:	db01      	blt.n	800c314 <tcp_update_rcv_ann_wnd+0x24>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c310:	8561      	strh	r1, [r4, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800c312:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c314:	1aea      	subs	r2, r5, r3
 800c316:	2a00      	cmp	r2, #0
 800c318:	dd02      	ble.n	800c320 <tcp_update_rcv_ann_wnd+0x30>
      pcb->rcv_ann_wnd = 0;
 800c31a:	2000      	movs	r0, #0
 800c31c:	8560      	strh	r0, [r4, #42]	; 0x2a
 800c31e:	bd38      	pop	{r3, r4, r5, pc}
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c320:	1b5d      	subs	r5, r3, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c322:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800c326:	d306      	bcc.n	800c336 <tcp_update_rcv_ann_wnd+0x46>
 800c328:	4b04      	ldr	r3, [pc, #16]	; (800c33c <tcp_update_rcv_ann_wnd+0x4c>)
 800c32a:	f44f 7242 	mov.w	r2, #776	; 0x308
 800c32e:	4904      	ldr	r1, [pc, #16]	; (800c340 <tcp_update_rcv_ann_wnd+0x50>)
 800c330:	4804      	ldr	r0, [pc, #16]	; (800c344 <tcp_update_rcv_ann_wnd+0x54>)
 800c332:	f003 fb03 	bl	800f93c <iprintf>
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c336:	8565      	strh	r5, [r4, #42]	; 0x2a
    return 0;
 800c338:	2000      	movs	r0, #0
}
 800c33a:	bd38      	pop	{r3, r4, r5, pc}
 800c33c:	080130fa 	.word	0x080130fa
 800c340:	080133f0 	.word	0x080133f0
 800c344:	0801243d 	.word	0x0801243d

0800c348 <tcp_recved>:
{
 800c348:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c34a:	7d03      	ldrb	r3, [r0, #20]
{
 800c34c:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c34e:	2b01      	cmp	r3, #1
{
 800c350:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c352:	d106      	bne.n	800c362 <tcp_recved+0x1a>
 800c354:	4b17      	ldr	r3, [pc, #92]	; (800c3b4 <tcp_recved+0x6c>)
 800c356:	f44f 7248 	mov.w	r2, #800	; 0x320
 800c35a:	4917      	ldr	r1, [pc, #92]	; (800c3b8 <tcp_recved+0x70>)
 800c35c:	4817      	ldr	r0, [pc, #92]	; (800c3bc <tcp_recved+0x74>)
 800c35e:	f003 faed 	bl	800f93c <iprintf>
  pcb->rcv_wnd += len;
 800c362:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800c364:	4429      	add	r1, r5
 800c366:	b289      	uxth	r1, r1
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800c368:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
  pcb->rcv_wnd += len;
 800c36c:	8521      	strh	r1, [r4, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 800c36e:	d911      	bls.n	800c394 <tcp_recved+0x4c>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c370:	f44f 6306 	mov.w	r3, #2144	; 0x860
 800c374:	8523      	strh	r3, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c376:	4620      	mov	r0, r4
 800c378:	f7ff ffba 	bl	800c2f0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c37c:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 800c380:	db17      	blt.n	800c3b2 <tcp_recved+0x6a>
    tcp_ack_now(pcb);
 800c382:	7ea3      	ldrb	r3, [r4, #26]
    tcp_output(pcb);
 800c384:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 800c386:	f043 0302 	orr.w	r3, r3, #2
 800c38a:	76a3      	strb	r3, [r4, #26]
}
 800c38c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_output(pcb);
 800c390:	f002 bcc4 	b.w	800ed1c <tcp_output>
  } else if (pcb->rcv_wnd == 0) {
 800c394:	2900      	cmp	r1, #0
 800c396:	d1ee      	bne.n	800c376 <tcp_recved+0x2e>
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 800c398:	7d23      	ldrb	r3, [r4, #20]
 800c39a:	2b07      	cmp	r3, #7
 800c39c:	d0e8      	beq.n	800c370 <tcp_recved+0x28>
 800c39e:	2b09      	cmp	r3, #9
 800c3a0:	d0e6      	beq.n	800c370 <tcp_recved+0x28>
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 800c3a2:	4b04      	ldr	r3, [pc, #16]	; (800c3b4 <tcp_recved+0x6c>)
 800c3a4:	f240 322d 	movw	r2, #813	; 0x32d
 800c3a8:	4905      	ldr	r1, [pc, #20]	; (800c3c0 <tcp_recved+0x78>)
 800c3aa:	4804      	ldr	r0, [pc, #16]	; (800c3bc <tcp_recved+0x74>)
 800c3ac:	f003 fac6 	bl	800f93c <iprintf>
 800c3b0:	e7e1      	b.n	800c376 <tcp_recved+0x2e>
 800c3b2:	bd38      	pop	{r3, r4, r5, pc}
 800c3b4:	080130fa 	.word	0x080130fa
 800c3b8:	08013230 	.word	0x08013230
 800c3bc:	0801243d 	.word	0x0801243d
 800c3c0:	08013256 	.word	0x08013256

0800c3c4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800c3c4:	b510      	push	{r4, lr}
  if (seg != NULL) {
 800c3c6:	4604      	mov	r4, r0
 800c3c8:	b148      	cbz	r0, 800c3de <tcp_seg_free+0x1a>
    if (seg->p != NULL) {
 800c3ca:	6840      	ldr	r0, [r0, #4]
 800c3cc:	b108      	cbz	r0, 800c3d2 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800c3ce:	f7ff fba9 	bl	800bb24 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800c3d2:	4621      	mov	r1, r4
  }
}
 800c3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 800c3d8:	2003      	movs	r0, #3
 800c3da:	f7ff b9df 	b.w	800b79c <memp_free>
 800c3de:	bd10      	pop	{r4, pc}

0800c3e0 <tcp_segs_free>:
{
 800c3e0:	b510      	push	{r4, lr}
  while (seg != NULL) {
 800c3e2:	b900      	cbnz	r0, 800c3e6 <tcp_segs_free+0x6>
}
 800c3e4:	bd10      	pop	{r4, pc}
    struct tcp_seg *next = seg->next;
 800c3e6:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 800c3e8:	f7ff ffec 	bl	800c3c4 <tcp_seg_free>
    seg = next;
 800c3ec:	4620      	mov	r0, r4
 800c3ee:	e7f8      	b.n	800c3e2 <tcp_segs_free+0x2>

0800c3f0 <tcp_setprio>:
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  pcb->prio = prio;
 800c3f0:	7541      	strb	r1, [r0, #21]
 800c3f2:	4770      	bx	lr

0800c3f4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800c3f4:	b538      	push	{r3, r4, r5, lr}
 800c3f6:	4604      	mov	r4, r0
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800c3f8:	2003      	movs	r0, #3
 800c3fa:	f7ff f9b3 	bl	800b764 <memp_malloc>
  if (cseg == NULL) {
 800c3fe:	4605      	mov	r5, r0
 800c400:	b160      	cbz	r0, 800c41c <tcp_seg_copy+0x28>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c402:	4620      	mov	r0, r4
 800c404:	462b      	mov	r3, r5
 800c406:	f104 0210 	add.w	r2, r4, #16
 800c40a:	f850 1b04 	ldr.w	r1, [r0], #4
 800c40e:	4290      	cmp	r0, r2
 800c410:	f843 1b04 	str.w	r1, [r3], #4
 800c414:	d1f9      	bne.n	800c40a <tcp_seg_copy+0x16>
  pbuf_ref(cseg->p);
 800c416:	6868      	ldr	r0, [r5, #4]
 800c418:	f7ff fd42 	bl	800bea0 <pbuf_ref>
  return cseg;
}
 800c41c:	4628      	mov	r0, r5
 800c41e:	bd38      	pop	{r3, r4, r5, pc}

0800c420 <tcp_arg>:
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800c420:	b100      	cbz	r0, 800c424 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 800c422:	6101      	str	r1, [r0, #16]
 800c424:	4770      	bx	lr
	...

0800c428 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800c428:	b538      	push	{r3, r4, r5, lr}
 800c42a:	460d      	mov	r5, r1
  if (pcb != NULL) {
 800c42c:	4604      	mov	r4, r0
 800c42e:	b158      	cbz	r0, 800c448 <tcp_recv+0x20>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c430:	7d03      	ldrb	r3, [r0, #20]
 800c432:	2b01      	cmp	r3, #1
 800c434:	d106      	bne.n	800c444 <tcp_recv+0x1c>
 800c436:	4b05      	ldr	r3, [pc, #20]	; (800c44c <tcp_recv+0x24>)
 800c438:	f240 62bb 	movw	r2, #1723	; 0x6bb
 800c43c:	4904      	ldr	r1, [pc, #16]	; (800c450 <tcp_recv+0x28>)
 800c43e:	4805      	ldr	r0, [pc, #20]	; (800c454 <tcp_recv+0x2c>)
 800c440:	f003 fa7c 	bl	800f93c <iprintf>
    pcb->recv = recv;
 800c444:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800c448:	bd38      	pop	{r3, r4, r5, pc}
 800c44a:	bf00      	nop
 800c44c:	080130fa 	.word	0x080130fa
 800c450:	08013209 	.word	0x08013209
 800c454:	0801243d 	.word	0x0801243d

0800c458 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800c458:	b538      	push	{r3, r4, r5, lr}
 800c45a:	460d      	mov	r5, r1
  if (pcb != NULL) {
 800c45c:	4604      	mov	r4, r0
 800c45e:	b150      	cbz	r0, 800c476 <tcp_sent+0x1e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c460:	7d03      	ldrb	r3, [r0, #20]
 800c462:	2b01      	cmp	r3, #1
 800c464:	d106      	bne.n	800c474 <tcp_sent+0x1c>
 800c466:	4b04      	ldr	r3, [pc, #16]	; (800c478 <tcp_sent+0x20>)
 800c468:	f240 62cc 	movw	r2, #1740	; 0x6cc
 800c46c:	4903      	ldr	r1, [pc, #12]	; (800c47c <tcp_sent+0x24>)
 800c46e:	4804      	ldr	r0, [pc, #16]	; (800c480 <tcp_sent+0x28>)
 800c470:	f003 fa64 	bl	800f93c <iprintf>
    pcb->sent = sent;
 800c474:	67e5      	str	r5, [r4, #124]	; 0x7c
 800c476:	bd38      	pop	{r3, r4, r5, pc}
 800c478:	080130fa 	.word	0x080130fa
 800c47c:	08013277 	.word	0x08013277
 800c480:	0801243d 	.word	0x0801243d

0800c484 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800c484:	b538      	push	{r3, r4, r5, lr}
 800c486:	460d      	mov	r5, r1
  if (pcb != NULL) {
 800c488:	4604      	mov	r4, r0
 800c48a:	b158      	cbz	r0, 800c4a4 <tcp_err+0x20>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c48c:	7d03      	ldrb	r3, [r0, #20]
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d106      	bne.n	800c4a0 <tcp_err+0x1c>
 800c492:	4b05      	ldr	r3, [pc, #20]	; (800c4a8 <tcp_err+0x24>)
 800c494:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 800c498:	4904      	ldr	r1, [pc, #16]	; (800c4ac <tcp_err+0x28>)
 800c49a:	4805      	ldr	r0, [pc, #20]	; (800c4b0 <tcp_err+0x2c>)
 800c49c:	f003 fa4e 	bl	800f93c <iprintf>
    pcb->errf = err;
 800c4a0:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 800c4a4:	bd38      	pop	{r3, r4, r5, pc}
 800c4a6:	bf00      	nop
 800c4a8:	080130fa 	.word	0x080130fa
 800c4ac:	08013135 	.word	0x08013135
 800c4b0:	0801243d 	.word	0x0801243d

0800c4b4 <tcp_accept>:
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800c4b4:	b118      	cbz	r0, 800c4be <tcp_accept+0xa>
 800c4b6:	7d03      	ldrb	r3, [r0, #20]
 800c4b8:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
    lpcb->accept = accept;
 800c4ba:	bf08      	it	eq
 800c4bc:	6181      	streq	r1, [r0, #24]
 800c4be:	4770      	bx	lr

0800c4c0 <tcp_poll>:
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c4c0:	7d03      	ldrb	r3, [r0, #20]
{
 800c4c2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c4c4:	2b01      	cmp	r3, #1
{
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	460e      	mov	r6, r1
 800c4ca:	4615      	mov	r5, r2
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c4cc:	d106      	bne.n	800c4dc <tcp_poll+0x1c>
 800c4ce:	4b05      	ldr	r3, [pc, #20]	; (800c4e4 <tcp_poll+0x24>)
 800c4d0:	f240 7203 	movw	r2, #1795	; 0x703
 800c4d4:	4904      	ldr	r1, [pc, #16]	; (800c4e8 <tcp_poll+0x28>)
 800c4d6:	4805      	ldr	r0, [pc, #20]	; (800c4ec <tcp_poll+0x2c>)
 800c4d8:	f003 fa30 	bl	800f93c <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800c4dc:	7725      	strb	r5, [r4, #28]
  pcb->poll = poll;
 800c4de:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->pollinterval = interval;
 800c4e2:	bd70      	pop	{r4, r5, r6, pc}
 800c4e4:	080130fa 	.word	0x080130fa
 800c4e8:	080131eb 	.word	0x080131eb
 800c4ec:	0801243d 	.word	0x0801243d

0800c4f0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800c4f0:	b538      	push	{r3, r4, r5, lr}
  if (pcb->state != CLOSED &&
 800c4f2:	7d03      	ldrb	r3, [r0, #20]
{
 800c4f4:	4604      	mov	r4, r0
  if (pcb->state != CLOSED &&
 800c4f6:	2b01      	cmp	r3, #1
 800c4f8:	d919      	bls.n	800c52e <tcp_pcb_purge+0x3e>
 800c4fa:	2b0a      	cmp	r3, #10
 800c4fc:	d017      	beq.n	800c52e <tcp_pcb_purge+0x3e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800c4fe:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800c500:	b118      	cbz	r0, 800c50a <tcp_pcb_purge+0x1a>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800c502:	f7ff fb0f 	bl	800bb24 <pbuf_free>
      pcb->refused_data = NULL;
 800c506:	2300      	movs	r3, #0
 800c508:	6763      	str	r3, [r4, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 800c50a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800c50c:	f7ff ff68 	bl	800c3e0 <tcp_segs_free>
    pcb->ooseq = NULL;
 800c510:	2500      	movs	r5, #0
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800c512:	f64f 73ff 	movw	r3, #65535	; 0xffff

    tcp_segs_free(pcb->unsent);
 800c516:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    pcb->rtime = -1;
 800c518:	8623      	strh	r3, [r4, #48]	; 0x30
    pcb->ooseq = NULL;
 800c51a:	6725      	str	r5, [r4, #112]	; 0x70
    tcp_segs_free(pcb->unsent);
 800c51c:	f7ff ff60 	bl	800c3e0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800c520:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800c522:	f7ff ff5d 	bl	800c3e0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800c526:	66a5      	str	r5, [r4, #104]	; 0x68
 800c528:	66e5      	str	r5, [r4, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800c52a:	f8a4 5064 	strh.w	r5, [r4, #100]	; 0x64
 800c52e:	bd38      	pop	{r3, r4, r5, pc}

0800c530 <tcp_slowtmr>:
{
 800c530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 800c534:	4eb0      	ldr	r6, [pc, #704]	; (800c7f8 <tcp_slowtmr+0x2c8>)
{
 800c536:	b085      	sub	sp, #20
  ++tcp_ticks;
 800c538:	6833      	ldr	r3, [r6, #0]
      tcp_active_pcbs_changed = 0;
 800c53a:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 800c82c <tcp_slowtmr+0x2fc>
  ++tcp_ticks;
 800c53e:	3301      	adds	r3, #1
 800c540:	6033      	str	r3, [r6, #0]
  ++tcp_timer_ctr;
 800c542:	4bae      	ldr	r3, [pc, #696]	; (800c7fc <tcp_slowtmr+0x2cc>)
 800c544:	781a      	ldrb	r2, [r3, #0]
 800c546:	9302      	str	r3, [sp, #8]
 800c548:	3201      	adds	r2, #1
 800c54a:	701a      	strb	r2, [r3, #0]
  prev = NULL;
 800c54c:	f04f 0800 	mov.w	r8, #0
  pcb = tcp_active_pcbs;
 800c550:	4fab      	ldr	r7, [pc, #684]	; (800c800 <tcp_slowtmr+0x2d0>)
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c552:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 800c830 <tcp_slowtmr+0x300>
  pcb = tcp_active_pcbs;
 800c556:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800c558:	b96c      	cbnz	r4, 800c576 <tcp_slowtmr+0x46>
  pcb = tcp_tw_pcbs;
 800c55a:	4faa      	ldr	r7, [pc, #680]	; (800c804 <tcp_slowtmr+0x2d4>)
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c55c:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 800c830 <tcp_slowtmr+0x300>
  pcb = tcp_tw_pcbs;
 800c560:	683d      	ldr	r5, [r7, #0]
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c562:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 800c834 <tcp_slowtmr+0x304>
 800c566:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 800c80c <tcp_slowtmr+0x2dc>
  while (pcb != NULL) {
 800c56a:	2d00      	cmp	r5, #0
 800c56c:	f040 8185 	bne.w	800c87a <tcp_slowtmr+0x34a>
}
 800c570:	b005      	add	sp, #20
 800c572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c576:	7d23      	ldrb	r3, [r4, #20]
 800c578:	b933      	cbnz	r3, 800c588 <tcp_slowtmr+0x58>
 800c57a:	464b      	mov	r3, r9
 800c57c:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800c580:	49a1      	ldr	r1, [pc, #644]	; (800c808 <tcp_slowtmr+0x2d8>)
 800c582:	48a2      	ldr	r0, [pc, #648]	; (800c80c <tcp_slowtmr+0x2dc>)
 800c584:	f003 f9da 	bl	800f93c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c588:	7d23      	ldrb	r3, [r4, #20]
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d106      	bne.n	800c59c <tcp_slowtmr+0x6c>
 800c58e:	464b      	mov	r3, r9
 800c590:	f240 32f1 	movw	r2, #1009	; 0x3f1
 800c594:	499e      	ldr	r1, [pc, #632]	; (800c810 <tcp_slowtmr+0x2e0>)
 800c596:	489d      	ldr	r0, [pc, #628]	; (800c80c <tcp_slowtmr+0x2dc>)
 800c598:	f003 f9d0 	bl	800f93c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c59c:	7d23      	ldrb	r3, [r4, #20]
 800c59e:	2b0a      	cmp	r3, #10
 800c5a0:	d106      	bne.n	800c5b0 <tcp_slowtmr+0x80>
 800c5a2:	464b      	mov	r3, r9
 800c5a4:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800c5a8:	499a      	ldr	r1, [pc, #616]	; (800c814 <tcp_slowtmr+0x2e4>)
 800c5aa:	4898      	ldr	r0, [pc, #608]	; (800c80c <tcp_slowtmr+0x2dc>)
 800c5ac:	f003 f9c6 	bl	800f93c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c5b0:	9b02      	ldr	r3, [sp, #8]
 800c5b2:	7f62      	ldrb	r2, [r4, #29]
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d104      	bne.n	800c5c4 <tcp_slowtmr+0x94>
      pcb = pcb->next;
 800c5ba:	68e5      	ldr	r5, [r4, #12]
 800c5bc:	4644      	mov	r4, r8
      continue;
 800c5be:	46a0      	mov	r8, r4
 800c5c0:	462c      	mov	r4, r5
 800c5c2:	e7c9      	b.n	800c558 <tcp_slowtmr+0x28>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c5c4:	7d21      	ldrb	r1, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 800c5c6:	7763      	strb	r3, [r4, #29]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c5c8:	2902      	cmp	r1, #2
 800c5ca:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 800c5ce:	d102      	bne.n	800c5d6 <tcp_slowtmr+0xa6>
 800c5d0:	2a05      	cmp	r2, #5
 800c5d2:	f200 80e5 	bhi.w	800c7a0 <tcp_slowtmr+0x270>
    else if (pcb->nrtx >= TCP_MAXRTX) {
 800c5d6:	2a0b      	cmp	r2, #11
 800c5d8:	f200 80e2 	bhi.w	800c7a0 <tcp_slowtmr+0x270>
      if (pcb->persist_backoff > 0) {
 800c5dc:	f894 b095 	ldrb.w	fp, [r4, #149]	; 0x95
 800c5e0:	f1bb 0f00 	cmp.w	fp, #0
 800c5e4:	f000 80a5 	beq.w	800c732 <tcp_slowtmr+0x202>
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800c5e8:	488b      	ldr	r0, [pc, #556]	; (800c818 <tcp_slowtmr+0x2e8>)
        if (pcb->persist_cnt < backoff_cnt) {
 800c5ea:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 800c5ee:	4483      	add	fp, r0
 800c5f0:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
        if (pcb->persist_cnt < backoff_cnt) {
 800c5f4:	429a      	cmp	r2, r3
          pcb->persist_cnt++;
 800c5f6:	bf84      	itt	hi
 800c5f8:	3301      	addhi	r3, #1
 800c5fa:	f884 3094 	strbhi.w	r3, [r4, #148]	; 0x94
        if (pcb->persist_cnt >= backoff_cnt) {
 800c5fe:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 800c602:	4293      	cmp	r3, r2
 800c604:	f080 8084 	bcs.w	800c710 <tcp_slowtmr+0x1e0>
    pcb_remove = 0;
 800c608:	f04f 0b00 	mov.w	fp, #0
    if (pcb->state == FIN_WAIT_2) {
 800c60c:	7d23      	ldrb	r3, [r4, #20]
 800c60e:	2b06      	cmp	r3, #6
 800c610:	d10b      	bne.n	800c62a <tcp_slowtmr+0xfa>
      if (pcb->flags & TF_RXCLOSED) {
 800c612:	7ea2      	ldrb	r2, [r4, #26]
 800c614:	06d2      	lsls	r2, r2, #27
 800c616:	d508      	bpl.n	800c62a <tcp_slowtmr+0xfa>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c618:	6832      	ldr	r2, [r6, #0]
 800c61a:	6a21      	ldr	r1, [r4, #32]
 800c61c:	1a52      	subs	r2, r2, r1
 800c61e:	2a28      	cmp	r2, #40	; 0x28
          ++pcb_remove;
 800c620:	bf84      	itt	hi
 800c622:	f10b 0b01 	addhi.w	fp, fp, #1
 800c626:	fa5f fb8b 	uxtbhi.w	fp, fp
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c62a:	7a25      	ldrb	r5, [r4, #8]
 800c62c:	f015 0508 	ands.w	r5, r5, #8
 800c630:	d019      	beq.n	800c666 <tcp_slowtmr+0x136>
 800c632:	2b04      	cmp	r3, #4
 800c634:	d002      	beq.n	800c63c <tcp_slowtmr+0x10c>
       ((pcb->state == ESTABLISHED) ||
 800c636:	2b07      	cmp	r3, #7
 800c638:	f040 80c7 	bne.w	800c7ca <tcp_slowtmr+0x29a>
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800c63c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c640:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c644:	6831      	ldr	r1, [r6, #0]
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 800c646:	f505 2224 	add.w	r2, r5, #671744	; 0xa4000
 800c64a:	f602 42b8 	addw	r2, r2, #3256	; 0xcb8
 800c64e:	fbb2 f2f0 	udiv	r2, r2, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c652:	6a23      	ldr	r3, [r4, #32]
 800c654:	1ac9      	subs	r1, r1, r3
 800c656:	4291      	cmp	r1, r2
 800c658:	f240 80a5 	bls.w	800c7a6 <tcp_slowtmr+0x276>
        ++pcb_reset;
 800c65c:	2501      	movs	r5, #1
        ++pcb_remove;
 800c65e:	f10b 0b01 	add.w	fp, fp, #1
 800c662:	fa5f fb8b 	uxtb.w	fp, fp
    if (pcb->ooseq != NULL &&
 800c666:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800c668:	b160      	cbz	r0, 800c684 <tcp_slowtmr+0x154>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 800c66a:	6833      	ldr	r3, [r6, #0]
 800c66c:	6a22      	ldr	r2, [r4, #32]
 800c66e:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 800c672:	1a9a      	subs	r2, r3, r2
 800c674:	2306      	movs	r3, #6
 800c676:	434b      	muls	r3, r1
    if (pcb->ooseq != NULL &&
 800c678:	429a      	cmp	r2, r3
 800c67a:	d303      	bcc.n	800c684 <tcp_slowtmr+0x154>
      tcp_segs_free(pcb->ooseq);
 800c67c:	f7ff feb0 	bl	800c3e0 <tcp_segs_free>
      pcb->ooseq = NULL;
 800c680:	2300      	movs	r3, #0
 800c682:	6723      	str	r3, [r4, #112]	; 0x70
    if (pcb->state == SYN_RCVD) {
 800c684:	7d23      	ldrb	r3, [r4, #20]
 800c686:	2b03      	cmp	r3, #3
 800c688:	f040 80a1 	bne.w	800c7ce <tcp_slowtmr+0x29e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c68c:	6833      	ldr	r3, [r6, #0]
 800c68e:	6a22      	ldr	r2, [r4, #32]
 800c690:	1a9b      	subs	r3, r3, r2
 800c692:	2b28      	cmp	r3, #40	; 0x28
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c694:	d803      	bhi.n	800c69e <tcp_slowtmr+0x16e>
    if (pcb_remove) {
 800c696:	f1bb 0f00 	cmp.w	fp, #0
 800c69a:	f000 80cd 	beq.w	800c838 <tcp_slowtmr+0x308>
      tcp_pcb_purge(pcb);
 800c69e:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 800c6a0:	f8d4 b08c 	ldr.w	fp, [r4, #140]	; 0x8c
      tcp_pcb_purge(pcb);
 800c6a4:	f7ff ff24 	bl	800c4f0 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c6a8:	683b      	ldr	r3, [r7, #0]
      if (prev != NULL) {
 800c6aa:	f1b8 0f00 	cmp.w	r8, #0
 800c6ae:	f000 8096 	beq.w	800c7de <tcp_slowtmr+0x2ae>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c6b2:	429c      	cmp	r4, r3
 800c6b4:	d106      	bne.n	800c6c4 <tcp_slowtmr+0x194>
 800c6b6:	464b      	mov	r3, r9
 800c6b8:	f240 4289 	movw	r2, #1161	; 0x489
 800c6bc:	4957      	ldr	r1, [pc, #348]	; (800c81c <tcp_slowtmr+0x2ec>)
 800c6be:	4853      	ldr	r0, [pc, #332]	; (800c80c <tcp_slowtmr+0x2dc>)
 800c6c0:	f003 f93c 	bl	800f93c <iprintf>
        prev->next = pcb->next;
 800c6c4:	68e3      	ldr	r3, [r4, #12]
 800c6c6:	f8c8 300c 	str.w	r3, [r8, #12]
      if (pcb_reset) {
 800c6ca:	b14d      	cbz	r5, 800c6e0 <tcp_slowtmr+0x1b0>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c6cc:	8b23      	ldrh	r3, [r4, #24]
 800c6ce:	4622      	mov	r2, r4
 800c6d0:	9301      	str	r3, [sp, #4]
 800c6d2:	8ae3      	ldrh	r3, [r4, #22]
 800c6d4:	9300      	str	r3, [sp, #0]
 800c6d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c6d8:	1d23      	adds	r3, r4, #4
 800c6da:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800c6dc:	f002 fc9c 	bl	800f018 <tcp_rst>
      err_arg = pcb->callback_arg;
 800c6e0:	6923      	ldr	r3, [r4, #16]
      memp_free(MEMP_TCP_PCB, pcb2);
 800c6e2:	4621      	mov	r1, r4
 800c6e4:	2001      	movs	r0, #1
      err_arg = pcb->callback_arg;
 800c6e6:	9303      	str	r3, [sp, #12]
      pcb = pcb->next;
 800c6e8:	68e5      	ldr	r5, [r4, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 800c6ea:	f7ff f857 	bl	800b79c <memp_free>
      tcp_active_pcbs_changed = 0;
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	f88a 2000 	strb.w	r2, [sl]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800c6f4:	f1bb 0f00 	cmp.w	fp, #0
 800c6f8:	d004      	beq.n	800c704 <tcp_slowtmr+0x1d4>
 800c6fa:	9b03      	ldr	r3, [sp, #12]
 800c6fc:	f06f 010c 	mvn.w	r1, #12
 800c700:	4618      	mov	r0, r3
 800c702:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 800c704:	f89a 3000 	ldrb.w	r3, [sl]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	f43f af57 	beq.w	800c5bc <tcp_slowtmr+0x8c>
 800c70e:	e71d      	b.n	800c54c <tcp_slowtmr+0x1c>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 800c710:	4620      	mov	r0, r4
 800c712:	f002 fd6f 	bl	800f1f4 <tcp_zero_window_probe>
 800c716:	2800      	cmp	r0, #0
 800c718:	f47f af76 	bne.w	800c608 <tcp_slowtmr+0xd8>
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c71c:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
            pcb->persist_cnt = 0;
 800c720:	f884 0094 	strb.w	r0, [r4, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c724:	2b06      	cmp	r3, #6
 800c726:	f63f af6f 	bhi.w	800c608 <tcp_slowtmr+0xd8>
              pcb->persist_backoff++;
 800c72a:	3301      	adds	r3, #1
 800c72c:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
 800c730:	e76a      	b.n	800c608 <tcp_slowtmr+0xd8>
        if (pcb->rtime >= 0) {
 800c732:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 800c736:	2b00      	cmp	r3, #0
          ++pcb->rtime;
 800c738:	bfa4      	itt	ge
 800c73a:	3301      	addge	r3, #1
 800c73c:	8623      	strhge	r3, [r4, #48]	; 0x30
        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 800c73e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800c740:	2b00      	cmp	r3, #0
 800c742:	f43f af61 	beq.w	800c608 <tcp_slowtmr+0xd8>
 800c746:	f9b4 0030 	ldrsh.w	r0, [r4, #48]	; 0x30
 800c74a:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800c74e:	4298      	cmp	r0, r3
 800c750:	f6ff af5a 	blt.w	800c608 <tcp_slowtmr+0xd8>
          if (pcb->state != SYN_SENT) {
 800c754:	2902      	cmp	r1, #2
 800c756:	d00a      	beq.n	800c76e <tcp_slowtmr+0x23e>
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800c758:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 800c75c:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 800c760:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800c764:	492e      	ldr	r1, [pc, #184]	; (800c820 <tcp_slowtmr+0x2f0>)
 800c766:	5c8a      	ldrb	r2, [r1, r2]
 800c768:	4093      	lsls	r3, r2
 800c76a:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
          pcb->rtime = 0;
 800c76e:	2300      	movs	r3, #0
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c770:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
          pcb->rtime = 0;
 800c774:	8623      	strh	r3, [r4, #48]	; 0x30
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c776:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c77a:	8e61      	ldrh	r1, [r4, #50]	; 0x32
          pcb->ssthresh = eff_wnd >> 1;
 800c77c:	4293      	cmp	r3, r2
 800c77e:	bf28      	it	cs
 800c780:	4613      	movcs	r3, r2
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c782:	004a      	lsls	r2, r1, #1
          pcb->ssthresh = eff_wnd >> 1;
 800c784:	085b      	lsrs	r3, r3, #1
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c786:	b292      	uxth	r2, r2
 800c788:	4293      	cmp	r3, r2
          pcb->ssthresh = eff_wnd >> 1;
 800c78a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
          pcb->cwnd = pcb->mss;
 800c78e:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
            pcb->ssthresh = (pcb->mss << 1);
 800c792:	bf38      	it	cc
 800c794:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
          tcp_rexmit_rto(pcb);
 800c798:	4620      	mov	r0, r4
 800c79a:	f002 fc97 	bl	800f0cc <tcp_rexmit_rto>
 800c79e:	e735      	b.n	800c60c <tcp_slowtmr+0xdc>
      ++pcb_remove;
 800c7a0:	f04f 0b01 	mov.w	fp, #1
 800c7a4:	e732      	b.n	800c60c <tcp_slowtmr+0xdc>
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800c7a6:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 800c7aa:	4a1e      	ldr	r2, [pc, #120]	; (800c824 <tcp_slowtmr+0x2f4>)
 800c7ac:	fb02 5303 	mla	r3, r2, r3, r5
                / TCP_SLOW_INTERVAL)
 800c7b0:	fbb3 f3f0 	udiv	r3, r3, r0
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c7b4:	4299      	cmp	r1, r3
 800c7b6:	d908      	bls.n	800c7ca <tcp_slowtmr+0x29a>
        err = tcp_keepalive(pcb);
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	f002 fcf1 	bl	800f1a0 <tcp_keepalive>
        if (err == ERR_OK) {
 800c7be:	b920      	cbnz	r0, 800c7ca <tcp_slowtmr+0x29a>
          pcb->keep_cnt_sent++;
 800c7c0:	f894 3096 	ldrb.w	r3, [r4, #150]	; 0x96
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	f884 3096 	strb.w	r3, [r4, #150]	; 0x96
    pcb_reset = 0;
 800c7ca:	2500      	movs	r5, #0
 800c7cc:	e74b      	b.n	800c666 <tcp_slowtmr+0x136>
    if (pcb->state == LAST_ACK) {
 800c7ce:	2b09      	cmp	r3, #9
 800c7d0:	f47f af61 	bne.w	800c696 <tcp_slowtmr+0x166>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c7d4:	6833      	ldr	r3, [r6, #0]
 800c7d6:	6a22      	ldr	r2, [r4, #32]
 800c7d8:	1a9b      	subs	r3, r3, r2
 800c7da:	2bf0      	cmp	r3, #240	; 0xf0
 800c7dc:	e75a      	b.n	800c694 <tcp_slowtmr+0x164>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800c7de:	429c      	cmp	r4, r3
 800c7e0:	d006      	beq.n	800c7f0 <tcp_slowtmr+0x2c0>
 800c7e2:	464b      	mov	r3, r9
 800c7e4:	f240 428d 	movw	r2, #1165	; 0x48d
 800c7e8:	490f      	ldr	r1, [pc, #60]	; (800c828 <tcp_slowtmr+0x2f8>)
 800c7ea:	4808      	ldr	r0, [pc, #32]	; (800c80c <tcp_slowtmr+0x2dc>)
 800c7ec:	f003 f8a6 	bl	800f93c <iprintf>
        tcp_active_pcbs = pcb->next;
 800c7f0:	68e3      	ldr	r3, [r4, #12]
 800c7f2:	603b      	str	r3, [r7, #0]
 800c7f4:	e769      	b.n	800c6ca <tcp_slowtmr+0x19a>
 800c7f6:	bf00      	nop
 800c7f8:	20013308 	.word	0x20013308
 800c7fc:	2000bf36 	.word	0x2000bf36
 800c800:	20013304 	.word	0x20013304
 800c804:	20013314 	.word	0x20013314
 800c808:	0801329e 	.word	0x0801329e
 800c80c:	0801243d 	.word	0x0801243d
 800c810:	080132c8 	.word	0x080132c8
 800c814:	080132f2 	.word	0x080132f2
 800c818:	080131e4 	.word	0x080131e4
 800c81c:	0801331f 	.word	0x0801331f
 800c820:	080130ac 	.word	0x080130ac
 800c824:	000124f8 	.word	0x000124f8
 800c828:	0801334a 	.word	0x0801334a
 800c82c:	20013300 	.word	0x20013300
 800c830:	080130fa 	.word	0x080130fa
 800c834:	08013374 	.word	0x08013374
      ++prev->polltmr;
 800c838:	7ee3      	ldrb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 800c83a:	7f22      	ldrb	r2, [r4, #28]
      ++prev->polltmr;
 800c83c:	3301      	adds	r3, #1
 800c83e:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 800c840:	429a      	cmp	r2, r3
      pcb = pcb->next;
 800c842:	68e5      	ldr	r5, [r4, #12]
      ++prev->polltmr;
 800c844:	76e3      	strb	r3, [r4, #27]
      if (prev->polltmr >= prev->pollinterval) {
 800c846:	f63f aeba 	bhi.w	800c5be <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 800c84a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
        prev->polltmr = 0;
 800c84e:	f884 b01b 	strb.w	fp, [r4, #27]
        tcp_active_pcbs_changed = 0;
 800c852:	f88a b000 	strb.w	fp, [sl]
        TCP_EVENT_POLL(prev, err);
 800c856:	b173      	cbz	r3, 800c876 <tcp_slowtmr+0x346>
 800c858:	4621      	mov	r1, r4
 800c85a:	6920      	ldr	r0, [r4, #16]
 800c85c:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800c85e:	f89a 3000 	ldrb.w	r3, [sl]
 800c862:	2b00      	cmp	r3, #0
 800c864:	f47f ae72 	bne.w	800c54c <tcp_slowtmr+0x1c>
        if (err == ERR_OK) {
 800c868:	2800      	cmp	r0, #0
 800c86a:	f47f aea8 	bne.w	800c5be <tcp_slowtmr+0x8e>
          tcp_output(prev);
 800c86e:	4620      	mov	r0, r4
 800c870:	f002 fa54 	bl	800ed1c <tcp_output>
 800c874:	e6a3      	b.n	800c5be <tcp_slowtmr+0x8e>
        TCP_EVENT_POLL(prev, err);
 800c876:	4658      	mov	r0, fp
 800c878:	e7f1      	b.n	800c85e <tcp_slowtmr+0x32e>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c87a:	7d2b      	ldrb	r3, [r5, #20]
 800c87c:	2b0a      	cmp	r3, #10
 800c87e:	d006      	beq.n	800c88e <tcp_slowtmr+0x35e>
 800c880:	4643      	mov	r3, r8
 800c882:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800c886:	4651      	mov	r1, sl
 800c888:	4648      	mov	r0, r9
 800c88a:	f003 f857 	bl	800f93c <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c88e:	6833      	ldr	r3, [r6, #0]
 800c890:	6a2a      	ldr	r2, [r5, #32]
 800c892:	1a9b      	subs	r3, r3, r2
 800c894:	2bf0      	cmp	r3, #240	; 0xf0
 800c896:	d816      	bhi.n	800c8c6 <tcp_slowtmr+0x396>
      pcb = pcb->next;
 800c898:	462c      	mov	r4, r5
 800c89a:	68ed      	ldr	r5, [r5, #12]
 800c89c:	e665      	b.n	800c56a <tcp_slowtmr+0x3a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c89e:	683b      	ldr	r3, [r7, #0]
 800c8a0:	429d      	cmp	r5, r3
 800c8a2:	d106      	bne.n	800c8b2 <tcp_slowtmr+0x382>
 800c8a4:	4643      	mov	r3, r8
 800c8a6:	f240 42cb 	movw	r2, #1227	; 0x4cb
 800c8aa:	4910      	ldr	r1, [pc, #64]	; (800c8ec <tcp_slowtmr+0x3bc>)
 800c8ac:	4648      	mov	r0, r9
 800c8ae:	f003 f845 	bl	800f93c <iprintf>
        prev->next = pcb->next;
 800c8b2:	68eb      	ldr	r3, [r5, #12]
 800c8b4:	60e3      	str	r3, [r4, #12]
      pcb = pcb->next;
 800c8b6:	f8d5 b00c 	ldr.w	fp, [r5, #12]
      memp_free(MEMP_TCP_PCB, pcb2);
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	2001      	movs	r0, #1
 800c8be:	f7fe ff6d 	bl	800b79c <memp_free>
      pcb = pcb->next;
 800c8c2:	465d      	mov	r5, fp
 800c8c4:	e651      	b.n	800c56a <tcp_slowtmr+0x3a>
      tcp_pcb_purge(pcb);
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	f7ff fe12 	bl	800c4f0 <tcp_pcb_purge>
      if (prev != NULL) {
 800c8cc:	2c00      	cmp	r4, #0
 800c8ce:	d1e6      	bne.n	800c89e <tcp_slowtmr+0x36e>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	429d      	cmp	r5, r3
 800c8d4:	d006      	beq.n	800c8e4 <tcp_slowtmr+0x3b4>
 800c8d6:	4643      	mov	r3, r8
 800c8d8:	f240 42cf 	movw	r2, #1231	; 0x4cf
 800c8dc:	4904      	ldr	r1, [pc, #16]	; (800c8f0 <tcp_slowtmr+0x3c0>)
 800c8de:	4648      	mov	r0, r9
 800c8e0:	f003 f82c 	bl	800f93c <iprintf>
        tcp_tw_pcbs = pcb->next;
 800c8e4:	68eb      	ldr	r3, [r5, #12]
 800c8e6:	603b      	str	r3, [r7, #0]
 800c8e8:	e7e5      	b.n	800c8b6 <tcp_slowtmr+0x386>
 800c8ea:	bf00      	nop
 800c8ec:	080133a3 	.word	0x080133a3
 800c8f0:	080133ca 	.word	0x080133ca

0800c8f4 <tcp_pcb_remove>:
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
  TCP_RMV(pcblist, pcb);
 800c8f4:	6803      	ldr	r3, [r0, #0]
{
 800c8f6:	b510      	push	{r4, lr}
  TCP_RMV(pcblist, pcb);
 800c8f8:	428b      	cmp	r3, r1
{
 800c8fa:	460c      	mov	r4, r1
  TCP_RMV(pcblist, pcb);
 800c8fc:	d137      	bne.n	800c96e <tcp_pcb_remove+0x7a>
 800c8fe:	68cb      	ldr	r3, [r1, #12]
 800c900:	6003      	str	r3, [r0, #0]
 800c902:	2300      	movs	r3, #0

  tcp_pcb_purge(pcb);
 800c904:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 800c906:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800c908:	f7ff fdf2 	bl	800c4f0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 800c90c:	7d23      	ldrb	r3, [r4, #20]
 800c90e:	2b0a      	cmp	r3, #10
 800c910:	d00a      	beq.n	800c928 <tcp_pcb_remove+0x34>
 800c912:	2b01      	cmp	r3, #1
 800c914:	d008      	beq.n	800c928 <tcp_pcb_remove+0x34>
     pcb->state != LISTEN &&
     pcb->flags & TF_ACK_DELAY) {
 800c916:	7ea3      	ldrb	r3, [r4, #26]
     pcb->state != LISTEN &&
 800c918:	07da      	lsls	r2, r3, #31
 800c91a:	d505      	bpl.n	800c928 <tcp_pcb_remove+0x34>
    pcb->flags |= TF_ACK_NOW;
 800c91c:	f043 0302 	orr.w	r3, r3, #2
 800c920:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 800c922:	4620      	mov	r0, r4
 800c924:	f002 f9fa 	bl	800ed1c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800c928:	7d23      	ldrb	r3, [r4, #20]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d01a      	beq.n	800c964 <tcp_pcb_remove+0x70>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c92e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800c930:	b133      	cbz	r3, 800c940 <tcp_pcb_remove+0x4c>
 800c932:	4b13      	ldr	r3, [pc, #76]	; (800c980 <tcp_pcb_remove+0x8c>)
 800c934:	f240 7253 	movw	r2, #1875	; 0x753
 800c938:	4912      	ldr	r1, [pc, #72]	; (800c984 <tcp_pcb_remove+0x90>)
 800c93a:	4813      	ldr	r0, [pc, #76]	; (800c988 <tcp_pcb_remove+0x94>)
 800c93c:	f002 fffe 	bl	800f93c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c940:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800c942:	b133      	cbz	r3, 800c952 <tcp_pcb_remove+0x5e>
 800c944:	4b0e      	ldr	r3, [pc, #56]	; (800c980 <tcp_pcb_remove+0x8c>)
 800c946:	f240 7254 	movw	r2, #1876	; 0x754
 800c94a:	4910      	ldr	r1, [pc, #64]	; (800c98c <tcp_pcb_remove+0x98>)
 800c94c:	480e      	ldr	r0, [pc, #56]	; (800c988 <tcp_pcb_remove+0x94>)
 800c94e:	f002 fff5 	bl	800f93c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c952:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800c954:	b133      	cbz	r3, 800c964 <tcp_pcb_remove+0x70>
 800c956:	4b0a      	ldr	r3, [pc, #40]	; (800c980 <tcp_pcb_remove+0x8c>)
 800c958:	f240 7256 	movw	r2, #1878	; 0x756
 800c95c:	490c      	ldr	r1, [pc, #48]	; (800c990 <tcp_pcb_remove+0x9c>)
 800c95e:	480a      	ldr	r0, [pc, #40]	; (800c988 <tcp_pcb_remove+0x94>)
 800c960:	f002 ffec 	bl	800f93c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800c964:	2300      	movs	r3, #0
 800c966:	7523      	strb	r3, [r4, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800c968:	82e3      	strh	r3, [r4, #22]
 800c96a:	bd10      	pop	{r4, pc}
 800c96c:	4613      	mov	r3, r2
  TCP_RMV(pcblist, pcb);
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d0c7      	beq.n	800c902 <tcp_pcb_remove+0xe>
 800c972:	68da      	ldr	r2, [r3, #12]
 800c974:	4294      	cmp	r4, r2
 800c976:	d1f9      	bne.n	800c96c <tcp_pcb_remove+0x78>
 800c978:	68e2      	ldr	r2, [r4, #12]
 800c97a:	60da      	str	r2, [r3, #12]
 800c97c:	e7c1      	b.n	800c902 <tcp_pcb_remove+0xe>
 800c97e:	bf00      	nop
 800c980:	080130fa 	.word	0x080130fa
 800c984:	0801319c 	.word	0x0801319c
 800c988:	0801243d 	.word	0x0801243d
 800c98c:	080131b4 	.word	0x080131b4
 800c990:	080131cd 	.word	0x080131cd

0800c994 <tcp_close_shutdown>:
{
 800c994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c996:	7d03      	ldrb	r3, [r0, #20]
 800c998:	4604      	mov	r4, r0
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c99a:	2900      	cmp	r1, #0
 800c99c:	d049      	beq.n	800ca32 <tcp_close_shutdown+0x9e>
 800c99e:	2b04      	cmp	r3, #4
 800c9a0:	d001      	beq.n	800c9a6 <tcp_close_shutdown+0x12>
 800c9a2:	2b07      	cmp	r3, #7
 800c9a4:	d145      	bne.n	800ca32 <tcp_close_shutdown+0x9e>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c9a6:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800c9a8:	b91a      	cbnz	r2, 800c9b2 <tcp_close_shutdown+0x1e>
 800c9aa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800c9ac:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 800c9b0:	d03f      	beq.n	800ca32 <tcp_close_shutdown+0x9e>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c9b2:	7ea3      	ldrb	r3, [r4, #26]
 800c9b4:	06db      	lsls	r3, r3, #27
 800c9b6:	d406      	bmi.n	800c9c6 <tcp_close_shutdown+0x32>
 800c9b8:	4b3f      	ldr	r3, [pc, #252]	; (800cab8 <tcp_close_shutdown+0x124>)
 800c9ba:	f240 120f 	movw	r2, #271	; 0x10f
 800c9be:	493f      	ldr	r1, [pc, #252]	; (800cabc <tcp_close_shutdown+0x128>)
 800c9c0:	483f      	ldr	r0, [pc, #252]	; (800cac0 <tcp_close_shutdown+0x12c>)
 800c9c2:	f002 ffbb 	bl	800f93c <iprintf>
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c9c6:	8b23      	ldrh	r3, [r4, #24]
 800c9c8:	4622      	mov	r2, r4
 800c9ca:	9301      	str	r3, [sp, #4]
 800c9cc:	8ae3      	ldrh	r3, [r4, #22]
 800c9ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800c9d4:	1d23      	adds	r3, r4, #4
 800c9d6:	f002 fb1f 	bl	800f018 <tcp_rst>
      tcp_pcb_purge(pcb);
 800c9da:	4620      	mov	r0, r4
 800c9dc:	f7ff fd88 	bl	800c4f0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c9e0:	4a38      	ldr	r2, [pc, #224]	; (800cac4 <tcp_close_shutdown+0x130>)
 800c9e2:	6813      	ldr	r3, [r2, #0]
 800c9e4:	429c      	cmp	r4, r3
 800c9e6:	d115      	bne.n	800ca14 <tcp_close_shutdown+0x80>
 800c9e8:	68e3      	ldr	r3, [r4, #12]
 800c9ea:	6013      	str	r3, [r2, #0]
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	2201      	movs	r2, #1
 800c9f0:	60e3      	str	r3, [r4, #12]
 800c9f2:	4b35      	ldr	r3, [pc, #212]	; (800cac8 <tcp_close_shutdown+0x134>)
 800c9f4:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 800c9f6:	7d23      	ldrb	r3, [r4, #20]
 800c9f8:	2b04      	cmp	r3, #4
 800c9fa:	d113      	bne.n	800ca24 <tcp_close_shutdown+0x90>
        pcb->state = TIME_WAIT;
 800c9fc:	230a      	movs	r3, #10
 800c9fe:	7523      	strb	r3, [r4, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ca00:	4b32      	ldr	r3, [pc, #200]	; (800cacc <tcp_close_shutdown+0x138>)
 800ca02:	681a      	ldr	r2, [r3, #0]
 800ca04:	601c      	str	r4, [r3, #0]
 800ca06:	60e2      	str	r2, [r4, #12]
 800ca08:	f002 fca6 	bl	800f358 <tcp_timer_needed>
}
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	b003      	add	sp, #12
 800ca10:	bd30      	pop	{r4, r5, pc}
 800ca12:	4613      	mov	r3, r2
      TCP_RMV_ACTIVE(pcb);
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d0e9      	beq.n	800c9ec <tcp_close_shutdown+0x58>
 800ca18:	68da      	ldr	r2, [r3, #12]
 800ca1a:	4294      	cmp	r4, r2
 800ca1c:	d1f9      	bne.n	800ca12 <tcp_close_shutdown+0x7e>
 800ca1e:	68e2      	ldr	r2, [r4, #12]
 800ca20:	60da      	str	r2, [r3, #12]
 800ca22:	e7e3      	b.n	800c9ec <tcp_close_shutdown+0x58>
        if (tcp_input_pcb == pcb) {
 800ca24:	4b2a      	ldr	r3, [pc, #168]	; (800cad0 <tcp_close_shutdown+0x13c>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	429c      	cmp	r4, r3
 800ca2a:	d117      	bne.n	800ca5c <tcp_close_shutdown+0xc8>
          tcp_trigger_input_pcb_close();
 800ca2c:	f001 fd0a 	bl	800e444 <tcp_trigger_input_pcb_close>
 800ca30:	e7ec      	b.n	800ca0c <tcp_close_shutdown+0x78>
  switch (pcb->state) {
 800ca32:	2b01      	cmp	r3, #1
 800ca34:	d020      	beq.n	800ca78 <tcp_close_shutdown+0xe4>
 800ca36:	d307      	bcc.n	800ca48 <tcp_close_shutdown+0xb4>
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d033      	beq.n	800caa4 <tcp_close_shutdown+0x110>
    return tcp_close_shutdown_fin(pcb);
 800ca3c:	4620      	mov	r0, r4
}
 800ca3e:	b003      	add	sp, #12
 800ca40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return tcp_close_shutdown_fin(pcb);
 800ca44:	f7ff bb7c 	b.w	800c140 <tcp_close_shutdown_fin>
    if (pcb->local_port != 0) {
 800ca48:	8ae3      	ldrh	r3, [r4, #22]
 800ca4a:	b13b      	cbz	r3, 800ca5c <tcp_close_shutdown+0xc8>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800ca4c:	4a21      	ldr	r2, [pc, #132]	; (800cad4 <tcp_close_shutdown+0x140>)
 800ca4e:	6813      	ldr	r3, [r2, #0]
 800ca50:	429c      	cmp	r4, r3
 800ca52:	d109      	bne.n	800ca68 <tcp_close_shutdown+0xd4>
 800ca54:	68e3      	ldr	r3, [r4, #12]
 800ca56:	6013      	str	r3, [r2, #0]
 800ca58:	2300      	movs	r3, #0
 800ca5a:	60e3      	str	r3, [r4, #12]
          memp_free(MEMP_TCP_PCB, pcb);
 800ca5c:	4621      	mov	r1, r4
 800ca5e:	2001      	movs	r0, #1
    memp_free(MEMP_TCP_PCB, pcb);
 800ca60:	f7fe fe9c 	bl	800b79c <memp_free>
    break;
 800ca64:	e7d2      	b.n	800ca0c <tcp_close_shutdown+0x78>
 800ca66:	4613      	mov	r3, r2
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d0f5      	beq.n	800ca58 <tcp_close_shutdown+0xc4>
 800ca6c:	68da      	ldr	r2, [r3, #12]
 800ca6e:	4294      	cmp	r4, r2
 800ca70:	d1f9      	bne.n	800ca66 <tcp_close_shutdown+0xd2>
 800ca72:	68e2      	ldr	r2, [r4, #12]
 800ca74:	60da      	str	r2, [r3, #12]
 800ca76:	e7ef      	b.n	800ca58 <tcp_close_shutdown+0xc4>
         pcb->listener = NULL;
 800ca78:	2000      	movs	r0, #0
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 800ca7a:	4917      	ldr	r1, [pc, #92]	; (800cad8 <tcp_close_shutdown+0x144>)
 800ca7c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800ca80:	6812      	ldr	r2, [r2, #0]
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ca82:	b94a      	cbnz	r2, 800ca98 <tcp_close_shutdown+0x104>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ca84:	3301      	adds	r3, #1
 800ca86:	2b04      	cmp	r3, #4
 800ca88:	d1f8      	bne.n	800ca7c <tcp_close_shutdown+0xe8>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800ca8a:	4621      	mov	r1, r4
 800ca8c:	4813      	ldr	r0, [pc, #76]	; (800cadc <tcp_close_shutdown+0x148>)
 800ca8e:	f7ff ff31 	bl	800c8f4 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800ca92:	4621      	mov	r1, r4
 800ca94:	2002      	movs	r0, #2
 800ca96:	e7e3      	b.n	800ca60 <tcp_close_shutdown+0xcc>
      if (pcb->listener == lpcb) {
 800ca98:	6f95      	ldr	r5, [r2, #120]	; 0x78
 800ca9a:	42ac      	cmp	r4, r5
         pcb->listener = NULL;
 800ca9c:	bf08      	it	eq
 800ca9e:	6790      	streq	r0, [r2, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800caa0:	68d2      	ldr	r2, [r2, #12]
 800caa2:	e7ee      	b.n	800ca82 <tcp_close_shutdown+0xee>
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800caa4:	4621      	mov	r1, r4
 800caa6:	4807      	ldr	r0, [pc, #28]	; (800cac4 <tcp_close_shutdown+0x130>)
 800caa8:	f7ff ff24 	bl	800c8f4 <tcp_pcb_remove>
 800caac:	2001      	movs	r0, #1
 800caae:	4b06      	ldr	r3, [pc, #24]	; (800cac8 <tcp_close_shutdown+0x134>)
    memp_free(MEMP_TCP_PCB, pcb);
 800cab0:	4621      	mov	r1, r4
    TCP_PCB_REMOVE_ACTIVE(pcb);
 800cab2:	7018      	strb	r0, [r3, #0]
 800cab4:	e7d4      	b.n	800ca60 <tcp_close_shutdown+0xcc>
 800cab6:	bf00      	nop
 800cab8:	080130fa 	.word	0x080130fa
 800cabc:	080130e1 	.word	0x080130e1
 800cac0:	0801243d 	.word	0x0801243d
 800cac4:	20013304 	.word	0x20013304
 800cac8:	20013300 	.word	0x20013300
 800cacc:	20013314 	.word	0x20013314
 800cad0:	20013318 	.word	0x20013318
 800cad4:	20013310 	.word	0x20013310
 800cad8:	0801318c 	.word	0x0801318c
 800cadc:	2001330c 	.word	0x2001330c

0800cae0 <tcp_close>:
  if (pcb->state != LISTEN) {
 800cae0:	7d03      	ldrb	r3, [r0, #20]
  return tcp_close_shutdown(pcb, 1);
 800cae2:	2101      	movs	r1, #1
  if (pcb->state != LISTEN) {
 800cae4:	2b01      	cmp	r3, #1
    pcb->flags |= TF_RXCLOSED;
 800cae6:	bf1e      	ittt	ne
 800cae8:	7e83      	ldrbne	r3, [r0, #26]
 800caea:	f043 0310 	orrne.w	r3, r3, #16
 800caee:	7683      	strbne	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800caf0:	f7ff bf50 	b.w	800c994 <tcp_close_shutdown>

0800caf4 <tcp_recv_null>:
{
 800caf4:	b510      	push	{r4, lr}
 800caf6:	4608      	mov	r0, r1
  if (p != NULL) {
 800caf8:	4614      	mov	r4, r2
 800cafa:	b13a      	cbz	r2, 800cb0c <tcp_recv_null+0x18>
    tcp_recved(pcb, p->tot_len);
 800cafc:	8911      	ldrh	r1, [r2, #8]
 800cafe:	f7ff fc23 	bl	800c348 <tcp_recved>
    pbuf_free(p);
 800cb02:	4620      	mov	r0, r4
 800cb04:	f7ff f80e 	bl	800bb24 <pbuf_free>
}
 800cb08:	2000      	movs	r0, #0
 800cb0a:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d1fb      	bne.n	800cb08 <tcp_recv_null+0x14>
}
 800cb10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 800cb14:	f7ff bfe4 	b.w	800cae0 <tcp_close>

0800cb18 <tcp_process_refused_data>:
{
 800cb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    pcb->refused_data = NULL;
 800cb1a:	2300      	movs	r3, #0
    u8_t refused_flags = pcb->refused_data->flags;
 800cb1c:	6f46      	ldr	r6, [r0, #116]	; 0x74
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cb1e:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
    u8_t refused_flags = pcb->refused_data->flags;
 800cb22:	7b77      	ldrb	r7, [r6, #13]
{
 800cb24:	4604      	mov	r4, r0
    pcb->refused_data = NULL;
 800cb26:	6743      	str	r3, [r0, #116]	; 0x74
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cb28:	b1dd      	cbz	r5, 800cb62 <tcp_process_refused_data+0x4a>
 800cb2a:	4601      	mov	r1, r0
 800cb2c:	4632      	mov	r2, r6
 800cb2e:	6900      	ldr	r0, [r0, #16]
 800cb30:	47a8      	blx	r5
 800cb32:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800cb34:	b9e0      	cbnz	r0, 800cb70 <tcp_process_refused_data+0x58>
      if (refused_flags & PBUF_FLAG_TCP_FIN
 800cb36:	06bb      	lsls	r3, r7, #26
 800cb38:	d511      	bpl.n	800cb5e <tcp_process_refused_data+0x46>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cb3a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800cb3c:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cb40:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
          pcb->rcv_wnd++;
 800cb44:	bf1c      	itt	ne
 800cb46:	3301      	addne	r3, #1
 800cb48:	8523      	strhne	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800cb4a:	b146      	cbz	r6, 800cb5e <tcp_process_refused_data+0x46>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	4621      	mov	r1, r4
 800cb50:	461a      	mov	r2, r3
 800cb52:	6920      	ldr	r0, [r4, #16]
 800cb54:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 800cb56:	300d      	adds	r0, #13
 800cb58:	d101      	bne.n	800cb5e <tcp_process_refused_data+0x46>
          return ERR_ABRT;
 800cb5a:	f06f 050c 	mvn.w	r5, #12
}
 800cb5e:	4628      	mov	r0, r5
 800cb60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cb62:	4601      	mov	r1, r0
 800cb64:	462b      	mov	r3, r5
 800cb66:	4632      	mov	r2, r6
 800cb68:	4628      	mov	r0, r5
 800cb6a:	f7ff ffc3 	bl	800caf4 <tcp_recv_null>
 800cb6e:	e7e0      	b.n	800cb32 <tcp_process_refused_data+0x1a>
    } else if (err == ERR_ABRT) {
 800cb70:	f110 050d 	adds.w	r5, r0, #13
 800cb74:	d0f1      	beq.n	800cb5a <tcp_process_refused_data+0x42>
      pcb->refused_data = refused_data;
 800cb76:	6766      	str	r6, [r4, #116]	; 0x74
      return ERR_INPROGRESS;
 800cb78:	f06f 0504 	mvn.w	r5, #4
 800cb7c:	e7ef      	b.n	800cb5e <tcp_process_refused_data+0x46>
	...

0800cb80 <tcp_fasttmr>:
{
 800cb80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 800cb84:	4d1b      	ldr	r5, [pc, #108]	; (800cbf4 <tcp_fasttmr+0x74>)
  pcb = tcp_active_pcbs;
 800cb86:	4f1c      	ldr	r7, [pc, #112]	; (800cbf8 <tcp_fasttmr+0x78>)
  ++tcp_timer_ctr;
 800cb88:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800cb8a:	4e1c      	ldr	r6, [pc, #112]	; (800cbfc <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	702b      	strb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 800cb90:	f04f 0800 	mov.w	r8, #0
  pcb = tcp_active_pcbs;
 800cb94:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 800cb96:	b90c      	cbnz	r4, 800cb9c <tcp_fasttmr+0x1c>
}
 800cb98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (pcb->last_timer != tcp_timer_ctr) {
 800cb9c:	782b      	ldrb	r3, [r5, #0]
 800cb9e:	7f62      	ldrb	r2, [r4, #29]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d024      	beq.n	800cbee <tcp_fasttmr+0x6e>
      pcb->last_timer = tcp_timer_ctr;
 800cba4:	7763      	strb	r3, [r4, #29]
      if (pcb->flags & TF_ACK_DELAY) {
 800cba6:	7ea3      	ldrb	r3, [r4, #26]
 800cba8:	07d9      	lsls	r1, r3, #31
 800cbaa:	d509      	bpl.n	800cbc0 <tcp_fasttmr+0x40>
        tcp_ack_now(pcb);
 800cbac:	f043 0302 	orr.w	r3, r3, #2
 800cbb0:	76a3      	strb	r3, [r4, #26]
        tcp_output(pcb);
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f002 f8b2 	bl	800ed1c <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800cbb8:	7ea3      	ldrb	r3, [r4, #26]
 800cbba:	f023 0303 	bic.w	r3, r3, #3
 800cbbe:	76a3      	strb	r3, [r4, #26]
      if (pcb->flags & TF_CLOSEPEND) {
 800cbc0:	7ea3      	ldrb	r3, [r4, #26]
 800cbc2:	071a      	lsls	r2, r3, #28
 800cbc4:	d505      	bpl.n	800cbd2 <tcp_fasttmr+0x52>
        pcb->flags &= ~(TF_CLOSEPEND);
 800cbc6:	f023 0308 	bic.w	r3, r3, #8
 800cbca:	76a3      	strb	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f7ff fab7 	bl	800c140 <tcp_close_shutdown_fin>
      if (pcb->refused_data != NULL) {
 800cbd2:	6f63      	ldr	r3, [r4, #116]	; 0x74
      next = pcb->next;
 800cbd4:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 800cbd8:	b13b      	cbz	r3, 800cbea <tcp_fasttmr+0x6a>
        tcp_process_refused_data(pcb);
 800cbda:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 800cbdc:	f886 8000 	strb.w	r8, [r6]
        tcp_process_refused_data(pcb);
 800cbe0:	f7ff ff9a 	bl	800cb18 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800cbe4:	7833      	ldrb	r3, [r6, #0]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1d2      	bne.n	800cb90 <tcp_fasttmr+0x10>
{
 800cbea:	464c      	mov	r4, r9
 800cbec:	e7d3      	b.n	800cb96 <tcp_fasttmr+0x16>
      pcb = pcb->next;
 800cbee:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800cbf2:	e7fa      	b.n	800cbea <tcp_fasttmr+0x6a>
 800cbf4:	2000bf36 	.word	0x2000bf36
 800cbf8:	20013304 	.word	0x20013304
 800cbfc:	20013300 	.word	0x20013300

0800cc00 <tcp_tmr>:
{
 800cc00:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800cc02:	f7ff ffbd 	bl	800cb80 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800cc06:	4a06      	ldr	r2, [pc, #24]	; (800cc20 <tcp_tmr+0x20>)
 800cc08:	7813      	ldrb	r3, [r2, #0]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	7013      	strb	r3, [r2, #0]
 800cc10:	07db      	lsls	r3, r3, #31
 800cc12:	d503      	bpl.n	800cc1c <tcp_tmr+0x1c>
}
 800cc14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 800cc18:	f7ff bc8a 	b.w	800c530 <tcp_slowtmr>
 800cc1c:	bd08      	pop	{r3, pc}
 800cc1e:	bf00      	nop
 800cc20:	2000bf35 	.word	0x2000bf35

0800cc24 <tcp_abandon>:
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800cc24:	7d03      	ldrb	r3, [r0, #20]
{
 800cc26:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800cc2a:	2b01      	cmp	r3, #1
{
 800cc2c:	4604      	mov	r4, r0
 800cc2e:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800cc30:	d106      	bne.n	800cc40 <tcp_abandon+0x1c>
 800cc32:	4b30      	ldr	r3, [pc, #192]	; (800ccf4 <tcp_abandon+0xd0>)
 800cc34:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800cc38:	492f      	ldr	r1, [pc, #188]	; (800ccf8 <tcp_abandon+0xd4>)
 800cc3a:	4830      	ldr	r0, [pc, #192]	; (800ccfc <tcp_abandon+0xd8>)
 800cc3c:	f002 fe7e 	bl	800f93c <iprintf>
  if (pcb->state == TIME_WAIT) {
 800cc40:	7d23      	ldrb	r3, [r4, #20]
 800cc42:	2b0a      	cmp	r3, #10
 800cc44:	d10a      	bne.n	800cc5c <tcp_abandon+0x38>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800cc46:	4621      	mov	r1, r4
 800cc48:	482d      	ldr	r0, [pc, #180]	; (800cd00 <tcp_abandon+0xdc>)
 800cc4a:	f7ff fe53 	bl	800c8f4 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800cc4e:	4621      	mov	r1, r4
 800cc50:	2001      	movs	r0, #1
}
 800cc52:	b002      	add	sp, #8
 800cc54:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    memp_free(MEMP_TCP_PCB, pcb);
 800cc58:	f7fe bda0 	b.w	800b79c <memp_free>
    seqno = pcb->snd_nxt;
 800cc5c:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
    ackno = pcb->rcv_nxt;
 800cc60:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 800cc64:	f8d4 708c 	ldr.w	r7, [r4, #140]	; 0x8c
    errf_arg = pcb->callback_arg;
 800cc68:	f8d4 8010 	ldr.w	r8, [r4, #16]
 800cc6c:	8ae5      	ldrh	r5, [r4, #22]
    if (pcb->state == CLOSED) {
 800cc6e:	b99b      	cbnz	r3, 800cc98 <tcp_abandon+0x74>
      if (pcb->local_port != 0) {
 800cc70:	b13d      	cbz	r5, 800cc82 <tcp_abandon+0x5e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cc72:	4a24      	ldr	r2, [pc, #144]	; (800cd04 <tcp_abandon+0xe0>)
 800cc74:	6813      	ldr	r3, [r2, #0]
 800cc76:	429c      	cmp	r4, r3
 800cc78:	d106      	bne.n	800cc88 <tcp_abandon+0x64>
 800cc7a:	68e3      	ldr	r3, [r4, #12]
 800cc7c:	6013      	str	r3, [r2, #0]
 800cc7e:	2500      	movs	r5, #0
 800cc80:	60e5      	str	r5, [r4, #12]
    int send_rst = 0;
 800cc82:	462e      	mov	r6, r5
 800cc84:	e00f      	b.n	800cca6 <tcp_abandon+0x82>
 800cc86:	4613      	mov	r3, r2
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d0f8      	beq.n	800cc7e <tcp_abandon+0x5a>
 800cc8c:	68da      	ldr	r2, [r3, #12]
 800cc8e:	4294      	cmp	r4, r2
 800cc90:	d1f9      	bne.n	800cc86 <tcp_abandon+0x62>
 800cc92:	68e2      	ldr	r2, [r4, #12]
 800cc94:	60da      	str	r2, [r3, #12]
 800cc96:	e7f2      	b.n	800cc7e <tcp_abandon+0x5a>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cc98:	4621      	mov	r1, r4
 800cc9a:	481b      	ldr	r0, [pc, #108]	; (800cd08 <tcp_abandon+0xe4>)
 800cc9c:	f7ff fe2a 	bl	800c8f4 <tcp_pcb_remove>
 800cca0:	2201      	movs	r2, #1
 800cca2:	4b1a      	ldr	r3, [pc, #104]	; (800cd0c <tcp_abandon+0xe8>)
 800cca4:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 800cca6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800cca8:	b108      	cbz	r0, 800ccae <tcp_abandon+0x8a>
      tcp_segs_free(pcb->unacked);
 800ccaa:	f7ff fb99 	bl	800c3e0 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 800ccae:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800ccb0:	b108      	cbz	r0, 800ccb6 <tcp_abandon+0x92>
      tcp_segs_free(pcb->unsent);
 800ccb2:	f7ff fb95 	bl	800c3e0 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800ccb6:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800ccb8:	b108      	cbz	r0, 800ccbe <tcp_abandon+0x9a>
      tcp_segs_free(pcb->ooseq);
 800ccba:	f7ff fb91 	bl	800c3e0 <tcp_segs_free>
    if (send_rst) {
 800ccbe:	b146      	cbz	r6, 800ccd2 <tcp_abandon+0xae>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800ccc0:	8b23      	ldrh	r3, [r4, #24]
 800ccc2:	9500      	str	r5, [sp, #0]
 800ccc4:	9301      	str	r3, [sp, #4]
 800ccc6:	4622      	mov	r2, r4
 800ccc8:	1d23      	adds	r3, r4, #4
 800ccca:	4651      	mov	r1, sl
 800cccc:	4648      	mov	r0, r9
 800ccce:	f002 f9a3 	bl	800f018 <tcp_rst>
    memp_free(MEMP_TCP_PCB, pcb);
 800ccd2:	4621      	mov	r1, r4
 800ccd4:	2001      	movs	r0, #1
 800ccd6:	f7fe fd61 	bl	800b79c <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ccda:	b13f      	cbz	r7, 800ccec <tcp_abandon+0xc8>
 800ccdc:	f06f 010c 	mvn.w	r1, #12
 800cce0:	4640      	mov	r0, r8
 800cce2:	463b      	mov	r3, r7
}
 800cce4:	b002      	add	sp, #8
 800cce6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800ccea:	4718      	bx	r3
}
 800ccec:	b002      	add	sp, #8
 800ccee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccf2:	bf00      	nop
 800ccf4:	080130fa 	.word	0x080130fa
 800ccf8:	0801307b 	.word	0x0801307b
 800ccfc:	0801243d 	.word	0x0801243d
 800cd00:	20013314 	.word	0x20013314
 800cd04:	20013310 	.word	0x20013310
 800cd08:	20013304 	.word	0x20013304
 800cd0c:	20013300 	.word	0x20013300

0800cd10 <tcp_abort>:
  tcp_abandon(pcb, 1);
 800cd10:	2101      	movs	r1, #1
 800cd12:	f7ff bf87 	b.w	800cc24 <tcp_abandon>

0800cd16 <tcp_accept_null>:
{
 800cd16:	b508      	push	{r3, lr}
  tcp_abort(pcb);
 800cd18:	4608      	mov	r0, r1
 800cd1a:	f7ff fff9 	bl	800cd10 <tcp_abort>
}
 800cd1e:	f06f 000c 	mvn.w	r0, #12
 800cd22:	bd08      	pop	{r3, pc}

0800cd24 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 800cd24:	b538      	push	{r3, r4, r5, lr}
 800cd26:	4605      	mov	r5, r0
  struct tcp_pcb *pcb;
  pcb = pcb_list;
  while (pcb != NULL) {
 800cd28:	b901      	cbnz	r1, 800cd2c <tcp_netif_ip_addr_changed_pcblist+0x8>
      pcb = next;
    } else {
      pcb = pcb->next;
    }
  }
}
 800cd2a:	bd38      	pop	{r3, r4, r5, pc}
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800cd2c:	680a      	ldr	r2, [r1, #0]
 800cd2e:	682b      	ldr	r3, [r5, #0]
 800cd30:	68cc      	ldr	r4, [r1, #12]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d102      	bne.n	800cd3c <tcp_netif_ip_addr_changed_pcblist+0x18>
      tcp_abort(pcb);
 800cd36:	4608      	mov	r0, r1
 800cd38:	f7ff ffea 	bl	800cd10 <tcp_abort>
      pcb = pcb->next;
 800cd3c:	4621      	mov	r1, r4
 800cd3e:	e7f3      	b.n	800cd28 <tcp_netif_ip_addr_changed_pcblist+0x4>

0800cd40 <tcp_kill_state>:
{
 800cd40:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800cd42:	f1a0 0308 	sub.w	r3, r0, #8
 800cd46:	2b01      	cmp	r3, #1
{
 800cd48:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800cd4a:	d906      	bls.n	800cd5a <tcp_kill_state+0x1a>
 800cd4c:	4b0f      	ldr	r3, [pc, #60]	; (800cd8c <tcp_kill_state+0x4c>)
 800cd4e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800cd52:	490f      	ldr	r1, [pc, #60]	; (800cd90 <tcp_kill_state+0x50>)
 800cd54:	480f      	ldr	r0, [pc, #60]	; (800cd94 <tcp_kill_state+0x54>)
 800cd56:	f002 fdf1 	bl	800f93c <iprintf>
  inactivity = 0;
 800cd5a:	2200      	movs	r2, #0
  inactive = NULL;
 800cd5c:	4610      	mov	r0, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cd5e:	4b0e      	ldr	r3, [pc, #56]	; (800cd98 <tcp_kill_state+0x58>)
 800cd60:	6819      	ldr	r1, [r3, #0]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cd62:	4b0e      	ldr	r3, [pc, #56]	; (800cd9c <tcp_kill_state+0x5c>)
 800cd64:	681d      	ldr	r5, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cd66:	b921      	cbnz	r1, 800cd72 <tcp_kill_state+0x32>
  if (inactive != NULL) {
 800cd68:	b170      	cbz	r0, 800cd88 <tcp_kill_state+0x48>
}
 800cd6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    tcp_abandon(inactive, 0);
 800cd6e:	f7ff bf59 	b.w	800cc24 <tcp_abandon>
    if (pcb->state == state) {
 800cd72:	7d0b      	ldrb	r3, [r1, #20]
 800cd74:	42a3      	cmp	r3, r4
 800cd76:	d105      	bne.n	800cd84 <tcp_kill_state+0x44>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cd78:	6a0b      	ldr	r3, [r1, #32]
 800cd7a:	1aeb      	subs	r3, r5, r3
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	bf9c      	itt	ls
 800cd80:	461a      	movls	r2, r3
 800cd82:	4608      	movls	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cd84:	68c9      	ldr	r1, [r1, #12]
 800cd86:	e7ee      	b.n	800cd66 <tcp_kill_state+0x26>
 800cd88:	bd38      	pop	{r3, r4, r5, pc}
 800cd8a:	bf00      	nop
 800cd8c:	080130fa 	.word	0x080130fa
 800cd90:	0801315b 	.word	0x0801315b
 800cd94:	0801243d 	.word	0x0801243d
 800cd98:	20013304 	.word	0x20013304
 800cd9c:	20013308 	.word	0x20013308

0800cda0 <tcp_alloc>:
{
 800cda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cda2:	4606      	mov	r6, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cda4:	2001      	movs	r0, #1
 800cda6:	f7fe fcdd 	bl	800b764 <memp_malloc>
 800cdaa:	4d3b      	ldr	r5, [pc, #236]	; (800ce98 <tcp_alloc+0xf8>)
  if (pcb == NULL) {
 800cdac:	4604      	mov	r4, r0
 800cdae:	bb90      	cbnz	r0, 800ce16 <tcp_alloc+0x76>
  inactivity = 0;
 800cdb0:	4621      	mov	r1, r4
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdb2:	4b3a      	ldr	r3, [pc, #232]	; (800ce9c <tcp_alloc+0xfc>)
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cdb4:	6828      	ldr	r0, [r5, #0]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d158      	bne.n	800ce6e <tcp_alloc+0xce>
  if (inactive != NULL) {
 800cdbc:	b114      	cbz	r4, 800cdc4 <tcp_alloc+0x24>
    tcp_abort(inactive);
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f7ff ffa6 	bl	800cd10 <tcp_abort>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cdc4:	2001      	movs	r0, #1
 800cdc6:	f7fe fccd 	bl	800b764 <memp_malloc>
    if (pcb == NULL) {
 800cdca:	4604      	mov	r4, r0
 800cdcc:	bb18      	cbnz	r0, 800ce16 <tcp_alloc+0x76>
      tcp_kill_state(LAST_ACK);
 800cdce:	2009      	movs	r0, #9
 800cdd0:	f7ff ffb6 	bl	800cd40 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cdd4:	2001      	movs	r0, #1
 800cdd6:	f7fe fcc5 	bl	800b764 <memp_malloc>
      if (pcb == NULL) {
 800cdda:	4604      	mov	r4, r0
 800cddc:	b9d8      	cbnz	r0, 800ce16 <tcp_alloc+0x76>
        tcp_kill_state(CLOSING);
 800cdde:	2008      	movs	r0, #8
 800cde0:	f7ff ffae 	bl	800cd40 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cde4:	2001      	movs	r0, #1
 800cde6:	f7fe fcbd 	bl	800b764 <memp_malloc>
        if (pcb == NULL) {
 800cdea:	4604      	mov	r4, r0
 800cdec:	b998      	cbnz	r0, 800ce16 <tcp_alloc+0x76>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cdee:	f016 0f80 	tst.w	r6, #128	; 0x80
 800cdf2:	bf0c      	ite	eq
 800cdf4:	4631      	moveq	r1, r6
 800cdf6:	217f      	movne	r1, #127	; 0x7f
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdf8:	4b29      	ldr	r3, [pc, #164]	; (800cea0 <tcp_alloc+0x100>)
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cdfa:	f8d5 e000 	ldr.w	lr, [r5]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d13c      	bne.n	800ce7e <tcp_alloc+0xde>
  if (inactive != NULL) {
 800ce04:	b114      	cbz	r4, 800ce0c <tcp_alloc+0x6c>
    tcp_abort(inactive);
 800ce06:	4620      	mov	r0, r4
 800ce08:	f7ff ff82 	bl	800cd10 <tcp_abort>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ce0c:	2001      	movs	r0, #1
 800ce0e:	f7fe fca9 	bl	800b764 <memp_malloc>
  if (pcb != NULL) {
 800ce12:	4604      	mov	r4, r0
 800ce14:	b348      	cbz	r0, 800ce6a <tcp_alloc+0xca>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800ce16:	2298      	movs	r2, #152	; 0x98
 800ce18:	2100      	movs	r1, #0
 800ce1a:	4620      	mov	r0, r4
 800ce1c:	f002 fd86 	bl	800f92c <memset>
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800ce20:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800ce24:	8562      	strh	r2, [r4, #42]	; 0x2a
 800ce26:	8522      	strh	r2, [r4, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800ce28:	22ff      	movs	r2, #255	; 0xff
 800ce2a:	72a2      	strb	r2, [r4, #10]
    pcb->mss = INITIAL_MSS;
 800ce2c:	f44f 7206 	mov.w	r2, #536	; 0x218
 800ce30:	8662      	strh	r2, [r4, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800ce32:	2206      	movs	r2, #6
 800ce34:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800ce38:	87e2      	strh	r2, [r4, #62]	; 0x3e
    pcb->rtime = -1;
 800ce3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ce3e:	8622      	strh	r2, [r4, #48]	; 0x30
    pcb->cwnd = 1;
 800ce40:	2201      	movs	r2, #1
    pcb->snd_buf = TCP_SND_BUF;
 800ce42:	f44f 6386 	mov.w	r3, #1072	; 0x430
    pcb->cwnd = 1;
 800ce46:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800ce4a:	682a      	ldr	r2, [r5, #0]
    pcb->snd_buf = TCP_SND_BUF;
 800ce4c:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    pcb->tmr = tcp_ticks;
 800ce50:	6222      	str	r2, [r4, #32]
    pcb->ssthresh = TCP_SND_BUF;
 800ce52:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    pcb->last_timer = tcp_timer_ctr;
 800ce56:	4a13      	ldr	r2, [pc, #76]	; (800cea4 <tcp_alloc+0x104>)
    pcb->recv = tcp_recv_null;
 800ce58:	4b13      	ldr	r3, [pc, #76]	; (800cea8 <tcp_alloc+0x108>)
    pcb->last_timer = tcp_timer_ctr;
 800ce5a:	7812      	ldrb	r2, [r2, #0]
    pcb->recv = tcp_recv_null;
 800ce5c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800ce60:	4b12      	ldr	r3, [pc, #72]	; (800ceac <tcp_alloc+0x10c>)
    pcb->prio = prio;
 800ce62:	7566      	strb	r6, [r4, #21]
    pcb->last_timer = tcp_timer_ctr;
 800ce64:	7762      	strb	r2, [r4, #29]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800ce66:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
}
 800ce6a:	4620      	mov	r0, r4
 800ce6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ce6e:	6a1a      	ldr	r2, [r3, #32]
 800ce70:	1a82      	subs	r2, r0, r2
 800ce72:	428a      	cmp	r2, r1
 800ce74:	bf24      	itt	cs
 800ce76:	461c      	movcs	r4, r3
 800ce78:	4611      	movcs	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce7a:	68db      	ldr	r3, [r3, #12]
 800ce7c:	e79c      	b.n	800cdb8 <tcp_alloc+0x18>
    if (pcb->prio <= mprio &&
 800ce7e:	7d5f      	ldrb	r7, [r3, #21]
 800ce80:	428f      	cmp	r7, r1
 800ce82:	d807      	bhi.n	800ce94 <tcp_alloc+0xf4>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ce84:	6a1a      	ldr	r2, [r3, #32]
 800ce86:	ebae 0202 	sub.w	r2, lr, r2
    if (pcb->prio <= mprio &&
 800ce8a:	4282      	cmp	r2, r0
 800ce8c:	bf22      	ittt	cs
 800ce8e:	4639      	movcs	r1, r7
 800ce90:	4610      	movcs	r0, r2
 800ce92:	461c      	movcs	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce94:	68db      	ldr	r3, [r3, #12]
 800ce96:	e7b3      	b.n	800ce00 <tcp_alloc+0x60>
 800ce98:	20013308 	.word	0x20013308
 800ce9c:	20013314 	.word	0x20013314
 800cea0:	20013304 	.word	0x20013304
 800cea4:	2000bf36 	.word	0x2000bf36
 800cea8:	0800caf5 	.word	0x0800caf5
 800ceac:	006ddd00 	.word	0x006ddd00

0800ceb0 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 800ceb0:	2040      	movs	r0, #64	; 0x40
 800ceb2:	f7ff bf75 	b.w	800cda0 <tcp_alloc>
	...

0800ceb8 <tcp_next_iss>:
  iss += tcp_ticks;       /* XXX */
 800ceb8:	4b03      	ldr	r3, [pc, #12]	; (800cec8 <tcp_next_iss+0x10>)
 800ceba:	4a04      	ldr	r2, [pc, #16]	; (800cecc <tcp_next_iss+0x14>)
 800cebc:	6818      	ldr	r0, [r3, #0]
 800cebe:	6812      	ldr	r2, [r2, #0]
 800cec0:	4410      	add	r0, r2
 800cec2:	6018      	str	r0, [r3, #0]
}
 800cec4:	4770      	bx	lr
 800cec6:	bf00      	nop
 800cec8:	20000018 	.word	0x20000018
 800cecc:	20013308 	.word	0x20013308

0800ced0 <tcp_eff_send_mss_impl>:
{
 800ced0:	b510      	push	{r4, lr}
 800ced2:	4604      	mov	r4, r0
  outif = ip_route(src, dest);
 800ced4:	4608      	mov	r0, r1
 800ced6:	f7fd fca7 	bl	800a828 <ip4_route>
    if (outif == NULL) {
 800ceda:	b130      	cbz	r0, 800ceea <tcp_eff_send_mss_impl+0x1a>
    mtu = outif->mtu;
 800cedc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
  if (mtu != 0) {
 800cede:	b123      	cbz	r3, 800ceea <tcp_eff_send_mss_impl+0x1a>
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 800cee0:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	429c      	cmp	r4, r3
 800cee6:	bf28      	it	cs
 800cee8:	461c      	movcs	r4, r3
}
 800ceea:	4620      	mov	r0, r4
 800ceec:	bd10      	pop	{r4, pc}
	...

0800cef0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800cef0:	b538      	push	{r3, r4, r5, lr}
 800cef2:	460d      	mov	r5, r1
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 800cef4:	4604      	mov	r4, r0
 800cef6:	b180      	cbz	r0, 800cf1a <tcp_netif_ip_addr_changed+0x2a>
 800cef8:	6803      	ldr	r3, [r0, #0]
 800cefa:	b173      	cbz	r3, 800cf1a <tcp_netif_ip_addr_changed+0x2a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800cefc:	4b0c      	ldr	r3, [pc, #48]	; (800cf30 <tcp_netif_ip_addr_changed+0x40>)
 800cefe:	6819      	ldr	r1, [r3, #0]
 800cf00:	f7ff ff10 	bl	800cd24 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800cf04:	4b0b      	ldr	r3, [pc, #44]	; (800cf34 <tcp_netif_ip_addr_changed+0x44>)
 800cf06:	4620      	mov	r0, r4
 800cf08:	6819      	ldr	r1, [r3, #0]
 800cf0a:	f7ff ff0b 	bl	800cd24 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800cf0e:	b125      	cbz	r5, 800cf1a <tcp_netif_ip_addr_changed+0x2a>
 800cf10:	682b      	ldr	r3, [r5, #0]
 800cf12:	b113      	cbz	r3, 800cf1a <tcp_netif_ip_addr_changed+0x2a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 800cf14:	4b08      	ldr	r3, [pc, #32]	; (800cf38 <tcp_netif_ip_addr_changed+0x48>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	b903      	cbnz	r3, 800cf1c <tcp_netif_ip_addr_changed+0x2c>
 800cf1a:	bd38      	pop	{r3, r4, r5, pc}
        next = lpcb->next;
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800cf1c:	6818      	ldr	r0, [r3, #0]
 800cf1e:	6821      	ldr	r1, [r4, #0]
        next = lpcb->next;
 800cf20:	68da      	ldr	r2, [r3, #12]
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800cf22:	4288      	cmp	r0, r1
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800cf24:	bf04      	itt	eq
 800cf26:	6829      	ldreq	r1, [r5, #0]
 800cf28:	6019      	streq	r1, [r3, #0]
{
 800cf2a:	4613      	mov	r3, r2
 800cf2c:	e7f4      	b.n	800cf18 <tcp_netif_ip_addr_changed+0x28>
 800cf2e:	bf00      	nop
 800cf30:	20013304 	.word	0x20013304
 800cf34:	20013310 	.word	0x20013310
 800cf38:	2001330c 	.word	0x2001330c

0800cf3c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800cf3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800cf40:	68c3      	ldr	r3, [r0, #12]
{
 800cf42:	4605      	mov	r5, r0
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800cf44:	8998      	ldrh	r0, [r3, #12]
{
 800cf46:	460c      	mov	r4, r1
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800cf48:	f7fc ffea 	bl	8009f20 <lwip_htons>
 800cf4c:	07c2      	lsls	r2, r0, #31
 800cf4e:	d415      	bmi.n	800cf7c <tcp_oos_insert_segment+0x40>
    next = NULL;
  } else {
    /* delete some following segments
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
 800cf50:	4e18      	ldr	r6, [pc, #96]	; (800cfb4 <tcp_oos_insert_segment+0x78>)
    while (next &&
 800cf52:	b1bc      	cbz	r4, 800cf84 <tcp_oos_insert_segment+0x48>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800cf54:	68e7      	ldr	r7, [r4, #12]
 800cf56:	6830      	ldr	r0, [r6, #0]
 800cf58:	892b      	ldrh	r3, [r5, #8]
 800cf5a:	6879      	ldr	r1, [r7, #4]
 800cf5c:	8922      	ldrh	r2, [r4, #8]
 800cf5e:	4403      	add	r3, r0
 800cf60:	440a      	add	r2, r1
 800cf62:	1a9a      	subs	r2, r3, r2
    while (next &&
 800cf64:	2a00      	cmp	r2, #0
 800cf66:	da10      	bge.n	800cf8a <tcp_oos_insert_segment+0x4e>
      old_seg = next;
      next = next->next;
      tcp_seg_free(old_seg);
    }
    if (next &&
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800cf68:	1a5b      	subs	r3, r3, r1
    if (next &&
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	dd0a      	ble.n	800cf84 <tcp_oos_insert_segment+0x48>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800cf6e:	1a09      	subs	r1, r1, r0
 800cf70:	b289      	uxth	r1, r1
 800cf72:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800cf74:	6868      	ldr	r0, [r5, #4]
 800cf76:	f7fe ff1b 	bl	800bdb0 <pbuf_realloc>
 800cf7a:	e003      	b.n	800cf84 <tcp_oos_insert_segment+0x48>
    tcp_segs_free(next);
 800cf7c:	4620      	mov	r0, r4
 800cf7e:	f7ff fa2f 	bl	800c3e0 <tcp_segs_free>
    next = NULL;
 800cf82:	2400      	movs	r4, #0
    }
  }
  cseg->next = next;
 800cf84:	602c      	str	r4, [r5, #0]
}
 800cf86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800cf8a:	89b8      	ldrh	r0, [r7, #12]
 800cf8c:	f7fc ffc8 	bl	8009f20 <lwip_htons>
 800cf90:	07c3      	lsls	r3, r0, #31
 800cf92:	d509      	bpl.n	800cfa8 <tcp_oos_insert_segment+0x6c>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800cf94:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800cf98:	2001      	movs	r0, #1
 800cf9a:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 800cf9e:	f7fc ffbf 	bl	8009f20 <lwip_htons>
 800cfa2:	4338      	orrs	r0, r7
 800cfa4:	f8a8 000c 	strh.w	r0, [r8, #12]
      next = next->next;
 800cfa8:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800cfaa:	4620      	mov	r0, r4
 800cfac:	f7ff fa0a 	bl	800c3c4 <tcp_seg_free>
      next = next->next;
 800cfb0:	463c      	mov	r4, r7
 800cfb2:	e7ce      	b.n	800cf52 <tcp_oos_insert_segment+0x16>
 800cfb4:	2000bf5c 	.word	0x2000bf5c

0800cfb8 <tcp_receive>:
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800cfb8:	7d03      	ldrb	r3, [r0, #20]
{
 800cfba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800cfbe:	2b03      	cmp	r3, #3
{
 800cfc0:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800cfc2:	d806      	bhi.n	800cfd2 <tcp_receive+0x1a>
 800cfc4:	4b88      	ldr	r3, [pc, #544]	; (800d1e8 <tcp_receive+0x230>)
 800cfc6:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800cfca:	4988      	ldr	r1, [pc, #544]	; (800d1ec <tcp_receive+0x234>)
 800cfcc:	4888      	ldr	r0, [pc, #544]	; (800d1f0 <tcp_receive+0x238>)
 800cfce:	f002 fcb5 	bl	800f93c <iprintf>

  if (flags & TCP_ACK) {
 800cfd2:	4b88      	ldr	r3, [pc, #544]	; (800d1f4 <tcp_receive+0x23c>)
 800cfd4:	4e88      	ldr	r6, [pc, #544]	; (800d1f8 <tcp_receive+0x240>)
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	f013 0f10 	tst.w	r3, #16
 800cfdc:	f000 817e 	beq.w	800d2dc <tcp_receive+0x324>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800cfe0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800cfe2:	6830      	ldr	r0, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800cfe4:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800cfe8:	1a1d      	subs	r5, r3, r0
 800cfea:	2d00      	cmp	r5, #0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800cfec:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800cfee:	4d83      	ldr	r5, [pc, #524]	; (800d1fc <tcp_receive+0x244>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800cff0:	db0d      	blt.n	800d00e <tcp_receive+0x56>
 800cff2:	4283      	cmp	r3, r0
 800cff4:	d103      	bne.n	800cffe <tcp_receive+0x46>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800cff6:	682b      	ldr	r3, [r5, #0]
 800cff8:	1acb      	subs	r3, r1, r3
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	db07      	blt.n	800d00e <tcp_receive+0x56>
 800cffe:	682b      	ldr	r3, [r5, #0]
 800d000:	4299      	cmp	r1, r3
 800d002:	d11c      	bne.n	800d03e <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800d004:	4b7e      	ldr	r3, [pc, #504]	; (800d200 <tcp_receive+0x248>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	89db      	ldrh	r3, [r3, #14]
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d917      	bls.n	800d03e <tcp_receive+0x86>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d00e:	4b7c      	ldr	r3, [pc, #496]	; (800d200 <tcp_receive+0x248>)
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d010:	f8b4 e05e 	ldrh.w	lr, [r4, #94]	; 0x5e
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	89df      	ldrh	r7, [r3, #14]
        pcb->snd_wnd_max = pcb->snd_wnd;
      }
      pcb->snd_wl1 = seqno;
 800d018:	6520      	str	r0, [r4, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 800d01a:	6828      	ldr	r0, [r5, #0]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800d01c:	45be      	cmp	lr, r7
      pcb->snd_wl2 = ackno;
 800d01e:	6560      	str	r0, [r4, #84]	; 0x54
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800d020:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d024:	bf38      	it	cc
 800d026:	f8a4 705e 	strhcc.w	r7, [r4, #94]	; 0x5e
 800d02a:	f894 0095 	ldrb.w	r0, [r4, #149]	; 0x95
      if (pcb->snd_wnd == 0) {
 800d02e:	2f00      	cmp	r7, #0
 800d030:	d13c      	bne.n	800d0ac <tcp_receive+0xf4>
        if (pcb->persist_backoff == 0) {
 800d032:	b920      	cbnz	r0, 800d03e <tcp_receive+0x86>
          /* start persist timer */
          pcb->persist_cnt = 0;
          pcb->persist_backoff = 1;
 800d034:	2301      	movs	r3, #1
          pcb->persist_cnt = 0;
 800d036:	f884 7094 	strb.w	r7, [r4, #148]	; 0x94
        }
      } else if (pcb->persist_backoff > 0) {
        /* stop persist timer */
          pcb->persist_backoff = 0;
 800d03a:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800d03e:	682b      	ldr	r3, [r5, #0]
 800d040:	f8d4 e044 	ldr.w	lr, [r4, #68]	; 0x44
 800d044:	4f6f      	ldr	r7, [pc, #444]	; (800d204 <tcp_receive+0x24c>)
 800d046:	eba3 000e 	sub.w	r0, r3, lr
 800d04a:	2800      	cmp	r0, #0
 800d04c:	dc37      	bgt.n	800d0be <tcp_receive+0x106>
      /* Clause 2 */
      if (tcplen == 0) {
 800d04e:	486e      	ldr	r0, [pc, #440]	; (800d208 <tcp_receive+0x250>)
 800d050:	8800      	ldrh	r0, [r0, #0]
 800d052:	2800      	cmp	r0, #0
 800d054:	f040 8473 	bne.w	800d93e <tcp_receive+0x986>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800d058:	440a      	add	r2, r1
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800d05a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d05c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800d060:	4401      	add	r1, r0
 800d062:	428a      	cmp	r2, r1
 800d064:	f040 846b 	bne.w	800d93e <tcp_receive+0x986>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800d068:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 800d06c:	2a00      	cmp	r2, #0
 800d06e:	f2c0 8466 	blt.w	800d93e <tcp_receive+0x986>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800d072:	4573      	cmp	r3, lr
 800d074:	f040 8463 	bne.w	800d93e <tcp_receive+0x986>
              found_dupack = 1;
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800d078:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d07c:	1c53      	adds	r3, r2, #1
 800d07e:	b2db      	uxtb	r3, r3
 800d080:	429a      	cmp	r2, r3
                ++pcb->dupacks;
 800d082:	bf38      	it	cc
 800d084:	f884 3043 	strbcc.w	r3, [r4, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800d088:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d08c:	2b03      	cmp	r3, #3
 800d08e:	d911      	bls.n	800d0b4 <tcp_receive+0xfc>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800d090:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800d094:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800d096:	4413      	add	r3, r2
 800d098:	b29b      	uxth	r3, r3
 800d09a:	429a      	cmp	r2, r3
 800d09c:	d201      	bcs.n	800d0a2 <tcp_receive+0xea>
                  pcb->cwnd += pcb->mss;
 800d09e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      if (pcb->unsent == NULL) {
        pcb->unsent_oversize = 0;
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d0a2:	f8df a144 	ldr.w	sl, [pc, #324]	; 800d1e8 <tcp_receive+0x230>
 800d0a6:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800d1f0 <tcp_receive+0x238>
 800d0aa:	e10a      	b.n	800d2c2 <tcp_receive+0x30a>
      } else if (pcb->persist_backoff > 0) {
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d0c6      	beq.n	800d03e <tcp_receive+0x86>
          pcb->persist_backoff = 0;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	e7c2      	b.n	800d03a <tcp_receive+0x82>
              } else if (pcb->dupacks == 3) {
 800d0b4:	d1f5      	bne.n	800d0a2 <tcp_receive+0xea>
                tcp_rexmit_fast(pcb);
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	f002 f84b 	bl	800f152 <tcp_rexmit_fast>
 800d0bc:	e7f1      	b.n	800d0a2 <tcp_receive+0xea>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800d0be:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800d0c0:	1a9a      	subs	r2, r3, r2
 800d0c2:	2a00      	cmp	r2, #0
 800d0c4:	f300 808c 	bgt.w	800d1e0 <tcp_receive+0x228>
      if (pcb->flags & TF_INFR) {
 800d0c8:	7ea2      	ldrb	r2, [r4, #26]
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800d0ca:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      if (pcb->flags & TF_INFR) {
 800d0ce:	0751      	lsls	r1, r2, #29
      pcb->nrtx = 0;
 800d0d0:	f04f 0100 	mov.w	r1, #0
        pcb->flags &= ~TF_INFR;
 800d0d4:	bf42      	ittt	mi
 800d0d6:	f022 0204 	bicmi.w	r2, r2, #4
 800d0da:	76a2      	strbmi	r2, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800d0dc:	f8b4 204a 	ldrhmi.w	r2, [r4, #74]	; 0x4a
      pcb->lastack = ackno;
 800d0e0:	6463      	str	r3, [r4, #68]	; 0x44
        pcb->cwnd = pcb->ssthresh;
 800d0e2:	bf48      	it	mi
 800d0e4:	f8a4 2048 	strhmi.w	r2, [r4, #72]	; 0x48
      if (pcb->state >= ESTABLISHED) {
 800d0e8:	7d23      	ldrb	r3, [r4, #20]
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800d0ea:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      if (pcb->state >= ESTABLISHED) {
 800d0ec:	2b03      	cmp	r3, #3
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800d0ee:	eb02 02e0 	add.w	r2, r2, r0, asr #3
      pcb->nrtx = 0;
 800d0f2:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800d0f6:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 800d0fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 800d0fe:	d90f      	bls.n	800d120 <tcp_receive+0x168>
        if (pcb->cwnd < pcb->ssthresh) {
 800d100:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800d104:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 800d108:	4293      	cmp	r3, r2
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 800d10a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 800d10c:	bf9c      	itt	ls
 800d10e:	435b      	mulls	r3, r3
 800d110:	fb93 f3f2 	sdivls	r3, r3, r2
 800d114:	4413      	add	r3, r2
 800d116:	b29b      	uxth	r3, r3
          if (new_cwnd > pcb->cwnd) {
 800d118:	429a      	cmp	r2, r3
            pcb->cwnd = new_cwnd;
 800d11a:	bf38      	it	cc
 800d11c:	f8a4 3048 	strhcc.w	r3, [r4, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d120:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800d1e8 <tcp_receive+0x230>
 800d124:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d1f0 <tcp_receive+0x238>
      while (pcb->unacked != NULL &&
 800d128:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d12a:	b943      	cbnz	r3, 800d13e <tcp_receive+0x186>
      if (pcb->unacked == NULL) {
 800d12c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d12e:	2300      	movs	r3, #0
 800d130:	2a00      	cmp	r2, #0
 800d132:	d153      	bne.n	800d1dc <tcp_receive+0x224>
        pcb->rtime = -1;
 800d134:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d138:	8622      	strh	r2, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 800d13a:	76e3      	strb	r3, [r4, #27]
 800d13c:	e7b1      	b.n	800d0a2 <tcp_receive+0xea>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 800d13e:	68db      	ldr	r3, [r3, #12]
 800d140:	6858      	ldr	r0, [r3, #4]
 800d142:	f7fc fef0 	bl	8009f26 <lwip_htonl>
 800d146:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d148:	4683      	mov	fp, r0
 800d14a:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 800d14e:	68db      	ldr	r3, [r3, #12]
 800d150:	8998      	ldrh	r0, [r3, #12]
 800d152:	f7fc fee5 	bl	8009f20 <lwip_htons>
 800d156:	f010 0003 	ands.w	r0, r0, #3
 800d15a:	bf18      	it	ne
 800d15c:	2001      	movne	r0, #1
 800d15e:	682b      	ldr	r3, [r5, #0]
 800d160:	eba8 0803 	sub.w	r8, r8, r3
 800d164:	44d8      	add	r8, fp
 800d166:	4480      	add	r8, r0
      while (pcb->unacked != NULL &&
 800d168:	f1b8 0f00 	cmp.w	r8, #0
 800d16c:	dcde      	bgt.n	800d12c <tcp_receive+0x174>
        next = pcb->unacked;
 800d16e:	f8d4 806c 	ldr.w	r8, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d172:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
        pcb->unacked = pcb->unacked->next;
 800d176:	f8d8 3000 	ldr.w	r3, [r8]
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d17a:	f8d8 0004 	ldr.w	r0, [r8, #4]
        pcb->unacked = pcb->unacked->next;
 800d17e:	66e3      	str	r3, [r4, #108]	; 0x6c
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d180:	f7fe fe86 	bl	800be90 <pbuf_clen>
 800d184:	4583      	cmp	fp, r0
 800d186:	d206      	bcs.n	800d196 <tcp_receive+0x1de>
 800d188:	464b      	mov	r3, r9
 800d18a:	f240 429e 	movw	r2, #1182	; 0x49e
 800d18e:	491f      	ldr	r1, [pc, #124]	; (800d20c <tcp_receive+0x254>)
 800d190:	4650      	mov	r0, sl
 800d192:	f002 fbd3 	bl	800f93c <iprintf>
        pcb->snd_queuelen -= pbuf_clen(next->p);
 800d196:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d19a:	f7fe fe79 	bl	800be90 <pbuf_clen>
 800d19e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
        recv_acked += next->len;
 800d1a2:	883a      	ldrh	r2, [r7, #0]
        pcb->snd_queuelen -= pbuf_clen(next->p);
 800d1a4:	1a18      	subs	r0, r3, r0
        recv_acked += next->len;
 800d1a6:	f8b8 3008 	ldrh.w	r3, [r8, #8]
        pcb->snd_queuelen -= pbuf_clen(next->p);
 800d1aa:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
        recv_acked += next->len;
 800d1ae:	4413      	add	r3, r2
        tcp_seg_free(next);
 800d1b0:	4640      	mov	r0, r8
        recv_acked += next->len;
 800d1b2:	803b      	strh	r3, [r7, #0]
        tcp_seg_free(next);
 800d1b4:	f7ff f906 	bl	800c3c4 <tcp_seg_free>
        if (pcb->snd_queuelen != 0) {
 800d1b8:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d0b3      	beq.n	800d128 <tcp_receive+0x170>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 800d1c0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d1b0      	bne.n	800d128 <tcp_receive+0x170>
 800d1c6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d1ad      	bne.n	800d128 <tcp_receive+0x170>
 800d1cc:	464b      	mov	r3, r9
 800d1ce:	f240 42a7 	movw	r2, #1191	; 0x4a7
 800d1d2:	490f      	ldr	r1, [pc, #60]	; (800d210 <tcp_receive+0x258>)
 800d1d4:	4650      	mov	r0, sl
 800d1d6:	f002 fbb1 	bl	800f93c <iprintf>
 800d1da:	e7a5      	b.n	800d128 <tcp_receive+0x170>
        pcb->rtime = 0;
 800d1dc:	8623      	strh	r3, [r4, #48]	; 0x30
 800d1de:	e7ac      	b.n	800d13a <tcp_receive+0x182>
      tcp_send_empty_ack(pcb);
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f001 fd65 	bl	800ecb0 <tcp_send_empty_ack>
 800d1e6:	e75c      	b.n	800d0a2 <tcp_receive+0xea>
 800d1e8:	080135c0 	.word	0x080135c0
 800d1ec:	080135f2 	.word	0x080135f2
 800d1f0:	0801243d 	.word	0x0801243d
 800d1f4:	2000bf3c 	.word	0x2000bf3c
 800d1f8:	2000bf5c 	.word	0x2000bf5c
 800d1fc:	2000bf38 	.word	0x2000bf38
 800d200:	2000bf64 	.word	0x2000bf64
 800d204:	2000bf50 	.word	0x2000bf50
 800d208:	2000bf72 	.word	0x2000bf72
 800d20c:	0801360b 	.word	0x0801360b
 800d210:	08013633 	.word	0x08013633
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800d214:	682a      	ldr	r2, [r5, #0]
 800d216:	68db      	ldr	r3, [r3, #12]
 800d218:	9201      	str	r2, [sp, #4]
 800d21a:	6858      	ldr	r0, [r3, #4]
 800d21c:	f7fc fe83 	bl	8009f26 <lwip_htonl>
 800d220:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800d222:	4683      	mov	fp, r0
 800d224:	f8b3 8008 	ldrh.w	r8, [r3, #8]
 800d228:	68db      	ldr	r3, [r3, #12]
 800d22a:	8998      	ldrh	r0, [r3, #12]
 800d22c:	f7fc fe78 	bl	8009f20 <lwip_htons>
 800d230:	f010 0003 	ands.w	r0, r0, #3
 800d234:	bf18      	it	ne
 800d236:	2001      	movne	r0, #1
 800d238:	9a01      	ldr	r2, [sp, #4]
 800d23a:	eba2 0808 	sub.w	r8, r2, r8
 800d23e:	eba8 080b 	sub.w	r8, r8, fp
 800d242:	eba8 0800 	sub.w	r8, r8, r0
    while (pcb->unsent != NULL &&
 800d246:	f1b8 0f00 	cmp.w	r8, #0
 800d24a:	db3d      	blt.n	800d2c8 <tcp_receive+0x310>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 800d24c:	682b      	ldr	r3, [r5, #0]
 800d24e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800d250:	1a9b      	subs	r3, r3, r2
 800d252:	2b00      	cmp	r3, #0
 800d254:	dc38      	bgt.n	800d2c8 <tcp_receive+0x310>
      next = pcb->unsent;
 800d256:	f8d4 8068 	ldr.w	r8, [r4, #104]	; 0x68
      pcb->unsent = pcb->unsent->next;
 800d25a:	f8d8 3000 	ldr.w	r3, [r8]
 800d25e:	66a3      	str	r3, [r4, #104]	; 0x68
      if (pcb->unsent == NULL) {
 800d260:	b90b      	cbnz	r3, 800d266 <tcp_receive+0x2ae>
        pcb->unsent_oversize = 0;
 800d262:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 800d266:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d26a:	f8b4 b062 	ldrh.w	fp, [r4, #98]	; 0x62
 800d26e:	f7fe fe0f 	bl	800be90 <pbuf_clen>
 800d272:	4583      	cmp	fp, r0
 800d274:	d206      	bcs.n	800d284 <tcp_receive+0x2cc>
 800d276:	4653      	mov	r3, sl
 800d278:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800d27c:	49ba      	ldr	r1, [pc, #744]	; (800d568 <tcp_receive+0x5b0>)
 800d27e:	4648      	mov	r0, r9
 800d280:	f002 fb5c 	bl	800f93c <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800d284:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d288:	f7fe fe02 	bl	800be90 <pbuf_clen>
 800d28c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      recv_acked += next->len;
 800d290:	883a      	ldrh	r2, [r7, #0]
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800d292:	1a18      	subs	r0, r3, r0
      recv_acked += next->len;
 800d294:	f8b8 3008 	ldrh.w	r3, [r8, #8]
      pcb->snd_queuelen -= pbuf_clen(next->p);
 800d298:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
      recv_acked += next->len;
 800d29c:	4413      	add	r3, r2
      tcp_seg_free(next);
 800d29e:	4640      	mov	r0, r8
      recv_acked += next->len;
 800d2a0:	803b      	strh	r3, [r7, #0]
      tcp_seg_free(next);
 800d2a2:	f7ff f88f 	bl	800c3c4 <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 800d2a6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800d2aa:	b153      	cbz	r3, 800d2c2 <tcp_receive+0x30a>
        LWIP_ASSERT("tcp_receive: valid queue length",
 800d2ac:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d2ae:	b943      	cbnz	r3, 800d2c2 <tcp_receive+0x30a>
 800d2b0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800d2b2:	b933      	cbnz	r3, 800d2c2 <tcp_receive+0x30a>
 800d2b4:	4653      	mov	r3, sl
 800d2b6:	f240 42dd 	movw	r2, #1245	; 0x4dd
 800d2ba:	49ac      	ldr	r1, [pc, #688]	; (800d56c <tcp_receive+0x5b4>)
 800d2bc:	4648      	mov	r0, r9
 800d2be:	f002 fb3d 	bl	800f93c <iprintf>
    while (pcb->unsent != NULL &&
 800d2c2:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d1a5      	bne.n	800d214 <tcp_receive+0x25c>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 800d2c8:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 800d2cc:	883a      	ldrh	r2, [r7, #0]
 800d2ce:	4413      	add	r3, r2
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d2d0:	6b62      	ldr	r2, [r4, #52]	; 0x34
    pcb->snd_buf += recv_acked;
 800d2d2:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d2d6:	2a00      	cmp	r2, #0
 800d2d8:	f040 8119 	bne.w	800d50e <tcp_receive+0x556>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800d2dc:	4fa4      	ldr	r7, [pc, #656]	; (800d570 <tcp_receive+0x5b8>)
 800d2de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d2e0:	8838      	ldrh	r0, [r7, #0]
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	f000 831e 	beq.w	800d924 <tcp_receive+0x96c>
 800d2e8:	7d23      	ldrb	r3, [r4, #20]
 800d2ea:	2b06      	cmp	r3, #6
 800d2ec:	f200 831a 	bhi.w	800d924 <tcp_receive+0x96c>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800d2f0:	6833      	ldr	r3, [r6, #0]
 800d2f2:	1ad5      	subs	r5, r2, r3
 800d2f4:	2d01      	cmp	r5, #1
 800d2f6:	f100 815c 	bmi.w	800d5b2 <tcp_receive+0x5fa>
 800d2fa:	f1c3 0101 	rsb	r1, r3, #1
 800d2fe:	1a09      	subs	r1, r1, r0
 800d300:	4411      	add	r1, r2
 800d302:	2900      	cmp	r1, #0
 800d304:	f300 8155 	bgt.w	800d5b2 <tcp_receive+0x5fa>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800d308:	4b9a      	ldr	r3, [pc, #616]	; (800d574 <tcp_receive+0x5bc>)
      off = pcb->rcv_nxt - seqno;
 800d30a:	46aa      	mov	sl, r5
      struct pbuf *p = inseg.p;
 800d30c:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800d310:	4698      	mov	r8, r3
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800d312:	f1b9 0f00 	cmp.w	r9, #0
 800d316:	d106      	bne.n	800d326 <tcp_receive+0x36e>
 800d318:	4b97      	ldr	r3, [pc, #604]	; (800d578 <tcp_receive+0x5c0>)
 800d31a:	f240 523c 	movw	r2, #1340	; 0x53c
 800d31e:	4997      	ldr	r1, [pc, #604]	; (800d57c <tcp_receive+0x5c4>)
 800d320:	4897      	ldr	r0, [pc, #604]	; (800d580 <tcp_receive+0x5c8>)
 800d322:	f002 fb0b 	bl	800f93c <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 800d326:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 800d32a:	429d      	cmp	r5, r3
 800d32c:	dd06      	ble.n	800d33c <tcp_receive+0x384>
 800d32e:	4b92      	ldr	r3, [pc, #584]	; (800d578 <tcp_receive+0x5c0>)
 800d330:	f240 523d 	movw	r2, #1341	; 0x53d
 800d334:	4993      	ldr	r1, [pc, #588]	; (800d584 <tcp_receive+0x5cc>)
 800d336:	4892      	ldr	r0, [pc, #584]	; (800d580 <tcp_receive+0x5c8>)
 800d338:	f002 fb00 	bl	800f93c <iprintf>
      if (inseg.p->len < off) {
 800d33c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d340:	8943      	ldrh	r3, [r0, #10]
 800d342:	429d      	cmp	r5, r3
 800d344:	f340 812a 	ble.w	800d59c <tcp_receive+0x5e4>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800d348:	8903      	ldrh	r3, [r0, #8]
 800d34a:	429d      	cmp	r5, r3
 800d34c:	dd06      	ble.n	800d35c <tcp_receive+0x3a4>
 800d34e:	4b8a      	ldr	r3, [pc, #552]	; (800d578 <tcp_receive+0x5c0>)
 800d350:	f240 523f 	movw	r2, #1343	; 0x53f
 800d354:	498c      	ldr	r1, [pc, #560]	; (800d588 <tcp_receive+0x5d0>)
 800d356:	488a      	ldr	r0, [pc, #552]	; (800d580 <tcp_receive+0x5c8>)
 800d358:	f002 faf0 	bl	800f93c <iprintf>
          off -= p->len;
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
          p->len = 0;
 800d35c:	2200      	movs	r2, #0
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800d35e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d362:	8919      	ldrh	r1, [r3, #8]
 800d364:	1b4d      	subs	r5, r1, r5
 800d366:	b2ad      	uxth	r5, r5
        while (p->len < off) {
 800d368:	f8b9 300a 	ldrh.w	r3, [r9, #10]
 800d36c:	459a      	cmp	sl, r3
 800d36e:	f300 80f2 	bgt.w	800d556 <tcp_receive+0x59e>
          p = p->next;
        }
        if (pbuf_header(p, (s16_t)-off)) {
 800d372:	f1ca 0100 	rsb	r1, sl, #0
 800d376:	b209      	sxth	r1, r1
 800d378:	4648      	mov	r0, r9
 800d37a:	f7fe fbcd 	bl	800bb18 <pbuf_header>
 800d37e:	b130      	cbz	r0, 800d38e <tcp_receive+0x3d6>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800d380:	f240 524c 	movw	r2, #1356	; 0x54c
 800d384:	4b7c      	ldr	r3, [pc, #496]	; (800d578 <tcp_receive+0x5c0>)
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 800d386:	4981      	ldr	r1, [pc, #516]	; (800d58c <tcp_receive+0x5d4>)
 800d388:	487d      	ldr	r0, [pc, #500]	; (800d580 <tcp_receive+0x5c8>)
 800d38a:	f002 fad7 	bl	800f93c <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 800d38e:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 800d392:	6833      	ldr	r3, [r6, #0]
 800d394:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d396:	440b      	add	r3, r1
 800d398:	1a9b      	subs	r3, r3, r2
 800d39a:	f8a8 3008 	strh.w	r3, [r8, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800d39e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d3a2:	6032      	str	r2, [r6, #0]
 800d3a4:	605a      	str	r2, [r3, #4]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d3a6:	6831      	ldr	r1, [r6, #0]
 800d3a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d3aa:	1a8b      	subs	r3, r1, r2
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f2c0 82b3 	blt.w	800d918 <tcp_receive+0x960>
 800d3b2:	1c4b      	adds	r3, r1, #1
 800d3b4:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 800d3b6:	1a9b      	subs	r3, r3, r2
 800d3b8:	1a1b      	subs	r3, r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f300 82ac 	bgt.w	800d918 <tcp_receive+0x960>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800d3c0:	4291      	cmp	r1, r2
 800d3c2:	f040 81cb 	bne.w	800d75c <tcp_receive+0x7a4>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800d3c6:	4d6b      	ldr	r5, [pc, #428]	; (800d574 <tcp_receive+0x5bc>)
 800d3c8:	68eb      	ldr	r3, [r5, #12]
 800d3ca:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800d3ce:	8998      	ldrh	r0, [r3, #12]
 800d3d0:	f7fc fda6 	bl	8009f20 <lwip_htons>
 800d3d4:	f010 0003 	ands.w	r0, r0, #3
 800d3d8:	bf18      	it	ne
 800d3da:	2001      	movne	r0, #1

        if (tcplen > pcb->rcv_wnd) {
 800d3dc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 800d3de:	4440      	add	r0, r8
 800d3e0:	b280      	uxth	r0, r0
        if (tcplen > pcb->rcv_wnd) {
 800d3e2:	4283      	cmp	r3, r0
        tcplen = TCP_TCPLEN(&inseg);
 800d3e4:	8038      	strh	r0, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 800d3e6:	d242      	bcs.n	800d46e <tcp_receive+0x4b6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d3e8:	68eb      	ldr	r3, [r5, #12]
 800d3ea:	8998      	ldrh	r0, [r3, #12]
 800d3ec:	f7fc fd98 	bl	8009f20 <lwip_htons>
 800d3f0:	07c2      	lsls	r2, r0, #31
 800d3f2:	d510      	bpl.n	800d416 <tcp_receive+0x45e>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800d3f4:	f8d5 900c 	ldr.w	r9, [r5, #12]
 800d3f8:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 800d3fc:	4640      	mov	r0, r8
 800d3fe:	f7fc fd8f 	bl	8009f20 <lwip_htons>
 800d402:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800d406:	f7fc fd8b 	bl	8009f20 <lwip_htons>
 800d40a:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 800d40e:	ea40 0808 	orr.w	r8, r0, r8
 800d412:	f8a9 800c 	strh.w	r8, [r9, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800d416:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d418:	812b      	strh	r3, [r5, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d41a:	68eb      	ldr	r3, [r5, #12]
 800d41c:	8998      	ldrh	r0, [r3, #12]
 800d41e:	f7fc fd7f 	bl	8009f20 <lwip_htons>
 800d422:	0783      	lsls	r3, r0, #30
            inseg.len -= 1;
 800d424:	bf48      	it	mi
 800d426:	892b      	ldrhmi	r3, [r5, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800d428:	6868      	ldr	r0, [r5, #4]
            inseg.len -= 1;
 800d42a:	bf44      	itt	mi
 800d42c:	f103 33ff 	addmi.w	r3, r3, #4294967295
 800d430:	812b      	strhmi	r3, [r5, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800d432:	8929      	ldrh	r1, [r5, #8]
 800d434:	f7fe fcbc 	bl	800bdb0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800d438:	68eb      	ldr	r3, [r5, #12]
 800d43a:	f8b5 8008 	ldrh.w	r8, [r5, #8]
 800d43e:	8998      	ldrh	r0, [r3, #12]
 800d440:	f7fc fd6e 	bl	8009f20 <lwip_htons>
 800d444:	f010 0003 	ands.w	r0, r0, #3
 800d448:	bf18      	it	ne
 800d44a:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d44c:	6833      	ldr	r3, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 800d44e:	4440      	add	r0, r8
 800d450:	b280      	uxth	r0, r0
 800d452:	8038      	strh	r0, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d454:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d456:	4418      	add	r0, r3
 800d458:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d45a:	4413      	add	r3, r2
 800d45c:	4298      	cmp	r0, r3
 800d45e:	d006      	beq.n	800d46e <tcp_receive+0x4b6>
 800d460:	4b45      	ldr	r3, [pc, #276]	; (800d578 <tcp_receive+0x5c0>)
 800d462:	f240 527f 	movw	r2, #1407	; 0x57f
 800d466:	494a      	ldr	r1, [pc, #296]	; (800d590 <tcp_receive+0x5d8>)
 800d468:	4845      	ldr	r0, [pc, #276]	; (800d580 <tcp_receive+0x5c8>)
 800d46a:	f002 fa67 	bl	800f93c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800d46e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800d470:	2b00      	cmp	r3, #0
 800d472:	f000 80ad 	beq.w	800d5d0 <tcp_receive+0x618>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d476:	68eb      	ldr	r3, [r5, #12]
 800d478:	8998      	ldrh	r0, [r3, #12]
 800d47a:	f7fc fd51 	bl	8009f20 <lwip_htons>
 800d47e:	07c0      	lsls	r0, r0, #31
 800d480:	f100 80a3 	bmi.w	800d5ca <tcp_receive+0x612>
              struct tcp_seg *old_ooseq = pcb->ooseq;
              pcb->ooseq = pcb->ooseq->next;
              tcp_seg_free(old_ooseq);
            }
          } else {
            next = pcb->ooseq;
 800d484:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800d488:	f1b8 0f00 	cmp.w	r8, #0
 800d48c:	d03c      	beq.n	800d508 <tcp_receive+0x550>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800d48e:	f8d8 e00c 	ldr.w	lr, [r8, #12]
 800d492:	6830      	ldr	r0, [r6, #0]
 800d494:	883b      	ldrh	r3, [r7, #0]
 800d496:	f8de 2004 	ldr.w	r2, [lr, #4]
 800d49a:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 800d49e:	4403      	add	r3, r0
 800d4a0:	4411      	add	r1, r2
 800d4a2:	1a59      	subs	r1, r3, r1
            while (next &&
 800d4a4:	2900      	cmp	r1, #0
 800d4a6:	f280 80d1 	bge.w	800d64c <tcp_receive+0x694>
              tcp_seg_free(prev);
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
                TCP_SEQ_GT(seqno + tcplen,
 800d4aa:	1a9b      	subs	r3, r3, r2
            if (next &&
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	dd2b      	ble.n	800d508 <tcp_receive+0x550>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d4b0:	68eb      	ldr	r3, [r5, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800d4b2:	1a12      	subs	r2, r2, r0
 800d4b4:	812a      	strh	r2, [r5, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800d4b6:	8998      	ldrh	r0, [r3, #12]
 800d4b8:	f7fc fd32 	bl	8009f20 <lwip_htons>
 800d4bc:	0783      	lsls	r3, r0, #30
                inseg.len -= 1;
 800d4be:	bf48      	it	mi
 800d4c0:	892b      	ldrhmi	r3, [r5, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800d4c2:	6868      	ldr	r0, [r5, #4]
                inseg.len -= 1;
 800d4c4:	bf44      	itt	mi
 800d4c6:	f103 33ff 	addmi.w	r3, r3, #4294967295
 800d4ca:	812b      	strhmi	r3, [r5, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800d4cc:	8929      	ldrh	r1, [r5, #8]
 800d4ce:	f7fe fc6f 	bl	800bdb0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800d4d2:	68eb      	ldr	r3, [r5, #12]
 800d4d4:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 800d4d8:	8998      	ldrh	r0, [r3, #12]
 800d4da:	f7fc fd21 	bl	8009f20 <lwip_htons>
 800d4de:	f010 0003 	ands.w	r0, r0, #3
 800d4e2:	bf18      	it	ne
 800d4e4:	2001      	movne	r0, #1
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800d4e6:	6833      	ldr	r3, [r6, #0]
              tcplen = TCP_TCPLEN(&inseg);
 800d4e8:	4448      	add	r0, r9
 800d4ea:	b280      	uxth	r0, r0
 800d4ec:	8038      	strh	r0, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800d4ee:	4418      	add	r0, r3
 800d4f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d4f4:	685b      	ldr	r3, [r3, #4]
 800d4f6:	4298      	cmp	r0, r3
 800d4f8:	d006      	beq.n	800d508 <tcp_receive+0x550>
 800d4fa:	4b1f      	ldr	r3, [pc, #124]	; (800d578 <tcp_receive+0x5c0>)
 800d4fc:	f240 52af 	movw	r2, #1455	; 0x5af
 800d500:	4924      	ldr	r1, [pc, #144]	; (800d594 <tcp_receive+0x5dc>)
 800d502:	481f      	ldr	r0, [pc, #124]	; (800d580 <tcp_receive+0x5c8>)
 800d504:	f002 fa1a 	bl	800f93c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800d508:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
 800d50c:	e060      	b.n	800d5d0 <tcp_receive+0x618>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800d50e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d510:	6829      	ldr	r1, [r5, #0]
 800d512:	1a5b      	subs	r3, r3, r1
 800d514:	2b00      	cmp	r3, #0
 800d516:	f6bf aee1 	bge.w	800d2dc <tcp_receive+0x324>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d51a:	4b1f      	ldr	r3, [pc, #124]	; (800d598 <tcp_receive+0x5e0>)
      m = m - (pcb->sa >> 3);
 800d51c:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800d520:	6819      	ldr	r1, [r3, #0]
 800d522:	1a89      	subs	r1, r1, r2
      m = m - (pcb->sa >> 3);
 800d524:	eba1 01e0 	sub.w	r1, r1, r0, asr #3
 800d528:	b289      	uxth	r1, r1
 800d52a:	b20b      	sxth	r3, r1
      if (m < 0) {
 800d52c:	2b00      	cmp	r3, #0
      m = m - (pcb->sv >> 2);
 800d52e:	f9b4 203e 	ldrsh.w	r2, [r4, #62]	; 0x3e
      pcb->sa += m;
 800d532:	4408      	add	r0, r1
        m = -m;
 800d534:	bfbc      	itt	lt
 800d536:	4249      	neglt	r1, r1
 800d538:	b20b      	sxthlt	r3, r1
      pcb->sv += m;
 800d53a:	eba2 02a2 	sub.w	r2, r2, r2, asr #2
 800d53e:	4413      	add	r3, r2
      pcb->sa += m;
 800d540:	b200      	sxth	r0, r0
      pcb->sv += m;
 800d542:	b29b      	uxth	r3, r3
 800d544:	87e3      	strh	r3, [r4, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 800d546:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 800d54a:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->rttest = 0;
 800d54e:	2300      	movs	r3, #0
      pcb->sa += m;
 800d550:	87a0      	strh	r0, [r4, #60]	; 0x3c
      pcb->rttest = 0;
 800d552:	6363      	str	r3, [r4, #52]	; 0x34
 800d554:	e6c2      	b.n	800d2dc <tcp_receive+0x324>
          p->tot_len = new_tot_len;
 800d556:	f8a9 5008 	strh.w	r5, [r9, #8]
          p->len = 0;
 800d55a:	f8a9 200a 	strh.w	r2, [r9, #10]
          off -= p->len;
 800d55e:	ebaa 0a03 	sub.w	sl, sl, r3
          p = p->next;
 800d562:	f8d9 9000 	ldr.w	r9, [r9]
 800d566:	e6ff      	b.n	800d368 <tcp_receive+0x3b0>
 800d568:	0801360b 	.word	0x0801360b
 800d56c:	08013633 	.word	0x08013633
 800d570:	2000bf72 	.word	0x2000bf72
 800d574:	2000bf40 	.word	0x2000bf40
 800d578:	080135c0 	.word	0x080135c0
 800d57c:	08013653 	.word	0x08013653
 800d580:	0801243d 	.word	0x0801243d
 800d584:	08013663 	.word	0x08013663
 800d588:	08013672 	.word	0x08013672
 800d58c:	08013682 	.word	0x08013682
 800d590:	08013695 	.word	0x08013695
 800d594:	080136cc 	.word	0x080136cc
 800d598:	20013308 	.word	0x20013308
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 800d59c:	4269      	negs	r1, r5
 800d59e:	b209      	sxth	r1, r1
 800d5a0:	f7fe faba 	bl	800bb18 <pbuf_header>
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	f43f aef2 	beq.w	800d38e <tcp_receive+0x3d6>
          LWIP_ASSERT("pbuf_header failed", 0);
 800d5aa:	4b9d      	ldr	r3, [pc, #628]	; (800d820 <tcp_receive+0x868>)
 800d5ac:	f240 5251 	movw	r2, #1361	; 0x551
 800d5b0:	e6e9      	b.n	800d386 <tcp_receive+0x3ce>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800d5b2:	1a9b      	subs	r3, r3, r2
 800d5b4:	2b00      	cmp	r3, #0
        tcp_ack_now(pcb);
 800d5b6:	bfbe      	ittt	lt
 800d5b8:	7ea3      	ldrblt	r3, [r4, #26]
 800d5ba:	f043 0302 	orrlt.w	r3, r3, #2
 800d5be:	76a3      	strblt	r3, [r4, #26]
 800d5c0:	e6f1      	b.n	800d3a6 <tcp_receive+0x3ee>
              pcb->ooseq = pcb->ooseq->next;
 800d5c2:	6803      	ldr	r3, [r0, #0]
 800d5c4:	6723      	str	r3, [r4, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 800d5c6:	f7fe fefd 	bl	800c3c4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800d5ca:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800d5cc:	2800      	cmp	r0, #0
 800d5ce:	d1f8      	bne.n	800d5c2 <tcp_receive+0x60a>
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800d5d0:	883a      	ldrh	r2, [r7, #0]
 800d5d2:	6833      	ldr	r3, [r6, #0]
 800d5d4:	4413      	add	r3, r2
 800d5d6:	6263      	str	r3, [r4, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800d5d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d206      	bcs.n	800d5ec <tcp_receive+0x634>
 800d5de:	4b90      	ldr	r3, [pc, #576]	; (800d820 <tcp_receive+0x868>)
 800d5e0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 800d5e4:	498f      	ldr	r1, [pc, #572]	; (800d824 <tcp_receive+0x86c>)
 800d5e6:	4890      	ldr	r0, [pc, #576]	; (800d828 <tcp_receive+0x870>)
 800d5e8:	f002 f9a8 	bl	800f93c <iprintf>
        pcb->rcv_wnd -= tcplen;
 800d5ec:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d5ee:	883a      	ldrh	r2, [r7, #0]

        tcp_update_rcv_ann_wnd(pcb);
 800d5f0:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 800d5f2:	1a9b      	subs	r3, r3, r2
 800d5f4:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800d5f6:	f7fe fe7b 	bl	800c2f0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800d5fa:	686b      	ldr	r3, [r5, #4]
 800d5fc:	891a      	ldrh	r2, [r3, #8]
 800d5fe:	b11a      	cbz	r2, 800d608 <tcp_receive+0x650>
          recv_data = inseg.p;
 800d600:	4a8a      	ldr	r2, [pc, #552]	; (800d82c <tcp_receive+0x874>)
 800d602:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800d604:	2300      	movs	r3, #0
 800d606:	606b      	str	r3, [r5, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d608:	68eb      	ldr	r3, [r5, #12]

          cseg = pcb->ooseq;
          seqno = pcb->ooseq->tcphdr->seqno;

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d60a:	4f85      	ldr	r7, [pc, #532]	; (800d820 <tcp_receive+0x868>)
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800d60c:	8998      	ldrh	r0, [r3, #12]
 800d60e:	f7fc fc87 	bl	8009f20 <lwip_htons>
 800d612:	07c5      	lsls	r5, r0, #31
          recv_flags |= TF_GOT_FIN;
 800d614:	bf48      	it	mi
 800d616:	4a86      	ldrmi	r2, [pc, #536]	; (800d830 <tcp_receive+0x878>)
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d618:	f8df 821c 	ldr.w	r8, [pc, #540]	; 800d838 <tcp_receive+0x880>
          recv_flags |= TF_GOT_FIN;
 800d61c:	bf48      	it	mi
 800d61e:	7813      	ldrbmi	r3, [r2, #0]
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d620:	f8df 9204 	ldr.w	r9, [pc, #516]	; 800d828 <tcp_receive+0x870>
          recv_flags |= TF_GOT_FIN;
 800d624:	bf44      	itt	mi
 800d626:	f043 0320 	orrmi.w	r3, r3, #32
 800d62a:	7013      	strbmi	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800d62c:	6f25      	ldr	r5, [r4, #112]	; 0x70
 800d62e:	b125      	cbz	r5, 800d63a <tcp_receive+0x682>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d630:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 800d632:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800d634:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 800d636:	428b      	cmp	r3, r1
 800d638:	d033      	beq.n	800d6a2 <tcp_receive+0x6ea>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800d63a:	7ea3      	ldrb	r3, [r4, #26]
 800d63c:	07d9      	lsls	r1, r3, #31
 800d63e:	f140 8087 	bpl.w	800d750 <tcp_receive+0x798>
 800d642:	f023 0301 	bic.w	r3, r3, #1
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
 800d646:	f043 0302 	orr.w	r3, r3, #2
 800d64a:	e083      	b.n	800d754 <tcp_receive+0x79c>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d64c:	f8be 000c 	ldrh.w	r0, [lr, #12]
 800d650:	f7fc fc66 	bl	8009f20 <lwip_htons>
 800d654:	07c1      	lsls	r1, r0, #31
 800d656:	d51d      	bpl.n	800d694 <tcp_receive+0x6dc>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800d658:	68eb      	ldr	r3, [r5, #12]
 800d65a:	8998      	ldrh	r0, [r3, #12]
 800d65c:	f7fc fc60 	bl	8009f20 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800d660:	0782      	lsls	r2, r0, #30
 800d662:	d417      	bmi.n	800d694 <tcp_receive+0x6dc>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d664:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800d668:	2001      	movs	r0, #1
 800d66a:	f8ba 900c 	ldrh.w	r9, [sl, #12]
 800d66e:	f7fc fc57 	bl	8009f20 <lwip_htons>
                tcplen = TCP_TCPLEN(&inseg);
 800d672:	68eb      	ldr	r3, [r5, #12]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800d674:	ea49 0000 	orr.w	r0, r9, r0
 800d678:	f8aa 000c 	strh.w	r0, [sl, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800d67c:	8998      	ldrh	r0, [r3, #12]
 800d67e:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 800d682:	f7fc fc4d 	bl	8009f20 <lwip_htons>
 800d686:	f010 0003 	ands.w	r0, r0, #3
 800d68a:	bf18      	it	ne
 800d68c:	2001      	movne	r0, #1
 800d68e:	4481      	add	r9, r0
 800d690:	f8a7 9000 	strh.w	r9, [r7]
              next = next->next;
 800d694:	f8d8 9000 	ldr.w	r9, [r8]
              tcp_seg_free(prev);
 800d698:	4640      	mov	r0, r8
 800d69a:	f7fe fe93 	bl	800c3c4 <tcp_seg_free>
              next = next->next;
 800d69e:	46c8      	mov	r8, r9
 800d6a0:	e6f2      	b.n	800d488 <tcp_receive+0x4d0>
          seqno = pcb->ooseq->tcphdr->seqno;
 800d6a2:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d6a4:	8990      	ldrh	r0, [r2, #12]
 800d6a6:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d6aa:	f7fc fc39 	bl	8009f20 <lwip_htons>
 800d6ae:	f010 0003 	ands.w	r0, r0, #3
 800d6b2:	bf18      	it	ne
 800d6b4:	2001      	movne	r0, #1
 800d6b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d6b8:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d6bc:	449a      	add	sl, r3
 800d6be:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d6c0:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800d6c2:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800d6c4:	8998      	ldrh	r0, [r3, #12]
 800d6c6:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
 800d6ca:	f7fc fc29 	bl	8009f20 <lwip_htons>
 800d6ce:	f010 0003 	ands.w	r0, r0, #3
 800d6d2:	bf18      	it	ne
 800d6d4:	2001      	movne	r0, #1
 800d6d6:	4458      	add	r0, fp
 800d6d8:	4582      	cmp	sl, r0
 800d6da:	d206      	bcs.n	800d6ea <tcp_receive+0x732>
 800d6dc:	463b      	mov	r3, r7
 800d6de:	f240 52de 	movw	r2, #1502	; 0x5de
 800d6e2:	4641      	mov	r1, r8
 800d6e4:	4648      	mov	r0, r9
 800d6e6:	f002 f929 	bl	800f93c <iprintf>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800d6ea:	68eb      	ldr	r3, [r5, #12]
 800d6ec:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800d6f0:	8998      	ldrh	r0, [r3, #12]
 800d6f2:	f7fc fc15 	bl	8009f20 <lwip_htons>
 800d6f6:	f010 0003 	ands.w	r0, r0, #3
 800d6fa:	bf18      	it	ne
 800d6fc:	2001      	movne	r0, #1
 800d6fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d700:	4450      	add	r0, sl
 800d702:	1a18      	subs	r0, r3, r0
 800d704:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800d706:	4620      	mov	r0, r4
 800d708:	f7fe fdf2 	bl	800c2f0 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800d70c:	6869      	ldr	r1, [r5, #4]
 800d70e:	890b      	ldrh	r3, [r1, #8]
 800d710:	b133      	cbz	r3, 800d720 <tcp_receive+0x768>
            if (recv_data) {
 800d712:	4b46      	ldr	r3, [pc, #280]	; (800d82c <tcp_receive+0x874>)
 800d714:	6818      	ldr	r0, [r3, #0]
 800d716:	b1c8      	cbz	r0, 800d74c <tcp_receive+0x794>
              pbuf_cat(recv_data, cseg->p);
 800d718:	f7fe fbde 	bl	800bed8 <pbuf_cat>
            cseg->p = NULL;
 800d71c:	2300      	movs	r3, #0
 800d71e:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d720:	68eb      	ldr	r3, [r5, #12]
 800d722:	8998      	ldrh	r0, [r3, #12]
 800d724:	f7fc fbfc 	bl	8009f20 <lwip_htons>
 800d728:	07c0      	lsls	r0, r0, #31
 800d72a:	d509      	bpl.n	800d740 <tcp_receive+0x788>
            recv_flags |= TF_GOT_FIN;
 800d72c:	4a40      	ldr	r2, [pc, #256]	; (800d830 <tcp_receive+0x878>)
 800d72e:	7813      	ldrb	r3, [r2, #0]
 800d730:	f043 0320 	orr.w	r3, r3, #32
 800d734:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800d736:	7d23      	ldrb	r3, [r4, #20]
 800d738:	2b04      	cmp	r3, #4
              pcb->state = CLOSE_WAIT;
 800d73a:	bf04      	itt	eq
 800d73c:	2307      	moveq	r3, #7
 800d73e:	7523      	strbeq	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 800d740:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 800d742:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 800d744:	6723      	str	r3, [r4, #112]	; 0x70
          tcp_seg_free(cseg);
 800d746:	f7fe fe3d 	bl	800c3c4 <tcp_seg_free>
 800d74a:	e76f      	b.n	800d62c <tcp_receive+0x674>
              recv_data = cseg->p;
 800d74c:	6019      	str	r1, [r3, #0]
 800d74e:	e7e5      	b.n	800d71c <tcp_receive+0x764>
        tcp_ack(pcb);
 800d750:	f043 0301 	orr.w	r3, r3, #1
 800d754:	76a3      	strb	r3, [r4, #26]
    }
  }
}
 800d756:	b003      	add	sp, #12
 800d758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        tcp_send_empty_ack(pcb);
 800d75c:	4620      	mov	r0, r4
 800d75e:	f001 faa7 	bl	800ecb0 <tcp_send_empty_ack>
        if (pcb->ooseq == NULL) {
 800d762:	6f25      	ldr	r5, [r4, #112]	; 0x70
 800d764:	b925      	cbnz	r5, 800d770 <tcp_receive+0x7b8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800d766:	4833      	ldr	r0, [pc, #204]	; (800d834 <tcp_receive+0x87c>)
 800d768:	f7fe fe44 	bl	800c3f4 <tcp_seg_copy>
 800d76c:	6720      	str	r0, [r4, #112]	; 0x70
 800d76e:	e7f2      	b.n	800d756 <tcp_receive+0x79e>
            if (seqno == next->tcphdr->seqno) {
 800d770:	f04f 0800 	mov.w	r8, #0
 800d774:	6833      	ldr	r3, [r6, #0]
 800d776:	f103 3eff 	add.w	lr, r3, #4294967295
 800d77a:	f103 0c01 	add.w	ip, r3, #1
 800d77e:	68e8      	ldr	r0, [r5, #12]
 800d780:	6842      	ldr	r2, [r0, #4]
 800d782:	429a      	cmp	r2, r3
 800d784:	d117      	bne.n	800d7b6 <tcp_receive+0x7fe>
              if (inseg.len > next->len) {
 800d786:	482b      	ldr	r0, [pc, #172]	; (800d834 <tcp_receive+0x87c>)
 800d788:	892b      	ldrh	r3, [r5, #8]
 800d78a:	8902      	ldrh	r2, [r0, #8]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	d9e2      	bls.n	800d756 <tcp_receive+0x79e>
                cseg = tcp_seg_copy(&inseg);
 800d790:	f7fe fe30 	bl	800c3f4 <tcp_seg_copy>
                if (cseg != NULL) {
 800d794:	2800      	cmp	r0, #0
 800d796:	d0de      	beq.n	800d756 <tcp_receive+0x79e>
                  if (prev != NULL) {
 800d798:	f1b8 0f00 	cmp.w	r8, #0
 800d79c:	d009      	beq.n	800d7b2 <tcp_receive+0x7fa>
                    prev->next = cseg;
 800d79e:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800d7a2:	4629      	mov	r1, r5
}
 800d7a4:	b003      	add	sp, #12
 800d7a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    tcp_oos_insert_segment(cseg, next);
 800d7aa:	f7ff bbc7 	b.w	800cf3c <tcp_oos_insert_segment>
 800d7ae:	460d      	mov	r5, r1
 800d7b0:	e7e5      	b.n	800d77e <tcp_receive+0x7c6>
                    pcb->ooseq = cseg;
 800d7b2:	6720      	str	r0, [r4, #112]	; 0x70
 800d7b4:	e7f5      	b.n	800d7a2 <tcp_receive+0x7ea>
              if (prev == NULL) {
 800d7b6:	f1b8 0f00 	cmp.w	r8, #0
 800d7ba:	d109      	bne.n	800d7d0 <tcp_receive+0x818>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800d7bc:	1a99      	subs	r1, r3, r2
 800d7be:	2900      	cmp	r1, #0
 800d7c0:	da3c      	bge.n	800d83c <tcp_receive+0x884>
                  cseg = tcp_seg_copy(&inseg);
 800d7c2:	481c      	ldr	r0, [pc, #112]	; (800d834 <tcp_receive+0x87c>)
 800d7c4:	f7fe fe16 	bl	800c3f4 <tcp_seg_copy>
                  if (cseg != NULL) {
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	d0c4      	beq.n	800d756 <tcp_receive+0x79e>
                    pcb->ooseq = cseg;
 800d7cc:	6720      	str	r0, [r4, #112]	; 0x70
 800d7ce:	e7e8      	b.n	800d7a2 <tcp_receive+0x7ea>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 800d7d0:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800d7d4:	6849      	ldr	r1, [r1, #4]
 800d7d6:	ebae 0101 	sub.w	r1, lr, r1
 800d7da:	2900      	cmp	r1, #0
 800d7dc:	db2e      	blt.n	800d83c <tcp_receive+0x884>
 800d7de:	ebac 0102 	sub.w	r1, ip, r2
 800d7e2:	2900      	cmp	r1, #0
 800d7e4:	dc2a      	bgt.n	800d83c <tcp_receive+0x884>
                  cseg = tcp_seg_copy(&inseg);
 800d7e6:	4813      	ldr	r0, [pc, #76]	; (800d834 <tcp_receive+0x87c>)
 800d7e8:	f7fe fe04 	bl	800c3f4 <tcp_seg_copy>
                  if (cseg != NULL) {
 800d7ec:	4604      	mov	r4, r0
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	d0b1      	beq.n	800d756 <tcp_receive+0x79e>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800d7f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d7f6:	6831      	ldr	r1, [r6, #0]
 800d7f8:	685a      	ldr	r2, [r3, #4]
 800d7fa:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800d7fe:	4413      	add	r3, r2
 800d800:	1a5b      	subs	r3, r3, r1
 800d802:	2b00      	cmp	r3, #0
 800d804:	dd07      	ble.n	800d816 <tcp_receive+0x85e>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800d806:	1a89      	subs	r1, r1, r2
 800d808:	b289      	uxth	r1, r1
 800d80a:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 800d80e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d812:	f7fe facd 	bl	800bdb0 <pbuf_realloc>
                    prev->next = cseg;
 800d816:	f8c8 4000 	str.w	r4, [r8]
                    tcp_oos_insert_segment(cseg, next);
 800d81a:	4629      	mov	r1, r5
 800d81c:	4620      	mov	r0, r4
 800d81e:	e7c1      	b.n	800d7a4 <tcp_receive+0x7ec>
 800d820:	080135c0 	.word	0x080135c0
 800d824:	08013707 	.word	0x08013707
 800d828:	0801243d 	.word	0x0801243d
 800d82c:	2000bf54 	.word	0x2000bf54
 800d830:	2000bf58 	.word	0x2000bf58
 800d834:	2000bf40 	.word	0x2000bf40
 800d838:	08013726 	.word	0x08013726
              if (next->next == NULL &&
 800d83c:	6829      	ldr	r1, [r5, #0]
 800d83e:	46a8      	mov	r8, r5
 800d840:	2900      	cmp	r1, #0
 800d842:	d1b4      	bne.n	800d7ae <tcp_receive+0x7f6>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800d844:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 800d846:	2b00      	cmp	r3, #0
 800d848:	dd85      	ble.n	800d756 <tcp_receive+0x79e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d84a:	8980      	ldrh	r0, [r0, #12]
 800d84c:	f7fc fb68 	bl	8009f20 <lwip_htons>
 800d850:	07c2      	lsls	r2, r0, #31
 800d852:	d480      	bmi.n	800d756 <tcp_receive+0x79e>
                next->next = tcp_seg_copy(&inseg);
 800d854:	483c      	ldr	r0, [pc, #240]	; (800d948 <tcp_receive+0x990>)
 800d856:	f7fe fdcd 	bl	800c3f4 <tcp_seg_copy>
 800d85a:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 800d85c:	2800      	cmp	r0, #0
 800d85e:	f43f af7a 	beq.w	800d756 <tcp_receive+0x79e>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800d862:	68eb      	ldr	r3, [r5, #12]
 800d864:	6831      	ldr	r1, [r6, #0]
 800d866:	685a      	ldr	r2, [r3, #4]
 800d868:	892b      	ldrh	r3, [r5, #8]
 800d86a:	4413      	add	r3, r2
 800d86c:	1a5b      	subs	r3, r3, r1
 800d86e:	2b00      	cmp	r3, #0
 800d870:	dd05      	ble.n	800d87e <tcp_receive+0x8c6>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800d872:	1a89      	subs	r1, r1, r2
 800d874:	b289      	uxth	r1, r1
 800d876:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 800d878:	6868      	ldr	r0, [r5, #4]
 800d87a:	f7fe fa99 	bl	800bdb0 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800d87e:	6832      	ldr	r2, [r6, #0]
 800d880:	883b      	ldrh	r3, [r7, #0]
 800d882:	4413      	add	r3, r2
 800d884:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d886:	1a9b      	subs	r3, r3, r2
 800d888:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800d88a:	1a9b      	subs	r3, r3, r2
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	f77f af62 	ble.w	800d756 <tcp_receive+0x79e>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800d892:	682b      	ldr	r3, [r5, #0]
 800d894:	68db      	ldr	r3, [r3, #12]
 800d896:	8998      	ldrh	r0, [r3, #12]
 800d898:	f7fc fb42 	bl	8009f20 <lwip_htons>
 800d89c:	07c3      	lsls	r3, r0, #31
 800d89e:	d511      	bpl.n	800d8c4 <tcp_receive+0x90c>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800d8a0:	682b      	ldr	r3, [r5, #0]
 800d8a2:	f8d3 900c 	ldr.w	r9, [r3, #12]
 800d8a6:	f8b9 800c 	ldrh.w	r8, [r9, #12]
 800d8aa:	4640      	mov	r0, r8
 800d8ac:	f7fc fb38 	bl	8009f20 <lwip_htons>
 800d8b0:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800d8b4:	f7fc fb34 	bl	8009f20 <lwip_htons>
 800d8b8:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 800d8bc:	ea40 0808 	orr.w	r8, r0, r8
 800d8c0:	f8a9 800c 	strh.w	r8, [r9, #12]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d8c4:	6832      	ldr	r2, [r6, #0]
 800d8c6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800d8c8:	682b      	ldr	r3, [r5, #0]
 800d8ca:	1a89      	subs	r1, r1, r2
 800d8cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
                    pbuf_realloc(next->next->p, next->next->len);
 800d8ce:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800d8d0:	4411      	add	r1, r2
 800d8d2:	b289      	uxth	r1, r1
 800d8d4:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800d8d6:	f7fe fa6b 	bl	800bdb0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800d8da:	682b      	ldr	r3, [r5, #0]
 800d8dc:	891d      	ldrh	r5, [r3, #8]
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	8998      	ldrh	r0, [r3, #12]
 800d8e2:	f7fc fb1d 	bl	8009f20 <lwip_htons>
 800d8e6:	f010 0003 	ands.w	r0, r0, #3
 800d8ea:	bf18      	it	ne
 800d8ec:	2001      	movne	r0, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d8ee:	6833      	ldr	r3, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 800d8f0:	4428      	add	r0, r5
 800d8f2:	b280      	uxth	r0, r0
 800d8f4:	8038      	strh	r0, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d8f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d8f8:	4418      	add	r0, r3
 800d8fa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d8fc:	4413      	add	r3, r2
 800d8fe:	4298      	cmp	r0, r3
 800d900:	f43f af29 	beq.w	800d756 <tcp_receive+0x79e>
 800d904:	f240 627b 	movw	r2, #1659	; 0x67b
 800d908:	4b10      	ldr	r3, [pc, #64]	; (800d94c <tcp_receive+0x994>)
 800d90a:	4911      	ldr	r1, [pc, #68]	; (800d950 <tcp_receive+0x998>)
 800d90c:	4811      	ldr	r0, [pc, #68]	; (800d954 <tcp_receive+0x99c>)
}
 800d90e:	b003      	add	sp, #12
 800d910:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800d914:	f002 b812 	b.w	800f93c <iprintf>
      tcp_send_empty_ack(pcb);
 800d918:	4620      	mov	r0, r4
}
 800d91a:	b003      	add	sp, #12
 800d91c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tcp_send_empty_ack(pcb);
 800d920:	f001 b9c6 	b.w	800ecb0 <tcp_send_empty_ack>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800d924:	6833      	ldr	r3, [r6, #0]
 800d926:	1a99      	subs	r1, r3, r2
 800d928:	2900      	cmp	r1, #0
 800d92a:	db06      	blt.n	800d93a <tcp_receive+0x982>
 800d92c:	3301      	adds	r3, #1
 800d92e:	1a9b      	subs	r3, r3, r2
 800d930:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800d932:	1a9b      	subs	r3, r3, r2
 800d934:	2b00      	cmp	r3, #0
 800d936:	f77f af0e 	ble.w	800d756 <tcp_receive+0x79e>
      tcp_ack_now(pcb);
 800d93a:	7ea3      	ldrb	r3, [r4, #26]
 800d93c:	e683      	b.n	800d646 <tcp_receive+0x68e>
        pcb->dupacks = 0;
 800d93e:	2300      	movs	r3, #0
 800d940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d944:	f7ff bbad 	b.w	800d0a2 <tcp_receive+0xea>
 800d948:	2000bf40 	.word	0x2000bf40
 800d94c:	080135c0 	.word	0x080135c0
 800d950:	08013695 	.word	0x08013695
 800d954:	0801243d 	.word	0x0801243d

0800d958 <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 800d958:	4b0b      	ldr	r3, [pc, #44]	; (800d988 <tcp_getoptbyte+0x30>)
{
 800d95a:	b510      	push	{r4, lr}
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 800d95c:	6819      	ldr	r1, [r3, #0]
 800d95e:	4a0b      	ldr	r2, [pc, #44]	; (800d98c <tcp_getoptbyte+0x34>)
 800d960:	b121      	cbz	r1, 800d96c <tcp_getoptbyte+0x14>
 800d962:	480b      	ldr	r0, [pc, #44]	; (800d990 <tcp_getoptbyte+0x38>)
 800d964:	8813      	ldrh	r3, [r2, #0]
 800d966:	8800      	ldrh	r0, [r0, #0]
 800d968:	4283      	cmp	r3, r0
 800d96a:	d207      	bcs.n	800d97c <tcp_getoptbyte+0x24>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 800d96c:	4b09      	ldr	r3, [pc, #36]	; (800d994 <tcp_getoptbyte+0x3c>)
    return opts[tcp_optidx++];
 800d96e:	8811      	ldrh	r1, [r2, #0]
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 800d970:	681b      	ldr	r3, [r3, #0]
    return opts[tcp_optidx++];
 800d972:	1c48      	adds	r0, r1, #1
 800d974:	440b      	add	r3, r1
 800d976:	8010      	strh	r0, [r2, #0]
 800d978:	7d18      	ldrb	r0, [r3, #20]
 800d97a:	bd10      	pop	{r4, pc}
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 800d97c:	1c5c      	adds	r4, r3, #1
 800d97e:	1a1b      	subs	r3, r3, r0
    return tcphdr_opt2[idx];
 800d980:	b2db      	uxtb	r3, r3
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 800d982:	8014      	strh	r4, [r2, #0]
    return tcphdr_opt2[idx];
 800d984:	5cc8      	ldrb	r0, [r1, r3]
  }
}
 800d986:	bd10      	pop	{r4, pc}
 800d988:	2000bf6c 	.word	0x2000bf6c
 800d98c:	2000bf60 	.word	0x2000bf60
 800d990:	2000bf68 	.word	0x2000bf68
 800d994:	2000bf64 	.word	0x2000bf64

0800d998 <tcp_parseopt.isra.1.part.2>:
 * Currently, only the MSS option is supported!
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
 800d998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d99a:	2300      	movs	r3, #0
tcp_parseopt(struct tcp_pcb *pcb)
 800d99c:	4607      	mov	r7, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d99e:	4d18      	ldr	r5, [pc, #96]	; (800da00 <tcp_parseopt.isra.1.part.2+0x68>)
 800d9a0:	4e18      	ldr	r6, [pc, #96]	; (800da04 <tcp_parseopt.isra.1.part.2+0x6c>)
 800d9a2:	802b      	strh	r3, [r5, #0]
 800d9a4:	8834      	ldrh	r4, [r6, #0]
 800d9a6:	882b      	ldrh	r3, [r5, #0]
 800d9a8:	42a3      	cmp	r3, r4
 800d9aa:	d300      	bcc.n	800d9ae <tcp_parseopt.isra.1.part.2+0x16>
 800d9ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      u8_t opt = tcp_getoptbyte();
 800d9ae:	f7ff ffd3 	bl	800d958 <tcp_getoptbyte>
      switch (opt) {
 800d9b2:	2801      	cmp	r0, #1
 800d9b4:	d0f6      	beq.n	800d9a4 <tcp_parseopt.isra.1.part.2+0xc>
 800d9b6:	d3f9      	bcc.n	800d9ac <tcp_parseopt.isra.1.part.2+0x14>
 800d9b8:	2802      	cmp	r0, #2
 800d9ba:	d117      	bne.n	800d9ec <tcp_parseopt.isra.1.part.2+0x54>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800d9bc:	f7ff ffcc 	bl	800d958 <tcp_getoptbyte>
 800d9c0:	2804      	cmp	r0, #4
 800d9c2:	d1f3      	bne.n	800d9ac <tcp_parseopt.isra.1.part.2+0x14>
 800d9c4:	882b      	ldrh	r3, [r5, #0]
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	42a3      	cmp	r3, r4
 800d9ca:	daef      	bge.n	800d9ac <tcp_parseopt.isra.1.part.2+0x14>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 800d9cc:	f7ff ffc4 	bl	800d958 <tcp_getoptbyte>
 800d9d0:	0200      	lsls	r0, r0, #8
 800d9d2:	b284      	uxth	r4, r0
        mss |= tcp_getoptbyte();
 800d9d4:	f7ff ffc0 	bl	800d958 <tcp_getoptbyte>
 800d9d8:	4320      	orrs	r0, r4
 800d9da:	b280      	uxth	r0, r0
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d9dc:	1e43      	subs	r3, r0, #1
 800d9de:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800d9e2:	bf28      	it	cs
 800d9e4:	f44f 7006 	movcs.w	r0, #536	; 0x218
 800d9e8:	8038      	strh	r0, [r7, #0]
 800d9ea:	e7db      	b.n	800d9a4 <tcp_parseopt.isra.1.part.2+0xc>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 800d9ec:	f7ff ffb4 	bl	800d958 <tcp_getoptbyte>
        if (data < 2) {
 800d9f0:	2801      	cmp	r0, #1
 800d9f2:	d9db      	bls.n	800d9ac <tcp_parseopt.isra.1.part.2+0x14>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 800d9f4:	882b      	ldrh	r3, [r5, #0]
 800d9f6:	3b02      	subs	r3, #2
 800d9f8:	4418      	add	r0, r3
 800d9fa:	8028      	strh	r0, [r5, #0]
 800d9fc:	e7d2      	b.n	800d9a4 <tcp_parseopt.isra.1.part.2+0xc>
 800d9fe:	bf00      	nop
 800da00:	2000bf60 	.word	0x2000bf60
 800da04:	2000bf70 	.word	0x2000bf70

0800da08 <tcp_input_delayed_close>:
{
 800da08:	b510      	push	{r4, lr}
  if (recv_flags & TF_CLOSED) {
 800da0a:	4b0d      	ldr	r3, [pc, #52]	; (800da40 <tcp_input_delayed_close+0x38>)
{
 800da0c:	4604      	mov	r4, r0
  if (recv_flags & TF_CLOSED) {
 800da0e:	7818      	ldrb	r0, [r3, #0]
 800da10:	f010 0010 	ands.w	r0, r0, #16
 800da14:	d012      	beq.n	800da3c <tcp_input_delayed_close+0x34>
    if (!(pcb->flags & TF_RXCLOSED)) {
 800da16:	7ea3      	ldrb	r3, [r4, #26]
 800da18:	06db      	lsls	r3, r3, #27
 800da1a:	d406      	bmi.n	800da2a <tcp_input_delayed_close+0x22>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800da1c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800da20:	b11b      	cbz	r3, 800da2a <tcp_input_delayed_close+0x22>
 800da22:	f06f 010e 	mvn.w	r1, #14
 800da26:	6920      	ldr	r0, [r4, #16]
 800da28:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800da2a:	4621      	mov	r1, r4
 800da2c:	4805      	ldr	r0, [pc, #20]	; (800da44 <tcp_input_delayed_close+0x3c>)
 800da2e:	f7fe ff61 	bl	800c8f4 <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 800da32:	2001      	movs	r0, #1
 800da34:	4621      	mov	r1, r4
 800da36:	f7fd feb1 	bl	800b79c <memp_free>
 800da3a:	2001      	movs	r0, #1
}
 800da3c:	bd10      	pop	{r4, pc}
 800da3e:	bf00      	nop
 800da40:	2000bf58 	.word	0x2000bf58
 800da44:	20013304 	.word	0x20013304

0800da48 <tcp_input>:
{
 800da48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  tcphdr = (struct tcp_hdr *)p->payload;
 800da4c:	6843      	ldr	r3, [r0, #4]
 800da4e:	4e9f      	ldr	r6, [pc, #636]	; (800dccc <tcp_input+0x284>)
{
 800da50:	b089      	sub	sp, #36	; 0x24
  tcphdr = (struct tcp_hdr *)p->payload;
 800da52:	6033      	str	r3, [r6, #0]
  if (p->len < TCP_HLEN) {
 800da54:	8943      	ldrh	r3, [r0, #10]
{
 800da56:	4605      	mov	r5, r0
  if (p->len < TCP_HLEN) {
 800da58:	2b13      	cmp	r3, #19
 800da5a:	f240 81b2 	bls.w	800ddc2 <tcp_input+0x37a>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800da5e:	4f9c      	ldr	r7, [pc, #624]	; (800dcd0 <tcp_input+0x288>)
 800da60:	6839      	ldr	r1, [r7, #0]
 800da62:	6978      	ldr	r0, [r7, #20]
 800da64:	f7fd f857 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800da68:	46b8      	mov	r8, r7
 800da6a:	4604      	mov	r4, r0
 800da6c:	2800      	cmp	r0, #0
 800da6e:	f040 81a8 	bne.w	800ddc2 <tcp_input+0x37a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800da78:	2be0      	cmp	r3, #224	; 0xe0
 800da7a:	f000 81a2 	beq.w	800ddc2 <tcp_input+0x37a>
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 800da7e:	6833      	ldr	r3, [r6, #0]
 800da80:	8998      	ldrh	r0, [r3, #12]
 800da82:	f7fc fa4d 	bl	8009f20 <lwip_htons>
 800da86:	0a81      	lsrs	r1, r0, #10
 800da88:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800da8c:	2913      	cmp	r1, #19
 800da8e:	f240 8198 	bls.w	800ddc2 <tcp_input+0x37a>
 800da92:	892b      	ldrh	r3, [r5, #8]
 800da94:	b289      	uxth	r1, r1
 800da96:	428b      	cmp	r3, r1
 800da98:	f0c0 8193 	bcc.w	800ddc2 <tcp_input+0x37a>
  if (p->len >= hdrlen_bytes) {
 800da9c:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800da9e:	4a8d      	ldr	r2, [pc, #564]	; (800dcd4 <tcp_input+0x28c>)
 800daa0:	f1a1 0314 	sub.w	r3, r1, #20
  tcphdr_opt2 = NULL;
 800daa4:	4f8c      	ldr	r7, [pc, #560]	; (800dcd8 <tcp_input+0x290>)
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800daa6:	b29b      	uxth	r3, r3
  if (p->len >= hdrlen_bytes) {
 800daa8:	4288      	cmp	r0, r1
  tcphdr_opt2 = NULL;
 800daaa:	603c      	str	r4, [r7, #0]
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 800daac:	8013      	strh	r3, [r2, #0]
 800daae:	9206      	str	r2, [sp, #24]
 800dab0:	4c8a      	ldr	r4, [pc, #552]	; (800dcdc <tcp_input+0x294>)
  if (p->len >= hdrlen_bytes) {
 800dab2:	d344      	bcc.n	800db3e <tcp_input+0xf6>
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800dab4:	4249      	negs	r1, r1
 800dab6:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 800dab8:	8023      	strh	r3, [r4, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 800daba:	f7fe f82d 	bl	800bb18 <pbuf_header>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800dabe:	6834      	ldr	r4, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dac0:	f8df b26c 	ldr.w	fp, [pc, #620]	; 800dd30 <tcp_input+0x2e8>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800dac4:	8820      	ldrh	r0, [r4, #0]
 800dac6:	f7fc fa2b 	bl	8009f20 <lwip_htons>
 800daca:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800dacc:	6834      	ldr	r4, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dace:	4f84      	ldr	r7, [pc, #528]	; (800dce0 <tcp_input+0x298>)
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800dad0:	8860      	ldrh	r0, [r4, #2]
 800dad2:	f7fc fa25 	bl	8009f20 <lwip_htons>
 800dad6:	8060      	strh	r0, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dad8:	6834      	ldr	r4, [r6, #0]
  prev = NULL;
 800dada:	f04f 0a00 	mov.w	sl, #0
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dade:	6860      	ldr	r0, [r4, #4]
 800dae0:	f7fc fa21 	bl	8009f26 <lwip_htonl>
 800dae4:	6060      	str	r0, [r4, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dae6:	6834      	ldr	r4, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dae8:	f8cb 0000 	str.w	r0, [fp]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800daec:	68a0      	ldr	r0, [r4, #8]
 800daee:	f7fc fa1a 	bl	8009f26 <lwip_htonl>
 800daf2:	60a0      	str	r0, [r4, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800daf4:	6834      	ldr	r4, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800daf6:	6038      	str	r0, [r7, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800daf8:	89e0      	ldrh	r0, [r4, #14]
 800dafa:	f7fc fa11 	bl	8009f20 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 800dafe:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800db00:	81e0      	strh	r0, [r4, #14]
  flags = TCPH_FLAGS(tcphdr);
 800db02:	8998      	ldrh	r0, [r3, #12]
 800db04:	f7fc fa0c 	bl	8009f20 <lwip_htons>
 800db08:	b2c0      	uxtb	r0, r0
 800db0a:	f000 033f 	and.w	r3, r0, #63	; 0x3f
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800db0e:	f010 0003 	ands.w	r0, r0, #3
 800db12:	bf18      	it	ne
 800db14:	2001      	movne	r0, #1
 800db16:	8929      	ldrh	r1, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 800db18:	4a72      	ldr	r2, [pc, #456]	; (800dce4 <tcp_input+0x29c>)
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800db1a:	4408      	add	r0, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800db1c:	4972      	ldr	r1, [pc, #456]	; (800dce8 <tcp_input+0x2a0>)
  flags = TCPH_FLAGS(tcphdr);
 800db1e:	7013      	strb	r3, [r2, #0]
 800db20:	4689      	mov	r9, r1
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800db22:	4b72      	ldr	r3, [pc, #456]	; (800dcec <tcp_input+0x2a4>)
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800db24:	680c      	ldr	r4, [r1, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 800db26:	8018      	strh	r0, [r3, #0]
 800db28:	9203      	str	r2, [sp, #12]
 800db2a:	9304      	str	r3, [sp, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800db2c:	2c00      	cmp	r4, #0
 800db2e:	d140      	bne.n	800dbb2 <tcp_input+0x16a>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800db30:	4b6f      	ldr	r3, [pc, #444]	; (800dcf0 <tcp_input+0x2a8>)
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800db32:	f8df a1c0 	ldr.w	sl, [pc, #448]	; 800dcf4 <tcp_input+0x2ac>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800db36:	681c      	ldr	r4, [r3, #0]
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800db38:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 800dd34 <tcp_input+0x2ec>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800db3c:	e148      	b.n	800ddd0 <tcp_input+0x388>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800db3e:	682b      	ldr	r3, [r5, #0]
 800db40:	b92b      	cbnz	r3, 800db4e <tcp_input+0x106>
 800db42:	4b6c      	ldr	r3, [pc, #432]	; (800dcf4 <tcp_input+0x2ac>)
 800db44:	22b2      	movs	r2, #178	; 0xb2
 800db46:	496c      	ldr	r1, [pc, #432]	; (800dcf8 <tcp_input+0x2b0>)
 800db48:	486c      	ldr	r0, [pc, #432]	; (800dcfc <tcp_input+0x2b4>)
 800db4a:	f001 fef7 	bl	800f93c <iprintf>
    pbuf_header(p, -TCP_HLEN);
 800db4e:	f06f 0113 	mvn.w	r1, #19
 800db52:	4628      	mov	r0, r5
 800db54:	f7fd ffe0 	bl	800bb18 <pbuf_header>
    tcphdr_opt1len = p->len;
 800db58:	8969      	ldrh	r1, [r5, #10]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800db5a:	9b06      	ldr	r3, [sp, #24]
    tcphdr_opt1len = p->len;
 800db5c:	8021      	strh	r1, [r4, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800db5e:	881c      	ldrh	r4, [r3, #0]
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800db60:	4628      	mov	r0, r5
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800db62:	1a64      	subs	r4, r4, r1
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 800db64:	4249      	negs	r1, r1
 800db66:	b209      	sxth	r1, r1
 800db68:	f7fd ffd6 	bl	800bb18 <pbuf_header>
    if (opt2len > p->next->len) {
 800db6c:	6828      	ldr	r0, [r5, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 800db6e:	b2a4      	uxth	r4, r4
    if (opt2len > p->next->len) {
 800db70:	8943      	ldrh	r3, [r0, #10]
 800db72:	42a3      	cmp	r3, r4
 800db74:	f0c0 8125 	bcc.w	800ddc2 <tcp_input+0x37a>
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800db78:	6843      	ldr	r3, [r0, #4]
    pbuf_header(p->next, -(s16_t)opt2len);
 800db7a:	4261      	negs	r1, r4
 800db7c:	b209      	sxth	r1, r1
    tcphdr_opt2 = (u8_t*)p->next->payload;
 800db7e:	603b      	str	r3, [r7, #0]
    pbuf_header(p->next, -(s16_t)opt2len);
 800db80:	f7fd ffca 	bl	800bb18 <pbuf_header>
    p->tot_len -= opt2len;
 800db84:	892b      	ldrh	r3, [r5, #8]
 800db86:	1b1c      	subs	r4, r3, r4
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800db88:	896b      	ldrh	r3, [r5, #10]
    p->tot_len -= opt2len;
 800db8a:	812c      	strh	r4, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800db8c:	b12b      	cbz	r3, 800db9a <tcp_input+0x152>
 800db8e:	4b59      	ldr	r3, [pc, #356]	; (800dcf4 <tcp_input+0x2ac>)
 800db90:	22cf      	movs	r2, #207	; 0xcf
 800db92:	495b      	ldr	r1, [pc, #364]	; (800dd00 <tcp_input+0x2b8>)
 800db94:	4859      	ldr	r0, [pc, #356]	; (800dcfc <tcp_input+0x2b4>)
 800db96:	f001 fed1 	bl	800f93c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800db9a:	682b      	ldr	r3, [r5, #0]
 800db9c:	892a      	ldrh	r2, [r5, #8]
 800db9e:	891b      	ldrh	r3, [r3, #8]
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d08c      	beq.n	800dabe <tcp_input+0x76>
 800dba4:	4b53      	ldr	r3, [pc, #332]	; (800dcf4 <tcp_input+0x2ac>)
 800dba6:	22d0      	movs	r2, #208	; 0xd0
 800dba8:	4956      	ldr	r1, [pc, #344]	; (800dd04 <tcp_input+0x2bc>)
 800dbaa:	4854      	ldr	r0, [pc, #336]	; (800dcfc <tcp_input+0x2b4>)
 800dbac:	f001 fec6 	bl	800f93c <iprintf>
 800dbb0:	e785      	b.n	800dabe <tcp_input+0x76>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800dbb2:	7d23      	ldrb	r3, [r4, #20]
 800dbb4:	b92b      	cbnz	r3, 800dbc2 <tcp_input+0x17a>
 800dbb6:	4b4f      	ldr	r3, [pc, #316]	; (800dcf4 <tcp_input+0x2ac>)
 800dbb8:	22e2      	movs	r2, #226	; 0xe2
 800dbba:	4953      	ldr	r1, [pc, #332]	; (800dd08 <tcp_input+0x2c0>)
 800dbbc:	484f      	ldr	r0, [pc, #316]	; (800dcfc <tcp_input+0x2b4>)
 800dbbe:	f001 febd 	bl	800f93c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800dbc2:	7d23      	ldrb	r3, [r4, #20]
 800dbc4:	2b0a      	cmp	r3, #10
 800dbc6:	d105      	bne.n	800dbd4 <tcp_input+0x18c>
 800dbc8:	4b4a      	ldr	r3, [pc, #296]	; (800dcf4 <tcp_input+0x2ac>)
 800dbca:	22e3      	movs	r2, #227	; 0xe3
 800dbcc:	494f      	ldr	r1, [pc, #316]	; (800dd0c <tcp_input+0x2c4>)
 800dbce:	484b      	ldr	r0, [pc, #300]	; (800dcfc <tcp_input+0x2b4>)
 800dbd0:	f001 feb4 	bl	800f93c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800dbd4:	7d23      	ldrb	r3, [r4, #20]
 800dbd6:	2b01      	cmp	r3, #1
 800dbd8:	d105      	bne.n	800dbe6 <tcp_input+0x19e>
 800dbda:	4b46      	ldr	r3, [pc, #280]	; (800dcf4 <tcp_input+0x2ac>)
 800dbdc:	22e4      	movs	r2, #228	; 0xe4
 800dbde:	494c      	ldr	r1, [pc, #304]	; (800dd10 <tcp_input+0x2c8>)
 800dbe0:	4846      	ldr	r0, [pc, #280]	; (800dcfc <tcp_input+0x2b4>)
 800dbe2:	f001 feab 	bl	800f93c <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 800dbe6:	6832      	ldr	r2, [r6, #0]
 800dbe8:	8b21      	ldrh	r1, [r4, #24]
 800dbea:	8813      	ldrh	r3, [r2, #0]
 800dbec:	4299      	cmp	r1, r3
 800dbee:	68e3      	ldr	r3, [r4, #12]
 800dbf0:	d169      	bne.n	800dcc6 <tcp_input+0x27e>
 800dbf2:	8ae1      	ldrh	r1, [r4, #22]
 800dbf4:	8852      	ldrh	r2, [r2, #2]
 800dbf6:	4291      	cmp	r1, r2
 800dbf8:	d165      	bne.n	800dcc6 <tcp_input+0x27e>
        pcb->local_port == tcphdr->dest &&
 800dbfa:	6861      	ldr	r1, [r4, #4]
 800dbfc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dc00:	4291      	cmp	r1, r2
 800dc02:	d160      	bne.n	800dcc6 <tcp_input+0x27e>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dc04:	6821      	ldr	r1, [r4, #0]
 800dc06:	f8d8 2014 	ldr.w	r2, [r8, #20]
 800dc0a:	4291      	cmp	r1, r2
 800dc0c:	d15b      	bne.n	800dcc6 <tcp_input+0x27e>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800dc0e:	429c      	cmp	r4, r3
 800dc10:	f040 8406 	bne.w	800e420 <tcp_input+0x9d8>
 800dc14:	4b37      	ldr	r3, [pc, #220]	; (800dcf4 <tcp_input+0x2ac>)
 800dc16:	22ec      	movs	r2, #236	; 0xec
 800dc18:	493e      	ldr	r1, [pc, #248]	; (800dd14 <tcp_input+0x2cc>)
 800dc1a:	4838      	ldr	r0, [pc, #224]	; (800dcfc <tcp_input+0x2b4>)
 800dc1c:	f001 fe8e 	bl	800f93c <iprintf>
      if (prev != NULL) {
 800dc20:	f1ba 0f00 	cmp.w	sl, #0
 800dc24:	d007      	beq.n	800dc36 <tcp_input+0x1ee>
        prev->next = pcb->next;
 800dc26:	68e3      	ldr	r3, [r4, #12]
 800dc28:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 800dc2c:	f8d9 3000 	ldr.w	r3, [r9]
        tcp_active_pcbs = pcb;
 800dc30:	f8c9 4000 	str.w	r4, [r9]
        pcb->next = tcp_active_pcbs;
 800dc34:	60e3      	str	r3, [r4, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800dc36:	68e3      	ldr	r3, [r4, #12]
 800dc38:	429c      	cmp	r4, r3
 800dc3a:	d105      	bne.n	800dc48 <tcp_input+0x200>
 800dc3c:	4b2d      	ldr	r3, [pc, #180]	; (800dcf4 <tcp_input+0x2ac>)
 800dc3e:	22f4      	movs	r2, #244	; 0xf4
 800dc40:	4935      	ldr	r1, [pc, #212]	; (800dd18 <tcp_input+0x2d0>)
 800dc42:	482e      	ldr	r0, [pc, #184]	; (800dcfc <tcp_input+0x2b4>)
 800dc44:	f001 fe7a 	bl	800f93c <iprintf>
    inseg.next = NULL;
 800dc48:	2200      	movs	r2, #0
 800dc4a:	4b34      	ldr	r3, [pc, #208]	; (800dd1c <tcp_input+0x2d4>)
    inseg.len = p->tot_len;
 800dc4c:	8929      	ldrh	r1, [r5, #8]
    inseg.next = NULL;
 800dc4e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800dc50:	8119      	strh	r1, [r3, #8]
    inseg.tcphdr = tcphdr;
 800dc52:	6831      	ldr	r1, [r6, #0]
    recv_flags = 0;
 800dc54:	4832      	ldr	r0, [pc, #200]	; (800dd20 <tcp_input+0x2d8>)
    inseg.tcphdr = tcphdr;
 800dc56:	60d9      	str	r1, [r3, #12]
    inseg.p = p;
 800dc58:	605d      	str	r5, [r3, #4]
    recv_acked = 0;
 800dc5a:	4932      	ldr	r1, [pc, #200]	; (800dd24 <tcp_input+0x2dc>)
    recv_data = NULL;
 800dc5c:	4b32      	ldr	r3, [pc, #200]	; (800dd28 <tcp_input+0x2e0>)
    recv_flags = 0;
 800dc5e:	7002      	strb	r2, [r0, #0]
    recv_data = NULL;
 800dc60:	601a      	str	r2, [r3, #0]
    recv_acked = 0;
 800dc62:	800a      	strh	r2, [r1, #0]
    if (flags & TCP_PSH) {
 800dc64:	9a03      	ldr	r2, [sp, #12]
 800dc66:	4680      	mov	r8, r0
 800dc68:	7812      	ldrb	r2, [r2, #0]
 800dc6a:	9105      	str	r1, [sp, #20]
 800dc6c:	f012 0f08 	tst.w	r2, #8
 800dc70:	469a      	mov	sl, r3
 800dc72:	d003      	beq.n	800dc7c <tcp_input+0x234>
      p->flags |= PBUF_FLAG_PUSH;
 800dc74:	7b6b      	ldrb	r3, [r5, #13]
 800dc76:	f043 0301 	orr.w	r3, r3, #1
 800dc7a:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 800dc7c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800dc7e:	4d2b      	ldr	r5, [pc, #172]	; (800dd2c <tcp_input+0x2e4>)
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	f000 8137 	beq.w	800def4 <tcp_input+0x4ac>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800dc86:	4620      	mov	r0, r4
 800dc88:	f7fe ff46 	bl	800cb18 <tcp_process_refused_data>
 800dc8c:	300d      	adds	r0, #13
 800dc8e:	d008      	beq.n	800dca2 <tcp_input+0x25a>
 800dc90:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	f000 812e 	beq.w	800def4 <tcp_input+0x4ac>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800dc98:	9b04      	ldr	r3, [sp, #16]
 800dc9a:	881b      	ldrh	r3, [r3, #0]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	f000 8129 	beq.w	800def4 <tcp_input+0x4ac>
        if (pcb->rcv_ann_wnd == 0) {
 800dca2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800dca4:	b913      	cbnz	r3, 800dcac <tcp_input+0x264>
          tcp_send_empty_ack(pcb);
 800dca6:	4620      	mov	r0, r4
 800dca8:	f001 f802 	bl	800ecb0 <tcp_send_empty_ack>
    tcp_input_pcb = NULL;
 800dcac:	2400      	movs	r4, #0
 800dcae:	602c      	str	r4, [r5, #0]
    if (inseg.p != NULL)
 800dcb0:	4d1a      	ldr	r5, [pc, #104]	; (800dd1c <tcp_input+0x2d4>)
    recv_data = NULL;
 800dcb2:	f8ca 4000 	str.w	r4, [sl]
    if (inseg.p != NULL)
 800dcb6:	6868      	ldr	r0, [r5, #4]
 800dcb8:	b110      	cbz	r0, 800dcc0 <tcp_input+0x278>
      pbuf_free(inseg.p);
 800dcba:	f7fd ff33 	bl	800bb24 <pbuf_free>
      inseg.p = NULL;
 800dcbe:	606c      	str	r4, [r5, #4]
}
 800dcc0:	b009      	add	sp, #36	; 0x24
 800dcc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dcc6:	46a2      	mov	sl, r4
 800dcc8:	461c      	mov	r4, r3
 800dcca:	e72f      	b.n	800db2c <tcp_input+0xe4>
 800dccc:	2000bf64 	.word	0x2000bf64
 800dcd0:	2000fc00 	.word	0x2000fc00
 800dcd4:	2000bf70 	.word	0x2000bf70
 800dcd8:	2000bf6c 	.word	0x2000bf6c
 800dcdc:	2000bf68 	.word	0x2000bf68
 800dce0:	2000bf38 	.word	0x2000bf38
 800dce4:	2000bf3c 	.word	0x2000bf3c
 800dce8:	20013304 	.word	0x20013304
 800dcec:	2000bf72 	.word	0x2000bf72
 800dcf0:	20013314 	.word	0x20013314
 800dcf4:	080135c0 	.word	0x080135c0
 800dcf8:	0801340a 	.word	0x0801340a
 800dcfc:	0801243d 	.word	0x0801243d
 800dd00:	0801341a 	.word	0x0801341a
 800dd04:	08013426 	.word	0x08013426
 800dd08:	08013445 	.word	0x08013445
 800dd0c:	0801346c 	.word	0x0801346c
 800dd10:	08013496 	.word	0x08013496
 800dd14:	080134bd 	.word	0x080134bd
 800dd18:	080134e8 	.word	0x080134e8
 800dd1c:	2000bf40 	.word	0x2000bf40
 800dd20:	2000bf58 	.word	0x2000bf58
 800dd24:	2000bf50 	.word	0x2000bf50
 800dd28:	2000bf54 	.word	0x2000bf54
 800dd2c:	20013318 	.word	0x20013318
 800dd30:	2000bf5c 	.word	0x2000bf5c
 800dd34:	08013512 	.word	0x08013512
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800dd38:	7d23      	ldrb	r3, [r4, #20]
 800dd3a:	2b0a      	cmp	r3, #10
 800dd3c:	d005      	beq.n	800dd4a <tcp_input+0x302>
 800dd3e:	4653      	mov	r3, sl
 800dd40:	22fe      	movs	r2, #254	; 0xfe
 800dd42:	4649      	mov	r1, r9
 800dd44:	489d      	ldr	r0, [pc, #628]	; (800dfbc <tcp_input+0x574>)
 800dd46:	f001 fdf9 	bl	800f93c <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 800dd4a:	6833      	ldr	r3, [r6, #0]
 800dd4c:	8b22      	ldrh	r2, [r4, #24]
 800dd4e:	8818      	ldrh	r0, [r3, #0]
 800dd50:	4290      	cmp	r0, r2
 800dd52:	d13c      	bne.n	800ddce <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 800dd54:	8ae1      	ldrh	r1, [r4, #22]
      if (pcb->remote_port == tcphdr->src &&
 800dd56:	885a      	ldrh	r2, [r3, #2]
 800dd58:	428a      	cmp	r2, r1
 800dd5a:	d138      	bne.n	800ddce <tcp_input+0x386>
          pcb->local_port == tcphdr->dest &&
 800dd5c:	6861      	ldr	r1, [r4, #4]
 800dd5e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800dd62:	4299      	cmp	r1, r3
 800dd64:	d133      	bne.n	800ddce <tcp_input+0x386>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dd66:	6821      	ldr	r1, [r4, #0]
 800dd68:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800dd6c:	4299      	cmp	r1, r3
 800dd6e:	d12e      	bne.n	800ddce <tcp_input+0x386>
  if (flags & TCP_RST) {
 800dd70:	9b03      	ldr	r3, [sp, #12]
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	0759      	lsls	r1, r3, #29
 800dd76:	d424      	bmi.n	800ddc2 <tcp_input+0x37a>
  if (flags & TCP_SYN) {
 800dd78:	079e      	lsls	r6, r3, #30
 800dd7a:	d513      	bpl.n	800dda4 <tcp_input+0x35c>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800dd7c:	f8db 1000 	ldr.w	r1, [fp]
 800dd80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd82:	1acb      	subs	r3, r1, r3
 800dd84:	d413      	bmi.n	800ddae <tcp_input+0x366>
 800dd86:	8d26      	ldrh	r6, [r4, #40]	; 0x28
 800dd88:	1b9b      	subs	r3, r3, r6
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	dc0f      	bgt.n	800ddae <tcp_input+0x366>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800dd8e:	9b04      	ldr	r3, [sp, #16]
 800dd90:	881c      	ldrh	r4, [r3, #0]
 800dd92:	9001      	str	r0, [sp, #4]
 800dd94:	9200      	str	r2, [sp, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800dd96:	4b8a      	ldr	r3, [pc, #552]	; (800dfc0 <tcp_input+0x578>)
 800dd98:	4421      	add	r1, r4
 800dd9a:	1d1a      	adds	r2, r3, #4
 800dd9c:	6838      	ldr	r0, [r7, #0]
 800dd9e:	f001 f93b 	bl	800f018 <tcp_rst>
 800dda2:	e00e      	b.n	800ddc2 <tcp_input+0x37a>
  } else if (flags & TCP_FIN) {
 800dda4:	07d8      	lsls	r0, r3, #31
    pcb->tmr = tcp_ticks;
 800dda6:	bf42      	ittt	mi
 800dda8:	4b86      	ldrmi	r3, [pc, #536]	; (800dfc4 <tcp_input+0x57c>)
 800ddaa:	681b      	ldrmi	r3, [r3, #0]
 800ddac:	6223      	strmi	r3, [r4, #32]
  if ((tcplen > 0)) {
 800ddae:	9b04      	ldr	r3, [sp, #16]
 800ddb0:	881b      	ldrh	r3, [r3, #0]
 800ddb2:	b133      	cbz	r3, 800ddc2 <tcp_input+0x37a>
    pcb->flags |= TF_ACK_NOW;
 800ddb4:	7ea3      	ldrb	r3, [r4, #26]
 800ddb6:	f043 0302 	orr.w	r3, r3, #2
 800ddba:	76a3      	strb	r3, [r4, #26]
    tcp_output(pcb);
 800ddbc:	4620      	mov	r0, r4
 800ddbe:	f000 ffad 	bl	800ed1c <tcp_output>
  pbuf_free(p);
 800ddc2:	4628      	mov	r0, r5
}
 800ddc4:	b009      	add	sp, #36	; 0x24
 800ddc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800ddca:	f7fd beab 	b.w	800bb24 <pbuf_free>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ddce:	68e4      	ldr	r4, [r4, #12]
 800ddd0:	2c00      	cmp	r4, #0
 800ddd2:	d1b1      	bne.n	800dd38 <tcp_input+0x2f0>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ddd4:	4b7c      	ldr	r3, [pc, #496]	; (800dfc8 <tcp_input+0x580>)
      if (lpcb->local_port == tcphdr->dest) {
 800ddd6:	6832      	ldr	r2, [r6, #0]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ddd8:	6819      	ldr	r1, [r3, #0]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800ddda:	f8d8 e014 	ldr.w	lr, [r8, #20]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ddde:	4689      	mov	r9, r1
 800dde0:	f1b9 0f00 	cmp.w	r9, #0
 800dde4:	d111      	bne.n	800de0a <tcp_input+0x3c2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800dde6:	8990      	ldrh	r0, [r2, #12]
 800dde8:	f7fc f89a 	bl	8009f20 <lwip_htons>
 800ddec:	0743      	lsls	r3, r0, #29
 800ddee:	d4e8      	bmi.n	800ddc2 <tcp_input+0x37a>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ddf0:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800ddf2:	9a04      	ldr	r2, [sp, #16]
 800ddf4:	f8db 1000 	ldr.w	r1, [fp]
 800ddf8:	8810      	ldrh	r0, [r2, #0]
 800ddfa:	881a      	ldrh	r2, [r3, #0]
 800ddfc:	4401      	add	r1, r0
 800ddfe:	9201      	str	r2, [sp, #4]
 800de00:	885b      	ldrh	r3, [r3, #2]
 800de02:	9300      	str	r3, [sp, #0]
 800de04:	4b6e      	ldr	r3, [pc, #440]	; (800dfc0 <tcp_input+0x578>)
 800de06:	1d1a      	adds	r2, r3, #4
 800de08:	e7c8      	b.n	800dd9c <tcp_input+0x354>
      if (lpcb->local_port == tcphdr->dest) {
 800de0a:	f8b9 0016 	ldrh.w	r0, [r9, #22]
 800de0e:	8853      	ldrh	r3, [r2, #2]
 800de10:	4283      	cmp	r3, r0
 800de12:	d107      	bne.n	800de24 <tcp_input+0x3dc>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800de14:	f8d9 3000 	ldr.w	r3, [r9]
 800de18:	4573      	cmp	r3, lr
 800de1a:	f000 82dd 	beq.w	800e3d8 <tcp_input+0x990>
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800de1e:	2b00      	cmp	r3, #0
 800de20:	f000 82da 	beq.w	800e3d8 <tcp_input+0x990>
 800de24:	464c      	mov	r4, r9
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800de26:	f8d9 900c 	ldr.w	r9, [r9, #12]
 800de2a:	e7d9      	b.n	800dde0 <tcp_input+0x398>
  } else if (flags & TCP_SYN) {
 800de2c:	0798      	lsls	r0, r3, #30
 800de2e:	d5c8      	bpl.n	800ddc2 <tcp_input+0x37a>
    npcb = tcp_alloc(pcb->prio);
 800de30:	f899 0015 	ldrb.w	r0, [r9, #21]
 800de34:	f7fe ffb4 	bl	800cda0 <tcp_alloc>
    if (npcb == NULL) {
 800de38:	4604      	mov	r4, r0
 800de3a:	b950      	cbnz	r0, 800de52 <tcp_input+0x40a>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800de3c:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d0be      	beq.n	800ddc2 <tcp_input+0x37a>
 800de44:	4601      	mov	r1, r0
 800de46:	f04f 32ff 	mov.w	r2, #4294967295
 800de4a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800de4e:	4798      	blx	r3
 800de50:	e7b7      	b.n	800ddc2 <tcp_input+0x37a>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800de52:	f8d8 3014 	ldr.w	r3, [r8, #20]
    npcb->remote_port = tcphdr->src;
 800de56:	6832      	ldr	r2, [r6, #0]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800de58:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800de5a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800de5e:	6043      	str	r3, [r0, #4]
    npcb->local_port = pcb->local_port;
 800de60:	f8b9 3016 	ldrh.w	r3, [r9, #22]
 800de64:	82c3      	strh	r3, [r0, #22]
    npcb->remote_port = tcphdr->src;
 800de66:	7813      	ldrb	r3, [r2, #0]
 800de68:	7852      	ldrb	r2, [r2, #1]
 800de6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800de6e:	8303      	strh	r3, [r0, #24]
    npcb->state = SYN_RCVD;
 800de70:	2303      	movs	r3, #3
 800de72:	7503      	strb	r3, [r0, #20]
    npcb->rcv_nxt = seqno + 1;
 800de74:	f8db 3000 	ldr.w	r3, [fp]
 800de78:	3301      	adds	r3, #1
 800de7a:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800de7c:	62c3      	str	r3, [r0, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800de7e:	f7ff f81b 	bl	800ceb8 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800de82:	f8db 3000 	ldr.w	r3, [fp]
    npcb->snd_wl2 = iss;
 800de86:	6560      	str	r0, [r4, #84]	; 0x54
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800de88:	3b01      	subs	r3, #1
 800de8a:	6523      	str	r3, [r4, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 800de8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
    npcb->snd_nxt = iss;
 800de90:	64e0      	str	r0, [r4, #76]	; 0x4c
    npcb->lastack = iss;
 800de92:	6460      	str	r0, [r4, #68]	; 0x44
    npcb->snd_lbb = iss;
 800de94:	65a0      	str	r0, [r4, #88]	; 0x58
    npcb->callback_arg = pcb->callback_arg;
 800de96:	6123      	str	r3, [r4, #16]
    npcb->listener = pcb;
 800de98:	f8c4 9078 	str.w	r9, [r4, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800de9c:	f899 3008 	ldrb.w	r3, [r9, #8]
 800dea0:	f003 030c 	and.w	r3, r3, #12
 800dea4:	7223      	strb	r3, [r4, #8]
    TCP_REG_ACTIVE(npcb);
 800dea6:	4b49      	ldr	r3, [pc, #292]	; (800dfcc <tcp_input+0x584>)
 800dea8:	681a      	ldr	r2, [r3, #0]
 800deaa:	601c      	str	r4, [r3, #0]
 800deac:	60e2      	str	r2, [r4, #12]
 800deae:	f001 fa53 	bl	800f358 <tcp_timer_needed>
 800deb2:	2201      	movs	r2, #1
 800deb4:	4b46      	ldr	r3, [pc, #280]	; (800dfd0 <tcp_input+0x588>)
 800deb6:	701a      	strb	r2, [r3, #0]
  if (tcphdr_optlen != 0) {
 800deb8:	9b06      	ldr	r3, [sp, #24]
 800deba:	881b      	ldrh	r3, [r3, #0]
 800debc:	b11b      	cbz	r3, 800dec6 <tcp_input+0x47e>
 800debe:	f104 0032 	add.w	r0, r4, #50	; 0x32
 800dec2:	f7ff fd69 	bl	800d998 <tcp_parseopt.isra.1.part.2>
    npcb->snd_wnd = tcphdr->wnd;
 800dec6:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800dec8:	1d21      	adds	r1, r4, #4
    npcb->snd_wnd = tcphdr->wnd;
 800deca:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800decc:	8e60      	ldrh	r0, [r4, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 800dece:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ded2:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ded6:	f7fe fffb 	bl	800ced0 <tcp_eff_send_mss_impl>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800deda:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800dedc:	8660      	strh	r0, [r4, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800dede:	4620      	mov	r0, r4
 800dee0:	f000 fe2c 	bl	800eb3c <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800dee4:	2800      	cmp	r0, #0
 800dee6:	f43f af69 	beq.w	800ddbc <tcp_input+0x374>
      tcp_abandon(npcb, 0);
 800deea:	2100      	movs	r1, #0
 800deec:	4620      	mov	r0, r4
 800deee:	f7fe fe99 	bl	800cc24 <tcp_abandon>
 800def2:	e766      	b.n	800ddc2 <tcp_input+0x37a>
  if (flags & TCP_RST) {
 800def4:	9b03      	ldr	r3, [sp, #12]
    tcp_input_pcb = pcb;
 800def6:	602c      	str	r4, [r5, #0]
  if (flags & TCP_RST) {
 800def8:	781b      	ldrb	r3, [r3, #0]
 800defa:	0759      	lsls	r1, r3, #29
 800defc:	d535      	bpl.n	800df6a <tcp_input+0x522>
    if (pcb->state == SYN_SENT) {
 800defe:	7d21      	ldrb	r1, [r4, #20]
 800df00:	2902      	cmp	r1, #2
 800df02:	d122      	bne.n	800df4a <tcp_input+0x502>
      if (ackno == pcb->snd_nxt) {
 800df04:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d109      	bne.n	800df20 <tcp_input+0x4d8>
      recv_flags |= TF_RESET;
 800df0c:	f898 3000 	ldrb.w	r3, [r8]
 800df10:	f043 0308 	orr.w	r3, r3, #8
 800df14:	f888 3000 	strb.w	r3, [r8]
      pcb->flags &= ~TF_ACK_DELAY;
 800df18:	7ea3      	ldrb	r3, [r4, #26]
 800df1a:	f023 0301 	bic.w	r3, r3, #1
 800df1e:	76a3      	strb	r3, [r4, #26]
      if (recv_flags & TF_RESET) {
 800df20:	f898 3000 	ldrb.w	r3, [r8]
 800df24:	0719      	lsls	r1, r3, #28
 800df26:	f140 81ed 	bpl.w	800e304 <tcp_input+0x8bc>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800df2a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800df2e:	b11b      	cbz	r3, 800df38 <tcp_input+0x4f0>
 800df30:	f06f 010d 	mvn.w	r1, #13
 800df34:	6920      	ldr	r0, [r4, #16]
 800df36:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800df38:	4621      	mov	r1, r4
 800df3a:	4824      	ldr	r0, [pc, #144]	; (800dfcc <tcp_input+0x584>)
 800df3c:	f7fe fcda 	bl	800c8f4 <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 800df40:	4621      	mov	r1, r4
 800df42:	2001      	movs	r0, #1
 800df44:	f7fd fc2a 	bl	800b79c <memp_free>
 800df48:	e6b0      	b.n	800dcac <tcp_input+0x264>
      if (seqno == pcb->rcv_nxt) {
 800df4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800df4c:	f8db 3000 	ldr.w	r3, [fp]
 800df50:	429a      	cmp	r2, r3
 800df52:	f000 825a 	beq.w	800e40a <tcp_input+0x9c2>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800df56:	1a9b      	subs	r3, r3, r2
 800df58:	d4e2      	bmi.n	800df20 <tcp_input+0x4d8>
 800df5a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800df5c:	1a9b      	subs	r3, r3, r2
 800df5e:	2b00      	cmp	r3, #0
 800df60:	dcde      	bgt.n	800df20 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800df62:	7ea3      	ldrb	r3, [r4, #26]
 800df64:	f043 0302 	orr.w	r3, r3, #2
 800df68:	e7d9      	b.n	800df1e <tcp_input+0x4d6>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800df6a:	f013 0102 	ands.w	r1, r3, #2
 800df6e:	d003      	beq.n	800df78 <tcp_input+0x530>
 800df70:	7d22      	ldrb	r2, [r4, #20]
 800df72:	3a02      	subs	r2, #2
 800df74:	2a01      	cmp	r2, #1
 800df76:	d8f4      	bhi.n	800df62 <tcp_input+0x51a>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800df78:	7ea2      	ldrb	r2, [r4, #26]
 800df7a:	06d2      	lsls	r2, r2, #27
    pcb->tmr = tcp_ticks;
 800df7c:	bf5e      	ittt	pl
 800df7e:	4a11      	ldrpl	r2, [pc, #68]	; (800dfc4 <tcp_input+0x57c>)
 800df80:	6812      	ldrpl	r2, [r2, #0]
 800df82:	6222      	strpl	r2, [r4, #32]
  pcb->keep_cnt_sent = 0;
 800df84:	2200      	movs	r2, #0
 800df86:	f884 2096 	strb.w	r2, [r4, #150]	; 0x96
  if (tcphdr_optlen != 0) {
 800df8a:	9a06      	ldr	r2, [sp, #24]
 800df8c:	8812      	ldrh	r2, [r2, #0]
 800df8e:	b13a      	cbz	r2, 800dfa0 <tcp_input+0x558>
 800df90:	f104 0032 	add.w	r0, r4, #50	; 0x32
 800df94:	9107      	str	r1, [sp, #28]
 800df96:	9306      	str	r3, [sp, #24]
 800df98:	f7ff fcfe 	bl	800d998 <tcp_parseopt.isra.1.part.2>
 800df9c:	9907      	ldr	r1, [sp, #28]
 800df9e:	9b06      	ldr	r3, [sp, #24]
  switch (pcb->state) {
 800dfa0:	7d22      	ldrb	r2, [r4, #20]
 800dfa2:	3a02      	subs	r2, #2
 800dfa4:	2a07      	cmp	r2, #7
 800dfa6:	d8bb      	bhi.n	800df20 <tcp_input+0x4d8>
 800dfa8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800dfac:	00940014 	.word	0x00940014
 800dfb0:	010000fc 	.word	0x010000fc
 800dfb4:	00fc014a 	.word	0x00fc014a
 800dfb8:	01830164 	.word	0x01830164
 800dfbc:	0801243d 	.word	0x0801243d
 800dfc0:	2000fc10 	.word	0x2000fc10
 800dfc4:	20013308 	.word	0x20013308
 800dfc8:	2001330c 	.word	0x2001330c
 800dfcc:	20013304 	.word	0x20013304
 800dfd0:	20013300 	.word	0x20013300
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800dfd4:	f003 0212 	and.w	r2, r3, #18
 800dfd8:	2a12      	cmp	r2, #18
 800dfda:	d15e      	bne.n	800e09a <tcp_input+0x652>
        && (ackno == pcb->lastack + 1)) {
 800dfdc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800dfde:	6839      	ldr	r1, [r7, #0]
 800dfe0:	3201      	adds	r2, #1
 800dfe2:	428a      	cmp	r2, r1
 800dfe4:	d159      	bne.n	800e09a <tcp_input+0x652>
      pcb->rcv_nxt = seqno + 1;
 800dfe6:	f8db 3000 	ldr.w	r3, [fp]
      pcb->lastack = ackno;
 800dfea:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rcv_nxt = seqno + 1;
 800dfec:	1c59      	adds	r1, r3, #1
      pcb->snd_wnd = tcphdr->wnd;
 800dfee:	6832      	ldr	r2, [r6, #0]
      pcb->rcv_nxt = seqno + 1;
 800dff0:	6261      	str	r1, [r4, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800dff2:	62e1      	str	r1, [r4, #44]	; 0x2c
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800dff4:	3b01      	subs	r3, #1
      pcb->snd_wnd = tcphdr->wnd;
 800dff6:	89d2      	ldrh	r2, [r2, #14]
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800dff8:	6523      	str	r3, [r4, #80]	; 0x50
      pcb->state = ESTABLISHED;
 800dffa:	2304      	movs	r3, #4
      pcb->snd_wnd = tcphdr->wnd;
 800dffc:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 800e000:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
      pcb->state = ESTABLISHED;
 800e004:	7523      	strb	r3, [r4, #20]
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e006:	18e1      	adds	r1, r4, r3
 800e008:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 800e00a:	f7fe ff61 	bl	800ced0 <tcp_eff_send_mss_impl>
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e00e:	f241 121c 	movw	r2, #4380	; 0x111c
 800e012:	0043      	lsls	r3, r0, #1
 800e014:	4293      	cmp	r3, r2
 800e016:	bf38      	it	cc
 800e018:	4613      	movcc	r3, r2
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e01a:	8660      	strh	r0, [r4, #50]	; 0x32
      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e01c:	0080      	lsls	r0, r0, #2
 800e01e:	4283      	cmp	r3, r0
 800e020:	bf28      	it	cs
 800e022:	4603      	movcs	r3, r0
 800e024:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e028:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800e02c:	b933      	cbnz	r3, 800e03c <tcp_input+0x5f4>
 800e02e:	4bad      	ldr	r3, [pc, #692]	; (800e2e4 <tcp_input+0x89c>)
 800e030:	f240 321a 	movw	r2, #794	; 0x31a
 800e034:	49ac      	ldr	r1, [pc, #688]	; (800e2e8 <tcp_input+0x8a0>)
 800e036:	48ad      	ldr	r0, [pc, #692]	; (800e2ec <tcp_input+0x8a4>)
 800e038:	f001 fc80 	bl	800f93c <iprintf>
      --pcb->snd_queuelen;
 800e03c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
      rseg = pcb->unacked;
 800e040:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
      --pcb->snd_queuelen;
 800e042:	3b01      	subs	r3, #1
 800e044:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if (rseg == NULL) {
 800e048:	b9fe      	cbnz	r6, 800e08a <tcp_input+0x642>
        rseg = pcb->unsent;
 800e04a:	6ea6      	ldr	r6, [r4, #104]	; 0x68
        LWIP_ASSERT("no segment to free", rseg != NULL);
 800e04c:	b936      	cbnz	r6, 800e05c <tcp_input+0x614>
 800e04e:	4ba5      	ldr	r3, [pc, #660]	; (800e2e4 <tcp_input+0x89c>)
 800e050:	f240 3222 	movw	r2, #802	; 0x322
 800e054:	49a6      	ldr	r1, [pc, #664]	; (800e2f0 <tcp_input+0x8a8>)
 800e056:	48a5      	ldr	r0, [pc, #660]	; (800e2ec <tcp_input+0x8a4>)
 800e058:	f001 fc70 	bl	800f93c <iprintf>
        pcb->unsent = rseg->next;
 800e05c:	6833      	ldr	r3, [r6, #0]
 800e05e:	66a3      	str	r3, [r4, #104]	; 0x68
      tcp_seg_free(rseg);
 800e060:	4630      	mov	r0, r6
 800e062:	f7fe f9af 	bl	800c3c4 <tcp_seg_free>
      if (pcb->unacked == NULL) {
 800e066:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800e068:	b993      	cbnz	r3, 800e090 <tcp_input+0x648>
        pcb->rtime = -1;
 800e06a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e06e:	8623      	strh	r3, [r4, #48]	; 0x30
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800e070:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800e074:	2b00      	cmp	r3, #0
 800e076:	f43f af74 	beq.w	800df62 <tcp_input+0x51a>
 800e07a:	2200      	movs	r2, #0
 800e07c:	4621      	mov	r1, r4
 800e07e:	6920      	ldr	r0, [r4, #16]
 800e080:	4798      	blx	r3
      if (err == ERR_ABRT) {
 800e082:	300d      	adds	r0, #13
 800e084:	f47f af6d 	bne.w	800df62 <tcp_input+0x51a>
 800e088:	e610      	b.n	800dcac <tcp_input+0x264>
        pcb->unacked = rseg->next;
 800e08a:	6833      	ldr	r3, [r6, #0]
 800e08c:	66e3      	str	r3, [r4, #108]	; 0x6c
 800e08e:	e7e7      	b.n	800e060 <tcp_input+0x618>
        pcb->rtime = 0;
 800e090:	2300      	movs	r3, #0
 800e092:	8623      	strh	r3, [r4, #48]	; 0x30
        pcb->nrtx = 0;
 800e094:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e098:	e7ea      	b.n	800e070 <tcp_input+0x628>
    else if (flags & TCP_ACK) {
 800e09a:	06db      	lsls	r3, r3, #27
 800e09c:	f57f af40 	bpl.w	800df20 <tcp_input+0x4d8>
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e0a0:	6833      	ldr	r3, [r6, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800e0a2:	9a04      	ldr	r2, [sp, #16]
 800e0a4:	f8db 1000 	ldr.w	r1, [fp]
 800e0a8:	8810      	ldrh	r0, [r2, #0]
 800e0aa:	881a      	ldrh	r2, [r3, #0]
 800e0ac:	4401      	add	r1, r0
 800e0ae:	9201      	str	r2, [sp, #4]
 800e0b0:	885b      	ldrh	r3, [r3, #2]
 800e0b2:	9300      	str	r3, [sp, #0]
 800e0b4:	4b8f      	ldr	r3, [pc, #572]	; (800e2f4 <tcp_input+0x8ac>)
 800e0b6:	6838      	ldr	r0, [r7, #0]
 800e0b8:	1d1a      	adds	r2, r3, #4
 800e0ba:	f000 ffad 	bl	800f018 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 800e0be:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800e0c2:	2b05      	cmp	r3, #5
 800e0c4:	f63f af2c 	bhi.w	800df20 <tcp_input+0x4d8>
        pcb->rtime = 0;
 800e0c8:	2300      	movs	r3, #0
        tcp_rexmit_rto(pcb);
 800e0ca:	4620      	mov	r0, r4
        pcb->rtime = 0;
 800e0cc:	8623      	strh	r3, [r4, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 800e0ce:	f000 fffd 	bl	800f0cc <tcp_rexmit_rto>
 800e0d2:	e725      	b.n	800df20 <tcp_input+0x4d8>
    if (flags & TCP_ACK) {
 800e0d4:	06d8      	lsls	r0, r3, #27
 800e0d6:	d557      	bpl.n	800e188 <tcp_input+0x740>
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 800e0d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800e0da:	6838      	ldr	r0, [r7, #0]
 800e0dc:	43db      	mvns	r3, r3
 800e0de:	42c3      	cmn	r3, r0
 800e0e0:	d443      	bmi.n	800e16a <tcp_input+0x722>
 800e0e2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800e0e4:	1ac3      	subs	r3, r0, r3
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	dc3f      	bgt.n	800e16a <tcp_input+0x722>
        pcb->state = ESTABLISHED;
 800e0ea:	2304      	movs	r3, #4
 800e0ec:	7523      	strb	r3, [r4, #20]
        LWIP_ASSERT("pcb->listener->accept != NULL",
 800e0ee:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e0f0:	b143      	cbz	r3, 800e104 <tcp_input+0x6bc>
 800e0f2:	699b      	ldr	r3, [r3, #24]
 800e0f4:	b933      	cbnz	r3, 800e104 <tcp_input+0x6bc>
 800e0f6:	4b7b      	ldr	r3, [pc, #492]	; (800e2e4 <tcp_input+0x89c>)
 800e0f8:	f240 3251 	movw	r2, #849	; 0x351
 800e0fc:	497e      	ldr	r1, [pc, #504]	; (800e2f8 <tcp_input+0x8b0>)
 800e0fe:	487b      	ldr	r0, [pc, #492]	; (800e2ec <tcp_input+0x8a4>)
 800e100:	f001 fc1c 	bl	800f93c <iprintf>
        if (pcb->listener == NULL) {
 800e104:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e106:	b91b      	cbnz	r3, 800e110 <tcp_input+0x6c8>
            tcp_abort(pcb);
 800e108:	4620      	mov	r0, r4
 800e10a:	f7fe fe01 	bl	800cd10 <tcp_abort>
            goto aborted;
 800e10e:	e5cd      	b.n	800dcac <tcp_input+0x264>
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e110:	699b      	ldr	r3, [r3, #24]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d0f8      	beq.n	800e108 <tcp_input+0x6c0>
 800e116:	2200      	movs	r2, #0
 800e118:	4621      	mov	r1, r4
 800e11a:	6920      	ldr	r0, [r4, #16]
 800e11c:	4798      	blx	r3
        if (err != ERR_OK) {
 800e11e:	b110      	cbz	r0, 800e126 <tcp_input+0x6de>
          if (err != ERR_ABRT) {
 800e120:	300d      	adds	r0, #13
 800e122:	d1f1      	bne.n	800e108 <tcp_input+0x6c0>
 800e124:	e5c2      	b.n	800dcac <tcp_input+0x264>
        tcp_receive(pcb);
 800e126:	4620      	mov	r0, r4
 800e128:	f7fe ff46 	bl	800cfb8 <tcp_receive>
        if (recv_acked != 0) {
 800e12c:	9b05      	ldr	r3, [sp, #20]
 800e12e:	881b      	ldrh	r3, [r3, #0]
 800e130:	b113      	cbz	r3, 800e138 <tcp_input+0x6f0>
          recv_acked--;
 800e132:	9a05      	ldr	r2, [sp, #20]
 800e134:	3b01      	subs	r3, #1
 800e136:	8013      	strh	r3, [r2, #0]
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e138:	f241 111c 	movw	r1, #4380	; 0x111c
 800e13c:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 800e13e:	0053      	lsls	r3, r2, #1
 800e140:	428b      	cmp	r3, r1
 800e142:	bf38      	it	cc
 800e144:	460b      	movcc	r3, r1
 800e146:	0092      	lsls	r2, r2, #2
 800e148:	4293      	cmp	r3, r2
 800e14a:	bf28      	it	cs
 800e14c:	4613      	movcs	r3, r2
 800e14e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 800e152:	f898 3000 	ldrb.w	r3, [r8]
 800e156:	069a      	lsls	r2, r3, #26
 800e158:	f57f aee2 	bpl.w	800df20 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800e15c:	7ea3      	ldrb	r3, [r4, #26]
 800e15e:	f043 0302 	orr.w	r3, r3, #2
 800e162:	76a3      	strb	r3, [r4, #26]
      pcb->state = CLOSE_WAIT;
 800e164:	2307      	movs	r3, #7
        pcb->state = CLOSING;
 800e166:	7523      	strb	r3, [r4, #20]
 800e168:	e6da      	b.n	800df20 <tcp_input+0x4d8>
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e16a:	6833      	ldr	r3, [r6, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800e16c:	9a04      	ldr	r2, [sp, #16]
 800e16e:	f8db 1000 	ldr.w	r1, [fp]
 800e172:	8816      	ldrh	r6, [r2, #0]
 800e174:	881a      	ldrh	r2, [r3, #0]
 800e176:	4431      	add	r1, r6
 800e178:	9201      	str	r2, [sp, #4]
 800e17a:	885b      	ldrh	r3, [r3, #2]
 800e17c:	9300      	str	r3, [sp, #0]
 800e17e:	4b5d      	ldr	r3, [pc, #372]	; (800e2f4 <tcp_input+0x8ac>)
 800e180:	1d1a      	adds	r2, r3, #4
 800e182:	f000 ff49 	bl	800f018 <tcp_rst>
 800e186:	e6cb      	b.n	800df20 <tcp_input+0x4d8>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800e188:	2900      	cmp	r1, #0
 800e18a:	f43f aec9 	beq.w	800df20 <tcp_input+0x4d8>
 800e18e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e190:	f8db 2000 	ldr.w	r2, [fp]
 800e194:	3b01      	subs	r3, #1
 800e196:	4293      	cmp	r3, r2
 800e198:	f47f aec2 	bne.w	800df20 <tcp_input+0x4d8>
      tcp_rexmit(pcb);
 800e19c:	4620      	mov	r0, r4
 800e19e:	f000 ffaf 	bl	800f100 <tcp_rexmit>
 800e1a2:	e6bd      	b.n	800df20 <tcp_input+0x4d8>
    tcp_receive(pcb);
 800e1a4:	4620      	mov	r0, r4
 800e1a6:	f7fe ff07 	bl	800cfb8 <tcp_receive>
 800e1aa:	e7d2      	b.n	800e152 <tcp_input+0x70a>
    tcp_receive(pcb);
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	f7fe ff03 	bl	800cfb8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800e1b2:	f898 3000 	ldrb.w	r3, [r8]
 800e1b6:	f013 0f20 	tst.w	r3, #32
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e1ba:	9b03      	ldr	r3, [sp, #12]
 800e1bc:	781b      	ldrb	r3, [r3, #0]
    if (recv_flags & TF_GOT_FIN) {
 800e1be:	d031      	beq.n	800e224 <tcp_input+0x7dc>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e1c0:	f013 0f10 	tst.w	r3, #16
 800e1c4:	7ea3      	ldrb	r3, [r4, #26]
 800e1c6:	d028      	beq.n	800e21a <tcp_input+0x7d2>
 800e1c8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800e1ca:	683a      	ldr	r2, [r7, #0]
 800e1cc:	4291      	cmp	r1, r2
 800e1ce:	d124      	bne.n	800e21a <tcp_input+0x7d2>
 800e1d0:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800e1d2:	bb12      	cbnz	r2, 800e21a <tcp_input+0x7d2>
        tcp_ack_now(pcb);
 800e1d4:	f043 0302 	orr.w	r3, r3, #2
 800e1d8:	76a3      	strb	r3, [r4, #26]
        tcp_pcb_purge(pcb);
 800e1da:	4620      	mov	r0, r4
 800e1dc:	f7fe f988 	bl	800c4f0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e1e0:	f8d9 3000 	ldr.w	r3, [r9]
 800e1e4:	429c      	cmp	r4, r3
 800e1e6:	d10a      	bne.n	800e1fe <tcp_input+0x7b6>
      TCP_RMV_ACTIVE(pcb);
 800e1e8:	68e3      	ldr	r3, [r4, #12]
 800e1ea:	f8c9 3000 	str.w	r3, [r9]
 800e1ee:	e008      	b.n	800e202 <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 800e1f0:	68da      	ldr	r2, [r3, #12]
 800e1f2:	4294      	cmp	r4, r2
 800e1f4:	d102      	bne.n	800e1fc <tcp_input+0x7b4>
      TCP_RMV_ACTIVE(pcb);
 800e1f6:	68e2      	ldr	r2, [r4, #12]
 800e1f8:	60da      	str	r2, [r3, #12]
 800e1fa:	e002      	b.n	800e202 <tcp_input+0x7ba>
        TCP_RMV_ACTIVE(pcb);
 800e1fc:	4613      	mov	r3, r2
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d1f6      	bne.n	800e1f0 <tcp_input+0x7a8>
      TCP_RMV_ACTIVE(pcb);
 800e202:	2201      	movs	r2, #1
 800e204:	4b3d      	ldr	r3, [pc, #244]	; (800e2fc <tcp_input+0x8b4>)
 800e206:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 800e208:	230a      	movs	r3, #10
 800e20a:	7523      	strb	r3, [r4, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 800e20c:	4b3c      	ldr	r3, [pc, #240]	; (800e300 <tcp_input+0x8b8>)
 800e20e:	681a      	ldr	r2, [r3, #0]
 800e210:	601c      	str	r4, [r3, #0]
 800e212:	60e2      	str	r2, [r4, #12]
 800e214:	f001 f8a0 	bl	800f358 <tcp_timer_needed>
 800e218:	e682      	b.n	800df20 <tcp_input+0x4d8>
        tcp_ack_now(pcb);
 800e21a:	f043 0302 	orr.w	r3, r3, #2
 800e21e:	76a3      	strb	r3, [r4, #26]
        pcb->state = CLOSING;
 800e220:	2308      	movs	r3, #8
 800e222:	e7a0      	b.n	800e166 <tcp_input+0x71e>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e224:	06db      	lsls	r3, r3, #27
 800e226:	f57f ae7b 	bpl.w	800df20 <tcp_input+0x4d8>
 800e22a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	429a      	cmp	r2, r3
 800e230:	f47f ae76 	bne.w	800df20 <tcp_input+0x4d8>
 800e234:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800e236:	2b00      	cmp	r3, #0
 800e238:	f47f ae72 	bne.w	800df20 <tcp_input+0x4d8>
      pcb->state = FIN_WAIT_2;
 800e23c:	2306      	movs	r3, #6
 800e23e:	e792      	b.n	800e166 <tcp_input+0x71e>
    tcp_receive(pcb);
 800e240:	4620      	mov	r0, r4
 800e242:	f7fe feb9 	bl	800cfb8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 800e246:	f898 3000 	ldrb.w	r3, [r8]
 800e24a:	069f      	lsls	r7, r3, #26
 800e24c:	f57f ae68 	bpl.w	800df20 <tcp_input+0x4d8>
      tcp_ack_now(pcb);
 800e250:	7ea3      	ldrb	r3, [r4, #26]
      tcp_pcb_purge(pcb);
 800e252:	4620      	mov	r0, r4
      tcp_ack_now(pcb);
 800e254:	f043 0302 	orr.w	r3, r3, #2
 800e258:	76a3      	strb	r3, [r4, #26]
      tcp_pcb_purge(pcb);
 800e25a:	f7fe f949 	bl	800c4f0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e25e:	f8d9 3000 	ldr.w	r3, [r9]
 800e262:	429c      	cmp	r4, r3
 800e264:	d0c0      	beq.n	800e1e8 <tcp_input+0x7a0>
 800e266:	2b00      	cmp	r3, #0
 800e268:	d0cb      	beq.n	800e202 <tcp_input+0x7ba>
 800e26a:	68da      	ldr	r2, [r3, #12]
 800e26c:	4294      	cmp	r4, r2
 800e26e:	d0c2      	beq.n	800e1f6 <tcp_input+0x7ae>
 800e270:	4613      	mov	r3, r2
 800e272:	e7f8      	b.n	800e266 <tcp_input+0x81e>
    tcp_receive(pcb);
 800e274:	4620      	mov	r0, r4
 800e276:	f7fe fe9f 	bl	800cfb8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e27a:	9b03      	ldr	r3, [sp, #12]
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	06de      	lsls	r6, r3, #27
 800e280:	f57f ae4e 	bpl.w	800df20 <tcp_input+0x4d8>
 800e284:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	429a      	cmp	r2, r3
 800e28a:	f47f ae49 	bne.w	800df20 <tcp_input+0x4d8>
 800e28e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800e290:	2b00      	cmp	r3, #0
 800e292:	f47f ae45 	bne.w	800df20 <tcp_input+0x4d8>
      tcp_pcb_purge(pcb);
 800e296:	4620      	mov	r0, r4
 800e298:	f7fe f92a 	bl	800c4f0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e29c:	f8d9 3000 	ldr.w	r3, [r9]
 800e2a0:	429c      	cmp	r4, r3
 800e2a2:	d0a1      	beq.n	800e1e8 <tcp_input+0x7a0>
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d0ac      	beq.n	800e202 <tcp_input+0x7ba>
 800e2a8:	68da      	ldr	r2, [r3, #12]
 800e2aa:	4294      	cmp	r4, r2
 800e2ac:	d0a3      	beq.n	800e1f6 <tcp_input+0x7ae>
 800e2ae:	4613      	mov	r3, r2
 800e2b0:	e7f8      	b.n	800e2a4 <tcp_input+0x85c>
    tcp_receive(pcb);
 800e2b2:	4620      	mov	r0, r4
 800e2b4:	f7fe fe80 	bl	800cfb8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e2b8:	9b03      	ldr	r3, [sp, #12]
 800e2ba:	781b      	ldrb	r3, [r3, #0]
 800e2bc:	06d8      	lsls	r0, r3, #27
 800e2be:	f57f ae2f 	bpl.w	800df20 <tcp_input+0x4d8>
 800e2c2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	429a      	cmp	r2, r3
 800e2c8:	f47f ae2a 	bne.w	800df20 <tcp_input+0x4d8>
 800e2cc:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	f47f ae26 	bne.w	800df20 <tcp_input+0x4d8>
      recv_flags |= TF_CLOSED;
 800e2d4:	f898 3000 	ldrb.w	r3, [r8]
 800e2d8:	f043 0310 	orr.w	r3, r3, #16
 800e2dc:	f888 3000 	strb.w	r3, [r8]
 800e2e0:	e61e      	b.n	800df20 <tcp_input+0x4d8>
 800e2e2:	bf00      	nop
 800e2e4:	080135c0 	.word	0x080135c0
 800e2e8:	0801355f 	.word	0x0801355f
 800e2ec:	0801243d 	.word	0x0801243d
 800e2f0:	08013575 	.word	0x08013575
 800e2f4:	2000fc10 	.word	0x2000fc10
 800e2f8:	08013588 	.word	0x08013588
 800e2fc:	20013300 	.word	0x20013300
 800e300:	20013314 	.word	0x20013314
        if (recv_acked > 0) {
 800e304:	9b05      	ldr	r3, [sp, #20]
 800e306:	881a      	ldrh	r2, [r3, #0]
 800e308:	b122      	cbz	r2, 800e314 <tcp_input+0x8cc>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e30a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800e30c:	b9eb      	cbnz	r3, 800e34a <tcp_input+0x902>
          recv_acked = 0;
 800e30e:	2300      	movs	r3, #0
 800e310:	9a05      	ldr	r2, [sp, #20]
 800e312:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e314:	4620      	mov	r0, r4
 800e316:	f7ff fb77 	bl	800da08 <tcp_input_delayed_close>
 800e31a:	2800      	cmp	r0, #0
 800e31c:	f47f acc6 	bne.w	800dcac <tcp_input+0x264>
        if (recv_data != NULL) {
 800e320:	f8da 3000 	ldr.w	r3, [sl]
 800e324:	b33b      	cbz	r3, 800e376 <tcp_input+0x92e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e326:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800e328:	b133      	cbz	r3, 800e338 <tcp_input+0x8f0>
 800e32a:	4b40      	ldr	r3, [pc, #256]	; (800e42c <tcp_input+0x9e4>)
 800e32c:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800e330:	493f      	ldr	r1, [pc, #252]	; (800e430 <tcp_input+0x9e8>)
 800e332:	4840      	ldr	r0, [pc, #256]	; (800e434 <tcp_input+0x9ec>)
 800e334:	f001 fb02 	bl	800f93c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e338:	7ea3      	ldrb	r3, [r4, #26]
 800e33a:	f013 0310 	ands.w	r3, r3, #16
 800e33e:	d00a      	beq.n	800e356 <tcp_input+0x90e>
            pbuf_free(recv_data);
 800e340:	f8da 0000 	ldr.w	r0, [sl]
 800e344:	f7fd fbee 	bl	800bb24 <pbuf_free>
 800e348:	e6de      	b.n	800e108 <tcp_input+0x6c0>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e34a:	4621      	mov	r1, r4
 800e34c:	6920      	ldr	r0, [r4, #16]
 800e34e:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800e350:	300d      	adds	r0, #13
 800e352:	d1dc      	bne.n	800e30e <tcp_input+0x8c6>
 800e354:	e4aa      	b.n	800dcac <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e356:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
 800e35a:	b31e      	cbz	r6, 800e3a4 <tcp_input+0x95c>
 800e35c:	f8da 2000 	ldr.w	r2, [sl]
 800e360:	4621      	mov	r1, r4
 800e362:	6920      	ldr	r0, [r4, #16]
 800e364:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 800e366:	f110 0f0d 	cmn.w	r0, #13
 800e36a:	f43f ac9f 	beq.w	800dcac <tcp_input+0x264>
          if (err != ERR_OK) {
 800e36e:	b110      	cbz	r0, 800e376 <tcp_input+0x92e>
            pcb->refused_data = recv_data;
 800e370:	f8da 3000 	ldr.w	r3, [sl]
 800e374:	6763      	str	r3, [r4, #116]	; 0x74
        if (recv_flags & TF_GOT_FIN) {
 800e376:	f898 3000 	ldrb.w	r3, [r8]
 800e37a:	069a      	lsls	r2, r3, #26
 800e37c:	d505      	bpl.n	800e38a <tcp_input+0x942>
          if (pcb->refused_data != NULL) {
 800e37e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800e380:	b1c3      	cbz	r3, 800e3b4 <tcp_input+0x96c>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e382:	7b5a      	ldrb	r2, [r3, #13]
 800e384:	f042 0220 	orr.w	r2, r2, #32
 800e388:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800e38a:	2200      	movs	r2, #0
 800e38c:	4b2a      	ldr	r3, [pc, #168]	; (800e438 <tcp_input+0x9f0>)
        if (tcp_input_delayed_close(pcb)) {
 800e38e:	4620      	mov	r0, r4
        tcp_input_pcb = NULL;
 800e390:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e392:	f7ff fb39 	bl	800da08 <tcp_input_delayed_close>
 800e396:	2800      	cmp	r0, #0
 800e398:	f47f ac88 	bne.w	800dcac <tcp_input+0x264>
        tcp_output(pcb);
 800e39c:	4620      	mov	r0, r4
 800e39e:	f000 fcbd 	bl	800ed1c <tcp_output>
 800e3a2:	e483      	b.n	800dcac <tcp_input+0x264>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e3a4:	4633      	mov	r3, r6
 800e3a6:	f8da 2000 	ldr.w	r2, [sl]
 800e3aa:	4621      	mov	r1, r4
 800e3ac:	4630      	mov	r0, r6
 800e3ae:	f7fe fba1 	bl	800caf4 <tcp_recv_null>
 800e3b2:	e7d8      	b.n	800e366 <tcp_input+0x91e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800e3b6:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3ba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
              pcb->rcv_wnd++;
 800e3be:	bf1c      	itt	ne
 800e3c0:	3301      	addne	r3, #1
 800e3c2:	8523      	strhne	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800e3c4:	2e00      	cmp	r6, #0
 800e3c6:	d0e0      	beq.n	800e38a <tcp_input+0x942>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	4621      	mov	r1, r4
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	6920      	ldr	r0, [r4, #16]
 800e3d0:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 800e3d2:	300d      	adds	r0, #13
 800e3d4:	d1d9      	bne.n	800e38a <tcp_input+0x942>
 800e3d6:	e469      	b.n	800dcac <tcp_input+0x264>
      if (prev != NULL) {
 800e3d8:	b13c      	cbz	r4, 800e3ea <tcp_input+0x9a2>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e3da:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800e3de:	60e3      	str	r3, [r4, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e3e0:	4b16      	ldr	r3, [pc, #88]	; (800e43c <tcp_input+0x9f4>)
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e3e2:	f8c9 100c 	str.w	r1, [r9, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e3e6:	f8c3 9000 	str.w	r9, [r3]
  if (flags & TCP_RST) {
 800e3ea:	9b03      	ldr	r3, [sp, #12]
 800e3ec:	781b      	ldrb	r3, [r3, #0]
 800e3ee:	0759      	lsls	r1, r3, #29
 800e3f0:	f53f ace7 	bmi.w	800ddc2 <tcp_input+0x37a>
  if (flags & TCP_ACK) {
 800e3f4:	06dc      	lsls	r4, r3, #27
 800e3f6:	f57f ad19 	bpl.w	800de2c <tcp_input+0x3e4>
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3fa:	9b04      	ldr	r3, [sp, #16]
 800e3fc:	f8db 1000 	ldr.w	r1, [fp]
 800e400:	881c      	ldrh	r4, [r3, #0]
 800e402:	8813      	ldrh	r3, [r2, #0]
 800e404:	e88d 0009 	stmia.w	sp, {r0, r3}
 800e408:	e4c5      	b.n	800dd96 <tcp_input+0x34e>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e40a:	2900      	cmp	r1, #0
 800e40c:	f47f ad7e 	bne.w	800df0c <tcp_input+0x4c4>
 800e410:	4b06      	ldr	r3, [pc, #24]	; (800e42c <tcp_input+0x9e4>)
 800e412:	f240 22e7 	movw	r2, #743	; 0x2e7
 800e416:	490a      	ldr	r1, [pc, #40]	; (800e440 <tcp_input+0x9f8>)
 800e418:	4806      	ldr	r0, [pc, #24]	; (800e434 <tcp_input+0x9ec>)
 800e41a:	f001 fa8f 	bl	800f93c <iprintf>
 800e41e:	e575      	b.n	800df0c <tcp_input+0x4c4>
      if (prev != NULL) {
 800e420:	f1ba 0f00 	cmp.w	sl, #0
 800e424:	f47f abff 	bne.w	800dc26 <tcp_input+0x1de>
 800e428:	e40e      	b.n	800dc48 <tcp_input+0x200>
 800e42a:	bf00      	nop
 800e42c:	080135c0 	.word	0x080135c0
 800e430:	080135a6 	.word	0x080135a6
 800e434:	0801243d 	.word	0x0801243d
 800e438:	20013318 	.word	0x20013318
 800e43c:	2001330c 	.word	0x2001330c
 800e440:	0801353f 	.word	0x0801353f

0800e444 <tcp_trigger_input_pcb_close>:
}

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800e444:	4a02      	ldr	r2, [pc, #8]	; (800e450 <tcp_trigger_input_pcb_close+0xc>)
 800e446:	7813      	ldrb	r3, [r2, #0]
 800e448:	f043 0310 	orr.w	r3, r3, #16
 800e44c:	7013      	strb	r3, [r2, #0]
 800e44e:	4770      	bx	lr
 800e450:	2000bf58 	.word	0x2000bf58

0800e454 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 800e454:	b570      	push	{r4, r5, r6, lr}
 800e456:	460c      	mov	r4, r1
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 800e458:	4294      	cmp	r4, r2
{
 800e45a:	461e      	mov	r6, r3
 800e45c:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800e460:	9b04      	ldr	r3, [sp, #16]
  if (length < max_length) {
 800e462:	d228      	bcs.n	800e4b6 <tcp_pbuf_prealloc+0x62>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800e464:	f89d 5014 	ldrb.w	r5, [sp, #20]
 800e468:	07ad      	lsls	r5, r5, #30
 800e46a:	d407      	bmi.n	800e47c <tcp_pbuf_prealloc+0x28>
 800e46c:	7e9d      	ldrb	r5, [r3, #26]
 800e46e:	066d      	lsls	r5, r5, #25
 800e470:	d421      	bmi.n	800e4b6 <tcp_pbuf_prealloc+0x62>
        (!(pcb->flags & TF_NODELAY) &&
 800e472:	b119      	cbz	r1, 800e47c <tcp_pbuf_prealloc+0x28>
         (!first_seg ||
 800e474:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800e476:	b909      	cbnz	r1, 800e47c <tcp_pbuf_prealloc+0x28>
          pcb->unsent != NULL ||
 800e478:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e47a:	b1e3      	cbz	r3, 800e4b6 <tcp_pbuf_prealloc+0x62>
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800e47c:	f204 231b 	addw	r3, r4, #539	; 0x21b
 800e480:	f023 0103 	bic.w	r1, r3, #3
 800e484:	428a      	cmp	r2, r1
 800e486:	bf28      	it	cs
 800e488:	460a      	movcs	r2, r1
 800e48a:	b291      	uxth	r1, r2
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800e48c:	2200      	movs	r2, #0
 800e48e:	f7fd fbb3 	bl	800bbf8 <pbuf_alloc>
  if (p == NULL) {
 800e492:	4605      	mov	r5, r0
 800e494:	b168      	cbz	r0, 800e4b2 <tcp_pbuf_prealloc+0x5e>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800e496:	6803      	ldr	r3, [r0, #0]
 800e498:	b133      	cbz	r3, 800e4a8 <tcp_pbuf_prealloc+0x54>
 800e49a:	4b08      	ldr	r3, [pc, #32]	; (800e4bc <tcp_pbuf_prealloc+0x68>)
 800e49c:	f44f 7288 	mov.w	r2, #272	; 0x110
 800e4a0:	4907      	ldr	r1, [pc, #28]	; (800e4c0 <tcp_pbuf_prealloc+0x6c>)
 800e4a2:	4808      	ldr	r0, [pc, #32]	; (800e4c4 <tcp_pbuf_prealloc+0x70>)
 800e4a4:	f001 fa4a 	bl	800f93c <iprintf>
  *oversize = p->len - length;
 800e4a8:	896b      	ldrh	r3, [r5, #10]
 800e4aa:	1b1b      	subs	r3, r3, r4
 800e4ac:	8033      	strh	r3, [r6, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 800e4ae:	812c      	strh	r4, [r5, #8]
 800e4b0:	816c      	strh	r4, [r5, #10]
  return p;
}
 800e4b2:	4628      	mov	r0, r5
 800e4b4:	bd70      	pop	{r4, r5, r6, pc}
 800e4b6:	4621      	mov	r1, r4
 800e4b8:	e7e8      	b.n	800e48c <tcp_pbuf_prealloc+0x38>
 800e4ba:	bf00      	nop
 800e4bc:	080138c3 	.word	0x080138c3
 800e4c0:	080138f6 	.word	0x080138f6
 800e4c4:	0801243d 	.word	0x0801243d

0800e4c8 <tcp_create_segment>:
{
 800e4c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4cc:	f89d a020 	ldrb.w	sl, [sp, #32]
 800e4d0:	4680      	mov	r8, r0
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800e4d2:	f01a 0f01 	tst.w	sl, #1
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e4d6:	f04f 0003 	mov.w	r0, #3
{
 800e4da:	460f      	mov	r7, r1
 800e4dc:	4616      	mov	r6, r2
 800e4de:	4699      	mov	r9, r3
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800e4e0:	bf14      	ite	ne
 800e4e2:	2504      	movne	r5, #4
 800e4e4:	2500      	moveq	r5, #0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800e4e6:	f7fd f93d 	bl	800b764 <memp_malloc>
 800e4ea:	4604      	mov	r4, r0
 800e4ec:	b928      	cbnz	r0, 800e4fa <tcp_create_segment+0x32>
    pbuf_free(p);
 800e4ee:	4638      	mov	r0, r7
 800e4f0:	f7fd fb18 	bl	800bb24 <pbuf_free>
}
 800e4f4:	4620      	mov	r0, r4
 800e4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  seg->next = NULL;
 800e4fa:	2300      	movs	r3, #0
  seg->flags = optflags;
 800e4fc:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->p = p;
 800e500:	e880 0088 	stmia.w	r0, {r3, r7}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800e504:	893b      	ldrh	r3, [r7, #8]
 800e506:	fa1f fa85 	uxth.w	sl, r5
 800e50a:	4553      	cmp	r3, sl
 800e50c:	d205      	bcs.n	800e51a <tcp_create_segment+0x52>
 800e50e:	4b1f      	ldr	r3, [pc, #124]	; (800e58c <tcp_create_segment+0xc4>)
 800e510:	22ba      	movs	r2, #186	; 0xba
 800e512:	491f      	ldr	r1, [pc, #124]	; (800e590 <tcp_create_segment+0xc8>)
 800e514:	481f      	ldr	r0, [pc, #124]	; (800e594 <tcp_create_segment+0xcc>)
 800e516:	f001 fa11 	bl	800f93c <iprintf>
  seg->len = p->tot_len - optlen;
 800e51a:	893b      	ldrh	r3, [r7, #8]
  if (pbuf_header(p, TCP_HLEN)) {
 800e51c:	4638      	mov	r0, r7
  seg->len = p->tot_len - optlen;
 800e51e:	eba3 030a 	sub.w	r3, r3, sl
 800e522:	8123      	strh	r3, [r4, #8]
  if (pbuf_header(p, TCP_HLEN)) {
 800e524:	2114      	movs	r1, #20
 800e526:	f7fd faf7 	bl	800bb18 <pbuf_header>
 800e52a:	4607      	mov	r7, r0
 800e52c:	b120      	cbz	r0, 800e538 <tcp_create_segment+0x70>
    tcp_seg_free(seg);
 800e52e:	4620      	mov	r0, r4
 800e530:	f7fd ff48 	bl	800c3c4 <tcp_seg_free>
    return NULL;
 800e534:	2400      	movs	r4, #0
 800e536:	e7dd      	b.n	800e4f4 <tcp_create_segment+0x2c>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e538:	6863      	ldr	r3, [r4, #4]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e53a:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e53e:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800e542:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800e544:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800e548:	f7fb fcea 	bl	8009f20 <lwip_htons>
 800e54c:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800e550:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 800e554:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800e558:	f7fb fce2 	bl	8009f20 <lwip_htons>
 800e55c:	f8aa 0002 	strh.w	r0, [sl, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e560:	4648      	mov	r0, r9
 800e562:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800e566:	f7fb fcde 	bl	8009f26 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800e56a:	3505      	adds	r5, #5
 800e56c:	ea46 3505 	orr.w	r5, r6, r5, lsl #12
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800e570:	f8c8 0004 	str.w	r0, [r8, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800e574:	b2a8      	uxth	r0, r5
 800e576:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800e57a:	f7fb fcd1 	bl	8009f20 <lwip_htons>
  seg->tcphdr->urgp = 0;
 800e57e:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 800e580:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 800e584:	749f      	strb	r7, [r3, #18]
 800e586:	74df      	strb	r7, [r3, #19]
  return seg;
 800e588:	e7b4      	b.n	800e4f4 <tcp_create_segment+0x2c>
 800e58a:	bf00      	nop
 800e58c:	080138c3 	.word	0x080138c3
 800e590:	0801374b 	.word	0x0801374b
 800e594:	0801243d 	.word	0x0801243d

0800e598 <tcp_output_alloc_header.constprop.0>:
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e598:	3114      	adds	r1, #20
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800e59a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e59c:	b289      	uxth	r1, r1
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 800e59e:	4605      	mov	r5, r0
 800e5a0:	4617      	mov	r7, r2
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800e5a2:	2001      	movs	r0, #1
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	f7fd fb27 	bl	800bbf8 <pbuf_alloc>
  if (p != NULL) {
 800e5aa:	4606      	mov	r6, r0
 800e5ac:	b340      	cbz	r0, 800e600 <tcp_output_alloc_header.constprop.0+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800e5ae:	8943      	ldrh	r3, [r0, #10]
 800e5b0:	2b13      	cmp	r3, #19
 800e5b2:	dc05      	bgt.n	800e5c0 <tcp_output_alloc_header.constprop.0+0x28>
 800e5b4:	4b13      	ldr	r3, [pc, #76]	; (800e604 <tcp_output_alloc_header.constprop.0+0x6c>)
 800e5b6:	2273      	movs	r2, #115	; 0x73
 800e5b8:	4913      	ldr	r1, [pc, #76]	; (800e608 <tcp_output_alloc_header.constprop.0+0x70>)
 800e5ba:	4814      	ldr	r0, [pc, #80]	; (800e60c <tcp_output_alloc_header.constprop.0+0x74>)
 800e5bc:	f001 f9be 	bl	800f93c <iprintf>
    tcphdr->src = lwip_htons(pcb->local_port);
 800e5c0:	8ae8      	ldrh	r0, [r5, #22]
    tcphdr = (struct tcp_hdr *)p->payload;
 800e5c2:	6874      	ldr	r4, [r6, #4]
    tcphdr->src = lwip_htons(pcb->local_port);
 800e5c4:	f7fb fcac 	bl	8009f20 <lwip_htons>
 800e5c8:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800e5ca:	8b28      	ldrh	r0, [r5, #24]
 800e5cc:	f7fb fca8 	bl	8009f20 <lwip_htons>
    tcphdr->seqno = seqno_be;
 800e5d0:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 800e5d2:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800e5d4:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800e5d6:	f7fb fca6 	bl	8009f26 <lwip_htonl>
 800e5da:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 800e5dc:	f245 0010 	movw	r0, #20496	; 0x5010
 800e5e0:	f7fb fc9e 	bl	8009f20 <lwip_htons>
 800e5e4:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800e5e6:	8d68      	ldrh	r0, [r5, #42]	; 0x2a
 800e5e8:	f7fb fc9a 	bl	8009f20 <lwip_htons>
    tcphdr->chksum = 0;
 800e5ec:	2300      	movs	r3, #0
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800e5ee:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
    tcphdr->chksum = 0;
 800e5f0:	7423      	strb	r3, [r4, #16]
 800e5f2:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 800e5f4:	74a3      	strb	r3, [r4, #18]
 800e5f6:	74e3      	strb	r3, [r4, #19]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800e5f8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800e5fa:	81e0      	strh	r0, [r4, #14]
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800e5fc:	4413      	add	r3, r2
 800e5fe:	62eb      	str	r3, [r5, #44]	; 0x2c
}
 800e600:	4630      	mov	r0, r6
 800e602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e604:	080138c3 	.word	0x080138c3
 800e608:	08013895 	.word	0x08013895
 800e60c:	0801243d 	.word	0x0801243d

0800e610 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 800e610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e614:	b091      	sub	sp, #68	; 0x44
 800e616:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t pos = 0; /* position in 'arg' data */
  u16_t queuelen;
  u8_t optlen = 0;
  u8_t optflags = 0;
#if TCP_OVERSIZE
  u16_t oversize = 0;
 800e618:	2300      	movs	r3, #0
 800e61a:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 800e61e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
{
 800e622:	9205      	str	r2, [sp, #20]
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 800e624:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 800e626:	085b      	lsrs	r3, r3, #1
 800e628:	4293      	cmp	r3, r2
 800e62a:	bf28      	it	cs
 800e62c:	4613      	movcs	r3, r2
  mss_local = mss_local ? mss_local : pcb->mss;
 800e62e:	2b00      	cmp	r3, #0
 800e630:	bf08      	it	eq
 800e632:	4613      	moveq	r3, r2
{
 800e634:	4605      	mov	r5, r0
  mss_local = mss_local ? mss_local : pcb->mss;
 800e636:	9307      	str	r3, [sp, #28]
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800e638:	9108      	str	r1, [sp, #32]
 800e63a:	b959      	cbnz	r1, 800e654 <tcp_write+0x44>
 800e63c:	4ba1      	ldr	r3, [pc, #644]	; (800e8c4 <tcp_write+0x2b4>)
 800e63e:	f44f 72c9 	mov.w	r2, #402	; 0x192
 800e642:	49a1      	ldr	r1, [pc, #644]	; (800e8c8 <tcp_write+0x2b8>)
 800e644:	48a1      	ldr	r0, [pc, #644]	; (800e8cc <tcp_write+0x2bc>)
 800e646:	f001 f979 	bl	800f93c <iprintf>
 800e64a:	f06f 000f 	mvn.w	r0, #15
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
}
 800e64e:	b011      	add	sp, #68	; 0x44
 800e650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pcb->state != ESTABLISHED) &&
 800e654:	7d2b      	ldrb	r3, [r5, #20]
 800e656:	2b07      	cmp	r3, #7
 800e658:	d003      	beq.n	800e662 <tcp_write+0x52>
      (pcb->state != CLOSE_WAIT) &&
 800e65a:	3b02      	subs	r3, #2
 800e65c:	2b02      	cmp	r3, #2
 800e65e:	f200 8254 	bhi.w	800eb0a <tcp_write+0x4fa>
  } else if (len == 0) {
 800e662:	9b05      	ldr	r3, [sp, #20]
 800e664:	b1db      	cbz	r3, 800e69e <tcp_write+0x8e>
  if (len > pcb->snd_buf) {
 800e666:	f8b5 3060 	ldrh.w	r3, [r5, #96]	; 0x60
 800e66a:	9a05      	ldr	r2, [sp, #20]
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d206      	bcs.n	800e67e <tcp_write+0x6e>
    pcb->flags |= TF_NAGLEMEMERR;
 800e670:	7eab      	ldrb	r3, [r5, #26]
 800e672:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e676:	76ab      	strb	r3, [r5, #26]
  return ERR_MEM;
 800e678:	f04f 30ff 	mov.w	r0, #4294967295
 800e67c:	e7e7      	b.n	800e64e <tcp_write+0x3e>
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 800e67e:	f8b5 2062 	ldrh.w	r2, [r5, #98]	; 0x62
 800e682:	2a08      	cmp	r2, #8
 800e684:	d8f4      	bhi.n	800e670 <tcp_write+0x60>
 800e686:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
  if (pcb->snd_queuelen != 0) {
 800e688:	b30a      	cbz	r2, 800e6ce <tcp_write+0xbe>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800e68a:	b943      	cbnz	r3, 800e69e <tcp_write+0x8e>
 800e68c:	6eab      	ldr	r3, [r5, #104]	; 0x68
 800e68e:	b933      	cbnz	r3, 800e69e <tcp_write+0x8e>
 800e690:	f44f 72ab 	mov.w	r2, #342	; 0x156
 800e694:	4b8b      	ldr	r3, [pc, #556]	; (800e8c4 <tcp_write+0x2b4>)
 800e696:	498e      	ldr	r1, [pc, #568]	; (800e8d0 <tcp_write+0x2c0>)
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800e698:	488c      	ldr	r0, [pc, #560]	; (800e8cc <tcp_write+0x2bc>)
 800e69a:	f001 f94f 	bl	800f93c <iprintf>
  queuelen = pcb->snd_queuelen;
 800e69e:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
  if (pcb->unsent != NULL) {
 800e6a2:	6eac      	ldr	r4, [r5, #104]	; 0x68
  queuelen = pcb->snd_queuelen;
 800e6a4:	9306      	str	r3, [sp, #24]
  if (pcb->unsent != NULL) {
 800e6a6:	b9dc      	cbnz	r4, 800e6e0 <tcp_write+0xd0>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800e6a8:	f8b5 8064 	ldrh.w	r8, [r5, #100]	; 0x64
 800e6ac:	f1b8 0f00 	cmp.w	r8, #0
 800e6b0:	f000 8103 	beq.w	800e8ba <tcp_write+0x2aa>
 800e6b4:	4b83      	ldr	r3, [pc, #524]	; (800e8c4 <tcp_write+0x2b4>)
 800e6b6:	f240 2225 	movw	r2, #549	; 0x225
 800e6ba:	4986      	ldr	r1, [pc, #536]	; (800e8d4 <tcp_write+0x2c4>)
 800e6bc:	4883      	ldr	r0, [pc, #524]	; (800e8cc <tcp_write+0x2bc>)
 800e6be:	f001 f93d 	bl	800f93c <iprintf>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800e6c2:	4627      	mov	r7, r4
  u16_t extendlen = 0;
 800e6c4:	46a2      	mov	sl, r4
  u16_t oversize_used = 0;
 800e6c6:	4626      	mov	r6, r4
  u16_t pos = 0; /* position in 'arg' data */
 800e6c8:	46a0      	mov	r8, r4
  struct pbuf *concat_p = NULL;
 800e6ca:	46a1      	mov	r9, r4
 800e6cc:	e094      	b.n	800e7f8 <tcp_write+0x1e8>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800e6ce:	b913      	cbnz	r3, 800e6d6 <tcp_write+0xc6>
 800e6d0:	6eab      	ldr	r3, [r5, #104]	; 0x68
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d0e3      	beq.n	800e69e <tcp_write+0x8e>
 800e6d6:	4b7b      	ldr	r3, [pc, #492]	; (800e8c4 <tcp_write+0x2b4>)
 800e6d8:	f240 1259 	movw	r2, #345	; 0x159
 800e6dc:	497e      	ldr	r1, [pc, #504]	; (800e8d8 <tcp_write+0x2c8>)
 800e6de:	e7db      	b.n	800e698 <tcp_write+0x88>
  if (pcb->unsent != NULL) {
 800e6e0:	4627      	mov	r7, r4
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800e6e2:	f8d7 b000 	ldr.w	fp, [r7]
 800e6e6:	f1bb 0f00 	cmp.w	fp, #0
 800e6ea:	f040 80b6 	bne.w	800e85a <tcp_write+0x24a>
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 800e6ee:	7abb      	ldrb	r3, [r7, #10]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800e6f0:	9a07      	ldr	r2, [sp, #28]
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 800e6f2:	f013 0f01 	tst.w	r3, #1
 800e6f6:	bf14      	ite	ne
 800e6f8:	2404      	movne	r4, #4
 800e6fa:	2400      	moveq	r4, #0
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800e6fc:	893b      	ldrh	r3, [r7, #8]
 800e6fe:	4423      	add	r3, r4
 800e700:	429a      	cmp	r2, r3
 800e702:	da06      	bge.n	800e712 <tcp_write+0x102>
 800e704:	4b6f      	ldr	r3, [pc, #444]	; (800e8c4 <tcp_write+0x2b4>)
 800e706:	f240 12c7 	movw	r2, #455	; 0x1c7
 800e70a:	4974      	ldr	r1, [pc, #464]	; (800e8dc <tcp_write+0x2cc>)
 800e70c:	486f      	ldr	r0, [pc, #444]	; (800e8cc <tcp_write+0x2bc>)
 800e70e:	f001 f915 	bl	800f93c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800e712:	f8b7 9008 	ldrh.w	r9, [r7, #8]
 800e716:	9b07      	ldr	r3, [sp, #28]
    oversize = pcb->unsent_oversize;
 800e718:	f8b5 6064 	ldrh.w	r6, [r5, #100]	; 0x64
    space = mss_local - (last_unsent->len + unsent_optlen);
 800e71c:	eba3 0909 	sub.w	r9, r3, r9
 800e720:	eba9 0904 	sub.w	r9, r9, r4
 800e724:	fa1f f989 	uxth.w	r9, r9
    oversize = pcb->unsent_oversize;
 800e728:	f8ad 603e 	strh.w	r6, [sp, #62]	; 0x3e
    if (oversize > 0) {
 800e72c:	2e00      	cmp	r6, #0
 800e72e:	f000 8096 	beq.w	800e85e <tcp_write+0x24e>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800e732:	45b1      	cmp	r9, r6
 800e734:	d206      	bcs.n	800e744 <tcp_write+0x134>
 800e736:	4b63      	ldr	r3, [pc, #396]	; (800e8c4 <tcp_write+0x2b4>)
 800e738:	f240 12d9 	movw	r2, #473	; 0x1d9
 800e73c:	4968      	ldr	r1, [pc, #416]	; (800e8e0 <tcp_write+0x2d0>)
 800e73e:	4863      	ldr	r0, [pc, #396]	; (800e8cc <tcp_write+0x2bc>)
 800e740:	f001 f8fc 	bl	800f93c <iprintf>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800e744:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e748:	9a05      	ldr	r2, [sp, #20]
      space -= oversize_used;
 800e74a:	463c      	mov	r4, r7
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800e74c:	429a      	cmp	r2, r3
 800e74e:	bf28      	it	cs
 800e750:	461a      	movcs	r2, r3
 800e752:	454a      	cmp	r2, r9
 800e754:	4616      	mov	r6, r2
 800e756:	bfa8      	it	ge
 800e758:	464e      	movge	r6, r9
      oversize -= oversize_used;
 800e75a:	1b9b      	subs	r3, r3, r6
      space -= oversize_used;
 800e75c:	eba9 0906 	sub.w	r9, r9, r6
      oversize -= oversize_used;
 800e760:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
      space -= oversize_used;
 800e764:	fa1f f989 	uxth.w	r9, r9
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800e768:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e76c:	b153      	cbz	r3, 800e784 <tcp_write+0x174>
 800e76e:	9b05      	ldr	r3, [sp, #20]
 800e770:	429e      	cmp	r6, r3
 800e772:	f000 81cd 	beq.w	800eb10 <tcp_write+0x500>
 800e776:	4b53      	ldr	r3, [pc, #332]	; (800e8c4 <tcp_write+0x2b4>)
 800e778:	f240 12e1 	movw	r2, #481	; 0x1e1
 800e77c:	4959      	ldr	r1, [pc, #356]	; (800e8e4 <tcp_write+0x2d4>)
 800e77e:	4853      	ldr	r0, [pc, #332]	; (800e8cc <tcp_write+0x2bc>)
 800e780:	f001 f8dc 	bl	800f93c <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800e784:	9b05      	ldr	r3, [sp, #20]
 800e786:	429e      	cmp	r6, r3
 800e788:	f080 81c2 	bcs.w	800eb10 <tcp_write+0x500>
 800e78c:	f1b9 0f00 	cmp.w	r9, #0
 800e790:	f000 808f 	beq.w	800e8b2 <tcp_write+0x2a2>
 800e794:	f8b7 a008 	ldrh.w	sl, [r7, #8]
 800e798:	f1ba 0f00 	cmp.w	sl, #0
 800e79c:	f000 808a 	beq.w	800e8b4 <tcp_write+0x2a4>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800e7a0:	1b9c      	subs	r4, r3, r6
 800e7a2:	454c      	cmp	r4, r9
 800e7a4:	bfa8      	it	ge
 800e7a6:	464c      	movge	r4, r9
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      u16_t seglen = LWIP_MIN(space, len - pos);
 800e7aa:	fa1f f884 	uxth.w	r8, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e7ae:	07db      	lsls	r3, r3, #31
 800e7b0:	d557      	bpl.n	800e862 <tcp_write+0x252>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	9302      	str	r3, [sp, #8]
 800e7b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7b8:	464a      	mov	r2, r9
 800e7ba:	9301      	str	r3, [sp, #4]
 800e7bc:	9500      	str	r5, [sp, #0]
 800e7be:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800e7c2:	4641      	mov	r1, r8
 800e7c4:	2004      	movs	r0, #4
 800e7c6:	f7ff fe45 	bl	800e454 <tcp_pbuf_prealloc>
 800e7ca:	4681      	mov	r9, r0
 800e7cc:	2800      	cmp	r0, #0
 800e7ce:	f000 8199 	beq.w	800eb04 <tcp_write+0x4f4>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800e7d2:	9b08      	ldr	r3, [sp, #32]
 800e7d4:	4642      	mov	r2, r8
 800e7d6:	1999      	adds	r1, r3, r6
 800e7d8:	6840      	ldr	r0, [r0, #4]
 800e7da:	f001 f89c 	bl	800f916 <memcpy>
        queuelen += pbuf_clen(concat_p);
 800e7de:	4648      	mov	r0, r9
          queuelen += pbuf_clen(concat_p);
 800e7e0:	f7fd fb56 	bl	800be90 <pbuf_clen>
  u16_t extendlen = 0;
 800e7e4:	f04f 0a00 	mov.w	sl, #0
          queuelen += pbuf_clen(concat_p);
 800e7e8:	9b06      	ldr	r3, [sp, #24]
 800e7ea:	4403      	add	r3, r0
 800e7ec:	b29b      	uxth	r3, r3
 800e7ee:	9306      	str	r3, [sp, #24]
      pos += seglen;
 800e7f0:	463c      	mov	r4, r7
 800e7f2:	44b0      	add	r8, r6
 800e7f4:	fa1f f888 	uxth.w	r8, r8
 800e7f8:	f04f 0b00 	mov.w	fp, #0
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e7fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800e802:	f003 0301 	and.w	r3, r3, #1
 800e806:	930c      	str	r3, [sp, #48]	; 0x30
  while (pos < len) {
 800e808:	9b05      	ldr	r3, [sp, #20]
 800e80a:	4598      	cmp	r8, r3
 800e80c:	d370      	bcc.n	800e8f0 <tcp_write+0x2e0>
  if (oversize_used > 0) {
 800e80e:	b146      	cbz	r6, 800e822 <tcp_write+0x212>
    for (p = last_unsent->p; p; p = p->next) {
 800e810:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800e814:	f1b8 0f00 	cmp.w	r8, #0
 800e818:	f040 8110 	bne.w	800ea3c <tcp_write+0x42c>
    last_unsent->len += oversize_used;
 800e81c:	893b      	ldrh	r3, [r7, #8]
 800e81e:	441e      	add	r6, r3
 800e820:	813e      	strh	r6, [r7, #8]
  pcb->unsent_oversize = oversize;
 800e822:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e826:	f8a5 3064 	strh.w	r3, [r5, #100]	; 0x64
  if (concat_p != NULL) {
 800e82a:	f1b9 0f00 	cmp.w	r9, #0
 800e82e:	f000 811e 	beq.w	800ea6e <tcp_write+0x45e>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800e832:	b937      	cbnz	r7, 800e842 <tcp_write+0x232>
 800e834:	4b23      	ldr	r3, [pc, #140]	; (800e8c4 <tcp_write+0x2b4>)
 800e836:	f240 22bb 	movw	r2, #699	; 0x2bb
 800e83a:	492b      	ldr	r1, [pc, #172]	; (800e8e8 <tcp_write+0x2d8>)
 800e83c:	4823      	ldr	r0, [pc, #140]	; (800e8cc <tcp_write+0x2bc>)
 800e83e:	f001 f87d 	bl	800f93c <iprintf>
    pbuf_cat(last_unsent->p, concat_p);
 800e842:	4649      	mov	r1, r9
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f7fd fb47 	bl	800bed8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800e84a:	893b      	ldrh	r3, [r7, #8]
 800e84c:	f8b9 2008 	ldrh.w	r2, [r9, #8]
 800e850:	4413      	add	r3, r2
 800e852:	813b      	strh	r3, [r7, #8]
    last_unsent->next = queue;
 800e854:	f8c7 b000 	str.w	fp, [r7]
 800e858:	e12b      	b.n	800eab2 <tcp_write+0x4a2>
 800e85a:	465f      	mov	r7, fp
 800e85c:	e741      	b.n	800e6e2 <tcp_write+0xd2>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800e85e:	4634      	mov	r4, r6
 800e860:	e782      	b.n	800e768 <tcp_write+0x158>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8d3 9000 	ldr.w	r9, [r3]
 800e868:	f1b9 0f00 	cmp.w	r9, #0
 800e86c:	d112      	bne.n	800e894 <tcp_write+0x284>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800e86e:	7b1a      	ldrb	r2, [r3, #12]
 800e870:	2a01      	cmp	r2, #1
 800e872:	d111      	bne.n	800e898 <tcp_write+0x288>
 800e874:	895a      	ldrh	r2, [r3, #10]
 800e876:	685b      	ldr	r3, [r3, #4]
 800e878:	4413      	add	r3, r2
 800e87a:	9a08      	ldr	r2, [sp, #32]
 800e87c:	429a      	cmp	r2, r3
 800e87e:	d10b      	bne.n	800e898 <tcp_write+0x288>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800e880:	b136      	cbz	r6, 800e890 <tcp_write+0x280>
 800e882:	4b10      	ldr	r3, [pc, #64]	; (800e8c4 <tcp_write+0x2b4>)
 800e884:	f44f 7203 	mov.w	r2, #524	; 0x20c
 800e888:	4918      	ldr	r1, [pc, #96]	; (800e8ec <tcp_write+0x2dc>)
 800e88a:	4810      	ldr	r0, [pc, #64]	; (800e8cc <tcp_write+0x2bc>)
 800e88c:	f001 f856 	bl	800f93c <iprintf>
          extendlen = seglen;
 800e890:	46c2      	mov	sl, r8
 800e892:	e7ad      	b.n	800e7f0 <tcp_write+0x1e0>
 800e894:	464b      	mov	r3, r9
 800e896:	e7e5      	b.n	800e864 <tcp_write+0x254>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800e898:	2201      	movs	r2, #1
 800e89a:	4641      	mov	r1, r8
 800e89c:	2004      	movs	r0, #4
 800e89e:	f7fd f9ab 	bl	800bbf8 <pbuf_alloc>
 800e8a2:	4681      	mov	r9, r0
 800e8a4:	2800      	cmp	r0, #0
 800e8a6:	f000 812d 	beq.w	800eb04 <tcp_write+0x4f4>
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 800e8aa:	9b08      	ldr	r3, [sp, #32]
 800e8ac:	4433      	add	r3, r6
 800e8ae:	6043      	str	r3, [r0, #4]
 800e8b0:	e796      	b.n	800e7e0 <tcp_write+0x1d0>
  u16_t extendlen = 0;
 800e8b2:	46ca      	mov	sl, r9
 800e8b4:	46b0      	mov	r8, r6
  struct pbuf *concat_p = NULL;
 800e8b6:	46d1      	mov	r9, sl
 800e8b8:	e79e      	b.n	800e7f8 <tcp_write+0x1e8>
  u16_t extendlen = 0;
 800e8ba:	46c2      	mov	sl, r8
  u16_t oversize_used = 0;
 800e8bc:	4646      	mov	r6, r8
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800e8be:	4647      	mov	r7, r8
  struct pbuf *concat_p = NULL;
 800e8c0:	46c1      	mov	r9, r8
 800e8c2:	e799      	b.n	800e7f8 <tcp_write+0x1e8>
 800e8c4:	080138c3 	.word	0x080138c3
 800e8c8:	0801390a 	.word	0x0801390a
 800e8cc:	0801243d 	.word	0x0801243d
 800e8d0:	0801393b 	.word	0x0801393b
 800e8d4:	08013a25 	.word	0x08013a25
 800e8d8:	08013975 	.word	0x08013975
 800e8dc:	080139a7 	.word	0x080139a7
 800e8e0:	080139be 	.word	0x080139be
 800e8e4:	080139de 	.word	0x080139de
 800e8e8:	08013ab1 	.word	0x08013ab1
 800e8ec:	080139fc 	.word	0x080139fc
    u16_t left = len - pos;
 800e8f0:	9b05      	ldr	r3, [sp, #20]
    u16_t seglen = LWIP_MIN(left, max_len);
 800e8f2:	9a07      	ldr	r2, [sp, #28]
    u16_t left = len - pos;
 800e8f4:	eba3 0308 	sub.w	r3, r3, r8
    u16_t seglen = LWIP_MIN(left, max_len);
 800e8f8:	b29b      	uxth	r3, r3
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	bf28      	it	cs
 800e8fe:	4613      	movcs	r3, r2
 800e900:	b29b      	uxth	r3, r3
 800e902:	9309      	str	r3, [sp, #36]	; 0x24
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800e904:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e906:	b363      	cbz	r3, 800e962 <tcp_write+0x352>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800e908:	fabb f38b 	clz	r3, fp
 800e90c:	095b      	lsrs	r3, r3, #5
 800e90e:	9302      	str	r3, [sp, #8]
 800e910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e912:	9500      	str	r5, [sp, #0]
 800e914:	9301      	str	r3, [sp, #4]
 800e916:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e918:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800e91c:	2000      	movs	r0, #0
 800e91e:	f7ff fd99 	bl	800e454 <tcp_pbuf_prealloc>
 800e922:	4604      	mov	r4, r0
 800e924:	2800      	cmp	r0, #0
 800e926:	d03b      	beq.n	800e9a0 <tcp_write+0x390>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800e928:	8943      	ldrh	r3, [r0, #10]
 800e92a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d206      	bcs.n	800e93e <tcp_write+0x32e>
 800e930:	4b7b      	ldr	r3, [pc, #492]	; (800eb20 <tcp_write+0x510>)
 800e932:	f240 2241 	movw	r2, #577	; 0x241
 800e936:	497b      	ldr	r1, [pc, #492]	; (800eb24 <tcp_write+0x514>)
 800e938:	487b      	ldr	r0, [pc, #492]	; (800eb28 <tcp_write+0x518>)
 800e93a:	f000 ffff 	bl	800f93c <iprintf>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 800e93e:	9b08      	ldr	r3, [sp, #32]
 800e940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e942:	eb03 0108 	add.w	r1, r3, r8
 800e946:	6860      	ldr	r0, [r4, #4]
 800e948:	f000 ffe5 	bl	800f916 <memcpy>
    queuelen += pbuf_clen(p);
 800e94c:	4620      	mov	r0, r4
 800e94e:	f7fd fa9f 	bl	800be90 <pbuf_clen>
 800e952:	9b06      	ldr	r3, [sp, #24]
 800e954:	4403      	add	r3, r0
 800e956:	b29b      	uxth	r3, r3
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 800e958:	2b09      	cmp	r3, #9
    queuelen += pbuf_clen(p);
 800e95a:	9306      	str	r3, [sp, #24]
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 800e95c:	d949      	bls.n	800e9f2 <tcp_write+0x3e2>
      pbuf_free(p);
 800e95e:	4620      	mov	r0, r4
 800e960:	e01c      	b.n	800e99c <tcp_write+0x38c>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800e962:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800e966:	b133      	cbz	r3, 800e976 <tcp_write+0x366>
 800e968:	4b6d      	ldr	r3, [pc, #436]	; (800eb20 <tcp_write+0x510>)
 800e96a:	f240 224b 	movw	r2, #587	; 0x24b
 800e96e:	496f      	ldr	r1, [pc, #444]	; (800eb2c <tcp_write+0x51c>)
 800e970:	486d      	ldr	r0, [pc, #436]	; (800eb28 <tcp_write+0x518>)
 800e972:	f000 ffe3 	bl	800f93c <iprintf>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800e976:	2201      	movs	r2, #1
 800e978:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e97a:	2000      	movs	r0, #0
 800e97c:	f7fd f93c 	bl	800bbf8 <pbuf_alloc>
 800e980:	b170      	cbz	r0, 800e9a0 <tcp_write+0x390>
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 800e982:	9a08      	ldr	r2, [sp, #32]
 800e984:	900d      	str	r0, [sp, #52]	; 0x34
 800e986:	4442      	add	r2, r8
 800e988:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800e98a:	2200      	movs	r2, #0
 800e98c:	4611      	mov	r1, r2
 800e98e:	4610      	mov	r0, r2
 800e990:	f7fd f932 	bl	800bbf8 <pbuf_alloc>
 800e994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e996:	4604      	mov	r4, r0
 800e998:	bb38      	cbnz	r0, 800e9ea <tcp_write+0x3da>
        pbuf_free(p2);
 800e99a:	4618      	mov	r0, r3
      pbuf_free(p);
 800e99c:	f7fd f8c2 	bl	800bb24 <pbuf_free>
  pcb->flags |= TF_NAGLEMEMERR;
 800e9a0:	7eab      	ldrb	r3, [r5, #26]
 800e9a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e9a6:	76ab      	strb	r3, [r5, #26]
  if (concat_p != NULL) {
 800e9a8:	f1b9 0f00 	cmp.w	r9, #0
 800e9ac:	d002      	beq.n	800e9b4 <tcp_write+0x3a4>
    pbuf_free(concat_p);
 800e9ae:	4648      	mov	r0, r9
 800e9b0:	f7fd f8b8 	bl	800bb24 <pbuf_free>
  if (queue != NULL) {
 800e9b4:	f1bb 0f00 	cmp.w	fp, #0
 800e9b8:	d002      	beq.n	800e9c0 <tcp_write+0x3b0>
    tcp_segs_free(queue);
 800e9ba:	4658      	mov	r0, fp
 800e9bc:	f7fd fd10 	bl	800c3e0 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 800e9c0:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	f43f ae57 	beq.w	800e678 <tcp_write+0x68>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800e9ca:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	f47f ae53 	bne.w	800e678 <tcp_write+0x68>
 800e9d2:	6eab      	ldr	r3, [r5, #104]	; 0x68
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	f47f ae4f 	bne.w	800e678 <tcp_write+0x68>
 800e9da:	4b51      	ldr	r3, [pc, #324]	; (800eb20 <tcp_write+0x510>)
 800e9dc:	f240 3202 	movw	r2, #770	; 0x302
 800e9e0:	4953      	ldr	r1, [pc, #332]	; (800eb30 <tcp_write+0x520>)
 800e9e2:	4851      	ldr	r0, [pc, #324]	; (800eb28 <tcp_write+0x518>)
 800e9e4:	f000 ffaa 	bl	800f93c <iprintf>
 800e9e8:	e646      	b.n	800e678 <tcp_write+0x68>
      pbuf_cat(p/*header*/, p2/*data*/);
 800e9ea:	4619      	mov	r1, r3
 800e9ec:	f7fd fa74 	bl	800bed8 <pbuf_cat>
 800e9f0:	e7ac      	b.n	800e94c <tcp_write+0x33c>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800e9f6:	4621      	mov	r1, r4
 800e9f8:	9200      	str	r2, [sp, #0]
 800e9fa:	4443      	add	r3, r8
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	f7ff fd63 	bl	800e4c8 <tcp_create_segment>
 800ea02:	4604      	mov	r4, r0
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d0cb      	beq.n	800e9a0 <tcp_write+0x390>
    if (queue == NULL) {
 800ea08:	f1bb 0f00 	cmp.w	fp, #0
 800ea0c:	d010      	beq.n	800ea30 <tcp_write+0x420>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800ea0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea10:	b933      	cbnz	r3, 800ea20 <tcp_write+0x410>
 800ea12:	4b43      	ldr	r3, [pc, #268]	; (800eb20 <tcp_write+0x510>)
 800ea14:	f240 2285 	movw	r2, #645	; 0x285
 800ea18:	4946      	ldr	r1, [pc, #280]	; (800eb34 <tcp_write+0x524>)
 800ea1a:	4843      	ldr	r0, [pc, #268]	; (800eb28 <tcp_write+0x518>)
 800ea1c:	f000 ff8e 	bl	800f93c <iprintf>
      prev_seg->next = seg;
 800ea20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea22:	601c      	str	r4, [r3, #0]
    pos += seglen;
 800ea24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea26:	940b      	str	r4, [sp, #44]	; 0x2c
 800ea28:	4498      	add	r8, r3
 800ea2a:	fa1f f888 	uxth.w	r8, r8
 800ea2e:	e6eb      	b.n	800e808 <tcp_write+0x1f8>
 800ea30:	4683      	mov	fp, r0
 800ea32:	e7f7      	b.n	800ea24 <tcp_write+0x414>
  if (oversize_used > 0) {
 800ea34:	f04f 0a00 	mov.w	sl, #0
 800ea38:	46d1      	mov	r9, sl
 800ea3a:	e6e9      	b.n	800e810 <tcp_write+0x200>
      p->tot_len += oversize_used;
 800ea3c:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 800ea40:	4433      	add	r3, r6
 800ea42:	f8a8 3008 	strh.w	r3, [r8, #8]
      if (p->next == NULL) {
 800ea46:	f8d8 3000 	ldr.w	r3, [r8]
 800ea4a:	b96b      	cbnz	r3, 800ea68 <tcp_write+0x458>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800ea4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ea50:	f8b8 000a 	ldrh.w	r0, [r8, #10]
 800ea54:	4632      	mov	r2, r6
 800ea56:	4418      	add	r0, r3
 800ea58:	9908      	ldr	r1, [sp, #32]
 800ea5a:	f000 ff5c 	bl	800f916 <memcpy>
        p->len += oversize_used;
 800ea5e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800ea62:	4433      	add	r3, r6
 800ea64:	f8a8 300a 	strh.w	r3, [r8, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800ea68:	f8d8 8000 	ldr.w	r8, [r8]
 800ea6c:	e6d2      	b.n	800e814 <tcp_write+0x204>
  } else if (extendlen > 0) {
 800ea6e:	f1ba 0f00 	cmp.w	sl, #0
 800ea72:	d019      	beq.n	800eaa8 <tcp_write+0x498>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800ea74:	b10f      	cbz	r7, 800ea7a <tcp_write+0x46a>
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	b933      	cbnz	r3, 800ea88 <tcp_write+0x478>
 800ea7a:	4b29      	ldr	r3, [pc, #164]	; (800eb20 <tcp_write+0x510>)
 800ea7c:	f240 22c1 	movw	r2, #705	; 0x2c1
 800ea80:	492d      	ldr	r1, [pc, #180]	; (800eb38 <tcp_write+0x528>)
 800ea82:	4829      	ldr	r0, [pc, #164]	; (800eb28 <tcp_write+0x518>)
 800ea84:	f000 ff5a 	bl	800f93c <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	891a      	ldrh	r2, [r3, #8]
 800ea8c:	6819      	ldr	r1, [r3, #0]
      p->tot_len += extendlen;
 800ea8e:	4452      	add	r2, sl
 800ea90:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800ea92:	b939      	cbnz	r1, 800eaa4 <tcp_write+0x494>
    p->len += extendlen;
 800ea94:	895a      	ldrh	r2, [r3, #10]
 800ea96:	4452      	add	r2, sl
 800ea98:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 800ea9a:	893b      	ldrh	r3, [r7, #8]
 800ea9c:	449a      	add	sl, r3
 800ea9e:	f8a7 a008 	strh.w	sl, [r7, #8]
 800eaa2:	e6d7      	b.n	800e854 <tcp_write+0x244>
      p->tot_len += extendlen;
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	e7f0      	b.n	800ea8a <tcp_write+0x47a>
  if (last_unsent == NULL) {
 800eaa8:	2f00      	cmp	r7, #0
 800eaaa:	f47f aed3 	bne.w	800e854 <tcp_write+0x244>
    pcb->unsent = queue;
 800eaae:	f8c5 b068 	str.w	fp, [r5, #104]	; 0x68
  pcb->snd_lbb += len;
 800eab2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800eab4:	9a05      	ldr	r2, [sp, #20]
 800eab6:	4413      	add	r3, r2
 800eab8:	65ab      	str	r3, [r5, #88]	; 0x58
  pcb->snd_buf -= len;
 800eaba:	f8b5 3060 	ldrh.w	r3, [r5, #96]	; 0x60
 800eabe:	1a9b      	subs	r3, r3, r2
 800eac0:	f8a5 3060 	strh.w	r3, [r5, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 800eac4:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 800eac8:	f8a5 3062 	strh.w	r3, [r5, #98]	; 0x62
  if (pcb->snd_queuelen != 0) {
 800eacc:	9b06      	ldr	r3, [sp, #24]
 800eace:	b153      	cbz	r3, 800eae6 <tcp_write+0x4d6>
    LWIP_ASSERT("tcp_write: valid queue length",
 800ead0:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800ead2:	b943      	cbnz	r3, 800eae6 <tcp_write+0x4d6>
 800ead4:	6eab      	ldr	r3, [r5, #104]	; 0x68
 800ead6:	b933      	cbnz	r3, 800eae6 <tcp_write+0x4d6>
 800ead8:	4b11      	ldr	r3, [pc, #68]	; (800eb20 <tcp_write+0x510>)
 800eada:	f240 22ed 	movw	r2, #749	; 0x2ed
 800eade:	4914      	ldr	r1, [pc, #80]	; (800eb30 <tcp_write+0x520>)
 800eae0:	4811      	ldr	r0, [pc, #68]	; (800eb28 <tcp_write+0x518>)
 800eae2:	f000 ff2b 	bl	800f93c <iprintf>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 800eae6:	b15c      	cbz	r4, 800eb00 <tcp_write+0x4f0>
 800eae8:	68e4      	ldr	r4, [r4, #12]
 800eaea:	b14c      	cbz	r4, 800eb00 <tcp_write+0x4f0>
 800eaec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaee:	f013 0602 	ands.w	r6, r3, #2
 800eaf2:	d105      	bne.n	800eb00 <tcp_write+0x4f0>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800eaf4:	2008      	movs	r0, #8
 800eaf6:	89a5      	ldrh	r5, [r4, #12]
 800eaf8:	f7fb fa12 	bl	8009f20 <lwip_htons>
 800eafc:	4328      	orrs	r0, r5
 800eafe:	81a0      	strh	r0, [r4, #12]
  return ERR_OK;
 800eb00:	2000      	movs	r0, #0
 800eb02:	e5a4      	b.n	800e64e <tcp_write+0x3e>
      p->tot_len += extendlen;
 800eb04:	f04f 0900 	mov.w	r9, #0
 800eb08:	e74a      	b.n	800e9a0 <tcp_write+0x390>
    return ERR_CONN;
 800eb0a:	f06f 000a 	mvn.w	r0, #10
 800eb0e:	e59e      	b.n	800e64e <tcp_write+0x3e>
  if (oversize_used > 0) {
 800eb10:	2e00      	cmp	r6, #0
 800eb12:	d18f      	bne.n	800ea34 <tcp_write+0x424>
  pcb->unsent_oversize = oversize;
 800eb14:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800eb18:	f8a5 3064 	strh.w	r3, [r5, #100]	; 0x64
 800eb1c:	e69a      	b.n	800e854 <tcp_write+0x244>
 800eb1e:	bf00      	nop
 800eb20:	080138c3 	.word	0x080138c3
 800eb24:	08013a54 	.word	0x08013a54
 800eb28:	0801243d 	.word	0x0801243d
 800eb2c:	08013a92 	.word	0x08013a92
 800eb30:	08013b1e 	.word	0x08013b1e
 800eb34:	08013aa0 	.word	0x08013aa0
 800eb38:	08013ae9 	.word	0x08013ae9

0800eb3c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800eb3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  u8_t optflags = 0;
  u8_t optlen = 0;

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800eb40:	f011 0803 	ands.w	r8, r1, #3
{
 800eb44:	4604      	mov	r4, r0
 800eb46:	460e      	mov	r6, r1
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800eb48:	d106      	bne.n	800eb58 <tcp_enqueue_flags+0x1c>
 800eb4a:	4b41      	ldr	r3, [pc, #260]	; (800ec50 <tcp_enqueue_flags+0x114>)
 800eb4c:	f240 321b 	movw	r2, #795	; 0x31b
 800eb50:	4940      	ldr	r1, [pc, #256]	; (800ec54 <tcp_enqueue_flags+0x118>)
 800eb52:	4841      	ldr	r0, [pc, #260]	; (800ec58 <tcp_enqueue_flags+0x11c>)
 800eb54:	f000 fef2 	bl	800f93c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 800eb58:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800eb5c:	2b08      	cmp	r3, #8
 800eb5e:	d90a      	bls.n	800eb76 <tcp_enqueue_flags+0x3a>
 800eb60:	07f1      	lsls	r1, r6, #31
 800eb62:	d408      	bmi.n	800eb76 <tcp_enqueue_flags+0x3a>

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
    pcb->flags |= TF_NAGLEMEMERR;
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800eb64:	f04f 30ff 	mov.w	r0, #4294967295
    pcb->flags |= TF_NAGLEMEMERR;
 800eb68:	7ea3      	ldrb	r3, [r4, #26]
 800eb6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800eb6e:	76a3      	strb	r3, [r4, #26]
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
}
 800eb70:	b003      	add	sp, #12
 800eb72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb76:	f006 0302 	and.w	r3, r6, #2
  if (flags & TCP_SYN) {
 800eb7a:	2b00      	cmp	r3, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800eb7c:	bf14      	ite	ne
 800eb7e:	2704      	movne	r7, #4
 800eb80:	2700      	moveq	r7, #0
 800eb82:	f04f 0200 	mov.w	r2, #0
 800eb86:	4639      	mov	r1, r7
 800eb88:	4610      	mov	r0, r2
  u8_t optflags = 0;
 800eb8a:	bf14      	ite	ne
 800eb8c:	f04f 0901 	movne.w	r9, #1
 800eb90:	f04f 0900 	moveq.w	r9, #0
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800eb94:	f7fd f830 	bl	800bbf8 <pbuf_alloc>
 800eb98:	4605      	mov	r5, r0
 800eb9a:	2800      	cmp	r0, #0
 800eb9c:	d0e2      	beq.n	800eb64 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800eb9e:	8943      	ldrh	r3, [r0, #10]
 800eba0:	42bb      	cmp	r3, r7
 800eba2:	d206      	bcs.n	800ebb2 <tcp_enqueue_flags+0x76>
 800eba4:	4b2a      	ldr	r3, [pc, #168]	; (800ec50 <tcp_enqueue_flags+0x114>)
 800eba6:	f240 3241 	movw	r2, #833	; 0x341
 800ebaa:	492c      	ldr	r1, [pc, #176]	; (800ec5c <tcp_enqueue_flags+0x120>)
 800ebac:	482a      	ldr	r0, [pc, #168]	; (800ec58 <tcp_enqueue_flags+0x11c>)
 800ebae:	f000 fec5 	bl	800f93c <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800ebb2:	f8cd 9000 	str.w	r9, [sp]
 800ebb6:	4629      	mov	r1, r5
 800ebb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ebba:	4632      	mov	r2, r6
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	f7ff fc83 	bl	800e4c8 <tcp_create_segment>
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	2800      	cmp	r0, #0
 800ebc6:	d0cd      	beq.n	800eb64 <tcp_enqueue_flags+0x28>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ebc8:	68c3      	ldr	r3, [r0, #12]
 800ebca:	079a      	lsls	r2, r3, #30
 800ebcc:	d006      	beq.n	800ebdc <tcp_enqueue_flags+0xa0>
 800ebce:	4b20      	ldr	r3, [pc, #128]	; (800ec50 <tcp_enqueue_flags+0x114>)
 800ebd0:	f240 3249 	movw	r2, #841	; 0x349
 800ebd4:	4922      	ldr	r1, [pc, #136]	; (800ec60 <tcp_enqueue_flags+0x124>)
 800ebd6:	4820      	ldr	r0, [pc, #128]	; (800ec58 <tcp_enqueue_flags+0x11c>)
 800ebd8:	f000 feb0 	bl	800f93c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ebdc:	892b      	ldrh	r3, [r5, #8]
 800ebde:	b133      	cbz	r3, 800ebee <tcp_enqueue_flags+0xb2>
 800ebe0:	4b1b      	ldr	r3, [pc, #108]	; (800ec50 <tcp_enqueue_flags+0x114>)
 800ebe2:	f240 324a 	movw	r2, #842	; 0x34a
 800ebe6:	491f      	ldr	r1, [pc, #124]	; (800ec64 <tcp_enqueue_flags+0x128>)
 800ebe8:	481b      	ldr	r0, [pc, #108]	; (800ec58 <tcp_enqueue_flags+0x11c>)
 800ebea:	f000 fea7 	bl	800f93c <iprintf>
  if (pcb->unsent == NULL) {
 800ebee:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800ebf0:	bb4b      	cbnz	r3, 800ec46 <tcp_enqueue_flags+0x10a>
    pcb->unsent = seg;
 800ebf2:	66a5      	str	r5, [r4, #104]	; 0x68
  pcb->unsent_oversize = 0;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ebfa:	f1b8 0f00 	cmp.w	r8, #0
 800ebfe:	d002      	beq.n	800ec06 <tcp_enqueue_flags+0xca>
    pcb->snd_lbb++;
 800ec00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ec02:	3301      	adds	r3, #1
 800ec04:	65a3      	str	r3, [r4, #88]	; 0x58
  if (flags & TCP_FIN) {
 800ec06:	07f3      	lsls	r3, r6, #31
    pcb->flags |= TF_FIN;
 800ec08:	bf42      	ittt	mi
 800ec0a:	7ea3      	ldrbmi	r3, [r4, #26]
 800ec0c:	f043 0320 	orrmi.w	r3, r3, #32
 800ec10:	76a3      	strbmi	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ec12:	6868      	ldr	r0, [r5, #4]
 800ec14:	f7fd f93c 	bl	800be90 <pbuf_clen>
 800ec18:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800ec1c:	4418      	add	r0, r3
 800ec1e:	b280      	uxth	r0, r0
 800ec20:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
  if (pcb->snd_queuelen != 0) {
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d0a3      	beq.n	800eb70 <tcp_enqueue_flags+0x34>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800ec28:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ec2a:	b948      	cbnz	r0, 800ec40 <tcp_enqueue_flags+0x104>
 800ec2c:	6ea4      	ldr	r4, [r4, #104]	; 0x68
 800ec2e:	2c00      	cmp	r4, #0
 800ec30:	d19e      	bne.n	800eb70 <tcp_enqueue_flags+0x34>
 800ec32:	4b07      	ldr	r3, [pc, #28]	; (800ec50 <tcp_enqueue_flags+0x114>)
 800ec34:	f240 326d 	movw	r2, #877	; 0x36d
 800ec38:	490b      	ldr	r1, [pc, #44]	; (800ec68 <tcp_enqueue_flags+0x12c>)
 800ec3a:	4807      	ldr	r0, [pc, #28]	; (800ec58 <tcp_enqueue_flags+0x11c>)
 800ec3c:	f000 fe7e 	bl	800f93c <iprintf>
  return ERR_OK;
 800ec40:	2000      	movs	r0, #0
 800ec42:	e795      	b.n	800eb70 <tcp_enqueue_flags+0x34>
 800ec44:	4613      	mov	r3, r2
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ec46:	681a      	ldr	r2, [r3, #0]
 800ec48:	2a00      	cmp	r2, #0
 800ec4a:	d1fb      	bne.n	800ec44 <tcp_enqueue_flags+0x108>
    useg->next = seg;
 800ec4c:	601d      	str	r5, [r3, #0]
 800ec4e:	e7d1      	b.n	800ebf4 <tcp_enqueue_flags+0xb8>
 800ec50:	080138c3 	.word	0x080138c3
 800ec54:	08013760 	.word	0x08013760
 800ec58:	0801243d 	.word	0x0801243d
 800ec5c:	080137b5 	.word	0x080137b5
 800ec60:	080137ee 	.word	0x080137ee
 800ec64:	08013806 	.word	0x08013806
 800ec68:	08013830 	.word	0x08013830

0800ec6c <tcp_send_fin>:
{
 800ec6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pcb->unsent != NULL) {
 800ec6e:	6e84      	ldr	r4, [r0, #104]	; 0x68
{
 800ec70:	4605      	mov	r5, r0
  if (pcb->unsent != NULL) {
 800ec72:	b934      	cbnz	r4, 800ec82 <tcp_send_fin+0x16>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800ec74:	4628      	mov	r0, r5
}
 800ec76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800ec7a:	2101      	movs	r1, #1
 800ec7c:	f7ff bf5e 	b.w	800eb3c <tcp_enqueue_flags>
 800ec80:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800ec82:	6823      	ldr	r3, [r4, #0]
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d1fb      	bne.n	800ec80 <tcp_send_fin+0x14>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800ec88:	68e3      	ldr	r3, [r4, #12]
 800ec8a:	8998      	ldrh	r0, [r3, #12]
 800ec8c:	f7fb f948 	bl	8009f20 <lwip_htons>
 800ec90:	f010 0707 	ands.w	r7, r0, #7
 800ec94:	d1ee      	bne.n	800ec74 <tcp_send_fin+0x8>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800ec96:	68e6      	ldr	r6, [r4, #12]
 800ec98:	2001      	movs	r0, #1
 800ec9a:	89b4      	ldrh	r4, [r6, #12]
 800ec9c:	f7fb f940 	bl	8009f20 <lwip_htons>
 800eca0:	4320      	orrs	r0, r4
 800eca2:	81b0      	strh	r0, [r6, #12]
      pcb->flags |= TF_FIN;
 800eca4:	7eab      	ldrb	r3, [r5, #26]
}
 800eca6:	4638      	mov	r0, r7
      pcb->flags |= TF_FIN;
 800eca8:	f043 0320 	orr.w	r3, r3, #32
 800ecac:	76ab      	strb	r3, [r5, #26]
}
 800ecae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ecb0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800ecb0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ecb2:	4604      	mov	r4, r0
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800ecb4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800ecb6:	f7fb f936 	bl	8009f26 <lwip_htonl>
 800ecba:	2100      	movs	r1, #0
 800ecbc:	4602      	mov	r2, r0
 800ecbe:	4620      	mov	r0, r4
 800ecc0:	f7ff fc6a 	bl	800e598 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800ecc4:	4606      	mov	r6, r0
 800ecc6:	b940      	cbnz	r0, 800ecda <tcp_send_empty_ack+0x2a>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800ecc8:	f06f 0501 	mvn.w	r5, #1
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800eccc:	7ea3      	ldrb	r3, [r4, #26]
 800ecce:	f043 0303 	orr.w	r3, r3, #3
 800ecd2:	76a3      	strb	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 800ecd4:	4628      	mov	r0, r5
 800ecd6:	b004      	add	sp, #16
 800ecd8:	bd70      	pop	{r4, r5, r6, pc}
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800ecda:	1d25      	adds	r5, r4, #4
 800ecdc:	4628      	mov	r0, r5
 800ecde:	f7fb fda3 	bl	800a828 <ip4_route>
  if (netif == NULL) {
 800ece2:	b1a0      	cbz	r0, 800ed0e <tcp_send_empty_ack+0x5e>
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 800ece4:	2206      	movs	r2, #6
 800ece6:	9201      	str	r2, [sp, #4]
 800ece8:	7a62      	ldrb	r2, [r4, #9]
 800ecea:	9002      	str	r0, [sp, #8]
 800ecec:	9200      	str	r2, [sp, #0]
 800ecee:	7aa3      	ldrb	r3, [r4, #10]
 800ecf0:	462a      	mov	r2, r5
 800ecf2:	4621      	mov	r1, r4
 800ecf4:	4630      	mov	r0, r6
 800ecf6:	f7fb fefd 	bl	800aaf4 <ip4_output_if>
 800ecfa:	4605      	mov	r5, r0
  pbuf_free(p);
 800ecfc:	4630      	mov	r0, r6
 800ecfe:	f7fc ff11 	bl	800bb24 <pbuf_free>
 800ed02:	7ea3      	ldrb	r3, [r4, #26]
  if (err != ERR_OK) {
 800ed04:	b135      	cbz	r5, 800ed14 <tcp_send_empty_ack+0x64>
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 800ed06:	f043 0303 	orr.w	r3, r3, #3
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800ed0a:	76a3      	strb	r3, [r4, #26]
 800ed0c:	e7e2      	b.n	800ecd4 <tcp_send_empty_ack+0x24>
    err = ERR_RTE;
 800ed0e:	f06f 0503 	mvn.w	r5, #3
 800ed12:	e7f3      	b.n	800ecfc <tcp_send_empty_ack+0x4c>
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800ed14:	f023 0303 	bic.w	r3, r3, #3
 800ed18:	e7f7      	b.n	800ed0a <tcp_send_empty_ack+0x5a>
	...

0800ed1c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800ed1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ed20:	7d03      	ldrb	r3, [r0, #20]
{
 800ed22:	b087      	sub	sp, #28
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ed24:	2b01      	cmp	r3, #1
{
 800ed26:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ed28:	d106      	bne.n	800ed38 <tcp_output+0x1c>
 800ed2a:	4ba5      	ldr	r3, [pc, #660]	; (800efc0 <tcp_output+0x2a4>)
 800ed2c:	f240 32ed 	movw	r2, #1005	; 0x3ed
 800ed30:	49a4      	ldr	r1, [pc, #656]	; (800efc4 <tcp_output+0x2a8>)
 800ed32:	48a5      	ldr	r0, [pc, #660]	; (800efc8 <tcp_output+0x2ac>)
 800ed34:	f000 fe02 	bl	800f93c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800ed38:	4ba4      	ldr	r3, [pc, #656]	; (800efcc <tcp_output+0x2b0>)
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	429c      	cmp	r4, r3
 800ed3e:	d052      	beq.n	800ede6 <tcp_output+0xca>
    return ERR_OK;
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ed40:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800ed44:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c

  seg = pcb->unsent;
 800ed48:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ed4a:	429f      	cmp	r7, r3
 800ed4c:	bf28      	it	cs
 800ed4e:	461f      	movcs	r7, r3
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 800ed50:	7ea3      	ldrb	r3, [r4, #26]
 800ed52:	0799      	lsls	r1, r3, #30
 800ed54:	d510      	bpl.n	800ed78 <tcp_output+0x5c>
 800ed56:	b92d      	cbnz	r5, 800ed64 <tcp_output+0x48>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
     return tcp_send_empty_ack(pcb);
 800ed58:	4620      	mov	r0, r4
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
  return ERR_OK;
}
 800ed5a:	b007      	add	sp, #28
 800ed5c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     return tcp_send_empty_ack(pcb);
 800ed60:	f7ff bfa6 	b.w	800ecb0 <tcp_send_empty_ack>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 800ed64:	68eb      	ldr	r3, [r5, #12]
 800ed66:	6858      	ldr	r0, [r3, #4]
 800ed68:	f7fb f8dd 	bl	8009f26 <lwip_htonl>
 800ed6c:	892b      	ldrh	r3, [r5, #8]
 800ed6e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800ed70:	1a9b      	subs	r3, r3, r2
 800ed72:	4418      	add	r0, r3
     (seg == NULL ||
 800ed74:	4287      	cmp	r7, r0
 800ed76:	d3ef      	bcc.n	800ed58 <tcp_output+0x3c>
  useg = pcb->unacked;
 800ed78:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
  if (useg != NULL) {
 800ed7a:	2e00      	cmp	r6, #0
 800ed7c:	d136      	bne.n	800edec <tcp_output+0xd0>
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800ed7e:	f104 0804 	add.w	r8, r4, #4
 800ed82:	4640      	mov	r0, r8
 800ed84:	f7fb fd50 	bl	800a828 <ip4_route>
  if (netif == NULL) {
 800ed88:	4681      	mov	r9, r0
 800ed8a:	2800      	cmp	r0, #0
 800ed8c:	f000 813c 	beq.w	800f008 <tcp_output+0x2ec>
  if (ip_addr_isany(&pcb->local_ip)) {
 800ed90:	b10c      	cbz	r4, 800ed96 <tcp_output+0x7a>
 800ed92:	6823      	ldr	r3, [r4, #0]
 800ed94:	b913      	cbnz	r3, 800ed9c <tcp_output+0x80>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800ed96:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ed9a:	6023      	str	r3, [r4, #0]
  if (seg != NULL &&
 800ed9c:	b1d5      	cbz	r5, 800edd4 <tcp_output+0xb8>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800ed9e:	68eb      	ldr	r3, [r5, #12]
 800eda0:	6858      	ldr	r0, [r3, #4]
 800eda2:	f7fb f8c0 	bl	8009f26 <lwip_htonl>
 800eda6:	892b      	ldrh	r3, [r5, #8]
 800eda8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800edaa:	1a9b      	subs	r3, r3, r2
 800edac:	4418      	add	r0, r3
  if (seg != NULL &&
 800edae:	4287      	cmp	r7, r0
 800edb0:	d26f      	bcs.n	800ee92 <tcp_output+0x176>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 800edb2:	2f00      	cmp	r7, #0
 800edb4:	d06d      	beq.n	800ee92 <tcp_output+0x176>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 800edb6:	f8b4 305c 	ldrh.w	r3, [r4, #92]	; 0x5c
 800edba:	429f      	cmp	r7, r3
 800edbc:	d169      	bne.n	800ee92 <tcp_output+0x176>
 800edbe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d166      	bne.n	800ee92 <tcp_output+0x176>
    if (pcb->persist_backoff == 0) {
 800edc4:	f894 3095 	ldrb.w	r3, [r4, #149]	; 0x95
 800edc8:	b923      	cbnz	r3, 800edd4 <tcp_output+0xb8>
      pcb->persist_cnt = 0;
 800edca:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
      pcb->persist_backoff = 1;
 800edce:	2301      	movs	r3, #1
 800edd0:	f884 3095 	strb.w	r3, [r4, #149]	; 0x95
  if (pcb->unsent == NULL) {
 800edd4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800edd6:	b913      	cbnz	r3, 800edde <tcp_output+0xc2>
    pcb->unsent_oversize = 0;
 800edd8:	2300      	movs	r3, #0
 800edda:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  pcb->flags &= ~TF_NAGLEMEMERR;
 800edde:	7ea3      	ldrb	r3, [r4, #26]
 800ede0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ede4:	76a3      	strb	r3, [r4, #26]
    return ERR_OK;
 800ede6:	2000      	movs	r0, #0
 800ede8:	e0e6      	b.n	800efb8 <tcp_output+0x29c>
 800edea:	461e      	mov	r6, r3
    for (; useg->next != NULL; useg = useg->next);
 800edec:	6833      	ldr	r3, [r6, #0]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d1fb      	bne.n	800edea <tcp_output+0xce>
 800edf2:	e7c4      	b.n	800ed7e <tcp_output+0x62>
    pcb->unsent = seg->next;
 800edf4:	682b      	ldr	r3, [r5, #0]
 800edf6:	66a3      	str	r3, [r4, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 800edf8:	7d23      	ldrb	r3, [r4, #20]
 800edfa:	2b02      	cmp	r3, #2
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 800edfc:	bf1e      	ittt	ne
 800edfe:	7ea3      	ldrbne	r3, [r4, #26]
 800ee00:	f023 0303 	bicne.w	r3, r3, #3
 800ee04:	76a3      	strbne	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800ee06:	68eb      	ldr	r3, [r5, #12]
 800ee08:	6858      	ldr	r0, [r3, #4]
 800ee0a:	f7fb f88c 	bl	8009f26 <lwip_htonl>
 800ee0e:	68e9      	ldr	r1, [r5, #12]
 800ee10:	4683      	mov	fp, r0
 800ee12:	8988      	ldrh	r0, [r1, #12]
 800ee14:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800ee18:	f7fb f882 	bl	8009f20 <lwip_htons>
 800ee1c:	f010 0003 	ands.w	r0, r0, #3
 800ee20:	bf18      	it	ne
 800ee22:	2001      	movne	r0, #1
 800ee24:	eb0b 030a 	add.w	r3, fp, sl
 800ee28:	4418      	add	r0, r3
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ee2a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    if (TCP_TCPLEN(seg) > 0) {
 800ee2c:	68ea      	ldr	r2, [r5, #12]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ee2e:	1a1b      	subs	r3, r3, r0
 800ee30:	2b00      	cmp	r3, #0
      pcb->snd_nxt = snd_nxt;
 800ee32:	bfb8      	it	lt
 800ee34:	64e0      	strlt	r0, [r4, #76]	; 0x4c
    if (TCP_TCPLEN(seg) > 0) {
 800ee36:	8990      	ldrh	r0, [r2, #12]
 800ee38:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800ee3c:	f7fb f870 	bl	8009f20 <lwip_htons>
 800ee40:	f010 0003 	ands.w	r0, r0, #3
 800ee44:	bf18      	it	ne
 800ee46:	2001      	movne	r0, #1
 800ee48:	eb10 0f0a 	cmn.w	r0, sl
 800ee4c:	f000 80d8 	beq.w	800f000 <tcp_output+0x2e4>
      seg->next = NULL;
 800ee50:	2300      	movs	r3, #0
 800ee52:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 800ee54:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ee56:	b913      	cbnz	r3, 800ee5e <tcp_output+0x142>
        pcb->unacked = seg;
 800ee58:	66e5      	str	r5, [r4, #108]	; 0x6c
          useg->next = seg;
 800ee5a:	462e      	mov	r6, r5
 800ee5c:	e016      	b.n	800ee8c <tcp_output+0x170>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800ee5e:	68eb      	ldr	r3, [r5, #12]
 800ee60:	6858      	ldr	r0, [r3, #4]
 800ee62:	f7fb f860 	bl	8009f26 <lwip_htonl>
 800ee66:	68f2      	ldr	r2, [r6, #12]
 800ee68:	4682      	mov	sl, r0
 800ee6a:	6850      	ldr	r0, [r2, #4]
 800ee6c:	f7fb f85b 	bl	8009f26 <lwip_htonl>
 800ee70:	ebaa 0000 	sub.w	r0, sl, r0
 800ee74:	2800      	cmp	r0, #0
 800ee76:	f280 80c1 	bge.w	800effc <tcp_output+0x2e0>
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800ee7a:	f104 036c 	add.w	r3, r4, #108	; 0x6c
          while (*cur_seg &&
 800ee7e:	681a      	ldr	r2, [r3, #0]
 800ee80:	2a00      	cmp	r2, #0
 800ee82:	f040 80a9 	bne.w	800efd8 <tcp_output+0x2bc>
          seg->next = (*cur_seg);
 800ee86:	681a      	ldr	r2, [r3, #0]
 800ee88:	602a      	str	r2, [r5, #0]
          (*cur_seg) = seg;
 800ee8a:	601d      	str	r5, [r3, #0]
    seg = pcb->unsent;
 800ee8c:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  while (seg != NULL &&
 800ee8e:	2d00      	cmp	r5, #0
 800ee90:	d0a2      	beq.n	800edd8 <tcp_output+0xbc>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800ee92:	68eb      	ldr	r3, [r5, #12]
 800ee94:	6858      	ldr	r0, [r3, #4]
 800ee96:	f7fb f846 	bl	8009f26 <lwip_htonl>
 800ee9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ee9c:	1ac0      	subs	r0, r0, r3
 800ee9e:	892b      	ldrh	r3, [r5, #8]
 800eea0:	4418      	add	r0, r3
  while (seg != NULL &&
 800eea2:	4287      	cmp	r7, r0
 800eea4:	d396      	bcc.n	800edd4 <tcp_output+0xb8>
    LWIP_ASSERT("RST not expected here!",
 800eea6:	68eb      	ldr	r3, [r5, #12]
 800eea8:	8998      	ldrh	r0, [r3, #12]
 800eeaa:	f7fb f839 	bl	8009f20 <lwip_htons>
 800eeae:	0742      	lsls	r2, r0, #29
 800eeb0:	d506      	bpl.n	800eec0 <tcp_output+0x1a4>
 800eeb2:	4b43      	ldr	r3, [pc, #268]	; (800efc0 <tcp_output+0x2a4>)
 800eeb4:	f240 4246 	movw	r2, #1094	; 0x446
 800eeb8:	4945      	ldr	r1, [pc, #276]	; (800efd0 <tcp_output+0x2b4>)
 800eeba:	4843      	ldr	r0, [pc, #268]	; (800efc8 <tcp_output+0x2ac>)
 800eebc:	f000 fd3e 	bl	800f93c <iprintf>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800eec0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800eec2:	b19b      	cbz	r3, 800eeec <tcp_output+0x1d0>
 800eec4:	7ea2      	ldrb	r2, [r4, #26]
 800eec6:	f012 0f44 	tst.w	r2, #68	; 0x44
 800eeca:	d10f      	bne.n	800eeec <tcp_output+0x1d0>
 800eecc:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800eece:	b12b      	cbz	r3, 800eedc <tcp_output+0x1c0>
 800eed0:	6819      	ldr	r1, [r3, #0]
 800eed2:	b959      	cbnz	r1, 800eeec <tcp_output+0x1d0>
 800eed4:	8919      	ldrh	r1, [r3, #8]
 800eed6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800eed8:	4299      	cmp	r1, r3
 800eeda:	d207      	bcs.n	800eeec <tcp_output+0x1d0>
 800eedc:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 800eee0:	b123      	cbz	r3, 800eeec <tcp_output+0x1d0>
 800eee2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 800eee6:	2b08      	cmp	r3, #8
 800eee8:	f240 8091 	bls.w	800f00e <tcp_output+0x2f2>
    if (pcb->state != SYN_SENT) {
 800eeec:	7d23      	ldrb	r3, [r4, #20]
 800eeee:	2b02      	cmp	r3, #2
 800eef0:	d00a      	beq.n	800ef08 <tcp_output+0x1ec>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800eef2:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800eef6:	2010      	movs	r0, #16
 800eef8:	f8ba b00c 	ldrh.w	fp, [sl, #12]
 800eefc:	f7fb f810 	bl	8009f20 <lwip_htons>
 800ef00:	ea4b 0000 	orr.w	r0, fp, r0
 800ef04:	f8aa 000c 	strh.w	r0, [sl, #12]
{
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 800ef08:	686b      	ldr	r3, [r5, #4]
 800ef0a:	89db      	ldrh	r3, [r3, #14]
 800ef0c:	2b01      	cmp	r3, #1
 800ef0e:	f47f af71 	bne.w	800edf4 <tcp_output+0xd8>
    return ERR_OK;
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800ef12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ef14:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800ef18:	f7fb f805 	bl	8009f26 <lwip_htonl>
 800ef1c:	f8ca 0008 	str.w	r0, [sl, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ef20:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 800ef22:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800ef26:	f7fa fffb 	bl	8009f20 <lwip_htons>
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ef2a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800ef2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800ef2e:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800ef32:	4413      	add	r3, r2
 800ef34:	62e3      	str	r3, [r4, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800ef36:	7aab      	ldrb	r3, [r5, #10]
 800ef38:	07db      	lsls	r3, r3, #31
 800ef3a:	d50c      	bpl.n	800ef56 <tcp_output+0x23a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800ef3c:	4641      	mov	r1, r8
 800ef3e:	f44f 7006 	mov.w	r0, #536	; 0x218
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800ef42:	f8d5 a00c 	ldr.w	sl, [r5, #12]
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 800ef46:	f7fd ffc3 	bl	800ced0 <tcp_eff_send_mss_impl>
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800ef4a:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 800ef4e:	f7fa ffea 	bl	8009f26 <lwip_htonl>
 800ef52:	f8ca 0014 	str.w	r0, [sl, #20]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800ef56:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 800ef5a:	2b00      	cmp	r3, #0
    pcb->rtime = 0;
 800ef5c:	bfbc      	itt	lt
 800ef5e:	2300      	movlt	r3, #0
 800ef60:	8623      	strhlt	r3, [r4, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800ef62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef64:	b93b      	cbnz	r3, 800ef76 <tcp_output+0x25a>
    pcb->rttest = tcp_ticks;
 800ef66:	4b1b      	ldr	r3, [pc, #108]	; (800efd4 <tcp_output+0x2b8>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800ef6c:	68eb      	ldr	r3, [r5, #12]
 800ef6e:	6858      	ldr	r0, [r3, #4]
 800ef70:	f7fa ffd9 	bl	8009f26 <lwip_htonl>
 800ef74:	63a0      	str	r0, [r4, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef76:	6868      	ldr	r0, [r5, #4]
 800ef78:	68ea      	ldr	r2, [r5, #12]
 800ef7a:	6843      	ldr	r3, [r0, #4]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800ef7c:	8941      	ldrh	r1, [r0, #10]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800ef7e:	1ad3      	subs	r3, r2, r3
 800ef80:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 800ef82:	1ac9      	subs	r1, r1, r3
 800ef84:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 800ef86:	8901      	ldrh	r1, [r0, #8]

  seg->p->payload = seg->tcphdr;
 800ef88:	6042      	str	r2, [r0, #4]
  seg->p->tot_len -= len;
 800ef8a:	1acb      	subs	r3, r1, r3
 800ef8c:	8103      	strh	r3, [r0, #8]

  seg->tcphdr->chksum = 0;
 800ef8e:	2300      	movs	r3, #0
 800ef90:	7413      	strb	r3, [r2, #16]
 800ef92:	7453      	strb	r3, [r2, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800ef94:	2206      	movs	r2, #6
 800ef96:	9201      	str	r2, [sp, #4]
 800ef98:	7a62      	ldrb	r2, [r4, #9]
 800ef9a:	7aa3      	ldrb	r3, [r4, #10]
 800ef9c:	9200      	str	r2, [sp, #0]
 800ef9e:	f8cd 9008 	str.w	r9, [sp, #8]
 800efa2:	4642      	mov	r2, r8
 800efa4:	4621      	mov	r1, r4
 800efa6:	f7fb fda5 	bl	800aaf4 <ip4_output_if>
    if (err != ERR_OK) {
 800efaa:	2800      	cmp	r0, #0
 800efac:	f43f af22 	beq.w	800edf4 <tcp_output+0xd8>
      pcb->flags |= TF_NAGLEMEMERR;
 800efb0:	7ea3      	ldrb	r3, [r4, #26]
 800efb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800efb6:	76a3      	strb	r3, [r4, #26]
}
 800efb8:	b007      	add	sp, #28
 800efba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efbe:	bf00      	nop
 800efc0:	080138c3 	.word	0x080138c3
 800efc4:	08013858 	.word	0x08013858
 800efc8:	0801243d 	.word	0x0801243d
 800efcc:	20013318 	.word	0x20013318
 800efd0:	0801387e 	.word	0x0801387e
 800efd4:	20013308 	.word	0x20013308
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800efd8:	68d2      	ldr	r2, [r2, #12]
 800efda:	9305      	str	r3, [sp, #20]
 800efdc:	6850      	ldr	r0, [r2, #4]
 800efde:	f7fa ffa2 	bl	8009f26 <lwip_htonl>
 800efe2:	68e9      	ldr	r1, [r5, #12]
 800efe4:	4682      	mov	sl, r0
 800efe6:	6848      	ldr	r0, [r1, #4]
 800efe8:	f7fa ff9d 	bl	8009f26 <lwip_htonl>
 800efec:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 800eff0:	2800      	cmp	r0, #0
 800eff2:	9b05      	ldr	r3, [sp, #20]
 800eff4:	f6bf af47 	bge.w	800ee86 <tcp_output+0x16a>
              cur_seg = &((*cur_seg)->next );
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	e740      	b.n	800ee7e <tcp_output+0x162>
          useg->next = seg;
 800effc:	6035      	str	r5, [r6, #0]
 800effe:	e72c      	b.n	800ee5a <tcp_output+0x13e>
      tcp_seg_free(seg);
 800f000:	4628      	mov	r0, r5
 800f002:	f7fd f9df 	bl	800c3c4 <tcp_seg_free>
 800f006:	e741      	b.n	800ee8c <tcp_output+0x170>
    return ERR_RTE;
 800f008:	f06f 0003 	mvn.w	r0, #3
 800f00c:	e7d4      	b.n	800efb8 <tcp_output+0x29c>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f00e:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 800f012:	f47f af6b 	bne.w	800eeec <tcp_output+0x1d0>
 800f016:	e6dd      	b.n	800edd4 <tcp_output+0xb8>

0800f018 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 800f018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f01c:	4681      	mov	r9, r0
 800f01e:	b085      	sub	sp, #20
 800f020:	460e      	mov	r6, r1
 800f022:	4690      	mov	r8, r2
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800f024:	2114      	movs	r1, #20
 800f026:	2200      	movs	r2, #0
 800f028:	2001      	movs	r0, #1
{
 800f02a:	461f      	mov	r7, r3
 800f02c:	f8bd b038 	ldrh.w	fp, [sp, #56]	; 0x38
 800f030:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 800f034:	f7fc fde0 	bl	800bbf8 <pbuf_alloc>
  if (p == NULL) {
 800f038:	4605      	mov	r5, r0
 800f03a:	2800      	cmp	r0, #0
 800f03c:	d03c      	beq.n	800f0b8 <tcp_rst+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800f03e:	8943      	ldrh	r3, [r0, #10]
 800f040:	2b13      	cmp	r3, #19
 800f042:	d806      	bhi.n	800f052 <tcp_rst+0x3a>
 800f044:	4b1e      	ldr	r3, [pc, #120]	; (800f0c0 <tcp_rst+0xa8>)
 800f046:	f240 524d 	movw	r2, #1357	; 0x54d
 800f04a:	491e      	ldr	r1, [pc, #120]	; (800f0c4 <tcp_rst+0xac>)
 800f04c:	481e      	ldr	r0, [pc, #120]	; (800f0c8 <tcp_rst+0xb0>)
 800f04e:	f000 fc75 	bl	800f93c <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
  tcphdr->src = lwip_htons(local_port);
 800f052:	4658      	mov	r0, fp
  tcphdr = (struct tcp_hdr *)p->payload;
 800f054:	686c      	ldr	r4, [r5, #4]
  tcphdr->src = lwip_htons(local_port);
 800f056:	f7fa ff63 	bl	8009f20 <lwip_htons>
 800f05a:	8020      	strh	r0, [r4, #0]
  tcphdr->dest = lwip_htons(remote_port);
 800f05c:	4650      	mov	r0, sl
 800f05e:	f7fa ff5f 	bl	8009f20 <lwip_htons>
 800f062:	8060      	strh	r0, [r4, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 800f064:	4648      	mov	r0, r9
 800f066:	f7fa ff5e 	bl	8009f26 <lwip_htonl>
 800f06a:	6060      	str	r0, [r4, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 800f06c:	4630      	mov	r0, r6
 800f06e:	f7fa ff5a 	bl	8009f26 <lwip_htonl>
 800f072:	60a0      	str	r0, [r4, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800f074:	f245 0014 	movw	r0, #20500	; 0x5014
 800f078:	f7fa ff52 	bl	8009f20 <lwip_htons>
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800f07c:	2308      	movs	r3, #8
 800f07e:	2600      	movs	r6, #0
 800f080:	73a3      	strb	r3, [r4, #14]
 800f082:	2360      	movs	r3, #96	; 0x60
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 800f084:	81a0      	strh	r0, [r4, #12]
  tcphdr->wnd = PP_HTONS(TCP_WND);
 800f086:	73e3      	strb	r3, [r4, #15]
#endif
  tcphdr->chksum = 0;
 800f088:	7426      	strb	r6, [r4, #16]
 800f08a:	7466      	strb	r6, [r4, #17]
  tcphdr->urgp = 0;
 800f08c:	74a6      	strb	r6, [r4, #18]
 800f08e:	74e6      	strb	r6, [r4, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 800f090:	4638      	mov	r0, r7
 800f092:	f7fb fbc9 	bl	800a828 <ip4_route>
  if (netif != NULL) {
 800f096:	b148      	cbz	r0, 800f0ac <tcp_rst+0x94>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 800f098:	2306      	movs	r3, #6
 800f09a:	9002      	str	r0, [sp, #8]
 800f09c:	9301      	str	r3, [sp, #4]
 800f09e:	9600      	str	r6, [sp, #0]
 800f0a0:	23ff      	movs	r3, #255	; 0xff
 800f0a2:	463a      	mov	r2, r7
 800f0a4:	4641      	mov	r1, r8
 800f0a6:	4628      	mov	r0, r5
 800f0a8:	f7fb fd24 	bl	800aaf4 <ip4_output_if>
  }
  pbuf_free(p);
 800f0ac:	4628      	mov	r0, r5
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800f0ae:	b005      	add	sp, #20
 800f0b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 800f0b4:	f7fc bd36 	b.w	800bb24 <pbuf_free>
}
 800f0b8:	b005      	add	sp, #20
 800f0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0be:	bf00      	nop
 800f0c0:	080138c3 	.word	0x080138c3
 800f0c4:	08013895 	.word	0x08013895
 800f0c8:	0801243d 	.word	0x0801243d

0800f0cc <tcp_rexmit_rto>:
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 800f0cc:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
{
 800f0ce:	b410      	push	{r4}
  if (pcb->unacked == NULL) {
 800f0d0:	b1a2      	cbz	r2, 800f0fc <tcp_rexmit_rto+0x30>
 800f0d2:	4611      	mov	r1, r2
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 800f0d4:	680b      	ldr	r3, [r1, #0]
 800f0d6:	b97b      	cbnz	r3, 800f0f8 <tcp_rexmit_rto+0x2c>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800f0d8:	6e84      	ldr	r4, [r0, #104]	; 0x68
 800f0da:	600c      	str	r4, [r1, #0]
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800f0dc:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800f0de:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
  pcb->unsent = pcb->unacked;
 800f0e2:	6682      	str	r2, [r0, #104]	; 0x68
  if (pcb->nrtx < 0xFF) {
 800f0e4:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 800f0e6:	bf1c      	itt	ne
 800f0e8:	3301      	addne	r3, #1
 800f0ea:	f880 3042 	strbne.w	r3, [r0, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800f0ee:	2300      	movs	r3, #0

  /* Do the actual retransmission */
  tcp_output(pcb);
}
 800f0f0:	bc10      	pop	{r4}
  pcb->rttest = 0;
 800f0f2:	6343      	str	r3, [r0, #52]	; 0x34
  tcp_output(pcb);
 800f0f4:	f7ff be12 	b.w	800ed1c <tcp_output>
 800f0f8:	4619      	mov	r1, r3
 800f0fa:	e7eb      	b.n	800f0d4 <tcp_rexmit_rto+0x8>
}
 800f0fc:	bc10      	pop	{r4}
 800f0fe:	4770      	bx	lr

0800f100 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 800f100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 800f102:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
{
 800f104:	4604      	mov	r4, r0
  if (pcb->unacked == NULL) {
 800f106:	b1ad      	cbz	r5, 800f134 <tcp_rexmit+0x34>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
  pcb->unacked = seg->next;
 800f108:	682b      	ldr	r3, [r5, #0]

  cur_seg = &(pcb->unsent);
 800f10a:	f100 0668 	add.w	r6, r0, #104	; 0x68
  pcb->unacked = seg->next;
 800f10e:	66c3      	str	r3, [r0, #108]	; 0x6c
  while (*cur_seg &&
 800f110:	6833      	ldr	r3, [r6, #0]
 800f112:	b983      	cbnz	r3, 800f136 <tcp_rexmit+0x36>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
  }
  seg->next = *cur_seg;
 800f114:	6833      	ldr	r3, [r6, #0]
 800f116:	602b      	str	r3, [r5, #0]
  *cur_seg = seg;
 800f118:	6035      	str	r5, [r6, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800f11a:	682b      	ldr	r3, [r5, #0]
 800f11c:	b90b      	cbnz	r3, 800f122 <tcp_rexmit+0x22>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f11e:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800f122:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800f126:	2bff      	cmp	r3, #255	; 0xff
    ++pcb->nrtx;
 800f128:	bf1c      	itt	ne
 800f12a:	3301      	addne	r3, #1
 800f12c:	f884 3042 	strbne.w	r3, [r4, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800f130:	2300      	movs	r3, #0
 800f132:	6363      	str	r3, [r4, #52]	; 0x34
 800f134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f136:	68db      	ldr	r3, [r3, #12]
 800f138:	6858      	ldr	r0, [r3, #4]
 800f13a:	f7fa fef4 	bl	8009f26 <lwip_htonl>
 800f13e:	68eb      	ldr	r3, [r5, #12]
 800f140:	4607      	mov	r7, r0
 800f142:	6858      	ldr	r0, [r3, #4]
 800f144:	f7fa feef 	bl	8009f26 <lwip_htonl>
 800f148:	1a38      	subs	r0, r7, r0
  while (*cur_seg &&
 800f14a:	2800      	cmp	r0, #0
 800f14c:	dae2      	bge.n	800f114 <tcp_rexmit+0x14>
      cur_seg = &((*cur_seg)->next );
 800f14e:	6836      	ldr	r6, [r6, #0]
 800f150:	e7de      	b.n	800f110 <tcp_rexmit+0x10>

0800f152 <tcp_rexmit_fast>:
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f152:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
{
 800f154:	b510      	push	{r4, lr}
 800f156:	4604      	mov	r4, r0
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f158:	b30b      	cbz	r3, 800f19e <tcp_rexmit_fast+0x4c>
 800f15a:	7e83      	ldrb	r3, [r0, #26]
 800f15c:	075b      	lsls	r3, r3, #29
 800f15e:	d41e      	bmi.n	800f19e <tcp_rexmit_fast+0x4c>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 800f160:	f7ff ffce 	bl	800f100 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f164:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
 800f168:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800f16c:	4293      	cmp	r3, r2
 800f16e:	bf38      	it	cc
 800f170:	085a      	lsrcc	r2, r3, #1

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800f172:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f174:	bf28      	it	cs
 800f176:	0852      	lsrcs	r2, r2, #1
    if (pcb->ssthresh < (2U * pcb->mss)) {
 800f178:	0059      	lsls	r1, r3, #1
 800f17a:	428a      	cmp	r2, r1
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f17c:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 800f180:	bf38      	it	cc
 800f182:	f8a4 104a 	strhcc.w	r1, [r4, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f186:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800f18a:	440b      	add	r3, r1
 800f18c:	4413      	add	r3, r2
 800f18e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
    pcb->flags |= TF_INFR;
 800f192:	7ea3      	ldrb	r3, [r4, #26]
 800f194:	f043 0304 	orr.w	r3, r3, #4
 800f198:	76a3      	strb	r3, [r4, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 800f19a:	2300      	movs	r3, #0
 800f19c:	8623      	strh	r3, [r4, #48]	; 0x30
 800f19e:	bd10      	pop	{r4, pc}

0800f1a0 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800f1a0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f1a2:	4604      	mov	r4, r0
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 800f1a4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800f1a6:	3801      	subs	r0, #1
 800f1a8:	f7fa febd 	bl	8009f26 <lwip_htonl>
 800f1ac:	2100      	movs	r1, #0
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	f7ff f9f1 	bl	800e598 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f1b6:	4605      	mov	r5, r0
 800f1b8:	b1c8      	cbz	r0, 800f1ee <tcp_keepalive+0x4e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800f1ba:	1d26      	adds	r6, r4, #4
 800f1bc:	4630      	mov	r0, r6
 800f1be:	f7fb fb33 	bl	800a828 <ip4_route>
  if (netif == NULL) {
 800f1c2:	b188      	cbz	r0, 800f1e8 <tcp_keepalive+0x48>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 800f1c4:	2100      	movs	r1, #0
 800f1c6:	2206      	movs	r2, #6
 800f1c8:	7aa3      	ldrb	r3, [r4, #10]
 800f1ca:	e88d 0006 	stmia.w	sp, {r1, r2}
 800f1ce:	9002      	str	r0, [sp, #8]
 800f1d0:	4621      	mov	r1, r4
 800f1d2:	4632      	mov	r2, r6
 800f1d4:	4628      	mov	r0, r5
 800f1d6:	f7fb fc8d 	bl	800aaf4 <ip4_output_if>
 800f1da:	4604      	mov	r4, r0
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 800f1dc:	4628      	mov	r0, r5
 800f1de:	f7fc fca1 	bl	800bb24 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800f1e2:	4620      	mov	r0, r4
 800f1e4:	b004      	add	sp, #16
 800f1e6:	bd70      	pop	{r4, r5, r6, pc}
    err = ERR_RTE;
 800f1e8:	f06f 0403 	mvn.w	r4, #3
 800f1ec:	e7f6      	b.n	800f1dc <tcp_keepalive+0x3c>
    return ERR_MEM;
 800f1ee:	f04f 34ff 	mov.w	r4, #4294967295
 800f1f2:	e7f6      	b.n	800f1e2 <tcp_keepalive+0x42>

0800f1f4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800f1f4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 800f1f8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
{
 800f1fa:	4606      	mov	r6, r0

  if (seg == NULL) {
 800f1fc:	b914      	cbnz	r4, 800f204 <tcp_zero_window_probe+0x10>
    seg = pcb->unsent;
 800f1fe:	6e84      	ldr	r4, [r0, #104]	; 0x68
  }
  if (seg == NULL) {
 800f200:	2c00      	cmp	r4, #0
 800f202:	d041      	beq.n	800f288 <tcp_zero_window_probe+0x94>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800f204:	68e3      	ldr	r3, [r4, #12]
 800f206:	8998      	ldrh	r0, [r3, #12]
 800f208:	f7fa fe8a 	bl	8009f20 <lwip_htons>
 800f20c:	f010 0501 	ands.w	r5, r0, #1
 800f210:	bf18      	it	ne
 800f212:	8925      	ldrhne	r5, [r4, #8]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800f214:	68e3      	ldr	r3, [r4, #12]
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800f216:	bf1c      	itt	ne
 800f218:	fab5 f585 	clzne	r5, r5
 800f21c:	096d      	lsrne	r5, r5, #5
  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 800f21e:	685a      	ldr	r2, [r3, #4]
 800f220:	f085 0101 	eor.w	r1, r5, #1
 800f224:	4630      	mov	r0, r6
 800f226:	f7ff f9b7 	bl	800e598 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 800f22a:	4607      	mov	r7, r0
 800f22c:	2800      	cmp	r0, #0
 800f22e:	d03d      	beq.n	800f2ac <tcp_zero_window_probe+0xb8>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800f230:	f8d0 8004 	ldr.w	r8, [r0, #4]

  if (is_fin) {
 800f234:	b365      	cbz	r5, 800f290 <tcp_zero_window_probe+0x9c>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800f236:	2011      	movs	r0, #17
 800f238:	f8b8 500c 	ldrh.w	r5, [r8, #12]
 800f23c:	f7fa fe70 	bl	8009f20 <lwip_htons>
 800f240:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 800f244:	b2ad      	uxth	r5, r5
 800f246:	4328      	orrs	r0, r5
 800f248:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800f24c:	68e3      	ldr	r3, [r4, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
    pcb->snd_nxt = snd_nxt;
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800f24e:	1d34      	adds	r4, r6, #4
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800f250:	6858      	ldr	r0, [r3, #4]
 800f252:	f7fa fe68 	bl	8009f26 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f256:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800f258:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f25a:	1a1b      	subs	r3, r3, r0
 800f25c:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 800f25e:	bfb8      	it	lt
 800f260:	64f0      	strlt	r0, [r6, #76]	; 0x4c
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800f262:	4620      	mov	r0, r4
 800f264:	f7fb fae0 	bl	800a828 <ip4_route>
  if (netif == NULL) {
 800f268:	b1e8      	cbz	r0, 800f2a6 <tcp_zero_window_probe+0xb2>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f26a:	2100      	movs	r1, #0
 800f26c:	2206      	movs	r2, #6
 800f26e:	9002      	str	r0, [sp, #8]
 800f270:	e88d 0006 	stmia.w	sp, {r1, r2}
 800f274:	7ab3      	ldrb	r3, [r6, #10]
 800f276:	4622      	mov	r2, r4
 800f278:	4631      	mov	r1, r6
 800f27a:	4638      	mov	r0, r7
 800f27c:	f7fb fc3a 	bl	800aaf4 <ip4_output_if>
 800f280:	4604      	mov	r4, r0
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 800f282:	4638      	mov	r0, r7
 800f284:	f7fc fc4e 	bl	800bb24 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 800f288:	4620      	mov	r0, r4
 800f28a:	b004      	add	sp, #16
 800f28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800f290:	6860      	ldr	r0, [r4, #4]
 800f292:	8922      	ldrh	r2, [r4, #8]
 800f294:	8903      	ldrh	r3, [r0, #8]
 800f296:	f108 0114 	add.w	r1, r8, #20
 800f29a:	1a9b      	subs	r3, r3, r2
 800f29c:	b29b      	uxth	r3, r3
 800f29e:	2201      	movs	r2, #1
 800f2a0:	f7fc fede 	bl	800c060 <pbuf_copy_partial>
 800f2a4:	e7d2      	b.n	800f24c <tcp_zero_window_probe+0x58>
    err = ERR_RTE;
 800f2a6:	f06f 0403 	mvn.w	r4, #3
 800f2aa:	e7ea      	b.n	800f282 <tcp_zero_window_probe+0x8e>
    return ERR_MEM;
 800f2ac:	f04f 34ff 	mov.w	r4, #4294967295
 800f2b0:	e7ea      	b.n	800f288 <tcp_zero_window_probe+0x94>
	...

0800f2b4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800f2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2b8:	4605      	mov	r5, r0
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800f2ba:	200a      	movs	r0, #10
{
 800f2bc:	460f      	mov	r7, r1
 800f2be:	4616      	mov	r6, r2
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800f2c0:	f7fc fa50 	bl	800b764 <memp_malloc>
  if (timeout == NULL) {
 800f2c4:	4604      	mov	r4, r0
 800f2c6:	b938      	cbnz	r0, 800f2d8 <sys_timeout+0x24>
        t->next = timeout;
        break;
      }
    }
  }
}
 800f2c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800f2cc:	4b1d      	ldr	r3, [pc, #116]	; (800f344 <sys_timeout+0x90>)
 800f2ce:	22d4      	movs	r2, #212	; 0xd4
 800f2d0:	491d      	ldr	r1, [pc, #116]	; (800f348 <sys_timeout+0x94>)
 800f2d2:	481e      	ldr	r0, [pc, #120]	; (800f34c <sys_timeout+0x98>)
 800f2d4:	f000 bb32 	b.w	800f93c <iprintf>
  now = sys_now();
 800f2d8:	f7f8 ff14 	bl	8008104 <sys_now>
  if (next_timeout == NULL) {
 800f2dc:	4a1c      	ldr	r2, [pc, #112]	; (800f350 <sys_timeout+0x9c>)
 800f2de:	491d      	ldr	r1, [pc, #116]	; (800f354 <sys_timeout+0xa0>)
 800f2e0:	6813      	ldr	r3, [r2, #0]
 800f2e2:	b95b      	cbnz	r3, 800f2fc <sys_timeout+0x48>
    timeouts_last_time = now;
 800f2e4:	6008      	str	r0, [r1, #0]
    diff = 0;
 800f2e6:	4618      	mov	r0, r3
  timeout->next = NULL;
 800f2e8:	2100      	movs	r1, #0
  timeout->time = msecs + diff;
 800f2ea:	4428      	add	r0, r5
  timeout->next = NULL;
 800f2ec:	6021      	str	r1, [r4, #0]
  timeout->h = handler;
 800f2ee:	60a7      	str	r7, [r4, #8]
  timeout->arg = arg;
 800f2f0:	60e6      	str	r6, [r4, #12]
  timeout->time = msecs + diff;
 800f2f2:	6060      	str	r0, [r4, #4]
  if (next_timeout == NULL) {
 800f2f4:	b92b      	cbnz	r3, 800f302 <sys_timeout+0x4e>
    next_timeout = timeout;
 800f2f6:	6014      	str	r4, [r2, #0]
 800f2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    diff = now - timeouts_last_time;
 800f2fc:	6809      	ldr	r1, [r1, #0]
 800f2fe:	1a40      	subs	r0, r0, r1
 800f300:	e7f2      	b.n	800f2e8 <sys_timeout+0x34>
  if (next_timeout->time > msecs) {
 800f302:	6859      	ldr	r1, [r3, #4]
 800f304:	428d      	cmp	r5, r1
 800f306:	d217      	bcs.n	800f338 <sys_timeout+0x84>
    next_timeout->time -= msecs;
 800f308:	1b4d      	subs	r5, r1, r5
 800f30a:	605d      	str	r5, [r3, #4]
    timeout->next = next_timeout;
 800f30c:	6023      	str	r3, [r4, #0]
 800f30e:	e7f2      	b.n	800f2f6 <sys_timeout+0x42>
      if (t->next == NULL || t->next->time > timeout->time) {
 800f310:	684e      	ldr	r6, [r1, #4]
 800f312:	42b2      	cmp	r2, r6
 800f314:	d312      	bcc.n	800f33c <sys_timeout+0x88>
 800f316:	4608      	mov	r0, r1
      timeout->time -= t->time;
 800f318:	6841      	ldr	r1, [r0, #4]
 800f31a:	6862      	ldr	r2, [r4, #4]
 800f31c:	1a52      	subs	r2, r2, r1
      if (t->next == NULL || t->next->time > timeout->time) {
 800f31e:	6801      	ldr	r1, [r0, #0]
      timeout->time -= t->time;
 800f320:	6062      	str	r2, [r4, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800f322:	2900      	cmp	r1, #0
 800f324:	d1f4      	bne.n	800f310 <sys_timeout+0x5c>
        } else if (timeout->time > msecs) {
 800f326:	4295      	cmp	r5, r2
 800f328:	d202      	bcs.n	800f330 <sys_timeout+0x7c>
          timeout->time = msecs + next_timeout->time;
 800f32a:	685b      	ldr	r3, [r3, #4]
 800f32c:	441d      	add	r5, r3
 800f32e:	6065      	str	r5, [r4, #4]
        timeout->next = t->next;
 800f330:	6021      	str	r1, [r4, #0]
        t->next = timeout;
 800f332:	6004      	str	r4, [r0, #0]
        break;
 800f334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f338:	4618      	mov	r0, r3
 800f33a:	e7ed      	b.n	800f318 <sys_timeout+0x64>
          t->next->time -= timeout->time;
 800f33c:	1ab2      	subs	r2, r6, r2
 800f33e:	604a      	str	r2, [r1, #4]
 800f340:	e7f6      	b.n	800f330 <sys_timeout+0x7c>
 800f342:	bf00      	nop
 800f344:	08013b54 	.word	0x08013b54
 800f348:	08013b88 	.word	0x08013b88
 800f34c:	0801243d 	.word	0x0801243d
 800f350:	2000bf74 	.word	0x2000bf74
 800f354:	2000bf7c 	.word	0x2000bf7c

0800f358 <tcp_timer_needed>:
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800f358:	4b08      	ldr	r3, [pc, #32]	; (800f37c <tcp_timer_needed+0x24>)
 800f35a:	681a      	ldr	r2, [r3, #0]
 800f35c:	b962      	cbnz	r2, 800f378 <tcp_timer_needed+0x20>
 800f35e:	4a08      	ldr	r2, [pc, #32]	; (800f380 <tcp_timer_needed+0x28>)
 800f360:	6812      	ldr	r2, [r2, #0]
 800f362:	b912      	cbnz	r2, 800f36a <tcp_timer_needed+0x12>
 800f364:	4a07      	ldr	r2, [pc, #28]	; (800f384 <tcp_timer_needed+0x2c>)
 800f366:	6812      	ldr	r2, [r2, #0]
 800f368:	b132      	cbz	r2, 800f378 <tcp_timer_needed+0x20>
    tcpip_tcp_timer_active = 1;
 800f36a:	2201      	movs	r2, #1
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800f36c:	4906      	ldr	r1, [pc, #24]	; (800f388 <tcp_timer_needed+0x30>)
    tcpip_tcp_timer_active = 1;
 800f36e:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800f370:	20fa      	movs	r0, #250	; 0xfa
 800f372:	2200      	movs	r2, #0
 800f374:	f7ff bf9e 	b.w	800f2b4 <sys_timeout>
 800f378:	4770      	bx	lr
 800f37a:	bf00      	nop
 800f37c:	2000bf78 	.word	0x2000bf78
 800f380:	20013304 	.word	0x20013304
 800f384:	20013314 	.word	0x20013314
 800f388:	0800f38d 	.word	0x0800f38d

0800f38c <tcpip_tcp_timer>:
{
 800f38c:	b508      	push	{r3, lr}
  tcp_tmr();
 800f38e:	f7fd fc37 	bl	800cc00 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800f392:	4b08      	ldr	r3, [pc, #32]	; (800f3b4 <tcpip_tcp_timer+0x28>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	b913      	cbnz	r3, 800f39e <tcpip_tcp_timer+0x12>
 800f398:	4b07      	ldr	r3, [pc, #28]	; (800f3b8 <tcpip_tcp_timer+0x2c>)
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	b133      	cbz	r3, 800f3ac <tcpip_tcp_timer+0x20>
}
 800f39e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	4905      	ldr	r1, [pc, #20]	; (800f3bc <tcpip_tcp_timer+0x30>)
 800f3a6:	20fa      	movs	r0, #250	; 0xfa
 800f3a8:	f7ff bf84 	b.w	800f2b4 <sys_timeout>
    tcpip_tcp_timer_active = 0;
 800f3ac:	4a04      	ldr	r2, [pc, #16]	; (800f3c0 <tcpip_tcp_timer+0x34>)
 800f3ae:	6013      	str	r3, [r2, #0]
 800f3b0:	bd08      	pop	{r3, pc}
 800f3b2:	bf00      	nop
 800f3b4:	20013304 	.word	0x20013304
 800f3b8:	20013314 	.word	0x20013314
 800f3bc:	0800f38d 	.word	0x0800f38d
 800f3c0:	2000bf78 	.word	0x2000bf78

0800f3c4 <sys_timeouts_init>:
{
 800f3c4:	b538      	push	{r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800f3c6:	4d0a      	ldr	r5, [pc, #40]	; (800f3f0 <sys_timeouts_init+0x2c>)
 800f3c8:	4c0a      	ldr	r4, [pc, #40]	; (800f3f4 <sys_timeouts_init+0x30>)
 800f3ca:	f105 0208 	add.w	r2, r5, #8
 800f3ce:	4621      	mov	r1, r4
 800f3d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f3d4:	f7ff ff6e 	bl	800f2b4 <sys_timeout>
 800f3d8:	f105 0210 	add.w	r2, r5, #16
 800f3dc:	4621      	mov	r1, r4
 800f3de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f3e2:	f7ff ff67 	bl	800f2b4 <sys_timeout>
  timeouts_last_time = sys_now();
 800f3e6:	f7f8 fe8d 	bl	8008104 <sys_now>
 800f3ea:	4b03      	ldr	r3, [pc, #12]	; (800f3f8 <sys_timeouts_init+0x34>)
 800f3ec:	6018      	str	r0, [r3, #0]
 800f3ee:	bd38      	pop	{r3, r4, r5, pc}
 800f3f0:	08013b3c 	.word	0x08013b3c
 800f3f4:	0800f3fd 	.word	0x0800f3fd
 800f3f8:	2000bf7c 	.word	0x2000bf7c

0800f3fc <cyclic_timer>:
{
 800f3fc:	b510      	push	{r4, lr}
 800f3fe:	4604      	mov	r4, r0
  cyclic->handler();
 800f400:	6843      	ldr	r3, [r0, #4]
 800f402:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800f404:	4622      	mov	r2, r4
 800f406:	6820      	ldr	r0, [r4, #0]
 800f408:	4902      	ldr	r1, [pc, #8]	; (800f414 <cyclic_timer+0x18>)
}
 800f40a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800f40e:	f7ff bf51 	b.w	800f2b4 <sys_timeout>
 800f412:	bf00      	nop
 800f414:	0800f3fd 	.word	0x0800f3fd

0800f418 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800f418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u32_t sleeptime;

again:
  if (!next_timeout) {
 800f41c:	4d24      	ldr	r5, [pc, #144]	; (800f4b0 <sys_timeouts_mbox_fetch+0x98>)
{
 800f41e:	4681      	mov	r9, r0
 800f420:	468a      	mov	sl, r1
 800f422:	462e      	mov	r6, r5
  diff = sys_now() - timeouts_last_time;
 800f424:	4c23      	ldr	r4, [pc, #140]	; (800f4b4 <sys_timeouts_mbox_fetch+0x9c>)
  if (!next_timeout) {
 800f426:	682a      	ldr	r2, [r5, #0]
 800f428:	b932      	cbnz	r2, 800f438 <sys_timeouts_mbox_fetch+0x20>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800f42a:	4651      	mov	r1, sl
 800f42c:	4648      	mov	r0, r9
       before a message could be fetched. */
    sys_check_timeouts();
    /* We try again to fetch a message from the mbox. */
    goto again;
  }
}
 800f42e:	b003      	add	sp, #12
 800f430:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    sys_arch_mbox_fetch(mbox, msg, 0);
 800f434:	f000 b99e 	b.w	800f774 <sys_arch_mbox_fetch>
  diff = sys_now() - timeouts_last_time;
 800f438:	f7f8 fe64 	bl	8008104 <sys_now>
 800f43c:	6822      	ldr	r2, [r4, #0]
  if (diff > next_timeout->time) {
 800f43e:	682b      	ldr	r3, [r5, #0]
  diff = sys_now() - timeouts_last_time;
 800f440:	1a80      	subs	r0, r0, r2
  if (diff > next_timeout->time) {
 800f442:	685a      	ldr	r2, [r3, #4]
 800f444:	4290      	cmp	r0, r2
 800f446:	d928      	bls.n	800f49a <sys_timeouts_mbox_fetch+0x82>
  if (next_timeout) {
 800f448:	6833      	ldr	r3, [r6, #0]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d0eb      	beq.n	800f426 <sys_timeouts_mbox_fetch+0xe>
    now = sys_now();
 800f44e:	f7f8 fe59 	bl	8008104 <sys_now>
    diff = now - timeouts_last_time;
 800f452:	6823      	ldr	r3, [r4, #0]
          LOCK_TCPIP_CORE();
 800f454:	4f18      	ldr	r7, [pc, #96]	; (800f4b8 <sys_timeouts_mbox_fetch+0xa0>)
    diff = now - timeouts_last_time;
 800f456:	eba0 0b03 	sub.w	fp, r0, r3
      tmptimeout = next_timeout;
 800f45a:	6831      	ldr	r1, [r6, #0]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800f45c:	2900      	cmp	r1, #0
 800f45e:	d0e2      	beq.n	800f426 <sys_timeouts_mbox_fetch+0xe>
 800f460:	684a      	ldr	r2, [r1, #4]
 800f462:	455a      	cmp	r2, fp
 800f464:	d8df      	bhi.n	800f426 <sys_timeouts_mbox_fetch+0xe>
        timeouts_last_time += tmptimeout->time;
 800f466:	6820      	ldr	r0, [r4, #0]
        diff -= tmptimeout->time;
 800f468:	ebab 0b02 	sub.w	fp, fp, r2
        timeouts_last_time += tmptimeout->time;
 800f46c:	4410      	add	r0, r2
        handler = tmptimeout->h;
 800f46e:	f8d1 8008 	ldr.w	r8, [r1, #8]
        next_timeout = tmptimeout->next;
 800f472:	680a      	ldr	r2, [r1, #0]
        arg = tmptimeout->arg;
 800f474:	68cb      	ldr	r3, [r1, #12]
        timeouts_last_time += tmptimeout->time;
 800f476:	6020      	str	r0, [r4, #0]
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800f478:	200a      	movs	r0, #10
        next_timeout = tmptimeout->next;
 800f47a:	6032      	str	r2, [r6, #0]
        arg = tmptimeout->arg;
 800f47c:	9301      	str	r3, [sp, #4]
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800f47e:	f7fc f98d 	bl	800b79c <memp_free>
        if (handler != NULL) {
 800f482:	f1b8 0f00 	cmp.w	r8, #0
 800f486:	d0e8      	beq.n	800f45a <sys_timeouts_mbox_fetch+0x42>
          LOCK_TCPIP_CORE();
 800f488:	4638      	mov	r0, r7
 800f48a:	f000 f9b6 	bl	800f7fa <sys_mutex_lock>
          handler(arg);
 800f48e:	9801      	ldr	r0, [sp, #4]
 800f490:	47c0      	blx	r8
          UNLOCK_TCPIP_CORE();
 800f492:	4638      	mov	r0, r7
 800f494:	f000 f9b6 	bl	800f804 <sys_mutex_unlock>
 800f498:	e7df      	b.n	800f45a <sys_timeouts_mbox_fetch+0x42>
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 800f49a:	1a12      	subs	r2, r2, r0
 800f49c:	d0d4      	beq.n	800f448 <sys_timeouts_mbox_fetch+0x30>
 800f49e:	4651      	mov	r1, sl
 800f4a0:	4648      	mov	r0, r9
 800f4a2:	f000 f967 	bl	800f774 <sys_arch_mbox_fetch>
 800f4a6:	3001      	adds	r0, #1
 800f4a8:	d0ce      	beq.n	800f448 <sys_timeouts_mbox_fetch+0x30>
}
 800f4aa:	b003      	add	sp, #12
 800f4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4b0:	2000bf74 	.word	0x2000bf74
 800f4b4:	2000bf7c 	.word	0x2000bf7c
 800f4b8:	2000fbfc 	.word	0x2000fbfc

0800f4bc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800f4bc:	4770      	bx	lr
	...

0800f4c0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800f4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800f4c4:	8943      	ldrh	r3, [r0, #10]
{
 800f4c6:	b085      	sub	sp, #20
  if (p->len < UDP_HLEN) {
 800f4c8:	2b07      	cmp	r3, #7
{
 800f4ca:	4605      	mov	r5, r0
 800f4cc:	4689      	mov	r9, r1
  if (p->len < UDP_HLEN) {
 800f4ce:	d805      	bhi.n	800f4dc <udp_input+0x1c>
    if (pbuf_header(p, -UDP_HLEN)) {
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800f4d0:	4628      	mov	r0, r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800f4d2:	b005      	add	sp, #20
 800f4d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 800f4d8:	f7fc bb24 	b.w	800bb24 <pbuf_free>
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800f4dc:	4e3e      	ldr	r6, [pc, #248]	; (800f5d8 <udp_input+0x118>)
  udphdr = (struct udp_hdr *)p->payload;
 800f4de:	6844      	ldr	r4, [r0, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800f4e0:	6831      	ldr	r1, [r6, #0]
 800f4e2:	6970      	ldr	r0, [r6, #20]
 800f4e4:	f7fb fb17 	bl	800ab16 <ip4_addr_isbroadcast_u32>
 800f4e8:	4607      	mov	r7, r0
  src = lwip_ntohs(udphdr->src);
 800f4ea:	8820      	ldrh	r0, [r4, #0]
 800f4ec:	f7fa fd18 	bl	8009f20 <lwip_htons>
 800f4f0:	4680      	mov	r8, r0
  dest = lwip_ntohs(udphdr->dest);
 800f4f2:	8860      	ldrh	r0, [r4, #2]
 800f4f4:	f7fa fd14 	bl	8009f20 <lwip_htons>
  uncon_pcb = NULL;
 800f4f8:	2400      	movs	r4, #0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f4fa:	4a38      	ldr	r2, [pc, #224]	; (800f5dc <udp_input+0x11c>)
  dest = lwip_ntohs(udphdr->dest);
 800f4fc:	4682      	mov	sl, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f4fe:	6810      	ldr	r0, [r2, #0]
  prev = NULL;
 800f500:	46a4      	mov	ip, r4
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f502:	4603      	mov	r3, r0
 800f504:	4693      	mov	fp, r2
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f506:	6971      	ldr	r1, [r6, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800f508:	f8d6 e010 	ldr.w	lr, [r6, #16]
 800f50c:	9603      	str	r6, [sp, #12]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f50e:	b92b      	cbnz	r3, 800f51c <udp_input+0x5c>
  if (pcb != NULL) {
 800f510:	bb0c      	cbnz	r4, 800f556 <udp_input+0x96>
  if (for_us) {
 800f512:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f516:	428b      	cmp	r3, r1
 800f518:	d1da      	bne.n	800f4d0 <udp_input+0x10>
 800f51a:	e01c      	b.n	800f556 <udp_input+0x96>
    if ((pcb->local_port == dest) &&
 800f51c:	8a5a      	ldrh	r2, [r3, #18]
 800f51e:	4552      	cmp	r2, sl
 800f520:	d12b      	bne.n	800f57a <udp_input+0xba>
 800f522:	681a      	ldr	r2, [r3, #0]
    if (broadcast != 0) {
 800f524:	b32f      	cbz	r7, 800f572 <udp_input+0xb2>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800f526:	b13a      	cbz	r2, 800f538 <udp_input+0x78>
 800f528:	1c4e      	adds	r6, r1, #1
 800f52a:	d005      	beq.n	800f538 <udp_input+0x78>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800f52c:	404a      	eors	r2, r1
 800f52e:	4616      	mov	r6, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800f530:	f8d9 2008 	ldr.w	r2, [r9, #8]
 800f534:	4216      	tst	r6, r2
 800f536:	d120      	bne.n	800f57a <udp_input+0xba>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800f538:	7c1a      	ldrb	r2, [r3, #16]
 800f53a:	0752      	lsls	r2, r2, #29
 800f53c:	d402      	bmi.n	800f544 <udp_input+0x84>
 800f53e:	2c00      	cmp	r4, #0
 800f540:	bf08      	it	eq
 800f542:	461c      	moveq	r4, r3
      if ((pcb->remote_port == src) &&
 800f544:	8a9a      	ldrh	r2, [r3, #20]
 800f546:	4542      	cmp	r2, r8
 800f548:	d117      	bne.n	800f57a <udp_input+0xba>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800f54a:	685a      	ldr	r2, [r3, #4]
      if ((pcb->remote_port == src) &&
 800f54c:	b9c2      	cbnz	r2, 800f580 <udp_input+0xc0>
        if (prev != NULL) {
 800f54e:	f1bc 0f00 	cmp.w	ip, #0
 800f552:	d118      	bne.n	800f586 <udp_input+0xc6>
 800f554:	461c      	mov	r4, r3
    if (pbuf_header(p, -UDP_HLEN)) {
 800f556:	f06f 0107 	mvn.w	r1, #7
 800f55a:	4628      	mov	r0, r5
 800f55c:	f7fc fadc 	bl	800bb18 <pbuf_header>
 800f560:	b1c0      	cbz	r0, 800f594 <udp_input+0xd4>
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800f562:	4b1f      	ldr	r3, [pc, #124]	; (800f5e0 <udp_input+0x120>)
 800f564:	f240 1255 	movw	r2, #341	; 0x155
 800f568:	491e      	ldr	r1, [pc, #120]	; (800f5e4 <udp_input+0x124>)
 800f56a:	481f      	ldr	r0, [pc, #124]	; (800f5e8 <udp_input+0x128>)
 800f56c:	f000 f9e6 	bl	800f93c <iprintf>
 800f570:	e7ae      	b.n	800f4d0 <udp_input+0x10>
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f572:	2a00      	cmp	r2, #0
 800f574:	d0e0      	beq.n	800f538 <udp_input+0x78>
 800f576:	428a      	cmp	r2, r1
 800f578:	d0de      	beq.n	800f538 <udp_input+0x78>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800f57a:	469c      	mov	ip, r3
 800f57c:	68db      	ldr	r3, [r3, #12]
 800f57e:	e7c6      	b.n	800f50e <udp_input+0x4e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800f580:	4572      	cmp	r2, lr
 800f582:	d1fa      	bne.n	800f57a <udp_input+0xba>
 800f584:	e7e3      	b.n	800f54e <udp_input+0x8e>
          prev->next = pcb->next;
 800f586:	68da      	ldr	r2, [r3, #12]
          udp_pcbs = pcb;
 800f588:	f8cb 3000 	str.w	r3, [fp]
          prev->next = pcb->next;
 800f58c:	f8cc 200c 	str.w	r2, [ip, #12]
          pcb->next = udp_pcbs;
 800f590:	60d8      	str	r0, [r3, #12]
 800f592:	e7df      	b.n	800f554 <udp_input+0x94>
    if (pcb != NULL) {
 800f594:	b164      	cbz	r4, 800f5b0 <udp_input+0xf0>
      if (pcb->recv != NULL) {
 800f596:	69a6      	ldr	r6, [r4, #24]
 800f598:	2e00      	cmp	r6, #0
 800f59a:	d099      	beq.n	800f4d0 <udp_input+0x10>
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800f59c:	f8cd 8000 	str.w	r8, [sp]
 800f5a0:	4b12      	ldr	r3, [pc, #72]	; (800f5ec <udp_input+0x12c>)
 800f5a2:	462a      	mov	r2, r5
 800f5a4:	4621      	mov	r1, r4
 800f5a6:	69e0      	ldr	r0, [r4, #28]
 800f5a8:	47b0      	blx	r6
}
 800f5aa:	b005      	add	sp, #20
 800f5ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800f5b0:	2f00      	cmp	r7, #0
 800f5b2:	d18d      	bne.n	800f4d0 <udp_input+0x10>
 800f5b4:	9b03      	ldr	r3, [sp, #12]
 800f5b6:	695b      	ldr	r3, [r3, #20]
 800f5b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f5bc:	2be0      	cmp	r3, #224	; 0xe0
 800f5be:	d087      	beq.n	800f4d0 <udp_input+0x10>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800f5c0:	9b03      	ldr	r3, [sp, #12]
 800f5c2:	4628      	mov	r0, r5
 800f5c4:	8999      	ldrh	r1, [r3, #12]
 800f5c6:	3108      	adds	r1, #8
 800f5c8:	b209      	sxth	r1, r1
 800f5ca:	f7fc faa8 	bl	800bb1e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800f5ce:	2103      	movs	r1, #3
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	f7fb f91f 	bl	800a814 <icmp_dest_unreach>
 800f5d6:	e77b      	b.n	800f4d0 <udp_input+0x10>
 800f5d8:	2000fc00 	.word	0x2000fc00
 800f5dc:	2001331c 	.word	0x2001331c
 800f5e0:	08013bc5 	.word	0x08013bc5
 800f5e4:	08013bf4 	.word	0x08013bf4
 800f5e8:	0801243d 	.word	0x0801243d
 800f5ec:	2000fc10 	.word	0x2000fc10

0800f5f0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800f5f0:	b510      	push	{r4, lr}
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800f5f2:	b138      	cbz	r0, 800f604 <udp_netif_ip_addr_changed+0x14>
 800f5f4:	6803      	ldr	r3, [r0, #0]
 800f5f6:	b12b      	cbz	r3, 800f604 <udp_netif_ip_addr_changed+0x14>
 800f5f8:	b121      	cbz	r1, 800f604 <udp_netif_ip_addr_changed+0x14>
 800f5fa:	680b      	ldr	r3, [r1, #0]
 800f5fc:	b113      	cbz	r3, 800f604 <udp_netif_ip_addr_changed+0x14>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800f5fe:	4b06      	ldr	r3, [pc, #24]	; (800f618 <udp_netif_ip_addr_changed+0x28>)
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	b903      	cbnz	r3, 800f606 <udp_netif_ip_addr_changed+0x16>
 800f604:	bd10      	pop	{r4, pc}
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800f606:	681c      	ldr	r4, [r3, #0]
 800f608:	6802      	ldr	r2, [r0, #0]
 800f60a:	4294      	cmp	r4, r2
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800f60c:	bf04      	itt	eq
 800f60e:	680a      	ldreq	r2, [r1, #0]
 800f610:	601a      	streq	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800f612:	68db      	ldr	r3, [r3, #12]
 800f614:	e7f5      	b.n	800f602 <udp_netif_ip_addr_changed+0x12>
 800f616:	bf00      	nop
 800f618:	2001331c 	.word	0x2001331c

0800f61c <ethernet_input>:
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 800f61c:	8943      	ldrh	r3, [r0, #10]
{
 800f61e:	b570      	push	{r4, r5, r6, lr}
  if (p->len <= SIZEOF_ETH_HDR) {
 800f620:	2b0e      	cmp	r3, #14
{
 800f622:	4604      	mov	r4, r0
 800f624:	460d      	mov	r5, r1
  if (p->len <= SIZEOF_ETH_HDR) {
 800f626:	d914      	bls.n	800f652 <ethernet_input+0x36>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f628:	6840      	ldr	r0, [r0, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f62a:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 800f62c:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 800f62e:	07d9      	lsls	r1, r3, #31
 800f630:	d50a      	bpl.n	800f648 <ethernet_input+0x2c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f632:	2b01      	cmp	r3, #1
 800f634:	d111      	bne.n	800f65a <ethernet_input+0x3e>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f636:	7843      	ldrb	r3, [r0, #1]
 800f638:	b933      	cbnz	r3, 800f648 <ethernet_input+0x2c>
 800f63a:	7883      	ldrb	r3, [r0, #2]
 800f63c:	2b5e      	cmp	r3, #94	; 0x5e
 800f63e:	d103      	bne.n	800f648 <ethernet_input+0x2c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f640:	7b63      	ldrb	r3, [r4, #13]
 800f642:	f043 0310 	orr.w	r3, r3, #16
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f646:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 800f648:	2e08      	cmp	r6, #8
 800f64a:	d010      	beq.n	800f66e <ethernet_input+0x52>
 800f64c:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 800f650:	d01e      	beq.n	800f690 <ethernet_input+0x74>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 800f652:	4620      	mov	r0, r4
 800f654:	f7fc fa66 	bl	800bb24 <pbuf_free>
  return ERR_OK;
 800f658:	e018      	b.n	800f68c <ethernet_input+0x70>
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f65a:	2206      	movs	r2, #6
 800f65c:	4914      	ldr	r1, [pc, #80]	; (800f6b0 <ethernet_input+0x94>)
 800f65e:	f000 f94b 	bl	800f8f8 <memcmp>
 800f662:	2800      	cmp	r0, #0
 800f664:	d1f0      	bne.n	800f648 <ethernet_input+0x2c>
      p->flags |= PBUF_FLAG_LLBCAST;
 800f666:	7b63      	ldrb	r3, [r4, #13]
 800f668:	f043 0308 	orr.w	r3, r3, #8
 800f66c:	e7eb      	b.n	800f646 <ethernet_input+0x2a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f66e:	f895 3033 	ldrb.w	r3, [r5, #51]	; 0x33
 800f672:	071a      	lsls	r2, r3, #28
 800f674:	d5ed      	bpl.n	800f652 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800f676:	f06f 010d 	mvn.w	r1, #13
 800f67a:	4620      	mov	r0, r4
 800f67c:	f7fc fa4c 	bl	800bb18 <pbuf_header>
 800f680:	2800      	cmp	r0, #0
 800f682:	d1e6      	bne.n	800f652 <ethernet_input+0x36>
        ip4_input(p, netif);
 800f684:	4629      	mov	r1, r5
 800f686:	4620      	mov	r0, r4
 800f688:	f7fb f8fa 	bl	800a880 <ip4_input>
}
 800f68c:	2000      	movs	r0, #0
 800f68e:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f690:	f895 3033 	ldrb.w	r3, [r5, #51]	; 0x33
 800f694:	071b      	lsls	r3, r3, #28
 800f696:	d5dc      	bpl.n	800f652 <ethernet_input+0x36>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 800f698:	f06f 010d 	mvn.w	r1, #13
 800f69c:	4620      	mov	r0, r4
 800f69e:	f7fc fa3b 	bl	800bb18 <pbuf_header>
 800f6a2:	2800      	cmp	r0, #0
 800f6a4:	d1d5      	bne.n	800f652 <ethernet_input+0x36>
        etharp_input(p, netif);
 800f6a6:	4629      	mov	r1, r5
 800f6a8:	4620      	mov	r0, r4
 800f6aa:	f7fa fd6d 	bl	800a188 <etharp_input>
      break;
 800f6ae:	e7ed      	b.n	800f68c <ethernet_input+0x70>
 800f6b0:	08013c08 	.word	0x08013c08

0800f6b4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 800f6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b8:	4604      	mov	r4, r0
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800f6ba:	f8bd 0018 	ldrh.w	r0, [sp, #24]
{
 800f6be:	460d      	mov	r5, r1
 800f6c0:	4616      	mov	r6, r2
 800f6c2:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 800f6c4:	f7fa fc2c 	bl	8009f20 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800f6c8:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 800f6ca:	4680      	mov	r8, r0
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 800f6cc:	4628      	mov	r0, r5
 800f6ce:	f7fc fa23 	bl	800bb18 <pbuf_header>
 800f6d2:	b9e0      	cbnz	r0, 800f70e <ethernet_output+0x5a>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 800f6d4:	6869      	ldr	r1, [r5, #4]
  ethhdr->type = eth_type_be;
 800f6d6:	f8a1 800c 	strh.w	r8, [r1, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	600b      	str	r3, [r1, #0]
 800f6de:	88bb      	ldrh	r3, [r7, #4]
 800f6e0:	808b      	strh	r3, [r1, #4]
  ETHADDR16_COPY(&ethhdr->src,  src);
 800f6e2:	6833      	ldr	r3, [r6, #0]
 800f6e4:	f8c1 3006 	str.w	r3, [r1, #6]
 800f6e8:	88b3      	ldrh	r3, [r6, #4]
 800f6ea:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800f6ec:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800f6f0:	2b06      	cmp	r3, #6
 800f6f2:	d006      	beq.n	800f702 <ethernet_output+0x4e>
 800f6f4:	4b08      	ldr	r3, [pc, #32]	; (800f718 <ethernet_output+0x64>)
 800f6f6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800f6fa:	4908      	ldr	r1, [pc, #32]	; (800f71c <ethernet_output+0x68>)
 800f6fc:	4808      	ldr	r0, [pc, #32]	; (800f720 <ethernet_output+0x6c>)
 800f6fe:	f000 f91d 	bl	800f93c <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800f702:	69a3      	ldr	r3, [r4, #24]
 800f704:	4629      	mov	r1, r5
 800f706:	4620      	mov	r0, r4
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 800f708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 800f70c:	4718      	bx	r3
}
 800f70e:	f06f 0001 	mvn.w	r0, #1
 800f712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f716:	bf00      	nop
 800f718:	08013c0e 	.word	0x08013c0e
 800f71c:	08013c43 	.word	0x08013c43
 800f720:	0801243d 	.word	0x0801243d

0800f724 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800f724:	b51f      	push	{r0, r1, r2, r3, r4, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 800f726:	2304      	movs	r3, #4
 800f728:	9100      	str	r1, [sp, #0]
 800f72a:	2100      	movs	r1, #0
{
 800f72c:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800f72e:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 800f730:	9301      	str	r3, [sp, #4]
 800f732:	9102      	str	r1, [sp, #8]
 800f734:	9103      	str	r1, [sp, #12]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800f736:	f7f8 fe3d 	bl	80083b4 <osMessageCreate>
 800f73a:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800f73c:	fab0 f080 	clz	r0, r0
 800f740:	0940      	lsrs	r0, r0, #5
    return ERR_MEM;

  return ERR_OK;
}
 800f742:	4240      	negs	r0, r0
 800f744:	b004      	add	sp, #16
 800f746:	bd10      	pop	{r4, pc}

0800f748 <sys_mbox_post>:
}

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 800f748:	b538      	push	{r3, r4, r5, lr}
 800f74a:	4604      	mov	r4, r0
 800f74c:	460d      	mov	r5, r1
#if (osCMSIS < 0x20000U)
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 800f74e:	f04f 32ff 	mov.w	r2, #4294967295
 800f752:	4629      	mov	r1, r5
 800f754:	6820      	ldr	r0, [r4, #0]
 800f756:	f7f8 fe41 	bl	80083dc <osMessagePut>
 800f75a:	2800      	cmp	r0, #0
 800f75c:	d1f7      	bne.n	800f74e <sys_mbox_post+0x6>
#else
  while(osMessageQueuePut(*mbox, &data, 0, osWaitForever) != osOK);
#endif
}
 800f75e:	bd38      	pop	{r3, r4, r5, pc}

0800f760 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800f760:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 800f762:	2200      	movs	r2, #0
 800f764:	6800      	ldr	r0, [r0, #0]
 800f766:	f7f8 fe39 	bl	80083dc <osMessagePut>
 800f76a:	3000      	adds	r0, #0
 800f76c:	bf18      	it	ne
 800f76e:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 800f770:	4240      	negs	r0, r0
 800f772:	bd08      	pop	{r3, pc}

0800f774 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800f774:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f776:	b085      	sub	sp, #20
 800f778:	4606      	mov	r6, r0
 800f77a:	460d      	mov	r5, r1
 800f77c:	4617      	mov	r7, r2
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 800f77e:	f7f8 fd42 	bl	8008206 <osKernelSysTick>
 800f782:	4604      	mov	r4, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 800f784:	b177      	cbz	r7, 800f7a4 <sys_arch_mbox_fetch+0x30>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 800f786:	463a      	mov	r2, r7
 800f788:	6831      	ldr	r1, [r6, #0]
 800f78a:	a801      	add	r0, sp, #4
 800f78c:	f7f8 fe4e 	bl	800842c <osMessageGet>

    if(event.status == osEventMessage)
 800f790:	9b01      	ldr	r3, [sp, #4]
 800f792:	2b10      	cmp	r3, #16
 800f794:	d10d      	bne.n	800f7b2 <sys_arch_mbox_fetch+0x3e>
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
 800f796:	9b02      	ldr	r3, [sp, #8]
 800f798:	602b      	str	r3, [r5, #0]
    return (osKernelSysTick() - starttime);
 800f79a:	f7f8 fd34 	bl	8008206 <osKernelSysTick>
 800f79e:	1b00      	subs	r0, r0, r4
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 800f7a0:	b005      	add	sp, #20
 800f7a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 800f7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800f7a8:	6831      	ldr	r1, [r6, #0]
 800f7aa:	a801      	add	r0, sp, #4
 800f7ac:	f7f8 fe3e 	bl	800842c <osMessageGet>
 800f7b0:	e7f1      	b.n	800f796 <sys_arch_mbox_fetch+0x22>
      return SYS_ARCH_TIMEOUT;
 800f7b2:	f04f 30ff 	mov.w	r0, #4294967295
 800f7b6:	e7f3      	b.n	800f7a0 <sys_arch_mbox_fetch+0x2c>

0800f7b8 <sys_mbox_valid>:
 800f7b8:	6800      	ldr	r0, [r0, #0]
 800f7ba:	3000      	adds	r0, #0
 800f7bc:	bf18      	it	ne
 800f7be:	2001      	movne	r0, #1
 800f7c0:	4770      	bx	lr
	...

0800f7c4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800f7c4:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 800f7c6:	4803      	ldr	r0, [pc, #12]	; (800f7d4 <sys_init+0x10>)
 800f7c8:	f7f8 fd54 	bl	8008274 <osMutexCreate>
 800f7cc:	4b02      	ldr	r3, [pc, #8]	; (800f7d8 <sys_init+0x14>)
 800f7ce:	6018      	str	r0, [r3, #0]
 800f7d0:	bd08      	pop	{r3, pc}
 800f7d2:	bf00      	nop
 800f7d4:	08013c7c 	.word	0x08013c7c
 800f7d8:	20013324 	.word	0x20013324

0800f7dc <sys_mutex_new>:
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 800f7dc:	2300      	movs	r3, #0
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800f7de:	b513      	push	{r0, r1, r4, lr}
 800f7e0:	4604      	mov	r4, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 800f7e2:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 800f7e4:	9300      	str	r3, [sp, #0]
 800f7e6:	9301      	str	r3, [sp, #4]
  *mutex = osMutexCreate(osMutex(MUTEX));
 800f7e8:	f7f8 fd44 	bl	8008274 <osMutexCreate>
 800f7ec:	6020      	str	r0, [r4, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 800f7ee:	fab0 f080 	clz	r0, r0
 800f7f2:	0940      	lsrs	r0, r0, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 800f7f4:	4240      	negs	r0, r0
 800f7f6:	b002      	add	sp, #8
 800f7f8:	bd10      	pop	{r4, pc}

0800f7fa <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 800f7fa:	f04f 31ff 	mov.w	r1, #4294967295
 800f7fe:	6800      	ldr	r0, [r0, #0]
 800f800:	f7f8 bd40 	b.w	8008284 <osMutexWait>

0800f804 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 800f804:	6800      	ldr	r0, [r0, #0]
 800f806:	f7f8 bdd3 	b.w	80083b0 <osMutexRelease>

0800f80a <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800f80a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f80c:	4614      	mov	r4, r2
 800f80e:	461d      	mov	r5, r3
 800f810:	4607      	mov	r7, r0
 800f812:	460e      	mov	r6, r1
 800f814:	b089      	sub	sp, #36	; 0x24
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800f816:	221c      	movs	r2, #28
 800f818:	2100      	movs	r1, #0
 800f81a:	a801      	add	r0, sp, #4
 800f81c:	f000 f886 	bl	800f92c <memset>
 800f820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  return osThreadCreate(&os_thread_def, arg);
 800f822:	4621      	mov	r1, r4
 800f824:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800f826:	9701      	str	r7, [sp, #4]
 800f828:	9602      	str	r6, [sp, #8]
 800f82a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f82e:	9505      	str	r5, [sp, #20]
  return osThreadCreate(&os_thread_def, arg);
 800f830:	f7f8 fcf0 	bl	8008214 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 800f834:	b009      	add	sp, #36	; 0x24
 800f836:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f838 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800f838:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 800f83a:	4b04      	ldr	r3, [pc, #16]	; (800f84c <sys_arch_protect+0x14>)
 800f83c:	f04f 31ff 	mov.w	r1, #4294967295
 800f840:	6818      	ldr	r0, [r3, #0]
 800f842:	f7f8 fd1f 	bl	8008284 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
}
 800f846:	2001      	movs	r0, #1
 800f848:	bd08      	pop	{r3, pc}
 800f84a:	bf00      	nop
 800f84c:	20013324 	.word	0x20013324

0800f850 <sys_arch_unprotect>:
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800f850:	4b01      	ldr	r3, [pc, #4]	; (800f858 <sys_arch_unprotect+0x8>)
 800f852:	6818      	ldr	r0, [r3, #0]
 800f854:	f7f8 bdac 	b.w	80083b0 <osMutexRelease>
 800f858:	20013324 	.word	0x20013324

0800f85c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800f85c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800f894 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800f860:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800f862:	e003      	b.n	800f86c <LoopCopyDataInit>

0800f864 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800f864:	4b0c      	ldr	r3, [pc, #48]	; (800f898 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800f866:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800f868:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800f86a:	3104      	adds	r1, #4

0800f86c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800f86c:	480b      	ldr	r0, [pc, #44]	; (800f89c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800f86e:	4b0c      	ldr	r3, [pc, #48]	; (800f8a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800f870:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800f872:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800f874:	d3f6      	bcc.n	800f864 <CopyDataInit>
  ldr  r2, =_sbss
 800f876:	4a0b      	ldr	r2, [pc, #44]	; (800f8a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800f878:	e002      	b.n	800f880 <LoopFillZerobss>

0800f87a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800f87a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800f87c:	f842 3b04 	str.w	r3, [r2], #4

0800f880 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800f880:	4b09      	ldr	r3, [pc, #36]	; (800f8a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800f882:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800f884:	d3f9      	bcc.n	800f87a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800f886:	f7f6 fbf3 	bl	8006070 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f88a:	f000 f811 	bl	800f8b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800f88e:	f7f6 fa61 	bl	8005d54 <main>
  bx  lr
 800f892:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800f894:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800f898:	08013f48 	.word	0x08013f48
  ldr  r0, =_sdata
 800f89c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800f8a0:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 800f8a4:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 800f8a8:	20013328 	.word	0x20013328

0800f8ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800f8ac:	e7fe      	b.n	800f8ac <ADC_IRQHandler>
	...

0800f8b0 <__libc_init_array>:
 800f8b0:	b570      	push	{r4, r5, r6, lr}
 800f8b2:	2500      	movs	r5, #0
 800f8b4:	4e0c      	ldr	r6, [pc, #48]	; (800f8e8 <__libc_init_array+0x38>)
 800f8b6:	4c0d      	ldr	r4, [pc, #52]	; (800f8ec <__libc_init_array+0x3c>)
 800f8b8:	1ba4      	subs	r4, r4, r6
 800f8ba:	10a4      	asrs	r4, r4, #2
 800f8bc:	42a5      	cmp	r5, r4
 800f8be:	d109      	bne.n	800f8d4 <__libc_init_array+0x24>
 800f8c0:	f002 fcae 	bl	8012220 <_init>
 800f8c4:	2500      	movs	r5, #0
 800f8c6:	4e0a      	ldr	r6, [pc, #40]	; (800f8f0 <__libc_init_array+0x40>)
 800f8c8:	4c0a      	ldr	r4, [pc, #40]	; (800f8f4 <__libc_init_array+0x44>)
 800f8ca:	1ba4      	subs	r4, r4, r6
 800f8cc:	10a4      	asrs	r4, r4, #2
 800f8ce:	42a5      	cmp	r5, r4
 800f8d0:	d105      	bne.n	800f8de <__libc_init_array+0x2e>
 800f8d2:	bd70      	pop	{r4, r5, r6, pc}
 800f8d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f8d8:	4798      	blx	r3
 800f8da:	3501      	adds	r5, #1
 800f8dc:	e7ee      	b.n	800f8bc <__libc_init_array+0xc>
 800f8de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f8e2:	4798      	blx	r3
 800f8e4:	3501      	adds	r5, #1
 800f8e6:	e7f2      	b.n	800f8ce <__libc_init_array+0x1e>
 800f8e8:	08013f40 	.word	0x08013f40
 800f8ec:	08013f40 	.word	0x08013f40
 800f8f0:	08013f40 	.word	0x08013f40
 800f8f4:	08013f44 	.word	0x08013f44

0800f8f8 <memcmp>:
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	3901      	subs	r1, #1
 800f8fc:	4402      	add	r2, r0
 800f8fe:	4290      	cmp	r0, r2
 800f900:	d101      	bne.n	800f906 <memcmp+0xe>
 800f902:	2000      	movs	r0, #0
 800f904:	bd10      	pop	{r4, pc}
 800f906:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f90a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f90e:	42a3      	cmp	r3, r4
 800f910:	d0f5      	beq.n	800f8fe <memcmp+0x6>
 800f912:	1b18      	subs	r0, r3, r4
 800f914:	bd10      	pop	{r4, pc}

0800f916 <memcpy>:
 800f916:	b510      	push	{r4, lr}
 800f918:	1e43      	subs	r3, r0, #1
 800f91a:	440a      	add	r2, r1
 800f91c:	4291      	cmp	r1, r2
 800f91e:	d100      	bne.n	800f922 <memcpy+0xc>
 800f920:	bd10      	pop	{r4, pc}
 800f922:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f92a:	e7f7      	b.n	800f91c <memcpy+0x6>

0800f92c <memset>:
 800f92c:	4603      	mov	r3, r0
 800f92e:	4402      	add	r2, r0
 800f930:	4293      	cmp	r3, r2
 800f932:	d100      	bne.n	800f936 <memset+0xa>
 800f934:	4770      	bx	lr
 800f936:	f803 1b01 	strb.w	r1, [r3], #1
 800f93a:	e7f9      	b.n	800f930 <memset+0x4>

0800f93c <iprintf>:
 800f93c:	b40f      	push	{r0, r1, r2, r3}
 800f93e:	4b0a      	ldr	r3, [pc, #40]	; (800f968 <iprintf+0x2c>)
 800f940:	b513      	push	{r0, r1, r4, lr}
 800f942:	681c      	ldr	r4, [r3, #0]
 800f944:	b124      	cbz	r4, 800f950 <iprintf+0x14>
 800f946:	69a3      	ldr	r3, [r4, #24]
 800f948:	b913      	cbnz	r3, 800f950 <iprintf+0x14>
 800f94a:	4620      	mov	r0, r4
 800f94c:	f000 fa24 	bl	800fd98 <__sinit>
 800f950:	ab05      	add	r3, sp, #20
 800f952:	9a04      	ldr	r2, [sp, #16]
 800f954:	68a1      	ldr	r1, [r4, #8]
 800f956:	4620      	mov	r0, r4
 800f958:	9301      	str	r3, [sp, #4]
 800f95a:	f000 fbdd 	bl	8010118 <_vfiprintf_r>
 800f95e:	b002      	add	sp, #8
 800f960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f964:	b004      	add	sp, #16
 800f966:	4770      	bx	lr
 800f968:	20000020 	.word	0x20000020

0800f96c <_puts_r>:
 800f96c:	b570      	push	{r4, r5, r6, lr}
 800f96e:	460e      	mov	r6, r1
 800f970:	4605      	mov	r5, r0
 800f972:	b118      	cbz	r0, 800f97c <_puts_r+0x10>
 800f974:	6983      	ldr	r3, [r0, #24]
 800f976:	b90b      	cbnz	r3, 800f97c <_puts_r+0x10>
 800f978:	f000 fa0e 	bl	800fd98 <__sinit>
 800f97c:	69ab      	ldr	r3, [r5, #24]
 800f97e:	68ac      	ldr	r4, [r5, #8]
 800f980:	b913      	cbnz	r3, 800f988 <_puts_r+0x1c>
 800f982:	4628      	mov	r0, r5
 800f984:	f000 fa08 	bl	800fd98 <__sinit>
 800f988:	4b23      	ldr	r3, [pc, #140]	; (800fa18 <_puts_r+0xac>)
 800f98a:	429c      	cmp	r4, r3
 800f98c:	d117      	bne.n	800f9be <_puts_r+0x52>
 800f98e:	686c      	ldr	r4, [r5, #4]
 800f990:	89a3      	ldrh	r3, [r4, #12]
 800f992:	071b      	lsls	r3, r3, #28
 800f994:	d51d      	bpl.n	800f9d2 <_puts_r+0x66>
 800f996:	6923      	ldr	r3, [r4, #16]
 800f998:	b1db      	cbz	r3, 800f9d2 <_puts_r+0x66>
 800f99a:	3e01      	subs	r6, #1
 800f99c:	68a3      	ldr	r3, [r4, #8]
 800f99e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f9a2:	3b01      	subs	r3, #1
 800f9a4:	60a3      	str	r3, [r4, #8]
 800f9a6:	b9e9      	cbnz	r1, 800f9e4 <_puts_r+0x78>
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	da2e      	bge.n	800fa0a <_puts_r+0x9e>
 800f9ac:	4622      	mov	r2, r4
 800f9ae:	210a      	movs	r1, #10
 800f9b0:	4628      	mov	r0, r5
 800f9b2:	f000 f83f 	bl	800fa34 <__swbuf_r>
 800f9b6:	3001      	adds	r0, #1
 800f9b8:	d011      	beq.n	800f9de <_puts_r+0x72>
 800f9ba:	200a      	movs	r0, #10
 800f9bc:	bd70      	pop	{r4, r5, r6, pc}
 800f9be:	4b17      	ldr	r3, [pc, #92]	; (800fa1c <_puts_r+0xb0>)
 800f9c0:	429c      	cmp	r4, r3
 800f9c2:	d101      	bne.n	800f9c8 <_puts_r+0x5c>
 800f9c4:	68ac      	ldr	r4, [r5, #8]
 800f9c6:	e7e3      	b.n	800f990 <_puts_r+0x24>
 800f9c8:	4b15      	ldr	r3, [pc, #84]	; (800fa20 <_puts_r+0xb4>)
 800f9ca:	429c      	cmp	r4, r3
 800f9cc:	bf08      	it	eq
 800f9ce:	68ec      	ldreq	r4, [r5, #12]
 800f9d0:	e7de      	b.n	800f990 <_puts_r+0x24>
 800f9d2:	4621      	mov	r1, r4
 800f9d4:	4628      	mov	r0, r5
 800f9d6:	f000 f87f 	bl	800fad8 <__swsetup_r>
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d0dd      	beq.n	800f99a <_puts_r+0x2e>
 800f9de:	f04f 30ff 	mov.w	r0, #4294967295
 800f9e2:	bd70      	pop	{r4, r5, r6, pc}
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	da04      	bge.n	800f9f2 <_puts_r+0x86>
 800f9e8:	69a2      	ldr	r2, [r4, #24]
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	db06      	blt.n	800f9fc <_puts_r+0x90>
 800f9ee:	290a      	cmp	r1, #10
 800f9f0:	d004      	beq.n	800f9fc <_puts_r+0x90>
 800f9f2:	6823      	ldr	r3, [r4, #0]
 800f9f4:	1c5a      	adds	r2, r3, #1
 800f9f6:	6022      	str	r2, [r4, #0]
 800f9f8:	7019      	strb	r1, [r3, #0]
 800f9fa:	e7cf      	b.n	800f99c <_puts_r+0x30>
 800f9fc:	4622      	mov	r2, r4
 800f9fe:	4628      	mov	r0, r5
 800fa00:	f000 f818 	bl	800fa34 <__swbuf_r>
 800fa04:	3001      	adds	r0, #1
 800fa06:	d1c9      	bne.n	800f99c <_puts_r+0x30>
 800fa08:	e7e9      	b.n	800f9de <_puts_r+0x72>
 800fa0a:	200a      	movs	r0, #10
 800fa0c:	6823      	ldr	r3, [r4, #0]
 800fa0e:	1c5a      	adds	r2, r3, #1
 800fa10:	6022      	str	r2, [r4, #0]
 800fa12:	7018      	strb	r0, [r3, #0]
 800fa14:	bd70      	pop	{r4, r5, r6, pc}
 800fa16:	bf00      	nop
 800fa18:	08013ca4 	.word	0x08013ca4
 800fa1c:	08013cc4 	.word	0x08013cc4
 800fa20:	08013c84 	.word	0x08013c84

0800fa24 <puts>:
 800fa24:	4b02      	ldr	r3, [pc, #8]	; (800fa30 <puts+0xc>)
 800fa26:	4601      	mov	r1, r0
 800fa28:	6818      	ldr	r0, [r3, #0]
 800fa2a:	f7ff bf9f 	b.w	800f96c <_puts_r>
 800fa2e:	bf00      	nop
 800fa30:	20000020 	.word	0x20000020

0800fa34 <__swbuf_r>:
 800fa34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa36:	460e      	mov	r6, r1
 800fa38:	4614      	mov	r4, r2
 800fa3a:	4605      	mov	r5, r0
 800fa3c:	b118      	cbz	r0, 800fa46 <__swbuf_r+0x12>
 800fa3e:	6983      	ldr	r3, [r0, #24]
 800fa40:	b90b      	cbnz	r3, 800fa46 <__swbuf_r+0x12>
 800fa42:	f000 f9a9 	bl	800fd98 <__sinit>
 800fa46:	4b21      	ldr	r3, [pc, #132]	; (800facc <__swbuf_r+0x98>)
 800fa48:	429c      	cmp	r4, r3
 800fa4a:	d12a      	bne.n	800faa2 <__swbuf_r+0x6e>
 800fa4c:	686c      	ldr	r4, [r5, #4]
 800fa4e:	69a3      	ldr	r3, [r4, #24]
 800fa50:	60a3      	str	r3, [r4, #8]
 800fa52:	89a3      	ldrh	r3, [r4, #12]
 800fa54:	071a      	lsls	r2, r3, #28
 800fa56:	d52e      	bpl.n	800fab6 <__swbuf_r+0x82>
 800fa58:	6923      	ldr	r3, [r4, #16]
 800fa5a:	b363      	cbz	r3, 800fab6 <__swbuf_r+0x82>
 800fa5c:	6923      	ldr	r3, [r4, #16]
 800fa5e:	6820      	ldr	r0, [r4, #0]
 800fa60:	b2f6      	uxtb	r6, r6
 800fa62:	1ac0      	subs	r0, r0, r3
 800fa64:	6963      	ldr	r3, [r4, #20]
 800fa66:	4637      	mov	r7, r6
 800fa68:	4298      	cmp	r0, r3
 800fa6a:	db04      	blt.n	800fa76 <__swbuf_r+0x42>
 800fa6c:	4621      	mov	r1, r4
 800fa6e:	4628      	mov	r0, r5
 800fa70:	f000 f928 	bl	800fcc4 <_fflush_r>
 800fa74:	bb28      	cbnz	r0, 800fac2 <__swbuf_r+0x8e>
 800fa76:	68a3      	ldr	r3, [r4, #8]
 800fa78:	3001      	adds	r0, #1
 800fa7a:	3b01      	subs	r3, #1
 800fa7c:	60a3      	str	r3, [r4, #8]
 800fa7e:	6823      	ldr	r3, [r4, #0]
 800fa80:	1c5a      	adds	r2, r3, #1
 800fa82:	6022      	str	r2, [r4, #0]
 800fa84:	701e      	strb	r6, [r3, #0]
 800fa86:	6963      	ldr	r3, [r4, #20]
 800fa88:	4298      	cmp	r0, r3
 800fa8a:	d004      	beq.n	800fa96 <__swbuf_r+0x62>
 800fa8c:	89a3      	ldrh	r3, [r4, #12]
 800fa8e:	07db      	lsls	r3, r3, #31
 800fa90:	d519      	bpl.n	800fac6 <__swbuf_r+0x92>
 800fa92:	2e0a      	cmp	r6, #10
 800fa94:	d117      	bne.n	800fac6 <__swbuf_r+0x92>
 800fa96:	4621      	mov	r1, r4
 800fa98:	4628      	mov	r0, r5
 800fa9a:	f000 f913 	bl	800fcc4 <_fflush_r>
 800fa9e:	b190      	cbz	r0, 800fac6 <__swbuf_r+0x92>
 800faa0:	e00f      	b.n	800fac2 <__swbuf_r+0x8e>
 800faa2:	4b0b      	ldr	r3, [pc, #44]	; (800fad0 <__swbuf_r+0x9c>)
 800faa4:	429c      	cmp	r4, r3
 800faa6:	d101      	bne.n	800faac <__swbuf_r+0x78>
 800faa8:	68ac      	ldr	r4, [r5, #8]
 800faaa:	e7d0      	b.n	800fa4e <__swbuf_r+0x1a>
 800faac:	4b09      	ldr	r3, [pc, #36]	; (800fad4 <__swbuf_r+0xa0>)
 800faae:	429c      	cmp	r4, r3
 800fab0:	bf08      	it	eq
 800fab2:	68ec      	ldreq	r4, [r5, #12]
 800fab4:	e7cb      	b.n	800fa4e <__swbuf_r+0x1a>
 800fab6:	4621      	mov	r1, r4
 800fab8:	4628      	mov	r0, r5
 800faba:	f000 f80d 	bl	800fad8 <__swsetup_r>
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d0cc      	beq.n	800fa5c <__swbuf_r+0x28>
 800fac2:	f04f 37ff 	mov.w	r7, #4294967295
 800fac6:	4638      	mov	r0, r7
 800fac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800faca:	bf00      	nop
 800facc:	08013ca4 	.word	0x08013ca4
 800fad0:	08013cc4 	.word	0x08013cc4
 800fad4:	08013c84 	.word	0x08013c84

0800fad8 <__swsetup_r>:
 800fad8:	4b32      	ldr	r3, [pc, #200]	; (800fba4 <__swsetup_r+0xcc>)
 800fada:	b570      	push	{r4, r5, r6, lr}
 800fadc:	681d      	ldr	r5, [r3, #0]
 800fade:	4606      	mov	r6, r0
 800fae0:	460c      	mov	r4, r1
 800fae2:	b125      	cbz	r5, 800faee <__swsetup_r+0x16>
 800fae4:	69ab      	ldr	r3, [r5, #24]
 800fae6:	b913      	cbnz	r3, 800faee <__swsetup_r+0x16>
 800fae8:	4628      	mov	r0, r5
 800faea:	f000 f955 	bl	800fd98 <__sinit>
 800faee:	4b2e      	ldr	r3, [pc, #184]	; (800fba8 <__swsetup_r+0xd0>)
 800faf0:	429c      	cmp	r4, r3
 800faf2:	d10f      	bne.n	800fb14 <__swsetup_r+0x3c>
 800faf4:	686c      	ldr	r4, [r5, #4]
 800faf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fafa:	b29a      	uxth	r2, r3
 800fafc:	0715      	lsls	r5, r2, #28
 800fafe:	d42c      	bmi.n	800fb5a <__swsetup_r+0x82>
 800fb00:	06d0      	lsls	r0, r2, #27
 800fb02:	d411      	bmi.n	800fb28 <__swsetup_r+0x50>
 800fb04:	2209      	movs	r2, #9
 800fb06:	6032      	str	r2, [r6, #0]
 800fb08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb0c:	81a3      	strh	r3, [r4, #12]
 800fb0e:	f04f 30ff 	mov.w	r0, #4294967295
 800fb12:	bd70      	pop	{r4, r5, r6, pc}
 800fb14:	4b25      	ldr	r3, [pc, #148]	; (800fbac <__swsetup_r+0xd4>)
 800fb16:	429c      	cmp	r4, r3
 800fb18:	d101      	bne.n	800fb1e <__swsetup_r+0x46>
 800fb1a:	68ac      	ldr	r4, [r5, #8]
 800fb1c:	e7eb      	b.n	800faf6 <__swsetup_r+0x1e>
 800fb1e:	4b24      	ldr	r3, [pc, #144]	; (800fbb0 <__swsetup_r+0xd8>)
 800fb20:	429c      	cmp	r4, r3
 800fb22:	bf08      	it	eq
 800fb24:	68ec      	ldreq	r4, [r5, #12]
 800fb26:	e7e6      	b.n	800faf6 <__swsetup_r+0x1e>
 800fb28:	0751      	lsls	r1, r2, #29
 800fb2a:	d512      	bpl.n	800fb52 <__swsetup_r+0x7a>
 800fb2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb2e:	b141      	cbz	r1, 800fb42 <__swsetup_r+0x6a>
 800fb30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb34:	4299      	cmp	r1, r3
 800fb36:	d002      	beq.n	800fb3e <__swsetup_r+0x66>
 800fb38:	4630      	mov	r0, r6
 800fb3a:	f000 fa1b 	bl	800ff74 <_free_r>
 800fb3e:	2300      	movs	r3, #0
 800fb40:	6363      	str	r3, [r4, #52]	; 0x34
 800fb42:	89a3      	ldrh	r3, [r4, #12]
 800fb44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fb48:	81a3      	strh	r3, [r4, #12]
 800fb4a:	2300      	movs	r3, #0
 800fb4c:	6063      	str	r3, [r4, #4]
 800fb4e:	6923      	ldr	r3, [r4, #16]
 800fb50:	6023      	str	r3, [r4, #0]
 800fb52:	89a3      	ldrh	r3, [r4, #12]
 800fb54:	f043 0308 	orr.w	r3, r3, #8
 800fb58:	81a3      	strh	r3, [r4, #12]
 800fb5a:	6923      	ldr	r3, [r4, #16]
 800fb5c:	b94b      	cbnz	r3, 800fb72 <__swsetup_r+0x9a>
 800fb5e:	89a3      	ldrh	r3, [r4, #12]
 800fb60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fb64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb68:	d003      	beq.n	800fb72 <__swsetup_r+0x9a>
 800fb6a:	4621      	mov	r1, r4
 800fb6c:	4630      	mov	r0, r6
 800fb6e:	f000 f9c1 	bl	800fef4 <__smakebuf_r>
 800fb72:	89a2      	ldrh	r2, [r4, #12]
 800fb74:	f012 0301 	ands.w	r3, r2, #1
 800fb78:	d00c      	beq.n	800fb94 <__swsetup_r+0xbc>
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	60a3      	str	r3, [r4, #8]
 800fb7e:	6963      	ldr	r3, [r4, #20]
 800fb80:	425b      	negs	r3, r3
 800fb82:	61a3      	str	r3, [r4, #24]
 800fb84:	6923      	ldr	r3, [r4, #16]
 800fb86:	b953      	cbnz	r3, 800fb9e <__swsetup_r+0xc6>
 800fb88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb8c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800fb90:	d1ba      	bne.n	800fb08 <__swsetup_r+0x30>
 800fb92:	bd70      	pop	{r4, r5, r6, pc}
 800fb94:	0792      	lsls	r2, r2, #30
 800fb96:	bf58      	it	pl
 800fb98:	6963      	ldrpl	r3, [r4, #20]
 800fb9a:	60a3      	str	r3, [r4, #8]
 800fb9c:	e7f2      	b.n	800fb84 <__swsetup_r+0xac>
 800fb9e:	2000      	movs	r0, #0
 800fba0:	e7f7      	b.n	800fb92 <__swsetup_r+0xba>
 800fba2:	bf00      	nop
 800fba4:	20000020 	.word	0x20000020
 800fba8:	08013ca4 	.word	0x08013ca4
 800fbac:	08013cc4 	.word	0x08013cc4
 800fbb0:	08013c84 	.word	0x08013c84

0800fbb4 <__sflush_r>:
 800fbb4:	898a      	ldrh	r2, [r1, #12]
 800fbb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbba:	4605      	mov	r5, r0
 800fbbc:	0710      	lsls	r0, r2, #28
 800fbbe:	460c      	mov	r4, r1
 800fbc0:	d45a      	bmi.n	800fc78 <__sflush_r+0xc4>
 800fbc2:	684b      	ldr	r3, [r1, #4]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	dc05      	bgt.n	800fbd4 <__sflush_r+0x20>
 800fbc8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	dc02      	bgt.n	800fbd4 <__sflush_r+0x20>
 800fbce:	2000      	movs	r0, #0
 800fbd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fbd6:	2e00      	cmp	r6, #0
 800fbd8:	d0f9      	beq.n	800fbce <__sflush_r+0x1a>
 800fbda:	2300      	movs	r3, #0
 800fbdc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fbe0:	682f      	ldr	r7, [r5, #0]
 800fbe2:	602b      	str	r3, [r5, #0]
 800fbe4:	d033      	beq.n	800fc4e <__sflush_r+0x9a>
 800fbe6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fbe8:	89a3      	ldrh	r3, [r4, #12]
 800fbea:	075a      	lsls	r2, r3, #29
 800fbec:	d505      	bpl.n	800fbfa <__sflush_r+0x46>
 800fbee:	6863      	ldr	r3, [r4, #4]
 800fbf0:	1ac0      	subs	r0, r0, r3
 800fbf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fbf4:	b10b      	cbz	r3, 800fbfa <__sflush_r+0x46>
 800fbf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fbf8:	1ac0      	subs	r0, r0, r3
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fc00:	6a21      	ldr	r1, [r4, #32]
 800fc02:	4628      	mov	r0, r5
 800fc04:	47b0      	blx	r6
 800fc06:	1c43      	adds	r3, r0, #1
 800fc08:	89a3      	ldrh	r3, [r4, #12]
 800fc0a:	d106      	bne.n	800fc1a <__sflush_r+0x66>
 800fc0c:	6829      	ldr	r1, [r5, #0]
 800fc0e:	291d      	cmp	r1, #29
 800fc10:	d84b      	bhi.n	800fcaa <__sflush_r+0xf6>
 800fc12:	4a2b      	ldr	r2, [pc, #172]	; (800fcc0 <__sflush_r+0x10c>)
 800fc14:	40ca      	lsrs	r2, r1
 800fc16:	07d6      	lsls	r6, r2, #31
 800fc18:	d547      	bpl.n	800fcaa <__sflush_r+0xf6>
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	6062      	str	r2, [r4, #4]
 800fc1e:	6922      	ldr	r2, [r4, #16]
 800fc20:	04d9      	lsls	r1, r3, #19
 800fc22:	6022      	str	r2, [r4, #0]
 800fc24:	d504      	bpl.n	800fc30 <__sflush_r+0x7c>
 800fc26:	1c42      	adds	r2, r0, #1
 800fc28:	d101      	bne.n	800fc2e <__sflush_r+0x7a>
 800fc2a:	682b      	ldr	r3, [r5, #0]
 800fc2c:	b903      	cbnz	r3, 800fc30 <__sflush_r+0x7c>
 800fc2e:	6560      	str	r0, [r4, #84]	; 0x54
 800fc30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc32:	602f      	str	r7, [r5, #0]
 800fc34:	2900      	cmp	r1, #0
 800fc36:	d0ca      	beq.n	800fbce <__sflush_r+0x1a>
 800fc38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc3c:	4299      	cmp	r1, r3
 800fc3e:	d002      	beq.n	800fc46 <__sflush_r+0x92>
 800fc40:	4628      	mov	r0, r5
 800fc42:	f000 f997 	bl	800ff74 <_free_r>
 800fc46:	2000      	movs	r0, #0
 800fc48:	6360      	str	r0, [r4, #52]	; 0x34
 800fc4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc4e:	6a21      	ldr	r1, [r4, #32]
 800fc50:	2301      	movs	r3, #1
 800fc52:	4628      	mov	r0, r5
 800fc54:	47b0      	blx	r6
 800fc56:	1c41      	adds	r1, r0, #1
 800fc58:	d1c6      	bne.n	800fbe8 <__sflush_r+0x34>
 800fc5a:	682b      	ldr	r3, [r5, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d0c3      	beq.n	800fbe8 <__sflush_r+0x34>
 800fc60:	2b1d      	cmp	r3, #29
 800fc62:	d001      	beq.n	800fc68 <__sflush_r+0xb4>
 800fc64:	2b16      	cmp	r3, #22
 800fc66:	d101      	bne.n	800fc6c <__sflush_r+0xb8>
 800fc68:	602f      	str	r7, [r5, #0]
 800fc6a:	e7b0      	b.n	800fbce <__sflush_r+0x1a>
 800fc6c:	89a3      	ldrh	r3, [r4, #12]
 800fc6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc72:	81a3      	strh	r3, [r4, #12]
 800fc74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc78:	690f      	ldr	r7, [r1, #16]
 800fc7a:	2f00      	cmp	r7, #0
 800fc7c:	d0a7      	beq.n	800fbce <__sflush_r+0x1a>
 800fc7e:	0793      	lsls	r3, r2, #30
 800fc80:	bf18      	it	ne
 800fc82:	2300      	movne	r3, #0
 800fc84:	680e      	ldr	r6, [r1, #0]
 800fc86:	bf08      	it	eq
 800fc88:	694b      	ldreq	r3, [r1, #20]
 800fc8a:	eba6 0807 	sub.w	r8, r6, r7
 800fc8e:	600f      	str	r7, [r1, #0]
 800fc90:	608b      	str	r3, [r1, #8]
 800fc92:	f1b8 0f00 	cmp.w	r8, #0
 800fc96:	dd9a      	ble.n	800fbce <__sflush_r+0x1a>
 800fc98:	4643      	mov	r3, r8
 800fc9a:	463a      	mov	r2, r7
 800fc9c:	6a21      	ldr	r1, [r4, #32]
 800fc9e:	4628      	mov	r0, r5
 800fca0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fca2:	47b0      	blx	r6
 800fca4:	2800      	cmp	r0, #0
 800fca6:	dc07      	bgt.n	800fcb8 <__sflush_r+0x104>
 800fca8:	89a3      	ldrh	r3, [r4, #12]
 800fcaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcae:	81a3      	strh	r3, [r4, #12]
 800fcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800fcb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcb8:	4407      	add	r7, r0
 800fcba:	eba8 0800 	sub.w	r8, r8, r0
 800fcbe:	e7e8      	b.n	800fc92 <__sflush_r+0xde>
 800fcc0:	20400001 	.word	0x20400001

0800fcc4 <_fflush_r>:
 800fcc4:	b538      	push	{r3, r4, r5, lr}
 800fcc6:	690b      	ldr	r3, [r1, #16]
 800fcc8:	4605      	mov	r5, r0
 800fcca:	460c      	mov	r4, r1
 800fccc:	b1db      	cbz	r3, 800fd06 <_fflush_r+0x42>
 800fcce:	b118      	cbz	r0, 800fcd8 <_fflush_r+0x14>
 800fcd0:	6983      	ldr	r3, [r0, #24]
 800fcd2:	b90b      	cbnz	r3, 800fcd8 <_fflush_r+0x14>
 800fcd4:	f000 f860 	bl	800fd98 <__sinit>
 800fcd8:	4b0c      	ldr	r3, [pc, #48]	; (800fd0c <_fflush_r+0x48>)
 800fcda:	429c      	cmp	r4, r3
 800fcdc:	d109      	bne.n	800fcf2 <_fflush_r+0x2e>
 800fcde:	686c      	ldr	r4, [r5, #4]
 800fce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fce4:	b17b      	cbz	r3, 800fd06 <_fflush_r+0x42>
 800fce6:	4621      	mov	r1, r4
 800fce8:	4628      	mov	r0, r5
 800fcea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcee:	f7ff bf61 	b.w	800fbb4 <__sflush_r>
 800fcf2:	4b07      	ldr	r3, [pc, #28]	; (800fd10 <_fflush_r+0x4c>)
 800fcf4:	429c      	cmp	r4, r3
 800fcf6:	d101      	bne.n	800fcfc <_fflush_r+0x38>
 800fcf8:	68ac      	ldr	r4, [r5, #8]
 800fcfa:	e7f1      	b.n	800fce0 <_fflush_r+0x1c>
 800fcfc:	4b05      	ldr	r3, [pc, #20]	; (800fd14 <_fflush_r+0x50>)
 800fcfe:	429c      	cmp	r4, r3
 800fd00:	bf08      	it	eq
 800fd02:	68ec      	ldreq	r4, [r5, #12]
 800fd04:	e7ec      	b.n	800fce0 <_fflush_r+0x1c>
 800fd06:	2000      	movs	r0, #0
 800fd08:	bd38      	pop	{r3, r4, r5, pc}
 800fd0a:	bf00      	nop
 800fd0c:	08013ca4 	.word	0x08013ca4
 800fd10:	08013cc4 	.word	0x08013cc4
 800fd14:	08013c84 	.word	0x08013c84

0800fd18 <_cleanup_r>:
 800fd18:	4901      	ldr	r1, [pc, #4]	; (800fd20 <_cleanup_r+0x8>)
 800fd1a:	f000 b8a9 	b.w	800fe70 <_fwalk_reent>
 800fd1e:	bf00      	nop
 800fd20:	0800fcc5 	.word	0x0800fcc5

0800fd24 <std.isra.0>:
 800fd24:	2300      	movs	r3, #0
 800fd26:	b510      	push	{r4, lr}
 800fd28:	4604      	mov	r4, r0
 800fd2a:	6003      	str	r3, [r0, #0]
 800fd2c:	6043      	str	r3, [r0, #4]
 800fd2e:	6083      	str	r3, [r0, #8]
 800fd30:	8181      	strh	r1, [r0, #12]
 800fd32:	6643      	str	r3, [r0, #100]	; 0x64
 800fd34:	81c2      	strh	r2, [r0, #14]
 800fd36:	6103      	str	r3, [r0, #16]
 800fd38:	6143      	str	r3, [r0, #20]
 800fd3a:	6183      	str	r3, [r0, #24]
 800fd3c:	4619      	mov	r1, r3
 800fd3e:	2208      	movs	r2, #8
 800fd40:	305c      	adds	r0, #92	; 0x5c
 800fd42:	f7ff fdf3 	bl	800f92c <memset>
 800fd46:	4b05      	ldr	r3, [pc, #20]	; (800fd5c <std.isra.0+0x38>)
 800fd48:	6224      	str	r4, [r4, #32]
 800fd4a:	6263      	str	r3, [r4, #36]	; 0x24
 800fd4c:	4b04      	ldr	r3, [pc, #16]	; (800fd60 <std.isra.0+0x3c>)
 800fd4e:	62a3      	str	r3, [r4, #40]	; 0x28
 800fd50:	4b04      	ldr	r3, [pc, #16]	; (800fd64 <std.isra.0+0x40>)
 800fd52:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fd54:	4b04      	ldr	r3, [pc, #16]	; (800fd68 <std.isra.0+0x44>)
 800fd56:	6323      	str	r3, [r4, #48]	; 0x30
 800fd58:	bd10      	pop	{r4, pc}
 800fd5a:	bf00      	nop
 800fd5c:	08010695 	.word	0x08010695
 800fd60:	080106b7 	.word	0x080106b7
 800fd64:	080106ef 	.word	0x080106ef
 800fd68:	08010713 	.word	0x08010713

0800fd6c <__sfmoreglue>:
 800fd6c:	b570      	push	{r4, r5, r6, lr}
 800fd6e:	2568      	movs	r5, #104	; 0x68
 800fd70:	1e4a      	subs	r2, r1, #1
 800fd72:	4355      	muls	r5, r2
 800fd74:	460e      	mov	r6, r1
 800fd76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fd7a:	f000 f947 	bl	801000c <_malloc_r>
 800fd7e:	4604      	mov	r4, r0
 800fd80:	b140      	cbz	r0, 800fd94 <__sfmoreglue+0x28>
 800fd82:	2100      	movs	r1, #0
 800fd84:	e880 0042 	stmia.w	r0, {r1, r6}
 800fd88:	300c      	adds	r0, #12
 800fd8a:	60a0      	str	r0, [r4, #8]
 800fd8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fd90:	f7ff fdcc 	bl	800f92c <memset>
 800fd94:	4620      	mov	r0, r4
 800fd96:	bd70      	pop	{r4, r5, r6, pc}

0800fd98 <__sinit>:
 800fd98:	6983      	ldr	r3, [r0, #24]
 800fd9a:	b510      	push	{r4, lr}
 800fd9c:	4604      	mov	r4, r0
 800fd9e:	bb33      	cbnz	r3, 800fdee <__sinit+0x56>
 800fda0:	6483      	str	r3, [r0, #72]	; 0x48
 800fda2:	64c3      	str	r3, [r0, #76]	; 0x4c
 800fda4:	6503      	str	r3, [r0, #80]	; 0x50
 800fda6:	4b12      	ldr	r3, [pc, #72]	; (800fdf0 <__sinit+0x58>)
 800fda8:	4a12      	ldr	r2, [pc, #72]	; (800fdf4 <__sinit+0x5c>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	6282      	str	r2, [r0, #40]	; 0x28
 800fdae:	4298      	cmp	r0, r3
 800fdb0:	bf04      	itt	eq
 800fdb2:	2301      	moveq	r3, #1
 800fdb4:	6183      	streq	r3, [r0, #24]
 800fdb6:	f000 f81f 	bl	800fdf8 <__sfp>
 800fdba:	6060      	str	r0, [r4, #4]
 800fdbc:	4620      	mov	r0, r4
 800fdbe:	f000 f81b 	bl	800fdf8 <__sfp>
 800fdc2:	60a0      	str	r0, [r4, #8]
 800fdc4:	4620      	mov	r0, r4
 800fdc6:	f000 f817 	bl	800fdf8 <__sfp>
 800fdca:	2200      	movs	r2, #0
 800fdcc:	60e0      	str	r0, [r4, #12]
 800fdce:	2104      	movs	r1, #4
 800fdd0:	6860      	ldr	r0, [r4, #4]
 800fdd2:	f7ff ffa7 	bl	800fd24 <std.isra.0>
 800fdd6:	2201      	movs	r2, #1
 800fdd8:	2109      	movs	r1, #9
 800fdda:	68a0      	ldr	r0, [r4, #8]
 800fddc:	f7ff ffa2 	bl	800fd24 <std.isra.0>
 800fde0:	2202      	movs	r2, #2
 800fde2:	2112      	movs	r1, #18
 800fde4:	68e0      	ldr	r0, [r4, #12]
 800fde6:	f7ff ff9d 	bl	800fd24 <std.isra.0>
 800fdea:	2301      	movs	r3, #1
 800fdec:	61a3      	str	r3, [r4, #24]
 800fdee:	bd10      	pop	{r4, pc}
 800fdf0:	08013ce4 	.word	0x08013ce4
 800fdf4:	0800fd19 	.word	0x0800fd19

0800fdf8 <__sfp>:
 800fdf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdfa:	4b1c      	ldr	r3, [pc, #112]	; (800fe6c <__sfp+0x74>)
 800fdfc:	4607      	mov	r7, r0
 800fdfe:	681e      	ldr	r6, [r3, #0]
 800fe00:	69b3      	ldr	r3, [r6, #24]
 800fe02:	b913      	cbnz	r3, 800fe0a <__sfp+0x12>
 800fe04:	4630      	mov	r0, r6
 800fe06:	f7ff ffc7 	bl	800fd98 <__sinit>
 800fe0a:	3648      	adds	r6, #72	; 0x48
 800fe0c:	68b4      	ldr	r4, [r6, #8]
 800fe0e:	6873      	ldr	r3, [r6, #4]
 800fe10:	3b01      	subs	r3, #1
 800fe12:	d503      	bpl.n	800fe1c <__sfp+0x24>
 800fe14:	6833      	ldr	r3, [r6, #0]
 800fe16:	b133      	cbz	r3, 800fe26 <__sfp+0x2e>
 800fe18:	6836      	ldr	r6, [r6, #0]
 800fe1a:	e7f7      	b.n	800fe0c <__sfp+0x14>
 800fe1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fe20:	b16d      	cbz	r5, 800fe3e <__sfp+0x46>
 800fe22:	3468      	adds	r4, #104	; 0x68
 800fe24:	e7f4      	b.n	800fe10 <__sfp+0x18>
 800fe26:	2104      	movs	r1, #4
 800fe28:	4638      	mov	r0, r7
 800fe2a:	f7ff ff9f 	bl	800fd6c <__sfmoreglue>
 800fe2e:	6030      	str	r0, [r6, #0]
 800fe30:	2800      	cmp	r0, #0
 800fe32:	d1f1      	bne.n	800fe18 <__sfp+0x20>
 800fe34:	230c      	movs	r3, #12
 800fe36:	4604      	mov	r4, r0
 800fe38:	603b      	str	r3, [r7, #0]
 800fe3a:	4620      	mov	r0, r4
 800fe3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fe42:	81e3      	strh	r3, [r4, #14]
 800fe44:	2301      	movs	r3, #1
 800fe46:	6665      	str	r5, [r4, #100]	; 0x64
 800fe48:	81a3      	strh	r3, [r4, #12]
 800fe4a:	6025      	str	r5, [r4, #0]
 800fe4c:	60a5      	str	r5, [r4, #8]
 800fe4e:	6065      	str	r5, [r4, #4]
 800fe50:	6125      	str	r5, [r4, #16]
 800fe52:	6165      	str	r5, [r4, #20]
 800fe54:	61a5      	str	r5, [r4, #24]
 800fe56:	2208      	movs	r2, #8
 800fe58:	4629      	mov	r1, r5
 800fe5a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fe5e:	f7ff fd65 	bl	800f92c <memset>
 800fe62:	6365      	str	r5, [r4, #52]	; 0x34
 800fe64:	63a5      	str	r5, [r4, #56]	; 0x38
 800fe66:	64a5      	str	r5, [r4, #72]	; 0x48
 800fe68:	64e5      	str	r5, [r4, #76]	; 0x4c
 800fe6a:	e7e6      	b.n	800fe3a <__sfp+0x42>
 800fe6c:	08013ce4 	.word	0x08013ce4

0800fe70 <_fwalk_reent>:
 800fe70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe74:	4680      	mov	r8, r0
 800fe76:	4689      	mov	r9, r1
 800fe78:	2600      	movs	r6, #0
 800fe7a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fe7e:	b914      	cbnz	r4, 800fe86 <_fwalk_reent+0x16>
 800fe80:	4630      	mov	r0, r6
 800fe82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe86:	68a5      	ldr	r5, [r4, #8]
 800fe88:	6867      	ldr	r7, [r4, #4]
 800fe8a:	3f01      	subs	r7, #1
 800fe8c:	d501      	bpl.n	800fe92 <_fwalk_reent+0x22>
 800fe8e:	6824      	ldr	r4, [r4, #0]
 800fe90:	e7f5      	b.n	800fe7e <_fwalk_reent+0xe>
 800fe92:	89ab      	ldrh	r3, [r5, #12]
 800fe94:	2b01      	cmp	r3, #1
 800fe96:	d907      	bls.n	800fea8 <_fwalk_reent+0x38>
 800fe98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fe9c:	3301      	adds	r3, #1
 800fe9e:	d003      	beq.n	800fea8 <_fwalk_reent+0x38>
 800fea0:	4629      	mov	r1, r5
 800fea2:	4640      	mov	r0, r8
 800fea4:	47c8      	blx	r9
 800fea6:	4306      	orrs	r6, r0
 800fea8:	3568      	adds	r5, #104	; 0x68
 800feaa:	e7ee      	b.n	800fe8a <_fwalk_reent+0x1a>

0800feac <__swhatbuf_r>:
 800feac:	b570      	push	{r4, r5, r6, lr}
 800feae:	460e      	mov	r6, r1
 800feb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feb4:	b090      	sub	sp, #64	; 0x40
 800feb6:	2900      	cmp	r1, #0
 800feb8:	4614      	mov	r4, r2
 800feba:	461d      	mov	r5, r3
 800febc:	da07      	bge.n	800fece <__swhatbuf_r+0x22>
 800febe:	2300      	movs	r3, #0
 800fec0:	602b      	str	r3, [r5, #0]
 800fec2:	89b3      	ldrh	r3, [r6, #12]
 800fec4:	061a      	lsls	r2, r3, #24
 800fec6:	d410      	bmi.n	800feea <__swhatbuf_r+0x3e>
 800fec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fecc:	e00e      	b.n	800feec <__swhatbuf_r+0x40>
 800fece:	aa01      	add	r2, sp, #4
 800fed0:	f000 fc46 	bl	8010760 <_fstat_r>
 800fed4:	2800      	cmp	r0, #0
 800fed6:	dbf2      	blt.n	800febe <__swhatbuf_r+0x12>
 800fed8:	9a02      	ldr	r2, [sp, #8]
 800feda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fede:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fee2:	425a      	negs	r2, r3
 800fee4:	415a      	adcs	r2, r3
 800fee6:	602a      	str	r2, [r5, #0]
 800fee8:	e7ee      	b.n	800fec8 <__swhatbuf_r+0x1c>
 800feea:	2340      	movs	r3, #64	; 0x40
 800feec:	2000      	movs	r0, #0
 800feee:	6023      	str	r3, [r4, #0]
 800fef0:	b010      	add	sp, #64	; 0x40
 800fef2:	bd70      	pop	{r4, r5, r6, pc}

0800fef4 <__smakebuf_r>:
 800fef4:	898b      	ldrh	r3, [r1, #12]
 800fef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fef8:	079d      	lsls	r5, r3, #30
 800fefa:	4606      	mov	r6, r0
 800fefc:	460c      	mov	r4, r1
 800fefe:	d507      	bpl.n	800ff10 <__smakebuf_r+0x1c>
 800ff00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ff04:	6023      	str	r3, [r4, #0]
 800ff06:	6123      	str	r3, [r4, #16]
 800ff08:	2301      	movs	r3, #1
 800ff0a:	6163      	str	r3, [r4, #20]
 800ff0c:	b002      	add	sp, #8
 800ff0e:	bd70      	pop	{r4, r5, r6, pc}
 800ff10:	ab01      	add	r3, sp, #4
 800ff12:	466a      	mov	r2, sp
 800ff14:	f7ff ffca 	bl	800feac <__swhatbuf_r>
 800ff18:	9900      	ldr	r1, [sp, #0]
 800ff1a:	4605      	mov	r5, r0
 800ff1c:	4630      	mov	r0, r6
 800ff1e:	f000 f875 	bl	801000c <_malloc_r>
 800ff22:	b948      	cbnz	r0, 800ff38 <__smakebuf_r+0x44>
 800ff24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff28:	059a      	lsls	r2, r3, #22
 800ff2a:	d4ef      	bmi.n	800ff0c <__smakebuf_r+0x18>
 800ff2c:	f023 0303 	bic.w	r3, r3, #3
 800ff30:	f043 0302 	orr.w	r3, r3, #2
 800ff34:	81a3      	strh	r3, [r4, #12]
 800ff36:	e7e3      	b.n	800ff00 <__smakebuf_r+0xc>
 800ff38:	4b0d      	ldr	r3, [pc, #52]	; (800ff70 <__smakebuf_r+0x7c>)
 800ff3a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ff3c:	89a3      	ldrh	r3, [r4, #12]
 800ff3e:	6020      	str	r0, [r4, #0]
 800ff40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff44:	81a3      	strh	r3, [r4, #12]
 800ff46:	9b00      	ldr	r3, [sp, #0]
 800ff48:	6120      	str	r0, [r4, #16]
 800ff4a:	6163      	str	r3, [r4, #20]
 800ff4c:	9b01      	ldr	r3, [sp, #4]
 800ff4e:	b15b      	cbz	r3, 800ff68 <__smakebuf_r+0x74>
 800ff50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ff54:	4630      	mov	r0, r6
 800ff56:	f000 fc15 	bl	8010784 <_isatty_r>
 800ff5a:	b128      	cbz	r0, 800ff68 <__smakebuf_r+0x74>
 800ff5c:	89a3      	ldrh	r3, [r4, #12]
 800ff5e:	f023 0303 	bic.w	r3, r3, #3
 800ff62:	f043 0301 	orr.w	r3, r3, #1
 800ff66:	81a3      	strh	r3, [r4, #12]
 800ff68:	89a3      	ldrh	r3, [r4, #12]
 800ff6a:	431d      	orrs	r5, r3
 800ff6c:	81a5      	strh	r5, [r4, #12]
 800ff6e:	e7cd      	b.n	800ff0c <__smakebuf_r+0x18>
 800ff70:	0800fd19 	.word	0x0800fd19

0800ff74 <_free_r>:
 800ff74:	b538      	push	{r3, r4, r5, lr}
 800ff76:	4605      	mov	r5, r0
 800ff78:	2900      	cmp	r1, #0
 800ff7a:	d043      	beq.n	8010004 <_free_r+0x90>
 800ff7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff80:	1f0c      	subs	r4, r1, #4
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	bfb8      	it	lt
 800ff86:	18e4      	addlt	r4, r4, r3
 800ff88:	f000 fc2c 	bl	80107e4 <__malloc_lock>
 800ff8c:	4a1e      	ldr	r2, [pc, #120]	; (8010008 <_free_r+0x94>)
 800ff8e:	6813      	ldr	r3, [r2, #0]
 800ff90:	4610      	mov	r0, r2
 800ff92:	b933      	cbnz	r3, 800ffa2 <_free_r+0x2e>
 800ff94:	6063      	str	r3, [r4, #4]
 800ff96:	6014      	str	r4, [r2, #0]
 800ff98:	4628      	mov	r0, r5
 800ff9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff9e:	f000 bc22 	b.w	80107e6 <__malloc_unlock>
 800ffa2:	42a3      	cmp	r3, r4
 800ffa4:	d90b      	bls.n	800ffbe <_free_r+0x4a>
 800ffa6:	6821      	ldr	r1, [r4, #0]
 800ffa8:	1862      	adds	r2, r4, r1
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	bf01      	itttt	eq
 800ffae:	681a      	ldreq	r2, [r3, #0]
 800ffb0:	685b      	ldreq	r3, [r3, #4]
 800ffb2:	1852      	addeq	r2, r2, r1
 800ffb4:	6022      	streq	r2, [r4, #0]
 800ffb6:	6063      	str	r3, [r4, #4]
 800ffb8:	6004      	str	r4, [r0, #0]
 800ffba:	e7ed      	b.n	800ff98 <_free_r+0x24>
 800ffbc:	4613      	mov	r3, r2
 800ffbe:	685a      	ldr	r2, [r3, #4]
 800ffc0:	b10a      	cbz	r2, 800ffc6 <_free_r+0x52>
 800ffc2:	42a2      	cmp	r2, r4
 800ffc4:	d9fa      	bls.n	800ffbc <_free_r+0x48>
 800ffc6:	6819      	ldr	r1, [r3, #0]
 800ffc8:	1858      	adds	r0, r3, r1
 800ffca:	42a0      	cmp	r0, r4
 800ffcc:	d10b      	bne.n	800ffe6 <_free_r+0x72>
 800ffce:	6820      	ldr	r0, [r4, #0]
 800ffd0:	4401      	add	r1, r0
 800ffd2:	1858      	adds	r0, r3, r1
 800ffd4:	4282      	cmp	r2, r0
 800ffd6:	6019      	str	r1, [r3, #0]
 800ffd8:	d1de      	bne.n	800ff98 <_free_r+0x24>
 800ffda:	6810      	ldr	r0, [r2, #0]
 800ffdc:	6852      	ldr	r2, [r2, #4]
 800ffde:	4401      	add	r1, r0
 800ffe0:	6019      	str	r1, [r3, #0]
 800ffe2:	605a      	str	r2, [r3, #4]
 800ffe4:	e7d8      	b.n	800ff98 <_free_r+0x24>
 800ffe6:	d902      	bls.n	800ffee <_free_r+0x7a>
 800ffe8:	230c      	movs	r3, #12
 800ffea:	602b      	str	r3, [r5, #0]
 800ffec:	e7d4      	b.n	800ff98 <_free_r+0x24>
 800ffee:	6820      	ldr	r0, [r4, #0]
 800fff0:	1821      	adds	r1, r4, r0
 800fff2:	428a      	cmp	r2, r1
 800fff4:	bf01      	itttt	eq
 800fff6:	6811      	ldreq	r1, [r2, #0]
 800fff8:	6852      	ldreq	r2, [r2, #4]
 800fffa:	1809      	addeq	r1, r1, r0
 800fffc:	6021      	streq	r1, [r4, #0]
 800fffe:	6062      	str	r2, [r4, #4]
 8010000:	605c      	str	r4, [r3, #4]
 8010002:	e7c9      	b.n	800ff98 <_free_r+0x24>
 8010004:	bd38      	pop	{r3, r4, r5, pc}
 8010006:	bf00      	nop
 8010008:	2000bf80 	.word	0x2000bf80

0801000c <_malloc_r>:
 801000c:	b570      	push	{r4, r5, r6, lr}
 801000e:	1ccd      	adds	r5, r1, #3
 8010010:	f025 0503 	bic.w	r5, r5, #3
 8010014:	3508      	adds	r5, #8
 8010016:	2d0c      	cmp	r5, #12
 8010018:	bf38      	it	cc
 801001a:	250c      	movcc	r5, #12
 801001c:	2d00      	cmp	r5, #0
 801001e:	4606      	mov	r6, r0
 8010020:	db01      	blt.n	8010026 <_malloc_r+0x1a>
 8010022:	42a9      	cmp	r1, r5
 8010024:	d903      	bls.n	801002e <_malloc_r+0x22>
 8010026:	230c      	movs	r3, #12
 8010028:	6033      	str	r3, [r6, #0]
 801002a:	2000      	movs	r0, #0
 801002c:	bd70      	pop	{r4, r5, r6, pc}
 801002e:	f000 fbd9 	bl	80107e4 <__malloc_lock>
 8010032:	4a23      	ldr	r2, [pc, #140]	; (80100c0 <_malloc_r+0xb4>)
 8010034:	6814      	ldr	r4, [r2, #0]
 8010036:	4621      	mov	r1, r4
 8010038:	b991      	cbnz	r1, 8010060 <_malloc_r+0x54>
 801003a:	4c22      	ldr	r4, [pc, #136]	; (80100c4 <_malloc_r+0xb8>)
 801003c:	6823      	ldr	r3, [r4, #0]
 801003e:	b91b      	cbnz	r3, 8010048 <_malloc_r+0x3c>
 8010040:	4630      	mov	r0, r6
 8010042:	f000 fb17 	bl	8010674 <_sbrk_r>
 8010046:	6020      	str	r0, [r4, #0]
 8010048:	4629      	mov	r1, r5
 801004a:	4630      	mov	r0, r6
 801004c:	f000 fb12 	bl	8010674 <_sbrk_r>
 8010050:	1c43      	adds	r3, r0, #1
 8010052:	d126      	bne.n	80100a2 <_malloc_r+0x96>
 8010054:	230c      	movs	r3, #12
 8010056:	4630      	mov	r0, r6
 8010058:	6033      	str	r3, [r6, #0]
 801005a:	f000 fbc4 	bl	80107e6 <__malloc_unlock>
 801005e:	e7e4      	b.n	801002a <_malloc_r+0x1e>
 8010060:	680b      	ldr	r3, [r1, #0]
 8010062:	1b5b      	subs	r3, r3, r5
 8010064:	d41a      	bmi.n	801009c <_malloc_r+0x90>
 8010066:	2b0b      	cmp	r3, #11
 8010068:	d90f      	bls.n	801008a <_malloc_r+0x7e>
 801006a:	600b      	str	r3, [r1, #0]
 801006c:	18cc      	adds	r4, r1, r3
 801006e:	50cd      	str	r5, [r1, r3]
 8010070:	4630      	mov	r0, r6
 8010072:	f000 fbb8 	bl	80107e6 <__malloc_unlock>
 8010076:	f104 000b 	add.w	r0, r4, #11
 801007a:	1d23      	adds	r3, r4, #4
 801007c:	f020 0007 	bic.w	r0, r0, #7
 8010080:	1ac3      	subs	r3, r0, r3
 8010082:	d01b      	beq.n	80100bc <_malloc_r+0xb0>
 8010084:	425a      	negs	r2, r3
 8010086:	50e2      	str	r2, [r4, r3]
 8010088:	bd70      	pop	{r4, r5, r6, pc}
 801008a:	428c      	cmp	r4, r1
 801008c:	bf0b      	itete	eq
 801008e:	6863      	ldreq	r3, [r4, #4]
 8010090:	684b      	ldrne	r3, [r1, #4]
 8010092:	6013      	streq	r3, [r2, #0]
 8010094:	6063      	strne	r3, [r4, #4]
 8010096:	bf18      	it	ne
 8010098:	460c      	movne	r4, r1
 801009a:	e7e9      	b.n	8010070 <_malloc_r+0x64>
 801009c:	460c      	mov	r4, r1
 801009e:	6849      	ldr	r1, [r1, #4]
 80100a0:	e7ca      	b.n	8010038 <_malloc_r+0x2c>
 80100a2:	1cc4      	adds	r4, r0, #3
 80100a4:	f024 0403 	bic.w	r4, r4, #3
 80100a8:	42a0      	cmp	r0, r4
 80100aa:	d005      	beq.n	80100b8 <_malloc_r+0xac>
 80100ac:	1a21      	subs	r1, r4, r0
 80100ae:	4630      	mov	r0, r6
 80100b0:	f000 fae0 	bl	8010674 <_sbrk_r>
 80100b4:	3001      	adds	r0, #1
 80100b6:	d0cd      	beq.n	8010054 <_malloc_r+0x48>
 80100b8:	6025      	str	r5, [r4, #0]
 80100ba:	e7d9      	b.n	8010070 <_malloc_r+0x64>
 80100bc:	bd70      	pop	{r4, r5, r6, pc}
 80100be:	bf00      	nop
 80100c0:	2000bf80 	.word	0x2000bf80
 80100c4:	2000bf84 	.word	0x2000bf84

080100c8 <__sfputc_r>:
 80100c8:	6893      	ldr	r3, [r2, #8]
 80100ca:	b410      	push	{r4}
 80100cc:	3b01      	subs	r3, #1
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	6093      	str	r3, [r2, #8]
 80100d2:	da08      	bge.n	80100e6 <__sfputc_r+0x1e>
 80100d4:	6994      	ldr	r4, [r2, #24]
 80100d6:	42a3      	cmp	r3, r4
 80100d8:	db02      	blt.n	80100e0 <__sfputc_r+0x18>
 80100da:	b2cb      	uxtb	r3, r1
 80100dc:	2b0a      	cmp	r3, #10
 80100de:	d102      	bne.n	80100e6 <__sfputc_r+0x1e>
 80100e0:	bc10      	pop	{r4}
 80100e2:	f7ff bca7 	b.w	800fa34 <__swbuf_r>
 80100e6:	6813      	ldr	r3, [r2, #0]
 80100e8:	1c58      	adds	r0, r3, #1
 80100ea:	6010      	str	r0, [r2, #0]
 80100ec:	7019      	strb	r1, [r3, #0]
 80100ee:	b2c8      	uxtb	r0, r1
 80100f0:	bc10      	pop	{r4}
 80100f2:	4770      	bx	lr

080100f4 <__sfputs_r>:
 80100f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100f6:	4606      	mov	r6, r0
 80100f8:	460f      	mov	r7, r1
 80100fa:	4614      	mov	r4, r2
 80100fc:	18d5      	adds	r5, r2, r3
 80100fe:	42ac      	cmp	r4, r5
 8010100:	d101      	bne.n	8010106 <__sfputs_r+0x12>
 8010102:	2000      	movs	r0, #0
 8010104:	e007      	b.n	8010116 <__sfputs_r+0x22>
 8010106:	463a      	mov	r2, r7
 8010108:	f814 1b01 	ldrb.w	r1, [r4], #1
 801010c:	4630      	mov	r0, r6
 801010e:	f7ff ffdb 	bl	80100c8 <__sfputc_r>
 8010112:	1c43      	adds	r3, r0, #1
 8010114:	d1f3      	bne.n	80100fe <__sfputs_r+0xa>
 8010116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010118 <_vfiprintf_r>:
 8010118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801011c:	b09d      	sub	sp, #116	; 0x74
 801011e:	460c      	mov	r4, r1
 8010120:	4617      	mov	r7, r2
 8010122:	9303      	str	r3, [sp, #12]
 8010124:	4606      	mov	r6, r0
 8010126:	b118      	cbz	r0, 8010130 <_vfiprintf_r+0x18>
 8010128:	6983      	ldr	r3, [r0, #24]
 801012a:	b90b      	cbnz	r3, 8010130 <_vfiprintf_r+0x18>
 801012c:	f7ff fe34 	bl	800fd98 <__sinit>
 8010130:	4b7c      	ldr	r3, [pc, #496]	; (8010324 <_vfiprintf_r+0x20c>)
 8010132:	429c      	cmp	r4, r3
 8010134:	d157      	bne.n	80101e6 <_vfiprintf_r+0xce>
 8010136:	6874      	ldr	r4, [r6, #4]
 8010138:	89a3      	ldrh	r3, [r4, #12]
 801013a:	0718      	lsls	r0, r3, #28
 801013c:	d55d      	bpl.n	80101fa <_vfiprintf_r+0xe2>
 801013e:	6923      	ldr	r3, [r4, #16]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d05a      	beq.n	80101fa <_vfiprintf_r+0xe2>
 8010144:	2300      	movs	r3, #0
 8010146:	9309      	str	r3, [sp, #36]	; 0x24
 8010148:	2320      	movs	r3, #32
 801014a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801014e:	2330      	movs	r3, #48	; 0x30
 8010150:	f04f 0b01 	mov.w	fp, #1
 8010154:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010158:	46b8      	mov	r8, r7
 801015a:	4645      	mov	r5, r8
 801015c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010160:	2b00      	cmp	r3, #0
 8010162:	d155      	bne.n	8010210 <_vfiprintf_r+0xf8>
 8010164:	ebb8 0a07 	subs.w	sl, r8, r7
 8010168:	d00b      	beq.n	8010182 <_vfiprintf_r+0x6a>
 801016a:	4653      	mov	r3, sl
 801016c:	463a      	mov	r2, r7
 801016e:	4621      	mov	r1, r4
 8010170:	4630      	mov	r0, r6
 8010172:	f7ff ffbf 	bl	80100f4 <__sfputs_r>
 8010176:	3001      	adds	r0, #1
 8010178:	f000 80c4 	beq.w	8010304 <_vfiprintf_r+0x1ec>
 801017c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801017e:	4453      	add	r3, sl
 8010180:	9309      	str	r3, [sp, #36]	; 0x24
 8010182:	f898 3000 	ldrb.w	r3, [r8]
 8010186:	2b00      	cmp	r3, #0
 8010188:	f000 80bc 	beq.w	8010304 <_vfiprintf_r+0x1ec>
 801018c:	2300      	movs	r3, #0
 801018e:	f04f 32ff 	mov.w	r2, #4294967295
 8010192:	9304      	str	r3, [sp, #16]
 8010194:	9307      	str	r3, [sp, #28]
 8010196:	9205      	str	r2, [sp, #20]
 8010198:	9306      	str	r3, [sp, #24]
 801019a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801019e:	931a      	str	r3, [sp, #104]	; 0x68
 80101a0:	2205      	movs	r2, #5
 80101a2:	7829      	ldrb	r1, [r5, #0]
 80101a4:	4860      	ldr	r0, [pc, #384]	; (8010328 <_vfiprintf_r+0x210>)
 80101a6:	f000 fb0f 	bl	80107c8 <memchr>
 80101aa:	f105 0801 	add.w	r8, r5, #1
 80101ae:	9b04      	ldr	r3, [sp, #16]
 80101b0:	2800      	cmp	r0, #0
 80101b2:	d131      	bne.n	8010218 <_vfiprintf_r+0x100>
 80101b4:	06d9      	lsls	r1, r3, #27
 80101b6:	bf44      	itt	mi
 80101b8:	2220      	movmi	r2, #32
 80101ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80101be:	071a      	lsls	r2, r3, #28
 80101c0:	bf44      	itt	mi
 80101c2:	222b      	movmi	r2, #43	; 0x2b
 80101c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80101c8:	782a      	ldrb	r2, [r5, #0]
 80101ca:	2a2a      	cmp	r2, #42	; 0x2a
 80101cc:	d02c      	beq.n	8010228 <_vfiprintf_r+0x110>
 80101ce:	2100      	movs	r1, #0
 80101d0:	200a      	movs	r0, #10
 80101d2:	9a07      	ldr	r2, [sp, #28]
 80101d4:	46a8      	mov	r8, r5
 80101d6:	f898 3000 	ldrb.w	r3, [r8]
 80101da:	3501      	adds	r5, #1
 80101dc:	3b30      	subs	r3, #48	; 0x30
 80101de:	2b09      	cmp	r3, #9
 80101e0:	d96d      	bls.n	80102be <_vfiprintf_r+0x1a6>
 80101e2:	b371      	cbz	r1, 8010242 <_vfiprintf_r+0x12a>
 80101e4:	e026      	b.n	8010234 <_vfiprintf_r+0x11c>
 80101e6:	4b51      	ldr	r3, [pc, #324]	; (801032c <_vfiprintf_r+0x214>)
 80101e8:	429c      	cmp	r4, r3
 80101ea:	d101      	bne.n	80101f0 <_vfiprintf_r+0xd8>
 80101ec:	68b4      	ldr	r4, [r6, #8]
 80101ee:	e7a3      	b.n	8010138 <_vfiprintf_r+0x20>
 80101f0:	4b4f      	ldr	r3, [pc, #316]	; (8010330 <_vfiprintf_r+0x218>)
 80101f2:	429c      	cmp	r4, r3
 80101f4:	bf08      	it	eq
 80101f6:	68f4      	ldreq	r4, [r6, #12]
 80101f8:	e79e      	b.n	8010138 <_vfiprintf_r+0x20>
 80101fa:	4621      	mov	r1, r4
 80101fc:	4630      	mov	r0, r6
 80101fe:	f7ff fc6b 	bl	800fad8 <__swsetup_r>
 8010202:	2800      	cmp	r0, #0
 8010204:	d09e      	beq.n	8010144 <_vfiprintf_r+0x2c>
 8010206:	f04f 30ff 	mov.w	r0, #4294967295
 801020a:	b01d      	add	sp, #116	; 0x74
 801020c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010210:	2b25      	cmp	r3, #37	; 0x25
 8010212:	d0a7      	beq.n	8010164 <_vfiprintf_r+0x4c>
 8010214:	46a8      	mov	r8, r5
 8010216:	e7a0      	b.n	801015a <_vfiprintf_r+0x42>
 8010218:	4a43      	ldr	r2, [pc, #268]	; (8010328 <_vfiprintf_r+0x210>)
 801021a:	4645      	mov	r5, r8
 801021c:	1a80      	subs	r0, r0, r2
 801021e:	fa0b f000 	lsl.w	r0, fp, r0
 8010222:	4318      	orrs	r0, r3
 8010224:	9004      	str	r0, [sp, #16]
 8010226:	e7bb      	b.n	80101a0 <_vfiprintf_r+0x88>
 8010228:	9a03      	ldr	r2, [sp, #12]
 801022a:	1d11      	adds	r1, r2, #4
 801022c:	6812      	ldr	r2, [r2, #0]
 801022e:	9103      	str	r1, [sp, #12]
 8010230:	2a00      	cmp	r2, #0
 8010232:	db01      	blt.n	8010238 <_vfiprintf_r+0x120>
 8010234:	9207      	str	r2, [sp, #28]
 8010236:	e004      	b.n	8010242 <_vfiprintf_r+0x12a>
 8010238:	4252      	negs	r2, r2
 801023a:	f043 0302 	orr.w	r3, r3, #2
 801023e:	9207      	str	r2, [sp, #28]
 8010240:	9304      	str	r3, [sp, #16]
 8010242:	f898 3000 	ldrb.w	r3, [r8]
 8010246:	2b2e      	cmp	r3, #46	; 0x2e
 8010248:	d110      	bne.n	801026c <_vfiprintf_r+0x154>
 801024a:	f898 3001 	ldrb.w	r3, [r8, #1]
 801024e:	f108 0101 	add.w	r1, r8, #1
 8010252:	2b2a      	cmp	r3, #42	; 0x2a
 8010254:	d137      	bne.n	80102c6 <_vfiprintf_r+0x1ae>
 8010256:	9b03      	ldr	r3, [sp, #12]
 8010258:	f108 0802 	add.w	r8, r8, #2
 801025c:	1d1a      	adds	r2, r3, #4
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	9203      	str	r2, [sp, #12]
 8010262:	2b00      	cmp	r3, #0
 8010264:	bfb8      	it	lt
 8010266:	f04f 33ff 	movlt.w	r3, #4294967295
 801026a:	9305      	str	r3, [sp, #20]
 801026c:	4d31      	ldr	r5, [pc, #196]	; (8010334 <_vfiprintf_r+0x21c>)
 801026e:	2203      	movs	r2, #3
 8010270:	f898 1000 	ldrb.w	r1, [r8]
 8010274:	4628      	mov	r0, r5
 8010276:	f000 faa7 	bl	80107c8 <memchr>
 801027a:	b140      	cbz	r0, 801028e <_vfiprintf_r+0x176>
 801027c:	2340      	movs	r3, #64	; 0x40
 801027e:	1b40      	subs	r0, r0, r5
 8010280:	fa03 f000 	lsl.w	r0, r3, r0
 8010284:	9b04      	ldr	r3, [sp, #16]
 8010286:	f108 0801 	add.w	r8, r8, #1
 801028a:	4303      	orrs	r3, r0
 801028c:	9304      	str	r3, [sp, #16]
 801028e:	f898 1000 	ldrb.w	r1, [r8]
 8010292:	2206      	movs	r2, #6
 8010294:	4828      	ldr	r0, [pc, #160]	; (8010338 <_vfiprintf_r+0x220>)
 8010296:	f108 0701 	add.w	r7, r8, #1
 801029a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801029e:	f000 fa93 	bl	80107c8 <memchr>
 80102a2:	2800      	cmp	r0, #0
 80102a4:	d034      	beq.n	8010310 <_vfiprintf_r+0x1f8>
 80102a6:	4b25      	ldr	r3, [pc, #148]	; (801033c <_vfiprintf_r+0x224>)
 80102a8:	bb03      	cbnz	r3, 80102ec <_vfiprintf_r+0x1d4>
 80102aa:	9b03      	ldr	r3, [sp, #12]
 80102ac:	3307      	adds	r3, #7
 80102ae:	f023 0307 	bic.w	r3, r3, #7
 80102b2:	3308      	adds	r3, #8
 80102b4:	9303      	str	r3, [sp, #12]
 80102b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102b8:	444b      	add	r3, r9
 80102ba:	9309      	str	r3, [sp, #36]	; 0x24
 80102bc:	e74c      	b.n	8010158 <_vfiprintf_r+0x40>
 80102be:	fb00 3202 	mla	r2, r0, r2, r3
 80102c2:	2101      	movs	r1, #1
 80102c4:	e786      	b.n	80101d4 <_vfiprintf_r+0xbc>
 80102c6:	2300      	movs	r3, #0
 80102c8:	250a      	movs	r5, #10
 80102ca:	4618      	mov	r0, r3
 80102cc:	9305      	str	r3, [sp, #20]
 80102ce:	4688      	mov	r8, r1
 80102d0:	f898 2000 	ldrb.w	r2, [r8]
 80102d4:	3101      	adds	r1, #1
 80102d6:	3a30      	subs	r2, #48	; 0x30
 80102d8:	2a09      	cmp	r2, #9
 80102da:	d903      	bls.n	80102e4 <_vfiprintf_r+0x1cc>
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d0c5      	beq.n	801026c <_vfiprintf_r+0x154>
 80102e0:	9005      	str	r0, [sp, #20]
 80102e2:	e7c3      	b.n	801026c <_vfiprintf_r+0x154>
 80102e4:	fb05 2000 	mla	r0, r5, r0, r2
 80102e8:	2301      	movs	r3, #1
 80102ea:	e7f0      	b.n	80102ce <_vfiprintf_r+0x1b6>
 80102ec:	ab03      	add	r3, sp, #12
 80102ee:	9300      	str	r3, [sp, #0]
 80102f0:	4622      	mov	r2, r4
 80102f2:	4b13      	ldr	r3, [pc, #76]	; (8010340 <_vfiprintf_r+0x228>)
 80102f4:	a904      	add	r1, sp, #16
 80102f6:	4630      	mov	r0, r6
 80102f8:	f3af 8000 	nop.w
 80102fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010300:	4681      	mov	r9, r0
 8010302:	d1d8      	bne.n	80102b6 <_vfiprintf_r+0x19e>
 8010304:	89a3      	ldrh	r3, [r4, #12]
 8010306:	065b      	lsls	r3, r3, #25
 8010308:	f53f af7d 	bmi.w	8010206 <_vfiprintf_r+0xee>
 801030c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801030e:	e77c      	b.n	801020a <_vfiprintf_r+0xf2>
 8010310:	ab03      	add	r3, sp, #12
 8010312:	9300      	str	r3, [sp, #0]
 8010314:	4622      	mov	r2, r4
 8010316:	4b0a      	ldr	r3, [pc, #40]	; (8010340 <_vfiprintf_r+0x228>)
 8010318:	a904      	add	r1, sp, #16
 801031a:	4630      	mov	r0, r6
 801031c:	f000 f88a 	bl	8010434 <_printf_i>
 8010320:	e7ec      	b.n	80102fc <_vfiprintf_r+0x1e4>
 8010322:	bf00      	nop
 8010324:	08013ca4 	.word	0x08013ca4
 8010328:	08013ce8 	.word	0x08013ce8
 801032c:	08013cc4 	.word	0x08013cc4
 8010330:	08013c84 	.word	0x08013c84
 8010334:	08013cee 	.word	0x08013cee
 8010338:	08013cf2 	.word	0x08013cf2
 801033c:	00000000 	.word	0x00000000
 8010340:	080100f5 	.word	0x080100f5

08010344 <_printf_common>:
 8010344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010348:	4691      	mov	r9, r2
 801034a:	461f      	mov	r7, r3
 801034c:	688a      	ldr	r2, [r1, #8]
 801034e:	690b      	ldr	r3, [r1, #16]
 8010350:	4606      	mov	r6, r0
 8010352:	4293      	cmp	r3, r2
 8010354:	bfb8      	it	lt
 8010356:	4613      	movlt	r3, r2
 8010358:	f8c9 3000 	str.w	r3, [r9]
 801035c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010360:	460c      	mov	r4, r1
 8010362:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010366:	b112      	cbz	r2, 801036e <_printf_common+0x2a>
 8010368:	3301      	adds	r3, #1
 801036a:	f8c9 3000 	str.w	r3, [r9]
 801036e:	6823      	ldr	r3, [r4, #0]
 8010370:	0699      	lsls	r1, r3, #26
 8010372:	bf42      	ittt	mi
 8010374:	f8d9 3000 	ldrmi.w	r3, [r9]
 8010378:	3302      	addmi	r3, #2
 801037a:	f8c9 3000 	strmi.w	r3, [r9]
 801037e:	6825      	ldr	r5, [r4, #0]
 8010380:	f015 0506 	ands.w	r5, r5, #6
 8010384:	d107      	bne.n	8010396 <_printf_common+0x52>
 8010386:	f104 0a19 	add.w	sl, r4, #25
 801038a:	68e3      	ldr	r3, [r4, #12]
 801038c:	f8d9 2000 	ldr.w	r2, [r9]
 8010390:	1a9b      	subs	r3, r3, r2
 8010392:	429d      	cmp	r5, r3
 8010394:	db2a      	blt.n	80103ec <_printf_common+0xa8>
 8010396:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801039a:	6822      	ldr	r2, [r4, #0]
 801039c:	3300      	adds	r3, #0
 801039e:	bf18      	it	ne
 80103a0:	2301      	movne	r3, #1
 80103a2:	0692      	lsls	r2, r2, #26
 80103a4:	d42f      	bmi.n	8010406 <_printf_common+0xc2>
 80103a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80103aa:	4639      	mov	r1, r7
 80103ac:	4630      	mov	r0, r6
 80103ae:	47c0      	blx	r8
 80103b0:	3001      	adds	r0, #1
 80103b2:	d022      	beq.n	80103fa <_printf_common+0xb6>
 80103b4:	6823      	ldr	r3, [r4, #0]
 80103b6:	68e5      	ldr	r5, [r4, #12]
 80103b8:	f003 0306 	and.w	r3, r3, #6
 80103bc:	2b04      	cmp	r3, #4
 80103be:	bf18      	it	ne
 80103c0:	2500      	movne	r5, #0
 80103c2:	f8d9 2000 	ldr.w	r2, [r9]
 80103c6:	f04f 0900 	mov.w	r9, #0
 80103ca:	bf08      	it	eq
 80103cc:	1aad      	subeq	r5, r5, r2
 80103ce:	68a3      	ldr	r3, [r4, #8]
 80103d0:	6922      	ldr	r2, [r4, #16]
 80103d2:	bf08      	it	eq
 80103d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80103d8:	4293      	cmp	r3, r2
 80103da:	bfc4      	itt	gt
 80103dc:	1a9b      	subgt	r3, r3, r2
 80103de:	18ed      	addgt	r5, r5, r3
 80103e0:	341a      	adds	r4, #26
 80103e2:	454d      	cmp	r5, r9
 80103e4:	d11b      	bne.n	801041e <_printf_common+0xda>
 80103e6:	2000      	movs	r0, #0
 80103e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103ec:	2301      	movs	r3, #1
 80103ee:	4652      	mov	r2, sl
 80103f0:	4639      	mov	r1, r7
 80103f2:	4630      	mov	r0, r6
 80103f4:	47c0      	blx	r8
 80103f6:	3001      	adds	r0, #1
 80103f8:	d103      	bne.n	8010402 <_printf_common+0xbe>
 80103fa:	f04f 30ff 	mov.w	r0, #4294967295
 80103fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010402:	3501      	adds	r5, #1
 8010404:	e7c1      	b.n	801038a <_printf_common+0x46>
 8010406:	2030      	movs	r0, #48	; 0x30
 8010408:	18e1      	adds	r1, r4, r3
 801040a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801040e:	1c5a      	adds	r2, r3, #1
 8010410:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010414:	4422      	add	r2, r4
 8010416:	3302      	adds	r3, #2
 8010418:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801041c:	e7c3      	b.n	80103a6 <_printf_common+0x62>
 801041e:	2301      	movs	r3, #1
 8010420:	4622      	mov	r2, r4
 8010422:	4639      	mov	r1, r7
 8010424:	4630      	mov	r0, r6
 8010426:	47c0      	blx	r8
 8010428:	3001      	adds	r0, #1
 801042a:	d0e6      	beq.n	80103fa <_printf_common+0xb6>
 801042c:	f109 0901 	add.w	r9, r9, #1
 8010430:	e7d7      	b.n	80103e2 <_printf_common+0x9e>
	...

08010434 <_printf_i>:
 8010434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010438:	4617      	mov	r7, r2
 801043a:	7e0a      	ldrb	r2, [r1, #24]
 801043c:	b085      	sub	sp, #20
 801043e:	2a6e      	cmp	r2, #110	; 0x6e
 8010440:	4698      	mov	r8, r3
 8010442:	4606      	mov	r6, r0
 8010444:	460c      	mov	r4, r1
 8010446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010448:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 801044c:	f000 80bc 	beq.w	80105c8 <_printf_i+0x194>
 8010450:	d81a      	bhi.n	8010488 <_printf_i+0x54>
 8010452:	2a63      	cmp	r2, #99	; 0x63
 8010454:	d02e      	beq.n	80104b4 <_printf_i+0x80>
 8010456:	d80a      	bhi.n	801046e <_printf_i+0x3a>
 8010458:	2a00      	cmp	r2, #0
 801045a:	f000 80c8 	beq.w	80105ee <_printf_i+0x1ba>
 801045e:	2a58      	cmp	r2, #88	; 0x58
 8010460:	f000 808a 	beq.w	8010578 <_printf_i+0x144>
 8010464:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010468:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 801046c:	e02a      	b.n	80104c4 <_printf_i+0x90>
 801046e:	2a64      	cmp	r2, #100	; 0x64
 8010470:	d001      	beq.n	8010476 <_printf_i+0x42>
 8010472:	2a69      	cmp	r2, #105	; 0x69
 8010474:	d1f6      	bne.n	8010464 <_printf_i+0x30>
 8010476:	6821      	ldr	r1, [r4, #0]
 8010478:	681a      	ldr	r2, [r3, #0]
 801047a:	f011 0f80 	tst.w	r1, #128	; 0x80
 801047e:	d023      	beq.n	80104c8 <_printf_i+0x94>
 8010480:	1d11      	adds	r1, r2, #4
 8010482:	6019      	str	r1, [r3, #0]
 8010484:	6813      	ldr	r3, [r2, #0]
 8010486:	e027      	b.n	80104d8 <_printf_i+0xa4>
 8010488:	2a73      	cmp	r2, #115	; 0x73
 801048a:	f000 80b4 	beq.w	80105f6 <_printf_i+0x1c2>
 801048e:	d808      	bhi.n	80104a2 <_printf_i+0x6e>
 8010490:	2a6f      	cmp	r2, #111	; 0x6f
 8010492:	d02a      	beq.n	80104ea <_printf_i+0xb6>
 8010494:	2a70      	cmp	r2, #112	; 0x70
 8010496:	d1e5      	bne.n	8010464 <_printf_i+0x30>
 8010498:	680a      	ldr	r2, [r1, #0]
 801049a:	f042 0220 	orr.w	r2, r2, #32
 801049e:	600a      	str	r2, [r1, #0]
 80104a0:	e003      	b.n	80104aa <_printf_i+0x76>
 80104a2:	2a75      	cmp	r2, #117	; 0x75
 80104a4:	d021      	beq.n	80104ea <_printf_i+0xb6>
 80104a6:	2a78      	cmp	r2, #120	; 0x78
 80104a8:	d1dc      	bne.n	8010464 <_printf_i+0x30>
 80104aa:	2278      	movs	r2, #120	; 0x78
 80104ac:	496f      	ldr	r1, [pc, #444]	; (801066c <_printf_i+0x238>)
 80104ae:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80104b2:	e064      	b.n	801057e <_printf_i+0x14a>
 80104b4:	681a      	ldr	r2, [r3, #0]
 80104b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80104ba:	1d11      	adds	r1, r2, #4
 80104bc:	6019      	str	r1, [r3, #0]
 80104be:	6813      	ldr	r3, [r2, #0]
 80104c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80104c4:	2301      	movs	r3, #1
 80104c6:	e0a3      	b.n	8010610 <_printf_i+0x1dc>
 80104c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80104cc:	f102 0104 	add.w	r1, r2, #4
 80104d0:	6019      	str	r1, [r3, #0]
 80104d2:	d0d7      	beq.n	8010484 <_printf_i+0x50>
 80104d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	da03      	bge.n	80104e4 <_printf_i+0xb0>
 80104dc:	222d      	movs	r2, #45	; 0x2d
 80104de:	425b      	negs	r3, r3
 80104e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80104e4:	4962      	ldr	r1, [pc, #392]	; (8010670 <_printf_i+0x23c>)
 80104e6:	220a      	movs	r2, #10
 80104e8:	e017      	b.n	801051a <_printf_i+0xe6>
 80104ea:	6820      	ldr	r0, [r4, #0]
 80104ec:	6819      	ldr	r1, [r3, #0]
 80104ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80104f2:	d003      	beq.n	80104fc <_printf_i+0xc8>
 80104f4:	1d08      	adds	r0, r1, #4
 80104f6:	6018      	str	r0, [r3, #0]
 80104f8:	680b      	ldr	r3, [r1, #0]
 80104fa:	e006      	b.n	801050a <_printf_i+0xd6>
 80104fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010500:	f101 0004 	add.w	r0, r1, #4
 8010504:	6018      	str	r0, [r3, #0]
 8010506:	d0f7      	beq.n	80104f8 <_printf_i+0xc4>
 8010508:	880b      	ldrh	r3, [r1, #0]
 801050a:	2a6f      	cmp	r2, #111	; 0x6f
 801050c:	bf14      	ite	ne
 801050e:	220a      	movne	r2, #10
 8010510:	2208      	moveq	r2, #8
 8010512:	4957      	ldr	r1, [pc, #348]	; (8010670 <_printf_i+0x23c>)
 8010514:	2000      	movs	r0, #0
 8010516:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 801051a:	6865      	ldr	r5, [r4, #4]
 801051c:	2d00      	cmp	r5, #0
 801051e:	60a5      	str	r5, [r4, #8]
 8010520:	f2c0 809c 	blt.w	801065c <_printf_i+0x228>
 8010524:	6820      	ldr	r0, [r4, #0]
 8010526:	f020 0004 	bic.w	r0, r0, #4
 801052a:	6020      	str	r0, [r4, #0]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d13f      	bne.n	80105b0 <_printf_i+0x17c>
 8010530:	2d00      	cmp	r5, #0
 8010532:	f040 8095 	bne.w	8010660 <_printf_i+0x22c>
 8010536:	4675      	mov	r5, lr
 8010538:	2a08      	cmp	r2, #8
 801053a:	d10b      	bne.n	8010554 <_printf_i+0x120>
 801053c:	6823      	ldr	r3, [r4, #0]
 801053e:	07da      	lsls	r2, r3, #31
 8010540:	d508      	bpl.n	8010554 <_printf_i+0x120>
 8010542:	6923      	ldr	r3, [r4, #16]
 8010544:	6862      	ldr	r2, [r4, #4]
 8010546:	429a      	cmp	r2, r3
 8010548:	bfde      	ittt	le
 801054a:	2330      	movle	r3, #48	; 0x30
 801054c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010550:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010554:	ebae 0305 	sub.w	r3, lr, r5
 8010558:	6123      	str	r3, [r4, #16]
 801055a:	f8cd 8000 	str.w	r8, [sp]
 801055e:	463b      	mov	r3, r7
 8010560:	aa03      	add	r2, sp, #12
 8010562:	4621      	mov	r1, r4
 8010564:	4630      	mov	r0, r6
 8010566:	f7ff feed 	bl	8010344 <_printf_common>
 801056a:	3001      	adds	r0, #1
 801056c:	d155      	bne.n	801061a <_printf_i+0x1e6>
 801056e:	f04f 30ff 	mov.w	r0, #4294967295
 8010572:	b005      	add	sp, #20
 8010574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010578:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801057c:	493c      	ldr	r1, [pc, #240]	; (8010670 <_printf_i+0x23c>)
 801057e:	6822      	ldr	r2, [r4, #0]
 8010580:	6818      	ldr	r0, [r3, #0]
 8010582:	f012 0f80 	tst.w	r2, #128	; 0x80
 8010586:	f100 0504 	add.w	r5, r0, #4
 801058a:	601d      	str	r5, [r3, #0]
 801058c:	d001      	beq.n	8010592 <_printf_i+0x15e>
 801058e:	6803      	ldr	r3, [r0, #0]
 8010590:	e002      	b.n	8010598 <_printf_i+0x164>
 8010592:	0655      	lsls	r5, r2, #25
 8010594:	d5fb      	bpl.n	801058e <_printf_i+0x15a>
 8010596:	8803      	ldrh	r3, [r0, #0]
 8010598:	07d0      	lsls	r0, r2, #31
 801059a:	bf44      	itt	mi
 801059c:	f042 0220 	orrmi.w	r2, r2, #32
 80105a0:	6022      	strmi	r2, [r4, #0]
 80105a2:	b91b      	cbnz	r3, 80105ac <_printf_i+0x178>
 80105a4:	6822      	ldr	r2, [r4, #0]
 80105a6:	f022 0220 	bic.w	r2, r2, #32
 80105aa:	6022      	str	r2, [r4, #0]
 80105ac:	2210      	movs	r2, #16
 80105ae:	e7b1      	b.n	8010514 <_printf_i+0xe0>
 80105b0:	4675      	mov	r5, lr
 80105b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80105b6:	fb02 3310 	mls	r3, r2, r0, r3
 80105ba:	5ccb      	ldrb	r3, [r1, r3]
 80105bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80105c0:	4603      	mov	r3, r0
 80105c2:	2800      	cmp	r0, #0
 80105c4:	d1f5      	bne.n	80105b2 <_printf_i+0x17e>
 80105c6:	e7b7      	b.n	8010538 <_printf_i+0x104>
 80105c8:	6808      	ldr	r0, [r1, #0]
 80105ca:	681a      	ldr	r2, [r3, #0]
 80105cc:	f010 0f80 	tst.w	r0, #128	; 0x80
 80105d0:	6949      	ldr	r1, [r1, #20]
 80105d2:	d004      	beq.n	80105de <_printf_i+0x1aa>
 80105d4:	1d10      	adds	r0, r2, #4
 80105d6:	6018      	str	r0, [r3, #0]
 80105d8:	6813      	ldr	r3, [r2, #0]
 80105da:	6019      	str	r1, [r3, #0]
 80105dc:	e007      	b.n	80105ee <_printf_i+0x1ba>
 80105de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80105e2:	f102 0004 	add.w	r0, r2, #4
 80105e6:	6018      	str	r0, [r3, #0]
 80105e8:	6813      	ldr	r3, [r2, #0]
 80105ea:	d0f6      	beq.n	80105da <_printf_i+0x1a6>
 80105ec:	8019      	strh	r1, [r3, #0]
 80105ee:	2300      	movs	r3, #0
 80105f0:	4675      	mov	r5, lr
 80105f2:	6123      	str	r3, [r4, #16]
 80105f4:	e7b1      	b.n	801055a <_printf_i+0x126>
 80105f6:	681a      	ldr	r2, [r3, #0]
 80105f8:	1d11      	adds	r1, r2, #4
 80105fa:	6019      	str	r1, [r3, #0]
 80105fc:	6815      	ldr	r5, [r2, #0]
 80105fe:	2100      	movs	r1, #0
 8010600:	6862      	ldr	r2, [r4, #4]
 8010602:	4628      	mov	r0, r5
 8010604:	f000 f8e0 	bl	80107c8 <memchr>
 8010608:	b108      	cbz	r0, 801060e <_printf_i+0x1da>
 801060a:	1b40      	subs	r0, r0, r5
 801060c:	6060      	str	r0, [r4, #4]
 801060e:	6863      	ldr	r3, [r4, #4]
 8010610:	6123      	str	r3, [r4, #16]
 8010612:	2300      	movs	r3, #0
 8010614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010618:	e79f      	b.n	801055a <_printf_i+0x126>
 801061a:	6923      	ldr	r3, [r4, #16]
 801061c:	462a      	mov	r2, r5
 801061e:	4639      	mov	r1, r7
 8010620:	4630      	mov	r0, r6
 8010622:	47c0      	blx	r8
 8010624:	3001      	adds	r0, #1
 8010626:	d0a2      	beq.n	801056e <_printf_i+0x13a>
 8010628:	6823      	ldr	r3, [r4, #0]
 801062a:	079b      	lsls	r3, r3, #30
 801062c:	d507      	bpl.n	801063e <_printf_i+0x20a>
 801062e:	2500      	movs	r5, #0
 8010630:	f104 0919 	add.w	r9, r4, #25
 8010634:	68e3      	ldr	r3, [r4, #12]
 8010636:	9a03      	ldr	r2, [sp, #12]
 8010638:	1a9b      	subs	r3, r3, r2
 801063a:	429d      	cmp	r5, r3
 801063c:	db05      	blt.n	801064a <_printf_i+0x216>
 801063e:	68e0      	ldr	r0, [r4, #12]
 8010640:	9b03      	ldr	r3, [sp, #12]
 8010642:	4298      	cmp	r0, r3
 8010644:	bfb8      	it	lt
 8010646:	4618      	movlt	r0, r3
 8010648:	e793      	b.n	8010572 <_printf_i+0x13e>
 801064a:	2301      	movs	r3, #1
 801064c:	464a      	mov	r2, r9
 801064e:	4639      	mov	r1, r7
 8010650:	4630      	mov	r0, r6
 8010652:	47c0      	blx	r8
 8010654:	3001      	adds	r0, #1
 8010656:	d08a      	beq.n	801056e <_printf_i+0x13a>
 8010658:	3501      	adds	r5, #1
 801065a:	e7eb      	b.n	8010634 <_printf_i+0x200>
 801065c:	2b00      	cmp	r3, #0
 801065e:	d1a7      	bne.n	80105b0 <_printf_i+0x17c>
 8010660:	780b      	ldrb	r3, [r1, #0]
 8010662:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010666:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801066a:	e765      	b.n	8010538 <_printf_i+0x104>
 801066c:	08013d0a 	.word	0x08013d0a
 8010670:	08013cf9 	.word	0x08013cf9

08010674 <_sbrk_r>:
 8010674:	b538      	push	{r3, r4, r5, lr}
 8010676:	2300      	movs	r3, #0
 8010678:	4c05      	ldr	r4, [pc, #20]	; (8010690 <_sbrk_r+0x1c>)
 801067a:	4605      	mov	r5, r0
 801067c:	4608      	mov	r0, r1
 801067e:	6023      	str	r3, [r4, #0]
 8010680:	f7f5 fcd0 	bl	8006024 <_sbrk>
 8010684:	1c43      	adds	r3, r0, #1
 8010686:	d102      	bne.n	801068e <_sbrk_r+0x1a>
 8010688:	6823      	ldr	r3, [r4, #0]
 801068a:	b103      	cbz	r3, 801068e <_sbrk_r+0x1a>
 801068c:	602b      	str	r3, [r5, #0]
 801068e:	bd38      	pop	{r3, r4, r5, pc}
 8010690:	20013320 	.word	0x20013320

08010694 <__sread>:
 8010694:	b510      	push	{r4, lr}
 8010696:	460c      	mov	r4, r1
 8010698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801069c:	f000 f8a4 	bl	80107e8 <_read_r>
 80106a0:	2800      	cmp	r0, #0
 80106a2:	bfab      	itete	ge
 80106a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80106a6:	89a3      	ldrhlt	r3, [r4, #12]
 80106a8:	181b      	addge	r3, r3, r0
 80106aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80106ae:	bfac      	ite	ge
 80106b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80106b2:	81a3      	strhlt	r3, [r4, #12]
 80106b4:	bd10      	pop	{r4, pc}

080106b6 <__swrite>:
 80106b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ba:	461f      	mov	r7, r3
 80106bc:	898b      	ldrh	r3, [r1, #12]
 80106be:	4605      	mov	r5, r0
 80106c0:	05db      	lsls	r3, r3, #23
 80106c2:	460c      	mov	r4, r1
 80106c4:	4616      	mov	r6, r2
 80106c6:	d505      	bpl.n	80106d4 <__swrite+0x1e>
 80106c8:	2302      	movs	r3, #2
 80106ca:	2200      	movs	r2, #0
 80106cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106d0:	f000 f868 	bl	80107a4 <_lseek_r>
 80106d4:	89a3      	ldrh	r3, [r4, #12]
 80106d6:	4632      	mov	r2, r6
 80106d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80106dc:	81a3      	strh	r3, [r4, #12]
 80106de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106e2:	463b      	mov	r3, r7
 80106e4:	4628      	mov	r0, r5
 80106e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80106ea:	f000 b817 	b.w	801071c <_write_r>

080106ee <__sseek>:
 80106ee:	b510      	push	{r4, lr}
 80106f0:	460c      	mov	r4, r1
 80106f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106f6:	f000 f855 	bl	80107a4 <_lseek_r>
 80106fa:	1c43      	adds	r3, r0, #1
 80106fc:	89a3      	ldrh	r3, [r4, #12]
 80106fe:	bf15      	itete	ne
 8010700:	6560      	strne	r0, [r4, #84]	; 0x54
 8010702:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010706:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801070a:	81a3      	strheq	r3, [r4, #12]
 801070c:	bf18      	it	ne
 801070e:	81a3      	strhne	r3, [r4, #12]
 8010710:	bd10      	pop	{r4, pc}

08010712 <__sclose>:
 8010712:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010716:	f000 b813 	b.w	8010740 <_close_r>
	...

0801071c <_write_r>:
 801071c:	b538      	push	{r3, r4, r5, lr}
 801071e:	4605      	mov	r5, r0
 8010720:	4608      	mov	r0, r1
 8010722:	4611      	mov	r1, r2
 8010724:	2200      	movs	r2, #0
 8010726:	4c05      	ldr	r4, [pc, #20]	; (801073c <_write_r+0x20>)
 8010728:	6022      	str	r2, [r4, #0]
 801072a:	461a      	mov	r2, r3
 801072c:	f7f5 fc6c 	bl	8006008 <_write>
 8010730:	1c43      	adds	r3, r0, #1
 8010732:	d102      	bne.n	801073a <_write_r+0x1e>
 8010734:	6823      	ldr	r3, [r4, #0]
 8010736:	b103      	cbz	r3, 801073a <_write_r+0x1e>
 8010738:	602b      	str	r3, [r5, #0]
 801073a:	bd38      	pop	{r3, r4, r5, pc}
 801073c:	20013320 	.word	0x20013320

08010740 <_close_r>:
 8010740:	b538      	push	{r3, r4, r5, lr}
 8010742:	2300      	movs	r3, #0
 8010744:	4c05      	ldr	r4, [pc, #20]	; (801075c <_close_r+0x1c>)
 8010746:	4605      	mov	r5, r0
 8010748:	4608      	mov	r0, r1
 801074a:	6023      	str	r3, [r4, #0]
 801074c:	f7f5 fc84 	bl	8006058 <_close>
 8010750:	1c43      	adds	r3, r0, #1
 8010752:	d102      	bne.n	801075a <_close_r+0x1a>
 8010754:	6823      	ldr	r3, [r4, #0]
 8010756:	b103      	cbz	r3, 801075a <_close_r+0x1a>
 8010758:	602b      	str	r3, [r5, #0]
 801075a:	bd38      	pop	{r3, r4, r5, pc}
 801075c:	20013320 	.word	0x20013320

08010760 <_fstat_r>:
 8010760:	b538      	push	{r3, r4, r5, lr}
 8010762:	2300      	movs	r3, #0
 8010764:	4c06      	ldr	r4, [pc, #24]	; (8010780 <_fstat_r+0x20>)
 8010766:	4605      	mov	r5, r0
 8010768:	4608      	mov	r0, r1
 801076a:	4611      	mov	r1, r2
 801076c:	6023      	str	r3, [r4, #0]
 801076e:	f7f5 fc76 	bl	800605e <_fstat>
 8010772:	1c43      	adds	r3, r0, #1
 8010774:	d102      	bne.n	801077c <_fstat_r+0x1c>
 8010776:	6823      	ldr	r3, [r4, #0]
 8010778:	b103      	cbz	r3, 801077c <_fstat_r+0x1c>
 801077a:	602b      	str	r3, [r5, #0]
 801077c:	bd38      	pop	{r3, r4, r5, pc}
 801077e:	bf00      	nop
 8010780:	20013320 	.word	0x20013320

08010784 <_isatty_r>:
 8010784:	b538      	push	{r3, r4, r5, lr}
 8010786:	2300      	movs	r3, #0
 8010788:	4c05      	ldr	r4, [pc, #20]	; (80107a0 <_isatty_r+0x1c>)
 801078a:	4605      	mov	r5, r0
 801078c:	4608      	mov	r0, r1
 801078e:	6023      	str	r3, [r4, #0]
 8010790:	f7f5 fc6a 	bl	8006068 <_isatty>
 8010794:	1c43      	adds	r3, r0, #1
 8010796:	d102      	bne.n	801079e <_isatty_r+0x1a>
 8010798:	6823      	ldr	r3, [r4, #0]
 801079a:	b103      	cbz	r3, 801079e <_isatty_r+0x1a>
 801079c:	602b      	str	r3, [r5, #0]
 801079e:	bd38      	pop	{r3, r4, r5, pc}
 80107a0:	20013320 	.word	0x20013320

080107a4 <_lseek_r>:
 80107a4:	b538      	push	{r3, r4, r5, lr}
 80107a6:	4605      	mov	r5, r0
 80107a8:	4608      	mov	r0, r1
 80107aa:	4611      	mov	r1, r2
 80107ac:	2200      	movs	r2, #0
 80107ae:	4c05      	ldr	r4, [pc, #20]	; (80107c4 <_lseek_r+0x20>)
 80107b0:	6022      	str	r2, [r4, #0]
 80107b2:	461a      	mov	r2, r3
 80107b4:	f7f5 fc5a 	bl	800606c <_lseek>
 80107b8:	1c43      	adds	r3, r0, #1
 80107ba:	d102      	bne.n	80107c2 <_lseek_r+0x1e>
 80107bc:	6823      	ldr	r3, [r4, #0]
 80107be:	b103      	cbz	r3, 80107c2 <_lseek_r+0x1e>
 80107c0:	602b      	str	r3, [r5, #0]
 80107c2:	bd38      	pop	{r3, r4, r5, pc}
 80107c4:	20013320 	.word	0x20013320

080107c8 <memchr>:
 80107c8:	b510      	push	{r4, lr}
 80107ca:	b2c9      	uxtb	r1, r1
 80107cc:	4402      	add	r2, r0
 80107ce:	4290      	cmp	r0, r2
 80107d0:	4603      	mov	r3, r0
 80107d2:	d101      	bne.n	80107d8 <memchr+0x10>
 80107d4:	2000      	movs	r0, #0
 80107d6:	bd10      	pop	{r4, pc}
 80107d8:	781c      	ldrb	r4, [r3, #0]
 80107da:	3001      	adds	r0, #1
 80107dc:	428c      	cmp	r4, r1
 80107de:	d1f6      	bne.n	80107ce <memchr+0x6>
 80107e0:	4618      	mov	r0, r3
 80107e2:	bd10      	pop	{r4, pc}

080107e4 <__malloc_lock>:
 80107e4:	4770      	bx	lr

080107e6 <__malloc_unlock>:
 80107e6:	4770      	bx	lr

080107e8 <_read_r>:
 80107e8:	b538      	push	{r3, r4, r5, lr}
 80107ea:	4605      	mov	r5, r0
 80107ec:	4608      	mov	r0, r1
 80107ee:	4611      	mov	r1, r2
 80107f0:	2200      	movs	r2, #0
 80107f2:	4c05      	ldr	r4, [pc, #20]	; (8010808 <_read_r+0x20>)
 80107f4:	6022      	str	r2, [r4, #0]
 80107f6:	461a      	mov	r2, r3
 80107f8:	f7f5 fbf8 	bl	8005fec <_read>
 80107fc:	1c43      	adds	r3, r0, #1
 80107fe:	d102      	bne.n	8010806 <_read_r+0x1e>
 8010800:	6823      	ldr	r3, [r4, #0]
 8010802:	b103      	cbz	r3, 8010806 <_read_r+0x1e>
 8010804:	602b      	str	r3, [r5, #0]
 8010806:	bd38      	pop	{r3, r4, r5, pc}
 8010808:	20013320 	.word	0x20013320
 801080c:	00000000 	.word	0x00000000

08010810 <ceil>:
 8010810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010814:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8010818:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801081c:	2e13      	cmp	r6, #19
 801081e:	4607      	mov	r7, r0
 8010820:	460b      	mov	r3, r1
 8010822:	460c      	mov	r4, r1
 8010824:	4605      	mov	r5, r0
 8010826:	dc31      	bgt.n	801088c <ceil+0x7c>
 8010828:	2e00      	cmp	r6, #0
 801082a:	da12      	bge.n	8010852 <ceil+0x42>
 801082c:	a336      	add	r3, pc, #216	; (adr r3, 8010908 <ceil+0xf8>)
 801082e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010832:	f7ef fcdb 	bl	80001ec <__adddf3>
 8010836:	2200      	movs	r2, #0
 8010838:	2300      	movs	r3, #0
 801083a:	f7f0 f919 	bl	8000a70 <__aeabi_dcmpgt>
 801083e:	b128      	cbz	r0, 801084c <ceil+0x3c>
 8010840:	2c00      	cmp	r4, #0
 8010842:	db58      	blt.n	80108f6 <ceil+0xe6>
 8010844:	433c      	orrs	r4, r7
 8010846:	d05a      	beq.n	80108fe <ceil+0xee>
 8010848:	2500      	movs	r5, #0
 801084a:	4c31      	ldr	r4, [pc, #196]	; (8010910 <ceil+0x100>)
 801084c:	4623      	mov	r3, r4
 801084e:	462f      	mov	r7, r5
 8010850:	e027      	b.n	80108a2 <ceil+0x92>
 8010852:	4a30      	ldr	r2, [pc, #192]	; (8010914 <ceil+0x104>)
 8010854:	fa42 f806 	asr.w	r8, r2, r6
 8010858:	ea01 0208 	and.w	r2, r1, r8
 801085c:	4302      	orrs	r2, r0
 801085e:	d020      	beq.n	80108a2 <ceil+0x92>
 8010860:	a329      	add	r3, pc, #164	; (adr r3, 8010908 <ceil+0xf8>)
 8010862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010866:	f7ef fcc1 	bl	80001ec <__adddf3>
 801086a:	2200      	movs	r2, #0
 801086c:	2300      	movs	r3, #0
 801086e:	f7f0 f8ff 	bl	8000a70 <__aeabi_dcmpgt>
 8010872:	2800      	cmp	r0, #0
 8010874:	d0ea      	beq.n	801084c <ceil+0x3c>
 8010876:	2c00      	cmp	r4, #0
 8010878:	bfc2      	ittt	gt
 801087a:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 801087e:	fa43 f606 	asrgt.w	r6, r3, r6
 8010882:	19a4      	addgt	r4, r4, r6
 8010884:	ea24 0408 	bic.w	r4, r4, r8
 8010888:	2500      	movs	r5, #0
 801088a:	e7df      	b.n	801084c <ceil+0x3c>
 801088c:	2e33      	cmp	r6, #51	; 0x33
 801088e:	dd0c      	ble.n	80108aa <ceil+0x9a>
 8010890:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010894:	d105      	bne.n	80108a2 <ceil+0x92>
 8010896:	460b      	mov	r3, r1
 8010898:	4602      	mov	r2, r0
 801089a:	f7ef fca7 	bl	80001ec <__adddf3>
 801089e:	4607      	mov	r7, r0
 80108a0:	460b      	mov	r3, r1
 80108a2:	4638      	mov	r0, r7
 80108a4:	4619      	mov	r1, r3
 80108a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108aa:	f04f 32ff 	mov.w	r2, #4294967295
 80108ae:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80108b2:	fa22 f808 	lsr.w	r8, r2, r8
 80108b6:	ea10 0f08 	tst.w	r0, r8
 80108ba:	d0f2      	beq.n	80108a2 <ceil+0x92>
 80108bc:	a312      	add	r3, pc, #72	; (adr r3, 8010908 <ceil+0xf8>)
 80108be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108c2:	f7ef fc93 	bl	80001ec <__adddf3>
 80108c6:	2200      	movs	r2, #0
 80108c8:	2300      	movs	r3, #0
 80108ca:	f7f0 f8d1 	bl	8000a70 <__aeabi_dcmpgt>
 80108ce:	2800      	cmp	r0, #0
 80108d0:	d0bc      	beq.n	801084c <ceil+0x3c>
 80108d2:	2c00      	cmp	r4, #0
 80108d4:	dd02      	ble.n	80108dc <ceil+0xcc>
 80108d6:	2e14      	cmp	r6, #20
 80108d8:	d103      	bne.n	80108e2 <ceil+0xd2>
 80108da:	3401      	adds	r4, #1
 80108dc:	ea25 0508 	bic.w	r5, r5, r8
 80108e0:	e7b4      	b.n	801084c <ceil+0x3c>
 80108e2:	2301      	movs	r3, #1
 80108e4:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80108e8:	fa03 f606 	lsl.w	r6, r3, r6
 80108ec:	4435      	add	r5, r6
 80108ee:	42af      	cmp	r7, r5
 80108f0:	bf88      	it	hi
 80108f2:	18e4      	addhi	r4, r4, r3
 80108f4:	e7f2      	b.n	80108dc <ceil+0xcc>
 80108f6:	2500      	movs	r5, #0
 80108f8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80108fc:	e7a6      	b.n	801084c <ceil+0x3c>
 80108fe:	4625      	mov	r5, r4
 8010900:	e7a4      	b.n	801084c <ceil+0x3c>
 8010902:	bf00      	nop
 8010904:	f3af 8000 	nop.w
 8010908:	8800759c 	.word	0x8800759c
 801090c:	7e37e43c 	.word	0x7e37e43c
 8010910:	3ff00000 	.word	0x3ff00000
 8010914:	000fffff 	.word	0x000fffff

08010918 <cos>:
 8010918:	b530      	push	{r4, r5, lr}
 801091a:	4a18      	ldr	r2, [pc, #96]	; (801097c <cos+0x64>)
 801091c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010920:	4293      	cmp	r3, r2
 8010922:	b087      	sub	sp, #28
 8010924:	dc04      	bgt.n	8010930 <cos+0x18>
 8010926:	2200      	movs	r2, #0
 8010928:	2300      	movs	r3, #0
 801092a:	f000 fd79 	bl	8011420 <__kernel_cos>
 801092e:	e006      	b.n	801093e <cos+0x26>
 8010930:	4a13      	ldr	r2, [pc, #76]	; (8010980 <cos+0x68>)
 8010932:	4293      	cmp	r3, r2
 8010934:	dd05      	ble.n	8010942 <cos+0x2a>
 8010936:	4602      	mov	r2, r0
 8010938:	460b      	mov	r3, r1
 801093a:	f7ef fc55 	bl	80001e8 <__aeabi_dsub>
 801093e:	b007      	add	sp, #28
 8010940:	bd30      	pop	{r4, r5, pc}
 8010942:	aa02      	add	r2, sp, #8
 8010944:	f000 facc 	bl	8010ee0 <__ieee754_rem_pio2>
 8010948:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801094c:	f000 0403 	and.w	r4, r0, #3
 8010950:	2c01      	cmp	r4, #1
 8010952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010956:	d008      	beq.n	801096a <cos+0x52>
 8010958:	2c02      	cmp	r4, #2
 801095a:	d00c      	beq.n	8010976 <cos+0x5e>
 801095c:	2c00      	cmp	r4, #0
 801095e:	d0e4      	beq.n	801092a <cos+0x12>
 8010960:	2401      	movs	r4, #1
 8010962:	9400      	str	r4, [sp, #0]
 8010964:	f001 f990 	bl	8011c88 <__kernel_sin>
 8010968:	e7e9      	b.n	801093e <cos+0x26>
 801096a:	9400      	str	r4, [sp, #0]
 801096c:	f001 f98c 	bl	8011c88 <__kernel_sin>
 8010970:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010974:	e7e3      	b.n	801093e <cos+0x26>
 8010976:	f000 fd53 	bl	8011420 <__kernel_cos>
 801097a:	e7f9      	b.n	8010970 <cos+0x58>
 801097c:	3fe921fb 	.word	0x3fe921fb
 8010980:	7fefffff 	.word	0x7fefffff
 8010984:	00000000 	.word	0x00000000

08010988 <floor>:
 8010988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801098c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8010990:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8010994:	2e13      	cmp	r6, #19
 8010996:	4607      	mov	r7, r0
 8010998:	460b      	mov	r3, r1
 801099a:	460c      	mov	r4, r1
 801099c:	4605      	mov	r5, r0
 801099e:	dc35      	bgt.n	8010a0c <floor+0x84>
 80109a0:	2e00      	cmp	r6, #0
 80109a2:	da16      	bge.n	80109d2 <floor+0x4a>
 80109a4:	a336      	add	r3, pc, #216	; (adr r3, 8010a80 <floor+0xf8>)
 80109a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109aa:	f7ef fc1f 	bl	80001ec <__adddf3>
 80109ae:	2200      	movs	r2, #0
 80109b0:	2300      	movs	r3, #0
 80109b2:	f7f0 f85d 	bl	8000a70 <__aeabi_dcmpgt>
 80109b6:	b148      	cbz	r0, 80109cc <floor+0x44>
 80109b8:	2c00      	cmp	r4, #0
 80109ba:	da5c      	bge.n	8010a76 <floor+0xee>
 80109bc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80109c0:	433b      	orrs	r3, r7
 80109c2:	4b31      	ldr	r3, [pc, #196]	; (8010a88 <floor+0x100>)
 80109c4:	f04f 0500 	mov.w	r5, #0
 80109c8:	bf18      	it	ne
 80109ca:	461c      	movne	r4, r3
 80109cc:	4623      	mov	r3, r4
 80109ce:	462f      	mov	r7, r5
 80109d0:	e027      	b.n	8010a22 <floor+0x9a>
 80109d2:	4a2e      	ldr	r2, [pc, #184]	; (8010a8c <floor+0x104>)
 80109d4:	fa42 f806 	asr.w	r8, r2, r6
 80109d8:	ea01 0208 	and.w	r2, r1, r8
 80109dc:	4302      	orrs	r2, r0
 80109de:	d020      	beq.n	8010a22 <floor+0x9a>
 80109e0:	a327      	add	r3, pc, #156	; (adr r3, 8010a80 <floor+0xf8>)
 80109e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e6:	f7ef fc01 	bl	80001ec <__adddf3>
 80109ea:	2200      	movs	r2, #0
 80109ec:	2300      	movs	r3, #0
 80109ee:	f7f0 f83f 	bl	8000a70 <__aeabi_dcmpgt>
 80109f2:	2800      	cmp	r0, #0
 80109f4:	d0ea      	beq.n	80109cc <floor+0x44>
 80109f6:	2c00      	cmp	r4, #0
 80109f8:	bfbe      	ittt	lt
 80109fa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80109fe:	fa43 f606 	asrlt.w	r6, r3, r6
 8010a02:	19a4      	addlt	r4, r4, r6
 8010a04:	ea24 0408 	bic.w	r4, r4, r8
 8010a08:	2500      	movs	r5, #0
 8010a0a:	e7df      	b.n	80109cc <floor+0x44>
 8010a0c:	2e33      	cmp	r6, #51	; 0x33
 8010a0e:	dd0c      	ble.n	8010a2a <floor+0xa2>
 8010a10:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010a14:	d105      	bne.n	8010a22 <floor+0x9a>
 8010a16:	460b      	mov	r3, r1
 8010a18:	4602      	mov	r2, r0
 8010a1a:	f7ef fbe7 	bl	80001ec <__adddf3>
 8010a1e:	4607      	mov	r7, r0
 8010a20:	460b      	mov	r3, r1
 8010a22:	4638      	mov	r0, r7
 8010a24:	4619      	mov	r1, r3
 8010a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8010a2e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8010a32:	fa22 f808 	lsr.w	r8, r2, r8
 8010a36:	ea10 0f08 	tst.w	r0, r8
 8010a3a:	d0f2      	beq.n	8010a22 <floor+0x9a>
 8010a3c:	a310      	add	r3, pc, #64	; (adr r3, 8010a80 <floor+0xf8>)
 8010a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a42:	f7ef fbd3 	bl	80001ec <__adddf3>
 8010a46:	2200      	movs	r2, #0
 8010a48:	2300      	movs	r3, #0
 8010a4a:	f7f0 f811 	bl	8000a70 <__aeabi_dcmpgt>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	d0bc      	beq.n	80109cc <floor+0x44>
 8010a52:	2c00      	cmp	r4, #0
 8010a54:	da02      	bge.n	8010a5c <floor+0xd4>
 8010a56:	2e14      	cmp	r6, #20
 8010a58:	d103      	bne.n	8010a62 <floor+0xda>
 8010a5a:	3401      	adds	r4, #1
 8010a5c:	ea25 0508 	bic.w	r5, r5, r8
 8010a60:	e7b4      	b.n	80109cc <floor+0x44>
 8010a62:	2301      	movs	r3, #1
 8010a64:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010a68:	fa03 f606 	lsl.w	r6, r3, r6
 8010a6c:	4435      	add	r5, r6
 8010a6e:	42af      	cmp	r7, r5
 8010a70:	bf88      	it	hi
 8010a72:	18e4      	addhi	r4, r4, r3
 8010a74:	e7f2      	b.n	8010a5c <floor+0xd4>
 8010a76:	2500      	movs	r5, #0
 8010a78:	462c      	mov	r4, r5
 8010a7a:	e7a7      	b.n	80109cc <floor+0x44>
 8010a7c:	f3af 8000 	nop.w
 8010a80:	8800759c 	.word	0x8800759c
 8010a84:	7e37e43c 	.word	0x7e37e43c
 8010a88:	bff00000 	.word	0xbff00000
 8010a8c:	000fffff 	.word	0x000fffff

08010a90 <lround>:
 8010a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a92:	460d      	mov	r5, r1
 8010a94:	2d00      	cmp	r5, #0
 8010a96:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010a9a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8010a9e:	bfb4      	ite	lt
 8010aa0:	f04f 34ff 	movlt.w	r4, #4294967295
 8010aa4:	2401      	movge	r4, #1
 8010aa6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8010aaa:	2e13      	cmp	r6, #19
 8010aac:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 8010ab0:	dc0f      	bgt.n	8010ad2 <lround+0x42>
 8010ab2:	2e00      	cmp	r6, #0
 8010ab4:	da04      	bge.n	8010ac0 <lround+0x30>
 8010ab6:	3601      	adds	r6, #1
 8010ab8:	bf18      	it	ne
 8010aba:	2400      	movne	r4, #0
 8010abc:	4620      	mov	r0, r4
 8010abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ac0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010ac4:	4133      	asrs	r3, r6
 8010ac6:	442b      	add	r3, r5
 8010ac8:	f1c6 0614 	rsb	r6, r6, #20
 8010acc:	40f3      	lsrs	r3, r6
 8010ace:	435c      	muls	r4, r3
 8010ad0:	e7f4      	b.n	8010abc <lround+0x2c>
 8010ad2:	2e1e      	cmp	r6, #30
 8010ad4:	d81a      	bhi.n	8010b0c <lround+0x7c>
 8010ad6:	2e33      	cmp	r6, #51	; 0x33
 8010ad8:	f2a3 4113 	subw	r1, r3, #1043	; 0x413
 8010adc:	dd06      	ble.n	8010aec <lround+0x5c>
 8010ade:	f2a3 4333 	subw	r3, r3, #1075	; 0x433
 8010ae2:	408d      	lsls	r5, r1
 8010ae4:	fa00 f303 	lsl.w	r3, r0, r3
 8010ae8:	432b      	orrs	r3, r5
 8010aea:	e7f0      	b.n	8010ace <lround+0x3e>
 8010aec:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010af0:	40ca      	lsrs	r2, r1
 8010af2:	1812      	adds	r2, r2, r0
 8010af4:	f1c6 0334 	rsb	r3, r6, #52	; 0x34
 8010af8:	bf28      	it	cs
 8010afa:	3501      	addcs	r5, #1
 8010afc:	2b20      	cmp	r3, #32
 8010afe:	fa05 f501 	lsl.w	r5, r5, r1
 8010b02:	bf14      	ite	ne
 8010b04:	fa22 f303 	lsrne.w	r3, r2, r3
 8010b08:	2300      	moveq	r3, #0
 8010b0a:	e7ed      	b.n	8010ae8 <lround+0x58>
 8010b0c:	f7ef ffd0 	bl	8000ab0 <__aeabi_d2iz>
 8010b10:	4604      	mov	r4, r0
 8010b12:	e7d3      	b.n	8010abc <lround+0x2c>

08010b14 <round>:
 8010b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b16:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010b1a:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8010b1e:	2c13      	cmp	r4, #19
 8010b20:	4606      	mov	r6, r0
 8010b22:	460d      	mov	r5, r1
 8010b24:	460b      	mov	r3, r1
 8010b26:	468e      	mov	lr, r1
 8010b28:	dc17      	bgt.n	8010b5a <round+0x46>
 8010b2a:	2c00      	cmp	r4, #0
 8010b2c:	da09      	bge.n	8010b42 <round+0x2e>
 8010b2e:	3401      	adds	r4, #1
 8010b30:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010b34:	d103      	bne.n	8010b3e <round+0x2a>
 8010b36:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010b3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010b3e:	2200      	movs	r2, #0
 8010b40:	e029      	b.n	8010b96 <round+0x82>
 8010b42:	4916      	ldr	r1, [pc, #88]	; (8010b9c <round+0x88>)
 8010b44:	4121      	asrs	r1, r4
 8010b46:	420d      	tst	r5, r1
 8010b48:	d100      	bne.n	8010b4c <round+0x38>
 8010b4a:	b188      	cbz	r0, 8010b70 <round+0x5c>
 8010b4c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010b50:	4123      	asrs	r3, r4
 8010b52:	4473      	add	r3, lr
 8010b54:	ea23 0301 	bic.w	r3, r3, r1
 8010b58:	e7f1      	b.n	8010b3e <round+0x2a>
 8010b5a:	2c33      	cmp	r4, #51	; 0x33
 8010b5c:	dd0b      	ble.n	8010b76 <round+0x62>
 8010b5e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8010b62:	d105      	bne.n	8010b70 <round+0x5c>
 8010b64:	4602      	mov	r2, r0
 8010b66:	460b      	mov	r3, r1
 8010b68:	f7ef fb40 	bl	80001ec <__adddf3>
 8010b6c:	4606      	mov	r6, r0
 8010b6e:	460d      	mov	r5, r1
 8010b70:	4630      	mov	r0, r6
 8010b72:	4629      	mov	r1, r5
 8010b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b76:	f04f 30ff 	mov.w	r0, #4294967295
 8010b7a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8010b7e:	40f8      	lsrs	r0, r7
 8010b80:	4206      	tst	r6, r0
 8010b82:	d0f5      	beq.n	8010b70 <round+0x5c>
 8010b84:	2101      	movs	r1, #1
 8010b86:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8010b8a:	40a1      	lsls	r1, r4
 8010b8c:	198a      	adds	r2, r1, r6
 8010b8e:	bf28      	it	cs
 8010b90:	3301      	addcs	r3, #1
 8010b92:	ea22 0200 	bic.w	r2, r2, r0
 8010b96:	4619      	mov	r1, r3
 8010b98:	4610      	mov	r0, r2
 8010b9a:	e7e7      	b.n	8010b6c <round+0x58>
 8010b9c:	000fffff 	.word	0x000fffff

08010ba0 <sin>:
 8010ba0:	b530      	push	{r4, r5, lr}
 8010ba2:	4a1a      	ldr	r2, [pc, #104]	; (8010c0c <sin+0x6c>)
 8010ba4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010ba8:	4293      	cmp	r3, r2
 8010baa:	b087      	sub	sp, #28
 8010bac:	dc06      	bgt.n	8010bbc <sin+0x1c>
 8010bae:	2300      	movs	r3, #0
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	9300      	str	r3, [sp, #0]
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	f001 f867 	bl	8011c88 <__kernel_sin>
 8010bba:	e006      	b.n	8010bca <sin+0x2a>
 8010bbc:	4a14      	ldr	r2, [pc, #80]	; (8010c10 <sin+0x70>)
 8010bbe:	4293      	cmp	r3, r2
 8010bc0:	dd05      	ble.n	8010bce <sin+0x2e>
 8010bc2:	4602      	mov	r2, r0
 8010bc4:	460b      	mov	r3, r1
 8010bc6:	f7ef fb0f 	bl	80001e8 <__aeabi_dsub>
 8010bca:	b007      	add	sp, #28
 8010bcc:	bd30      	pop	{r4, r5, pc}
 8010bce:	aa02      	add	r2, sp, #8
 8010bd0:	f000 f986 	bl	8010ee0 <__ieee754_rem_pio2>
 8010bd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bd8:	f000 0403 	and.w	r4, r0, #3
 8010bdc:	2c01      	cmp	r4, #1
 8010bde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010be2:	d005      	beq.n	8010bf0 <sin+0x50>
 8010be4:	2c02      	cmp	r4, #2
 8010be6:	d006      	beq.n	8010bf6 <sin+0x56>
 8010be8:	b964      	cbnz	r4, 8010c04 <sin+0x64>
 8010bea:	2401      	movs	r4, #1
 8010bec:	9400      	str	r4, [sp, #0]
 8010bee:	e7e2      	b.n	8010bb6 <sin+0x16>
 8010bf0:	f000 fc16 	bl	8011420 <__kernel_cos>
 8010bf4:	e7e9      	b.n	8010bca <sin+0x2a>
 8010bf6:	2401      	movs	r4, #1
 8010bf8:	9400      	str	r4, [sp, #0]
 8010bfa:	f001 f845 	bl	8011c88 <__kernel_sin>
 8010bfe:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010c02:	e7e2      	b.n	8010bca <sin+0x2a>
 8010c04:	f000 fc0c 	bl	8011420 <__kernel_cos>
 8010c08:	e7f9      	b.n	8010bfe <sin+0x5e>
 8010c0a:	bf00      	nop
 8010c0c:	3fe921fb 	.word	0x3fe921fb
 8010c10:	7fefffff 	.word	0x7fefffff

08010c14 <trunc>:
 8010c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c16:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8010c1a:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 8010c1e:	2a13      	cmp	r2, #19
 8010c20:	4604      	mov	r4, r0
 8010c22:	460b      	mov	r3, r1
 8010c24:	dc11      	bgt.n	8010c4a <trunc+0x36>
 8010c26:	2a00      	cmp	r2, #0
 8010c28:	da04      	bge.n	8010c34 <trunc+0x20>
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8010c30:	4614      	mov	r4, r2
 8010c32:	e007      	b.n	8010c44 <trunc+0x30>
 8010c34:	2000      	movs	r0, #0
 8010c36:	4b0f      	ldr	r3, [pc, #60]	; (8010c74 <trunc+0x60>)
 8010c38:	fa43 f202 	asr.w	r2, r3, r2
 8010c3c:	ea21 0102 	bic.w	r1, r1, r2
 8010c40:	4604      	mov	r4, r0
 8010c42:	460b      	mov	r3, r1
 8010c44:	4620      	mov	r0, r4
 8010c46:	4619      	mov	r1, r3
 8010c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c4a:	2a33      	cmp	r2, #51	; 0x33
 8010c4c:	dd07      	ble.n	8010c5e <trunc+0x4a>
 8010c4e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8010c52:	d1f7      	bne.n	8010c44 <trunc+0x30>
 8010c54:	4602      	mov	r2, r0
 8010c56:	460b      	mov	r3, r1
 8010c58:	f7ef fac8 	bl	80001ec <__adddf3>
 8010c5c:	e7f0      	b.n	8010c40 <trunc+0x2c>
 8010c5e:	460b      	mov	r3, r1
 8010c60:	f04f 31ff 	mov.w	r1, #4294967295
 8010c64:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 8010c68:	fa21 f505 	lsr.w	r5, r1, r5
 8010c6c:	ea20 0205 	bic.w	r2, r0, r5
 8010c70:	e7de      	b.n	8010c30 <trunc+0x1c>
 8010c72:	bf00      	nop
 8010c74:	000fffff 	.word	0x000fffff

08010c78 <atan2>:
 8010c78:	f000 b856 	b.w	8010d28 <__ieee754_atan2>

08010c7c <sqrt>:
 8010c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c80:	b08b      	sub	sp, #44	; 0x2c
 8010c82:	4604      	mov	r4, r0
 8010c84:	460d      	mov	r5, r1
 8010c86:	f000 fb1f 	bl	80112c8 <__ieee754_sqrt>
 8010c8a:	4b24      	ldr	r3, [pc, #144]	; (8010d1c <sqrt+0xa0>)
 8010c8c:	4680      	mov	r8, r0
 8010c8e:	f993 a000 	ldrsb.w	sl, [r3]
 8010c92:	4689      	mov	r9, r1
 8010c94:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010c98:	d02b      	beq.n	8010cf2 <sqrt+0x76>
 8010c9a:	4622      	mov	r2, r4
 8010c9c:	462b      	mov	r3, r5
 8010c9e:	4620      	mov	r0, r4
 8010ca0:	4629      	mov	r1, r5
 8010ca2:	f7ef feef 	bl	8000a84 <__aeabi_dcmpun>
 8010ca6:	4683      	mov	fp, r0
 8010ca8:	bb18      	cbnz	r0, 8010cf2 <sqrt+0x76>
 8010caa:	2600      	movs	r6, #0
 8010cac:	2700      	movs	r7, #0
 8010cae:	4632      	mov	r2, r6
 8010cb0:	463b      	mov	r3, r7
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	f7ef febd 	bl	8000a34 <__aeabi_dcmplt>
 8010cba:	b1d0      	cbz	r0, 8010cf2 <sqrt+0x76>
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	9300      	str	r3, [sp, #0]
 8010cc0:	4b17      	ldr	r3, [pc, #92]	; (8010d20 <sqrt+0xa4>)
 8010cc2:	f8cd b020 	str.w	fp, [sp, #32]
 8010cc6:	9301      	str	r3, [sp, #4]
 8010cc8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010ccc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010cd0:	f1ba 0f00 	cmp.w	sl, #0
 8010cd4:	d112      	bne.n	8010cfc <sqrt+0x80>
 8010cd6:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010cda:	4668      	mov	r0, sp
 8010cdc:	f001 fa21 	bl	8012122 <matherr>
 8010ce0:	b1b8      	cbz	r0, 8010d12 <sqrt+0x96>
 8010ce2:	9b08      	ldr	r3, [sp, #32]
 8010ce4:	b11b      	cbz	r3, 8010cee <sqrt+0x72>
 8010ce6:	f001 fa95 	bl	8012214 <__errno>
 8010cea:	9b08      	ldr	r3, [sp, #32]
 8010cec:	6003      	str	r3, [r0, #0]
 8010cee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8010cf2:	4640      	mov	r0, r8
 8010cf4:	4649      	mov	r1, r9
 8010cf6:	b00b      	add	sp, #44	; 0x2c
 8010cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cfc:	4632      	mov	r2, r6
 8010cfe:	463b      	mov	r3, r7
 8010d00:	4630      	mov	r0, r6
 8010d02:	4639      	mov	r1, r7
 8010d04:	f7ef fd4e 	bl	80007a4 <__aeabi_ddiv>
 8010d08:	f1ba 0f02 	cmp.w	sl, #2
 8010d0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010d10:	d1e3      	bne.n	8010cda <sqrt+0x5e>
 8010d12:	f001 fa7f 	bl	8012214 <__errno>
 8010d16:	2321      	movs	r3, #33	; 0x21
 8010d18:	6003      	str	r3, [r0, #0]
 8010d1a:	e7e2      	b.n	8010ce2 <sqrt+0x66>
 8010d1c:	20000084 	.word	0x20000084
 8010d20:	08013d1b 	.word	0x08013d1b
 8010d24:	00000000 	.word	0x00000000

08010d28 <__ieee754_atan2>:
 8010d28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d2c:	4256      	negs	r6, r2
 8010d2e:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8010d32:	4316      	orrs	r6, r2
 8010d34:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8010ed8 <__ieee754_atan2+0x1b0>
 8010d38:	ea4e 76d6 	orr.w	r6, lr, r6, lsr #31
 8010d3c:	454e      	cmp	r6, r9
 8010d3e:	4604      	mov	r4, r0
 8010d40:	460d      	mov	r5, r1
 8010d42:	4688      	mov	r8, r1
 8010d44:	d807      	bhi.n	8010d56 <__ieee754_atan2+0x2e>
 8010d46:	4246      	negs	r6, r0
 8010d48:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8010d4c:	4306      	orrs	r6, r0
 8010d4e:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 8010d52:	454e      	cmp	r6, r9
 8010d54:	d906      	bls.n	8010d64 <__ieee754_atan2+0x3c>
 8010d56:	4620      	mov	r0, r4
 8010d58:	4629      	mov	r1, r5
 8010d5a:	f7ef fa47 	bl	80001ec <__adddf3>
 8010d5e:	4604      	mov	r4, r0
 8010d60:	460d      	mov	r5, r1
 8010d62:	e015      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010d64:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8010d68:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8010d6c:	4316      	orrs	r6, r2
 8010d6e:	d103      	bne.n	8010d78 <__ieee754_atan2+0x50>
 8010d70:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d74:	f001 b840 	b.w	8011df8 <atan>
 8010d78:	179e      	asrs	r6, r3, #30
 8010d7a:	f006 0602 	and.w	r6, r6, #2
 8010d7e:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8010d82:	ea50 0107 	orrs.w	r1, r0, r7
 8010d86:	d107      	bne.n	8010d98 <__ieee754_atan2+0x70>
 8010d88:	2e02      	cmp	r6, #2
 8010d8a:	d030      	beq.n	8010dee <__ieee754_atan2+0xc6>
 8010d8c:	2e03      	cmp	r6, #3
 8010d8e:	d032      	beq.n	8010df6 <__ieee754_atan2+0xce>
 8010d90:	4620      	mov	r0, r4
 8010d92:	4629      	mov	r1, r5
 8010d94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d98:	ea52 010e 	orrs.w	r1, r2, lr
 8010d9c:	d106      	bne.n	8010dac <__ieee754_atan2+0x84>
 8010d9e:	f1b8 0f00 	cmp.w	r8, #0
 8010da2:	da71      	bge.n	8010e88 <__ieee754_atan2+0x160>
 8010da4:	a53a      	add	r5, pc, #232	; (adr r5, 8010e90 <__ieee754_atan2+0x168>)
 8010da6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010daa:	e7f1      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dac:	45ce      	cmp	lr, r9
 8010dae:	d126      	bne.n	8010dfe <__ieee754_atan2+0xd6>
 8010db0:	4577      	cmp	r7, lr
 8010db2:	d111      	bne.n	8010dd8 <__ieee754_atan2+0xb0>
 8010db4:	2e02      	cmp	r6, #2
 8010db6:	d007      	beq.n	8010dc8 <__ieee754_atan2+0xa0>
 8010db8:	2e03      	cmp	r6, #3
 8010dba:	d009      	beq.n	8010dd0 <__ieee754_atan2+0xa8>
 8010dbc:	2e01      	cmp	r6, #1
 8010dbe:	d15d      	bne.n	8010e7c <__ieee754_atan2+0x154>
 8010dc0:	a535      	add	r5, pc, #212	; (adr r5, 8010e98 <__ieee754_atan2+0x170>)
 8010dc2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010dc6:	e7e3      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dc8:	a535      	add	r5, pc, #212	; (adr r5, 8010ea0 <__ieee754_atan2+0x178>)
 8010dca:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010dce:	e7df      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dd0:	a535      	add	r5, pc, #212	; (adr r5, 8010ea8 <__ieee754_atan2+0x180>)
 8010dd2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010dd6:	e7db      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dd8:	2e02      	cmp	r6, #2
 8010dda:	d008      	beq.n	8010dee <__ieee754_atan2+0xc6>
 8010ddc:	2e03      	cmp	r6, #3
 8010dde:	d00a      	beq.n	8010df6 <__ieee754_atan2+0xce>
 8010de0:	2e01      	cmp	r6, #1
 8010de2:	f04f 0400 	mov.w	r4, #0
 8010de6:	d14d      	bne.n	8010e84 <__ieee754_atan2+0x15c>
 8010de8:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8010dec:	e7d0      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dee:	a530      	add	r5, pc, #192	; (adr r5, 8010eb0 <__ieee754_atan2+0x188>)
 8010df0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010df4:	e7cc      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010df6:	a530      	add	r5, pc, #192	; (adr r5, 8010eb8 <__ieee754_atan2+0x190>)
 8010df8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010dfc:	e7c8      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010dfe:	454f      	cmp	r7, r9
 8010e00:	d0cd      	beq.n	8010d9e <__ieee754_atan2+0x76>
 8010e02:	eba7 070e 	sub.w	r7, r7, lr
 8010e06:	153f      	asrs	r7, r7, #20
 8010e08:	2f3c      	cmp	r7, #60	; 0x3c
 8010e0a:	dc1e      	bgt.n	8010e4a <__ieee754_atan2+0x122>
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	da01      	bge.n	8010e14 <__ieee754_atan2+0xec>
 8010e10:	373c      	adds	r7, #60	; 0x3c
 8010e12:	db1e      	blt.n	8010e52 <__ieee754_atan2+0x12a>
 8010e14:	4620      	mov	r0, r4
 8010e16:	4629      	mov	r1, r5
 8010e18:	f7ef fcc4 	bl	80007a4 <__aeabi_ddiv>
 8010e1c:	f001 f97e 	bl	801211c <fabs>
 8010e20:	f000 ffea 	bl	8011df8 <atan>
 8010e24:	4604      	mov	r4, r0
 8010e26:	460d      	mov	r5, r1
 8010e28:	2e01      	cmp	r6, #1
 8010e2a:	d015      	beq.n	8010e58 <__ieee754_atan2+0x130>
 8010e2c:	2e02      	cmp	r6, #2
 8010e2e:	d016      	beq.n	8010e5e <__ieee754_atan2+0x136>
 8010e30:	2e00      	cmp	r6, #0
 8010e32:	d0ad      	beq.n	8010d90 <__ieee754_atan2+0x68>
 8010e34:	a322      	add	r3, pc, #136	; (adr r3, 8010ec0 <__ieee754_atan2+0x198>)
 8010e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e3a:	4620      	mov	r0, r4
 8010e3c:	4629      	mov	r1, r5
 8010e3e:	f7ef f9d3 	bl	80001e8 <__aeabi_dsub>
 8010e42:	a31b      	add	r3, pc, #108	; (adr r3, 8010eb0 <__ieee754_atan2+0x188>)
 8010e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e48:	e015      	b.n	8010e76 <__ieee754_atan2+0x14e>
 8010e4a:	a51f      	add	r5, pc, #124	; (adr r5, 8010ec8 <__ieee754_atan2+0x1a0>)
 8010e4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010e50:	e7ea      	b.n	8010e28 <__ieee754_atan2+0x100>
 8010e52:	2400      	movs	r4, #0
 8010e54:	2500      	movs	r5, #0
 8010e56:	e7e7      	b.n	8010e28 <__ieee754_atan2+0x100>
 8010e58:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8010e5c:	e798      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010e5e:	a318      	add	r3, pc, #96	; (adr r3, 8010ec0 <__ieee754_atan2+0x198>)
 8010e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e64:	4620      	mov	r0, r4
 8010e66:	4629      	mov	r1, r5
 8010e68:	f7ef f9be 	bl	80001e8 <__aeabi_dsub>
 8010e6c:	4602      	mov	r2, r0
 8010e6e:	460b      	mov	r3, r1
 8010e70:	a10f      	add	r1, pc, #60	; (adr r1, 8010eb0 <__ieee754_atan2+0x188>)
 8010e72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e76:	f7ef f9b7 	bl	80001e8 <__aeabi_dsub>
 8010e7a:	e770      	b.n	8010d5e <__ieee754_atan2+0x36>
 8010e7c:	a514      	add	r5, pc, #80	; (adr r5, 8010ed0 <__ieee754_atan2+0x1a8>)
 8010e7e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010e82:	e785      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010e84:	2500      	movs	r5, #0
 8010e86:	e783      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010e88:	a50f      	add	r5, pc, #60	; (adr r5, 8010ec8 <__ieee754_atan2+0x1a0>)
 8010e8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010e8e:	e77f      	b.n	8010d90 <__ieee754_atan2+0x68>
 8010e90:	54442d18 	.word	0x54442d18
 8010e94:	bff921fb 	.word	0xbff921fb
 8010e98:	54442d18 	.word	0x54442d18
 8010e9c:	bfe921fb 	.word	0xbfe921fb
 8010ea0:	7f3321d2 	.word	0x7f3321d2
 8010ea4:	4002d97c 	.word	0x4002d97c
 8010ea8:	7f3321d2 	.word	0x7f3321d2
 8010eac:	c002d97c 	.word	0xc002d97c
 8010eb0:	54442d18 	.word	0x54442d18
 8010eb4:	400921fb 	.word	0x400921fb
 8010eb8:	54442d18 	.word	0x54442d18
 8010ebc:	c00921fb 	.word	0xc00921fb
 8010ec0:	33145c07 	.word	0x33145c07
 8010ec4:	3ca1a626 	.word	0x3ca1a626
 8010ec8:	54442d18 	.word	0x54442d18
 8010ecc:	3ff921fb 	.word	0x3ff921fb
 8010ed0:	54442d18 	.word	0x54442d18
 8010ed4:	3fe921fb 	.word	0x3fe921fb
 8010ed8:	7ff00000 	.word	0x7ff00000
 8010edc:	00000000 	.word	0x00000000

08010ee0 <__ieee754_rem_pio2>:
 8010ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ee4:	4614      	mov	r4, r2
 8010ee6:	4ac4      	ldr	r2, [pc, #784]	; (80111f8 <__ieee754_rem_pio2+0x318>)
 8010ee8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8010eec:	4592      	cmp	sl, r2
 8010eee:	b08d      	sub	sp, #52	; 0x34
 8010ef0:	468b      	mov	fp, r1
 8010ef2:	dc07      	bgt.n	8010f04 <__ieee754_rem_pio2+0x24>
 8010ef4:	2200      	movs	r2, #0
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	e9c4 0100 	strd	r0, r1, [r4]
 8010efc:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010f00:	2500      	movs	r5, #0
 8010f02:	e023      	b.n	8010f4c <__ieee754_rem_pio2+0x6c>
 8010f04:	4abd      	ldr	r2, [pc, #756]	; (80111fc <__ieee754_rem_pio2+0x31c>)
 8010f06:	4592      	cmp	sl, r2
 8010f08:	dc71      	bgt.n	8010fee <__ieee754_rem_pio2+0x10e>
 8010f0a:	a3ad      	add	r3, pc, #692	; (adr r3, 80111c0 <__ieee754_rem_pio2+0x2e0>)
 8010f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f10:	2900      	cmp	r1, #0
 8010f12:	4dbb      	ldr	r5, [pc, #748]	; (8011200 <__ieee754_rem_pio2+0x320>)
 8010f14:	dd36      	ble.n	8010f84 <__ieee754_rem_pio2+0xa4>
 8010f16:	f7ef f967 	bl	80001e8 <__aeabi_dsub>
 8010f1a:	45aa      	cmp	sl, r5
 8010f1c:	4606      	mov	r6, r0
 8010f1e:	460f      	mov	r7, r1
 8010f20:	d018      	beq.n	8010f54 <__ieee754_rem_pio2+0x74>
 8010f22:	a3a9      	add	r3, pc, #676	; (adr r3, 80111c8 <__ieee754_rem_pio2+0x2e8>)
 8010f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f28:	f7ef f95e 	bl	80001e8 <__aeabi_dsub>
 8010f2c:	4602      	mov	r2, r0
 8010f2e:	460b      	mov	r3, r1
 8010f30:	4630      	mov	r0, r6
 8010f32:	e9c4 2300 	strd	r2, r3, [r4]
 8010f36:	4639      	mov	r1, r7
 8010f38:	f7ef f956 	bl	80001e8 <__aeabi_dsub>
 8010f3c:	a3a2      	add	r3, pc, #648	; (adr r3, 80111c8 <__ieee754_rem_pio2+0x2e8>)
 8010f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f42:	f7ef f951 	bl	80001e8 <__aeabi_dsub>
 8010f46:	2501      	movs	r5, #1
 8010f48:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010f4c:	4628      	mov	r0, r5
 8010f4e:	b00d      	add	sp, #52	; 0x34
 8010f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f54:	a39e      	add	r3, pc, #632	; (adr r3, 80111d0 <__ieee754_rem_pio2+0x2f0>)
 8010f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f5a:	f7ef f945 	bl	80001e8 <__aeabi_dsub>
 8010f5e:	a39e      	add	r3, pc, #632	; (adr r3, 80111d8 <__ieee754_rem_pio2+0x2f8>)
 8010f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f64:	4606      	mov	r6, r0
 8010f66:	460f      	mov	r7, r1
 8010f68:	f7ef f93e 	bl	80001e8 <__aeabi_dsub>
 8010f6c:	4602      	mov	r2, r0
 8010f6e:	460b      	mov	r3, r1
 8010f70:	4630      	mov	r0, r6
 8010f72:	e9c4 2300 	strd	r2, r3, [r4]
 8010f76:	4639      	mov	r1, r7
 8010f78:	f7ef f936 	bl	80001e8 <__aeabi_dsub>
 8010f7c:	a396      	add	r3, pc, #600	; (adr r3, 80111d8 <__ieee754_rem_pio2+0x2f8>)
 8010f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f82:	e7de      	b.n	8010f42 <__ieee754_rem_pio2+0x62>
 8010f84:	f7ef f932 	bl	80001ec <__adddf3>
 8010f88:	45aa      	cmp	sl, r5
 8010f8a:	4606      	mov	r6, r0
 8010f8c:	460f      	mov	r7, r1
 8010f8e:	d016      	beq.n	8010fbe <__ieee754_rem_pio2+0xde>
 8010f90:	a38d      	add	r3, pc, #564	; (adr r3, 80111c8 <__ieee754_rem_pio2+0x2e8>)
 8010f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f96:	f7ef f929 	bl	80001ec <__adddf3>
 8010f9a:	4602      	mov	r2, r0
 8010f9c:	460b      	mov	r3, r1
 8010f9e:	4630      	mov	r0, r6
 8010fa0:	e9c4 2300 	strd	r2, r3, [r4]
 8010fa4:	4639      	mov	r1, r7
 8010fa6:	f7ef f91f 	bl	80001e8 <__aeabi_dsub>
 8010faa:	a387      	add	r3, pc, #540	; (adr r3, 80111c8 <__ieee754_rem_pio2+0x2e8>)
 8010fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fb0:	f7ef f91c 	bl	80001ec <__adddf3>
 8010fb4:	f04f 35ff 	mov.w	r5, #4294967295
 8010fb8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010fbc:	e7c6      	b.n	8010f4c <__ieee754_rem_pio2+0x6c>
 8010fbe:	a384      	add	r3, pc, #528	; (adr r3, 80111d0 <__ieee754_rem_pio2+0x2f0>)
 8010fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc4:	f7ef f912 	bl	80001ec <__adddf3>
 8010fc8:	a383      	add	r3, pc, #524	; (adr r3, 80111d8 <__ieee754_rem_pio2+0x2f8>)
 8010fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fce:	4606      	mov	r6, r0
 8010fd0:	460f      	mov	r7, r1
 8010fd2:	f7ef f90b 	bl	80001ec <__adddf3>
 8010fd6:	4602      	mov	r2, r0
 8010fd8:	460b      	mov	r3, r1
 8010fda:	4630      	mov	r0, r6
 8010fdc:	e9c4 2300 	strd	r2, r3, [r4]
 8010fe0:	4639      	mov	r1, r7
 8010fe2:	f7ef f901 	bl	80001e8 <__aeabi_dsub>
 8010fe6:	a37c      	add	r3, pc, #496	; (adr r3, 80111d8 <__ieee754_rem_pio2+0x2f8>)
 8010fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fec:	e7e0      	b.n	8010fb0 <__ieee754_rem_pio2+0xd0>
 8010fee:	4a85      	ldr	r2, [pc, #532]	; (8011204 <__ieee754_rem_pio2+0x324>)
 8010ff0:	4592      	cmp	sl, r2
 8010ff2:	f300 80d6 	bgt.w	80111a2 <__ieee754_rem_pio2+0x2c2>
 8010ff6:	f001 f891 	bl	801211c <fabs>
 8010ffa:	a379      	add	r3, pc, #484	; (adr r3, 80111e0 <__ieee754_rem_pio2+0x300>)
 8010ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011000:	4606      	mov	r6, r0
 8011002:	460f      	mov	r7, r1
 8011004:	f7ef faa4 	bl	8000550 <__aeabi_dmul>
 8011008:	2200      	movs	r2, #0
 801100a:	4b7f      	ldr	r3, [pc, #508]	; (8011208 <__ieee754_rem_pio2+0x328>)
 801100c:	f7ef f8ee 	bl	80001ec <__adddf3>
 8011010:	f7ef fd4e 	bl	8000ab0 <__aeabi_d2iz>
 8011014:	4605      	mov	r5, r0
 8011016:	f7ef fa35 	bl	8000484 <__aeabi_i2d>
 801101a:	a369      	add	r3, pc, #420	; (adr r3, 80111c0 <__ieee754_rem_pio2+0x2e0>)
 801101c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011024:	f7ef fa94 	bl	8000550 <__aeabi_dmul>
 8011028:	4602      	mov	r2, r0
 801102a:	460b      	mov	r3, r1
 801102c:	4630      	mov	r0, r6
 801102e:	4639      	mov	r1, r7
 8011030:	f7ef f8da 	bl	80001e8 <__aeabi_dsub>
 8011034:	a364      	add	r3, pc, #400	; (adr r3, 80111c8 <__ieee754_rem_pio2+0x2e8>)
 8011036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801103a:	4606      	mov	r6, r0
 801103c:	460f      	mov	r7, r1
 801103e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011042:	f7ef fa85 	bl	8000550 <__aeabi_dmul>
 8011046:	2d1f      	cmp	r5, #31
 8011048:	4680      	mov	r8, r0
 801104a:	4689      	mov	r9, r1
 801104c:	dc2e      	bgt.n	80110ac <__ieee754_rem_pio2+0x1cc>
 801104e:	4b6f      	ldr	r3, [pc, #444]	; (801120c <__ieee754_rem_pio2+0x32c>)
 8011050:	1e6a      	subs	r2, r5, #1
 8011052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011056:	459a      	cmp	sl, r3
 8011058:	d028      	beq.n	80110ac <__ieee754_rem_pio2+0x1cc>
 801105a:	4642      	mov	r2, r8
 801105c:	464b      	mov	r3, r9
 801105e:	4630      	mov	r0, r6
 8011060:	4639      	mov	r1, r7
 8011062:	f7ef f8c1 	bl	80001e8 <__aeabi_dsub>
 8011066:	e9c4 0100 	strd	r0, r1, [r4]
 801106a:	6823      	ldr	r3, [r4, #0]
 801106c:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8011070:	9302      	str	r3, [sp, #8]
 8011072:	9a02      	ldr	r2, [sp, #8]
 8011074:	4653      	mov	r3, sl
 8011076:	4630      	mov	r0, r6
 8011078:	4639      	mov	r1, r7
 801107a:	f7ef f8b5 	bl	80001e8 <__aeabi_dsub>
 801107e:	4642      	mov	r2, r8
 8011080:	464b      	mov	r3, r9
 8011082:	f7ef f8b1 	bl	80001e8 <__aeabi_dsub>
 8011086:	4602      	mov	r2, r0
 8011088:	460b      	mov	r3, r1
 801108a:	f1bb 0f00 	cmp.w	fp, #0
 801108e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8011092:	f6bf af5b 	bge.w	8010f4c <__ieee754_rem_pio2+0x6c>
 8011096:	9b02      	ldr	r3, [sp, #8]
 8011098:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 801109c:	6023      	str	r3, [r4, #0]
 801109e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80110a2:	6063      	str	r3, [r4, #4]
 80110a4:	60a0      	str	r0, [r4, #8]
 80110a6:	60e1      	str	r1, [r4, #12]
 80110a8:	426d      	negs	r5, r5
 80110aa:	e74f      	b.n	8010f4c <__ieee754_rem_pio2+0x6c>
 80110ac:	4642      	mov	r2, r8
 80110ae:	464b      	mov	r3, r9
 80110b0:	4630      	mov	r0, r6
 80110b2:	4639      	mov	r1, r7
 80110b4:	f7ef f898 	bl	80001e8 <__aeabi_dsub>
 80110b8:	460b      	mov	r3, r1
 80110ba:	4602      	mov	r2, r0
 80110bc:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80110c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80110c4:	ebaa 0101 	sub.w	r1, sl, r1
 80110c8:	2910      	cmp	r1, #16
 80110ca:	e9c4 2300 	strd	r2, r3, [r4]
 80110ce:	ddcc      	ble.n	801106a <__ieee754_rem_pio2+0x18a>
 80110d0:	a33f      	add	r3, pc, #252	; (adr r3, 80111d0 <__ieee754_rem_pio2+0x2f0>)
 80110d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110da:	f7ef fa39 	bl	8000550 <__aeabi_dmul>
 80110de:	4680      	mov	r8, r0
 80110e0:	4689      	mov	r9, r1
 80110e2:	4602      	mov	r2, r0
 80110e4:	460b      	mov	r3, r1
 80110e6:	4630      	mov	r0, r6
 80110e8:	4639      	mov	r1, r7
 80110ea:	f7ef f87d 	bl	80001e8 <__aeabi_dsub>
 80110ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110f2:	4602      	mov	r2, r0
 80110f4:	460b      	mov	r3, r1
 80110f6:	4630      	mov	r0, r6
 80110f8:	4639      	mov	r1, r7
 80110fa:	f7ef f875 	bl	80001e8 <__aeabi_dsub>
 80110fe:	4642      	mov	r2, r8
 8011100:	464b      	mov	r3, r9
 8011102:	f7ef f871 	bl	80001e8 <__aeabi_dsub>
 8011106:	a334      	add	r3, pc, #208	; (adr r3, 80111d8 <__ieee754_rem_pio2+0x2f8>)
 8011108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801110c:	4606      	mov	r6, r0
 801110e:	460f      	mov	r7, r1
 8011110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011114:	f7ef fa1c 	bl	8000550 <__aeabi_dmul>
 8011118:	4632      	mov	r2, r6
 801111a:	463b      	mov	r3, r7
 801111c:	f7ef f864 	bl	80001e8 <__aeabi_dsub>
 8011120:	4602      	mov	r2, r0
 8011122:	460b      	mov	r3, r1
 8011124:	4680      	mov	r8, r0
 8011126:	4689      	mov	r9, r1
 8011128:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801112c:	f7ef f85c 	bl	80001e8 <__aeabi_dsub>
 8011130:	460b      	mov	r3, r1
 8011132:	4602      	mov	r2, r0
 8011134:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011138:	ebaa 0a01 	sub.w	sl, sl, r1
 801113c:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8011140:	e9c4 2300 	strd	r2, r3, [r4]
 8011144:	dd2a      	ble.n	801119c <__ieee754_rem_pio2+0x2bc>
 8011146:	a328      	add	r3, pc, #160	; (adr r3, 80111e8 <__ieee754_rem_pio2+0x308>)
 8011148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801114c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011150:	f7ef f9fe 	bl	8000550 <__aeabi_dmul>
 8011154:	4680      	mov	r8, r0
 8011156:	4689      	mov	r9, r1
 8011158:	4602      	mov	r2, r0
 801115a:	460b      	mov	r3, r1
 801115c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011160:	f7ef f842 	bl	80001e8 <__aeabi_dsub>
 8011164:	4602      	mov	r2, r0
 8011166:	460b      	mov	r3, r1
 8011168:	4606      	mov	r6, r0
 801116a:	460f      	mov	r7, r1
 801116c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011170:	f7ef f83a 	bl	80001e8 <__aeabi_dsub>
 8011174:	4642      	mov	r2, r8
 8011176:	464b      	mov	r3, r9
 8011178:	f7ef f836 	bl	80001e8 <__aeabi_dsub>
 801117c:	a31c      	add	r3, pc, #112	; (adr r3, 80111f0 <__ieee754_rem_pio2+0x310>)
 801117e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011182:	4680      	mov	r8, r0
 8011184:	4689      	mov	r9, r1
 8011186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801118a:	f7ef f9e1 	bl	8000550 <__aeabi_dmul>
 801118e:	4642      	mov	r2, r8
 8011190:	464b      	mov	r3, r9
 8011192:	f7ef f829 	bl	80001e8 <__aeabi_dsub>
 8011196:	4680      	mov	r8, r0
 8011198:	4689      	mov	r9, r1
 801119a:	e75e      	b.n	801105a <__ieee754_rem_pio2+0x17a>
 801119c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 80111a0:	e763      	b.n	801106a <__ieee754_rem_pio2+0x18a>
 80111a2:	4a1b      	ldr	r2, [pc, #108]	; (8011210 <__ieee754_rem_pio2+0x330>)
 80111a4:	4592      	cmp	sl, r2
 80111a6:	dd35      	ble.n	8011214 <__ieee754_rem_pio2+0x334>
 80111a8:	4602      	mov	r2, r0
 80111aa:	460b      	mov	r3, r1
 80111ac:	f7ef f81c 	bl	80001e8 <__aeabi_dsub>
 80111b0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80111b4:	e9c4 0100 	strd	r0, r1, [r4]
 80111b8:	e6a2      	b.n	8010f00 <__ieee754_rem_pio2+0x20>
 80111ba:	bf00      	nop
 80111bc:	f3af 8000 	nop.w
 80111c0:	54400000 	.word	0x54400000
 80111c4:	3ff921fb 	.word	0x3ff921fb
 80111c8:	1a626331 	.word	0x1a626331
 80111cc:	3dd0b461 	.word	0x3dd0b461
 80111d0:	1a600000 	.word	0x1a600000
 80111d4:	3dd0b461 	.word	0x3dd0b461
 80111d8:	2e037073 	.word	0x2e037073
 80111dc:	3ba3198a 	.word	0x3ba3198a
 80111e0:	6dc9c883 	.word	0x6dc9c883
 80111e4:	3fe45f30 	.word	0x3fe45f30
 80111e8:	2e000000 	.word	0x2e000000
 80111ec:	3ba3198a 	.word	0x3ba3198a
 80111f0:	252049c1 	.word	0x252049c1
 80111f4:	397b839a 	.word	0x397b839a
 80111f8:	3fe921fb 	.word	0x3fe921fb
 80111fc:	4002d97b 	.word	0x4002d97b
 8011200:	3ff921fb 	.word	0x3ff921fb
 8011204:	413921fb 	.word	0x413921fb
 8011208:	3fe00000 	.word	0x3fe00000
 801120c:	08013d20 	.word	0x08013d20
 8011210:	7fefffff 	.word	0x7fefffff
 8011214:	ea4f 552a 	mov.w	r5, sl, asr #20
 8011218:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801121c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8011220:	460f      	mov	r7, r1
 8011222:	4606      	mov	r6, r0
 8011224:	f7ef fc44 	bl	8000ab0 <__aeabi_d2iz>
 8011228:	f7ef f92c 	bl	8000484 <__aeabi_i2d>
 801122c:	4602      	mov	r2, r0
 801122e:	460b      	mov	r3, r1
 8011230:	4630      	mov	r0, r6
 8011232:	4639      	mov	r1, r7
 8011234:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011238:	f7ee ffd6 	bl	80001e8 <__aeabi_dsub>
 801123c:	2200      	movs	r2, #0
 801123e:	4b20      	ldr	r3, [pc, #128]	; (80112c0 <__ieee754_rem_pio2+0x3e0>)
 8011240:	f7ef f986 	bl	8000550 <__aeabi_dmul>
 8011244:	460f      	mov	r7, r1
 8011246:	4606      	mov	r6, r0
 8011248:	f7ef fc32 	bl	8000ab0 <__aeabi_d2iz>
 801124c:	f7ef f91a 	bl	8000484 <__aeabi_i2d>
 8011250:	4602      	mov	r2, r0
 8011252:	460b      	mov	r3, r1
 8011254:	4630      	mov	r0, r6
 8011256:	4639      	mov	r1, r7
 8011258:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801125c:	f7ee ffc4 	bl	80001e8 <__aeabi_dsub>
 8011260:	2200      	movs	r2, #0
 8011262:	4b17      	ldr	r3, [pc, #92]	; (80112c0 <__ieee754_rem_pio2+0x3e0>)
 8011264:	f7ef f974 	bl	8000550 <__aeabi_dmul>
 8011268:	f04f 0803 	mov.w	r8, #3
 801126c:	2600      	movs	r6, #0
 801126e:	2700      	movs	r7, #0
 8011270:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011274:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011278:	4632      	mov	r2, r6
 801127a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801127e:	463b      	mov	r3, r7
 8011280:	f108 3aff 	add.w	sl, r8, #4294967295
 8011284:	f7ef fbcc 	bl	8000a20 <__aeabi_dcmpeq>
 8011288:	b9b8      	cbnz	r0, 80112ba <__ieee754_rem_pio2+0x3da>
 801128a:	4b0e      	ldr	r3, [pc, #56]	; (80112c4 <__ieee754_rem_pio2+0x3e4>)
 801128c:	462a      	mov	r2, r5
 801128e:	9301      	str	r3, [sp, #4]
 8011290:	2302      	movs	r3, #2
 8011292:	4621      	mov	r1, r4
 8011294:	9300      	str	r3, [sp, #0]
 8011296:	a806      	add	r0, sp, #24
 8011298:	4643      	mov	r3, r8
 801129a:	f000 f99f 	bl	80115dc <__kernel_rem_pio2>
 801129e:	f1bb 0f00 	cmp.w	fp, #0
 80112a2:	4605      	mov	r5, r0
 80112a4:	f6bf ae52 	bge.w	8010f4c <__ieee754_rem_pio2+0x6c>
 80112a8:	6863      	ldr	r3, [r4, #4]
 80112aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80112ae:	6063      	str	r3, [r4, #4]
 80112b0:	68e3      	ldr	r3, [r4, #12]
 80112b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80112b6:	60e3      	str	r3, [r4, #12]
 80112b8:	e6f6      	b.n	80110a8 <__ieee754_rem_pio2+0x1c8>
 80112ba:	46d0      	mov	r8, sl
 80112bc:	e7dc      	b.n	8011278 <__ieee754_rem_pio2+0x398>
 80112be:	bf00      	nop
 80112c0:	41700000 	.word	0x41700000
 80112c4:	08013da0 	.word	0x08013da0

080112c8 <__ieee754_sqrt>:
 80112c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112cc:	f8df e14c 	ldr.w	lr, [pc, #332]	; 801141c <__ieee754_sqrt+0x154>
 80112d0:	4606      	mov	r6, r0
 80112d2:	ea3e 0e01 	bics.w	lr, lr, r1
 80112d6:	460d      	mov	r5, r1
 80112d8:	4607      	mov	r7, r0
 80112da:	460a      	mov	r2, r1
 80112dc:	460c      	mov	r4, r1
 80112de:	4603      	mov	r3, r0
 80112e0:	d10f      	bne.n	8011302 <__ieee754_sqrt+0x3a>
 80112e2:	4602      	mov	r2, r0
 80112e4:	460b      	mov	r3, r1
 80112e6:	f7ef f933 	bl	8000550 <__aeabi_dmul>
 80112ea:	4602      	mov	r2, r0
 80112ec:	460b      	mov	r3, r1
 80112ee:	4630      	mov	r0, r6
 80112f0:	4629      	mov	r1, r5
 80112f2:	f7ee ff7b 	bl	80001ec <__adddf3>
 80112f6:	4606      	mov	r6, r0
 80112f8:	460d      	mov	r5, r1
 80112fa:	4630      	mov	r0, r6
 80112fc:	4629      	mov	r1, r5
 80112fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011302:	2900      	cmp	r1, #0
 8011304:	dc0e      	bgt.n	8011324 <__ieee754_sqrt+0x5c>
 8011306:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 801130a:	ea5e 0707 	orrs.w	r7, lr, r7
 801130e:	d0f4      	beq.n	80112fa <__ieee754_sqrt+0x32>
 8011310:	b141      	cbz	r1, 8011324 <__ieee754_sqrt+0x5c>
 8011312:	4602      	mov	r2, r0
 8011314:	460b      	mov	r3, r1
 8011316:	f7ee ff67 	bl	80001e8 <__aeabi_dsub>
 801131a:	4602      	mov	r2, r0
 801131c:	460b      	mov	r3, r1
 801131e:	f7ef fa41 	bl	80007a4 <__aeabi_ddiv>
 8011322:	e7e8      	b.n	80112f6 <__ieee754_sqrt+0x2e>
 8011324:	1512      	asrs	r2, r2, #20
 8011326:	d10c      	bne.n	8011342 <__ieee754_sqrt+0x7a>
 8011328:	2c00      	cmp	r4, #0
 801132a:	d06e      	beq.n	801140a <__ieee754_sqrt+0x142>
 801132c:	2100      	movs	r1, #0
 801132e:	02e6      	lsls	r6, r4, #11
 8011330:	d56f      	bpl.n	8011412 <__ieee754_sqrt+0x14a>
 8011332:	1e48      	subs	r0, r1, #1
 8011334:	1a12      	subs	r2, r2, r0
 8011336:	f1c1 0020 	rsb	r0, r1, #32
 801133a:	fa23 f000 	lsr.w	r0, r3, r0
 801133e:	4304      	orrs	r4, r0
 8011340:	408b      	lsls	r3, r1
 8011342:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011346:	07d5      	lsls	r5, r2, #31
 8011348:	f04f 0500 	mov.w	r5, #0
 801134c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011350:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8011354:	bf42      	ittt	mi
 8011356:	0064      	lslmi	r4, r4, #1
 8011358:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 801135c:	005b      	lslmi	r3, r3, #1
 801135e:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8011362:	1050      	asrs	r0, r2, #1
 8011364:	4421      	add	r1, r4
 8011366:	2216      	movs	r2, #22
 8011368:	462c      	mov	r4, r5
 801136a:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 801136e:	005b      	lsls	r3, r3, #1
 8011370:	19a7      	adds	r7, r4, r6
 8011372:	428f      	cmp	r7, r1
 8011374:	bfde      	ittt	le
 8011376:	1bc9      	suble	r1, r1, r7
 8011378:	19bc      	addle	r4, r7, r6
 801137a:	19ad      	addle	r5, r5, r6
 801137c:	0049      	lsls	r1, r1, #1
 801137e:	3a01      	subs	r2, #1
 8011380:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8011384:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011388:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801138c:	d1f0      	bne.n	8011370 <__ieee754_sqrt+0xa8>
 801138e:	f04f 0e20 	mov.w	lr, #32
 8011392:	4694      	mov	ip, r2
 8011394:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011398:	42a1      	cmp	r1, r4
 801139a:	eb06 070c 	add.w	r7, r6, ip
 801139e:	dc02      	bgt.n	80113a6 <__ieee754_sqrt+0xde>
 80113a0:	d112      	bne.n	80113c8 <__ieee754_sqrt+0x100>
 80113a2:	429f      	cmp	r7, r3
 80113a4:	d810      	bhi.n	80113c8 <__ieee754_sqrt+0x100>
 80113a6:	2f00      	cmp	r7, #0
 80113a8:	eb07 0c06 	add.w	ip, r7, r6
 80113ac:	da34      	bge.n	8011418 <__ieee754_sqrt+0x150>
 80113ae:	f1bc 0f00 	cmp.w	ip, #0
 80113b2:	db31      	blt.n	8011418 <__ieee754_sqrt+0x150>
 80113b4:	f104 0801 	add.w	r8, r4, #1
 80113b8:	1b09      	subs	r1, r1, r4
 80113ba:	4644      	mov	r4, r8
 80113bc:	429f      	cmp	r7, r3
 80113be:	bf88      	it	hi
 80113c0:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80113c4:	1bdb      	subs	r3, r3, r7
 80113c6:	4432      	add	r2, r6
 80113c8:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 80113cc:	f1be 0e01 	subs.w	lr, lr, #1
 80113d0:	4439      	add	r1, r7
 80113d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80113d6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80113da:	d1dd      	bne.n	8011398 <__ieee754_sqrt+0xd0>
 80113dc:	430b      	orrs	r3, r1
 80113de:	d006      	beq.n	80113ee <__ieee754_sqrt+0x126>
 80113e0:	1c54      	adds	r4, r2, #1
 80113e2:	bf0b      	itete	eq
 80113e4:	4672      	moveq	r2, lr
 80113e6:	3201      	addne	r2, #1
 80113e8:	3501      	addeq	r5, #1
 80113ea:	f022 0201 	bicne.w	r2, r2, #1
 80113ee:	106b      	asrs	r3, r5, #1
 80113f0:	0852      	lsrs	r2, r2, #1
 80113f2:	07e9      	lsls	r1, r5, #31
 80113f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80113f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80113fc:	bf48      	it	mi
 80113fe:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011402:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8011406:	4616      	mov	r6, r2
 8011408:	e777      	b.n	80112fa <__ieee754_sqrt+0x32>
 801140a:	0adc      	lsrs	r4, r3, #11
 801140c:	3a15      	subs	r2, #21
 801140e:	055b      	lsls	r3, r3, #21
 8011410:	e78a      	b.n	8011328 <__ieee754_sqrt+0x60>
 8011412:	0064      	lsls	r4, r4, #1
 8011414:	3101      	adds	r1, #1
 8011416:	e78a      	b.n	801132e <__ieee754_sqrt+0x66>
 8011418:	46a0      	mov	r8, r4
 801141a:	e7cd      	b.n	80113b8 <__ieee754_sqrt+0xf0>
 801141c:	7ff00000 	.word	0x7ff00000

08011420 <__kernel_cos>:
 8011420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011424:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8011428:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 801142c:	b085      	sub	sp, #20
 801142e:	4605      	mov	r5, r0
 8011430:	460c      	mov	r4, r1
 8011432:	4692      	mov	sl, r2
 8011434:	469b      	mov	fp, r3
 8011436:	da04      	bge.n	8011442 <__kernel_cos+0x22>
 8011438:	f7ef fb3a 	bl	8000ab0 <__aeabi_d2iz>
 801143c:	2800      	cmp	r0, #0
 801143e:	f000 80a8 	beq.w	8011592 <__kernel_cos+0x172>
 8011442:	462a      	mov	r2, r5
 8011444:	4623      	mov	r3, r4
 8011446:	4628      	mov	r0, r5
 8011448:	4621      	mov	r1, r4
 801144a:	f7ef f881 	bl	8000550 <__aeabi_dmul>
 801144e:	a352      	add	r3, pc, #328	; (adr r3, 8011598 <__kernel_cos+0x178>)
 8011450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011454:	4680      	mov	r8, r0
 8011456:	4689      	mov	r9, r1
 8011458:	f7ef f87a 	bl	8000550 <__aeabi_dmul>
 801145c:	a350      	add	r3, pc, #320	; (adr r3, 80115a0 <__kernel_cos+0x180>)
 801145e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011462:	f7ee fec3 	bl	80001ec <__adddf3>
 8011466:	4642      	mov	r2, r8
 8011468:	464b      	mov	r3, r9
 801146a:	f7ef f871 	bl	8000550 <__aeabi_dmul>
 801146e:	a34e      	add	r3, pc, #312	; (adr r3, 80115a8 <__kernel_cos+0x188>)
 8011470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011474:	f7ee feb8 	bl	80001e8 <__aeabi_dsub>
 8011478:	4642      	mov	r2, r8
 801147a:	464b      	mov	r3, r9
 801147c:	f7ef f868 	bl	8000550 <__aeabi_dmul>
 8011480:	a34b      	add	r3, pc, #300	; (adr r3, 80115b0 <__kernel_cos+0x190>)
 8011482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011486:	f7ee feb1 	bl	80001ec <__adddf3>
 801148a:	4642      	mov	r2, r8
 801148c:	464b      	mov	r3, r9
 801148e:	f7ef f85f 	bl	8000550 <__aeabi_dmul>
 8011492:	a349      	add	r3, pc, #292	; (adr r3, 80115b8 <__kernel_cos+0x198>)
 8011494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011498:	f7ee fea6 	bl	80001e8 <__aeabi_dsub>
 801149c:	4642      	mov	r2, r8
 801149e:	464b      	mov	r3, r9
 80114a0:	f7ef f856 	bl	8000550 <__aeabi_dmul>
 80114a4:	a346      	add	r3, pc, #280	; (adr r3, 80115c0 <__kernel_cos+0x1a0>)
 80114a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114aa:	f7ee fe9f 	bl	80001ec <__adddf3>
 80114ae:	464b      	mov	r3, r9
 80114b0:	4642      	mov	r2, r8
 80114b2:	f7ef f84d 	bl	8000550 <__aeabi_dmul>
 80114b6:	4b44      	ldr	r3, [pc, #272]	; (80115c8 <__kernel_cos+0x1a8>)
 80114b8:	e9cd 0100 	strd	r0, r1, [sp]
 80114bc:	429f      	cmp	r7, r3
 80114be:	dc2a      	bgt.n	8011516 <__kernel_cos+0xf6>
 80114c0:	2200      	movs	r2, #0
 80114c2:	4b42      	ldr	r3, [pc, #264]	; (80115cc <__kernel_cos+0x1ac>)
 80114c4:	4640      	mov	r0, r8
 80114c6:	4649      	mov	r1, r9
 80114c8:	f7ef f842 	bl	8000550 <__aeabi_dmul>
 80114cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80114d0:	4606      	mov	r6, r0
 80114d2:	460f      	mov	r7, r1
 80114d4:	4640      	mov	r0, r8
 80114d6:	4649      	mov	r1, r9
 80114d8:	f7ef f83a 	bl	8000550 <__aeabi_dmul>
 80114dc:	4652      	mov	r2, sl
 80114de:	4680      	mov	r8, r0
 80114e0:	4689      	mov	r9, r1
 80114e2:	465b      	mov	r3, fp
 80114e4:	4628      	mov	r0, r5
 80114e6:	4621      	mov	r1, r4
 80114e8:	f7ef f832 	bl	8000550 <__aeabi_dmul>
 80114ec:	4602      	mov	r2, r0
 80114ee:	460b      	mov	r3, r1
 80114f0:	4640      	mov	r0, r8
 80114f2:	4649      	mov	r1, r9
 80114f4:	f7ee fe78 	bl	80001e8 <__aeabi_dsub>
 80114f8:	4602      	mov	r2, r0
 80114fa:	460b      	mov	r3, r1
 80114fc:	4630      	mov	r0, r6
 80114fe:	4639      	mov	r1, r7
 8011500:	f7ee fe72 	bl	80001e8 <__aeabi_dsub>
 8011504:	4602      	mov	r2, r0
 8011506:	2000      	movs	r0, #0
 8011508:	460b      	mov	r3, r1
 801150a:	4931      	ldr	r1, [pc, #196]	; (80115d0 <__kernel_cos+0x1b0>)
 801150c:	f7ee fe6c 	bl	80001e8 <__aeabi_dsub>
 8011510:	b005      	add	sp, #20
 8011512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011516:	4b2f      	ldr	r3, [pc, #188]	; (80115d4 <__kernel_cos+0x1b4>)
 8011518:	2000      	movs	r0, #0
 801151a:	429f      	cmp	r7, r3
 801151c:	bfdf      	itttt	le
 801151e:	2200      	movle	r2, #0
 8011520:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8011524:	4616      	movle	r6, r2
 8011526:	461f      	movle	r7, r3
 8011528:	bfc4      	itt	gt
 801152a:	2600      	movgt	r6, #0
 801152c:	4f2a      	ldrgt	r7, [pc, #168]	; (80115d8 <__kernel_cos+0x1b8>)
 801152e:	4632      	mov	r2, r6
 8011530:	463b      	mov	r3, r7
 8011532:	4927      	ldr	r1, [pc, #156]	; (80115d0 <__kernel_cos+0x1b0>)
 8011534:	f7ee fe58 	bl	80001e8 <__aeabi_dsub>
 8011538:	2200      	movs	r2, #0
 801153a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801153e:	4b23      	ldr	r3, [pc, #140]	; (80115cc <__kernel_cos+0x1ac>)
 8011540:	4640      	mov	r0, r8
 8011542:	4649      	mov	r1, r9
 8011544:	f7ef f804 	bl	8000550 <__aeabi_dmul>
 8011548:	4632      	mov	r2, r6
 801154a:	463b      	mov	r3, r7
 801154c:	f7ee fe4c 	bl	80001e8 <__aeabi_dsub>
 8011550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011554:	4606      	mov	r6, r0
 8011556:	460f      	mov	r7, r1
 8011558:	4640      	mov	r0, r8
 801155a:	4649      	mov	r1, r9
 801155c:	f7ee fff8 	bl	8000550 <__aeabi_dmul>
 8011560:	4652      	mov	r2, sl
 8011562:	4680      	mov	r8, r0
 8011564:	4689      	mov	r9, r1
 8011566:	465b      	mov	r3, fp
 8011568:	4628      	mov	r0, r5
 801156a:	4621      	mov	r1, r4
 801156c:	f7ee fff0 	bl	8000550 <__aeabi_dmul>
 8011570:	4602      	mov	r2, r0
 8011572:	460b      	mov	r3, r1
 8011574:	4640      	mov	r0, r8
 8011576:	4649      	mov	r1, r9
 8011578:	f7ee fe36 	bl	80001e8 <__aeabi_dsub>
 801157c:	4602      	mov	r2, r0
 801157e:	460b      	mov	r3, r1
 8011580:	4630      	mov	r0, r6
 8011582:	4639      	mov	r1, r7
 8011584:	f7ee fe30 	bl	80001e8 <__aeabi_dsub>
 8011588:	4602      	mov	r2, r0
 801158a:	460b      	mov	r3, r1
 801158c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011590:	e7bc      	b.n	801150c <__kernel_cos+0xec>
 8011592:	2000      	movs	r0, #0
 8011594:	490e      	ldr	r1, [pc, #56]	; (80115d0 <__kernel_cos+0x1b0>)
 8011596:	e7bb      	b.n	8011510 <__kernel_cos+0xf0>
 8011598:	be8838d4 	.word	0xbe8838d4
 801159c:	bda8fae9 	.word	0xbda8fae9
 80115a0:	bdb4b1c4 	.word	0xbdb4b1c4
 80115a4:	3e21ee9e 	.word	0x3e21ee9e
 80115a8:	809c52ad 	.word	0x809c52ad
 80115ac:	3e927e4f 	.word	0x3e927e4f
 80115b0:	19cb1590 	.word	0x19cb1590
 80115b4:	3efa01a0 	.word	0x3efa01a0
 80115b8:	16c15177 	.word	0x16c15177
 80115bc:	3f56c16c 	.word	0x3f56c16c
 80115c0:	5555554c 	.word	0x5555554c
 80115c4:	3fa55555 	.word	0x3fa55555
 80115c8:	3fd33332 	.word	0x3fd33332
 80115cc:	3fe00000 	.word	0x3fe00000
 80115d0:	3ff00000 	.word	0x3ff00000
 80115d4:	3fe90000 	.word	0x3fe90000
 80115d8:	3fd20000 	.word	0x3fd20000

080115dc <__kernel_rem_pio2>:
 80115dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115e0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80115e4:	9306      	str	r3, [sp, #24]
 80115e6:	9101      	str	r1, [sp, #4]
 80115e8:	4bc0      	ldr	r3, [pc, #768]	; (80118ec <__kernel_rem_pio2+0x310>)
 80115ea:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80115ec:	1ed4      	subs	r4, r2, #3
 80115ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80115f2:	2500      	movs	r5, #0
 80115f4:	9302      	str	r3, [sp, #8]
 80115f6:	9b06      	ldr	r3, [sp, #24]
 80115f8:	900a      	str	r0, [sp, #40]	; 0x28
 80115fa:	3b01      	subs	r3, #1
 80115fc:	9308      	str	r3, [sp, #32]
 80115fe:	2318      	movs	r3, #24
 8011600:	fb94 f4f3 	sdiv	r4, r4, r3
 8011604:	f06f 0317 	mvn.w	r3, #23
 8011608:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801160c:	fb04 3303 	mla	r3, r4, r3, r3
 8011610:	eb03 0a02 	add.w	sl, r3, r2
 8011614:	9a08      	ldr	r2, [sp, #32]
 8011616:	9b02      	ldr	r3, [sp, #8]
 8011618:	1aa7      	subs	r7, r4, r2
 801161a:	eb03 0802 	add.w	r8, r3, r2
 801161e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8011620:	2200      	movs	r2, #0
 8011622:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011626:	2300      	movs	r3, #0
 8011628:	ae20      	add	r6, sp, #128	; 0x80
 801162a:	4545      	cmp	r5, r8
 801162c:	dd14      	ble.n	8011658 <__kernel_rem_pio2+0x7c>
 801162e:	2600      	movs	r6, #0
 8011630:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8011634:	9b02      	ldr	r3, [sp, #8]
 8011636:	429e      	cmp	r6, r3
 8011638:	dc39      	bgt.n	80116ae <__kernel_rem_pio2+0xd2>
 801163a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801163c:	f04f 0800 	mov.w	r8, #0
 8011640:	3b08      	subs	r3, #8
 8011642:	9304      	str	r3, [sp, #16]
 8011644:	9b06      	ldr	r3, [sp, #24]
 8011646:	f04f 0900 	mov.w	r9, #0
 801164a:	199d      	adds	r5, r3, r6
 801164c:	ab22      	add	r3, sp, #136	; 0x88
 801164e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011652:	9309      	str	r3, [sp, #36]	; 0x24
 8011654:	2700      	movs	r7, #0
 8011656:	e023      	b.n	80116a0 <__kernel_rem_pio2+0xc4>
 8011658:	42ef      	cmn	r7, r5
 801165a:	d40b      	bmi.n	8011674 <__kernel_rem_pio2+0x98>
 801165c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011660:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011664:	f7ee ff0e 	bl	8000484 <__aeabi_i2d>
 8011668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801166c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8011670:	3501      	adds	r5, #1
 8011672:	e7da      	b.n	801162a <__kernel_rem_pio2+0x4e>
 8011674:	4610      	mov	r0, r2
 8011676:	4619      	mov	r1, r3
 8011678:	e7f8      	b.n	801166c <__kernel_rem_pio2+0x90>
 801167a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801167c:	9d04      	ldr	r5, [sp, #16]
 801167e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011682:	9109      	str	r1, [sp, #36]	; 0x24
 8011684:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8011688:	9504      	str	r5, [sp, #16]
 801168a:	f7ee ff61 	bl	8000550 <__aeabi_dmul>
 801168e:	4602      	mov	r2, r0
 8011690:	460b      	mov	r3, r1
 8011692:	4640      	mov	r0, r8
 8011694:	4649      	mov	r1, r9
 8011696:	f7ee fda9 	bl	80001ec <__adddf3>
 801169a:	4680      	mov	r8, r0
 801169c:	4689      	mov	r9, r1
 801169e:	3701      	adds	r7, #1
 80116a0:	9b08      	ldr	r3, [sp, #32]
 80116a2:	429f      	cmp	r7, r3
 80116a4:	dde9      	ble.n	801167a <__kernel_rem_pio2+0x9e>
 80116a6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80116aa:	3601      	adds	r6, #1
 80116ac:	e7c2      	b.n	8011634 <__kernel_rem_pio2+0x58>
 80116ae:	9b02      	ldr	r3, [sp, #8]
 80116b0:	aa0e      	add	r2, sp, #56	; 0x38
 80116b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116b6:	930d      	str	r3, [sp, #52]	; 0x34
 80116b8:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80116ba:	9f02      	ldr	r7, [sp, #8]
 80116bc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80116c0:	930c      	str	r3, [sp, #48]	; 0x30
 80116c2:	2600      	movs	r6, #0
 80116c4:	ab9a      	add	r3, sp, #616	; 0x268
 80116c6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 80116ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80116ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 80116d2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80116d6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80116da:	9309      	str	r3, [sp, #36]	; 0x24
 80116dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80116de:	ab9a      	add	r3, sp, #616	; 0x268
 80116e0:	4413      	add	r3, r2
 80116e2:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 80116e6:	1bbb      	subs	r3, r7, r6
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	dc70      	bgt.n	80117ce <__kernel_rem_pio2+0x1f2>
 80116ec:	4652      	mov	r2, sl
 80116ee:	4640      	mov	r0, r8
 80116f0:	4649      	mov	r1, r9
 80116f2:	f000 fd19 	bl	8012128 <scalbn>
 80116f6:	2200      	movs	r2, #0
 80116f8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80116fc:	4604      	mov	r4, r0
 80116fe:	460d      	mov	r5, r1
 8011700:	f7ee ff26 	bl	8000550 <__aeabi_dmul>
 8011704:	f7ff f940 	bl	8010988 <floor>
 8011708:	2200      	movs	r2, #0
 801170a:	4b79      	ldr	r3, [pc, #484]	; (80118f0 <__kernel_rem_pio2+0x314>)
 801170c:	f7ee ff20 	bl	8000550 <__aeabi_dmul>
 8011710:	4602      	mov	r2, r0
 8011712:	460b      	mov	r3, r1
 8011714:	4620      	mov	r0, r4
 8011716:	4629      	mov	r1, r5
 8011718:	f7ee fd66 	bl	80001e8 <__aeabi_dsub>
 801171c:	460d      	mov	r5, r1
 801171e:	4604      	mov	r4, r0
 8011720:	f7ef f9c6 	bl	8000ab0 <__aeabi_d2iz>
 8011724:	9004      	str	r0, [sp, #16]
 8011726:	f7ee fead 	bl	8000484 <__aeabi_i2d>
 801172a:	4602      	mov	r2, r0
 801172c:	460b      	mov	r3, r1
 801172e:	4620      	mov	r0, r4
 8011730:	4629      	mov	r1, r5
 8011732:	f7ee fd59 	bl	80001e8 <__aeabi_dsub>
 8011736:	f1ba 0f00 	cmp.w	sl, #0
 801173a:	4680      	mov	r8, r0
 801173c:	4689      	mov	r9, r1
 801173e:	dd6b      	ble.n	8011818 <__kernel_rem_pio2+0x23c>
 8011740:	1e7a      	subs	r2, r7, #1
 8011742:	ab0e      	add	r3, sp, #56	; 0x38
 8011744:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011748:	f1ca 0118 	rsb	r1, sl, #24
 801174c:	9c04      	ldr	r4, [sp, #16]
 801174e:	fa40 f301 	asr.w	r3, r0, r1
 8011752:	441c      	add	r4, r3
 8011754:	408b      	lsls	r3, r1
 8011756:	1ac0      	subs	r0, r0, r3
 8011758:	ab0e      	add	r3, sp, #56	; 0x38
 801175a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801175e:	f1ca 0317 	rsb	r3, sl, #23
 8011762:	9404      	str	r4, [sp, #16]
 8011764:	fa40 fb03 	asr.w	fp, r0, r3
 8011768:	f1bb 0f00 	cmp.w	fp, #0
 801176c:	dd62      	ble.n	8011834 <__kernel_rem_pio2+0x258>
 801176e:	2200      	movs	r2, #0
 8011770:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011774:	4614      	mov	r4, r2
 8011776:	9b04      	ldr	r3, [sp, #16]
 8011778:	3301      	adds	r3, #1
 801177a:	9304      	str	r3, [sp, #16]
 801177c:	4297      	cmp	r7, r2
 801177e:	f300 8088 	bgt.w	8011892 <__kernel_rem_pio2+0x2b6>
 8011782:	f1ba 0f00 	cmp.w	sl, #0
 8011786:	dd07      	ble.n	8011798 <__kernel_rem_pio2+0x1bc>
 8011788:	f1ba 0f01 	cmp.w	sl, #1
 801178c:	f000 8095 	beq.w	80118ba <__kernel_rem_pio2+0x2de>
 8011790:	f1ba 0f02 	cmp.w	sl, #2
 8011794:	f000 809b 	beq.w	80118ce <__kernel_rem_pio2+0x2f2>
 8011798:	f1bb 0f02 	cmp.w	fp, #2
 801179c:	d14a      	bne.n	8011834 <__kernel_rem_pio2+0x258>
 801179e:	4642      	mov	r2, r8
 80117a0:	464b      	mov	r3, r9
 80117a2:	2000      	movs	r0, #0
 80117a4:	4953      	ldr	r1, [pc, #332]	; (80118f4 <__kernel_rem_pio2+0x318>)
 80117a6:	f7ee fd1f 	bl	80001e8 <__aeabi_dsub>
 80117aa:	4680      	mov	r8, r0
 80117ac:	4689      	mov	r9, r1
 80117ae:	2c00      	cmp	r4, #0
 80117b0:	d040      	beq.n	8011834 <__kernel_rem_pio2+0x258>
 80117b2:	4652      	mov	r2, sl
 80117b4:	2000      	movs	r0, #0
 80117b6:	494f      	ldr	r1, [pc, #316]	; (80118f4 <__kernel_rem_pio2+0x318>)
 80117b8:	f000 fcb6 	bl	8012128 <scalbn>
 80117bc:	4602      	mov	r2, r0
 80117be:	460b      	mov	r3, r1
 80117c0:	4640      	mov	r0, r8
 80117c2:	4649      	mov	r1, r9
 80117c4:	f7ee fd10 	bl	80001e8 <__aeabi_dsub>
 80117c8:	4680      	mov	r8, r0
 80117ca:	4689      	mov	r9, r1
 80117cc:	e032      	b.n	8011834 <__kernel_rem_pio2+0x258>
 80117ce:	2200      	movs	r2, #0
 80117d0:	4b49      	ldr	r3, [pc, #292]	; (80118f8 <__kernel_rem_pio2+0x31c>)
 80117d2:	4640      	mov	r0, r8
 80117d4:	4649      	mov	r1, r9
 80117d6:	f7ee febb 	bl	8000550 <__aeabi_dmul>
 80117da:	f7ef f969 	bl	8000ab0 <__aeabi_d2iz>
 80117de:	f7ee fe51 	bl	8000484 <__aeabi_i2d>
 80117e2:	2200      	movs	r2, #0
 80117e4:	4b45      	ldr	r3, [pc, #276]	; (80118fc <__kernel_rem_pio2+0x320>)
 80117e6:	4604      	mov	r4, r0
 80117e8:	460d      	mov	r5, r1
 80117ea:	f7ee feb1 	bl	8000550 <__aeabi_dmul>
 80117ee:	4602      	mov	r2, r0
 80117f0:	460b      	mov	r3, r1
 80117f2:	4640      	mov	r0, r8
 80117f4:	4649      	mov	r1, r9
 80117f6:	f7ee fcf7 	bl	80001e8 <__aeabi_dsub>
 80117fa:	f7ef f959 	bl	8000ab0 <__aeabi_d2iz>
 80117fe:	ab0e      	add	r3, sp, #56	; 0x38
 8011800:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8011804:	4629      	mov	r1, r5
 8011806:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801180a:	4620      	mov	r0, r4
 801180c:	f7ee fcee 	bl	80001ec <__adddf3>
 8011810:	3601      	adds	r6, #1
 8011812:	4680      	mov	r8, r0
 8011814:	4689      	mov	r9, r1
 8011816:	e766      	b.n	80116e6 <__kernel_rem_pio2+0x10a>
 8011818:	d106      	bne.n	8011828 <__kernel_rem_pio2+0x24c>
 801181a:	1e7b      	subs	r3, r7, #1
 801181c:	aa0e      	add	r2, sp, #56	; 0x38
 801181e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011822:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8011826:	e79f      	b.n	8011768 <__kernel_rem_pio2+0x18c>
 8011828:	2200      	movs	r2, #0
 801182a:	4b35      	ldr	r3, [pc, #212]	; (8011900 <__kernel_rem_pio2+0x324>)
 801182c:	f7ef f916 	bl	8000a5c <__aeabi_dcmpge>
 8011830:	bb60      	cbnz	r0, 801188c <__kernel_rem_pio2+0x2b0>
 8011832:	4683      	mov	fp, r0
 8011834:	2200      	movs	r2, #0
 8011836:	2300      	movs	r3, #0
 8011838:	4640      	mov	r0, r8
 801183a:	4649      	mov	r1, r9
 801183c:	f7ef f8f0 	bl	8000a20 <__aeabi_dcmpeq>
 8011840:	2800      	cmp	r0, #0
 8011842:	f000 80c4 	beq.w	80119ce <__kernel_rem_pio2+0x3f2>
 8011846:	1e7c      	subs	r4, r7, #1
 8011848:	4623      	mov	r3, r4
 801184a:	2200      	movs	r2, #0
 801184c:	9902      	ldr	r1, [sp, #8]
 801184e:	428b      	cmp	r3, r1
 8011850:	da44      	bge.n	80118dc <__kernel_rem_pio2+0x300>
 8011852:	2a00      	cmp	r2, #0
 8011854:	f040 8088 	bne.w	8011968 <__kernel_rem_pio2+0x38c>
 8011858:	2401      	movs	r4, #1
 801185a:	f06f 0203 	mvn.w	r2, #3
 801185e:	fb02 f304 	mul.w	r3, r2, r4
 8011862:	990d      	ldr	r1, [sp, #52]	; 0x34
 8011864:	58cb      	ldr	r3, [r1, r3]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d03e      	beq.n	80118e8 <__kernel_rem_pio2+0x30c>
 801186a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801186c:	aa9a      	add	r2, sp, #616	; 0x268
 801186e:	4413      	add	r3, r2
 8011870:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8011874:	9b06      	ldr	r3, [sp, #24]
 8011876:	1c7e      	adds	r6, r7, #1
 8011878:	19dd      	adds	r5, r3, r7
 801187a:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 801187e:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8011882:	443c      	add	r4, r7
 8011884:	42a6      	cmp	r6, r4
 8011886:	dd3d      	ble.n	8011904 <__kernel_rem_pio2+0x328>
 8011888:	4627      	mov	r7, r4
 801188a:	e71a      	b.n	80116c2 <__kernel_rem_pio2+0xe6>
 801188c:	f04f 0b02 	mov.w	fp, #2
 8011890:	e76d      	b.n	801176e <__kernel_rem_pio2+0x192>
 8011892:	ab0e      	add	r3, sp, #56	; 0x38
 8011894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011898:	b94c      	cbnz	r4, 80118ae <__kernel_rem_pio2+0x2d2>
 801189a:	b12b      	cbz	r3, 80118a8 <__kernel_rem_pio2+0x2cc>
 801189c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80118a0:	a80e      	add	r0, sp, #56	; 0x38
 80118a2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80118a6:	2301      	movs	r3, #1
 80118a8:	3201      	adds	r2, #1
 80118aa:	461c      	mov	r4, r3
 80118ac:	e766      	b.n	801177c <__kernel_rem_pio2+0x1a0>
 80118ae:	1acb      	subs	r3, r1, r3
 80118b0:	a80e      	add	r0, sp, #56	; 0x38
 80118b2:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80118b6:	4623      	mov	r3, r4
 80118b8:	e7f6      	b.n	80118a8 <__kernel_rem_pio2+0x2cc>
 80118ba:	1e7a      	subs	r2, r7, #1
 80118bc:	ab0e      	add	r3, sp, #56	; 0x38
 80118be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80118c6:	a90e      	add	r1, sp, #56	; 0x38
 80118c8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80118cc:	e764      	b.n	8011798 <__kernel_rem_pio2+0x1bc>
 80118ce:	1e7a      	subs	r2, r7, #1
 80118d0:	ab0e      	add	r3, sp, #56	; 0x38
 80118d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118d6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80118da:	e7f4      	b.n	80118c6 <__kernel_rem_pio2+0x2ea>
 80118dc:	a90e      	add	r1, sp, #56	; 0x38
 80118de:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80118e2:	3b01      	subs	r3, #1
 80118e4:	430a      	orrs	r2, r1
 80118e6:	e7b1      	b.n	801184c <__kernel_rem_pio2+0x270>
 80118e8:	3401      	adds	r4, #1
 80118ea:	e7b8      	b.n	801185e <__kernel_rem_pio2+0x282>
 80118ec:	08013ee8 	.word	0x08013ee8
 80118f0:	40200000 	.word	0x40200000
 80118f4:	3ff00000 	.word	0x3ff00000
 80118f8:	3e700000 	.word	0x3e700000
 80118fc:	41700000 	.word	0x41700000
 8011900:	3fe00000 	.word	0x3fe00000
 8011904:	f105 0308 	add.w	r3, r5, #8
 8011908:	930b      	str	r3, [sp, #44]	; 0x2c
 801190a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801190c:	2700      	movs	r7, #0
 801190e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011912:	f7ee fdb7 	bl	8000484 <__aeabi_i2d>
 8011916:	f04f 0800 	mov.w	r8, #0
 801191a:	f04f 0900 	mov.w	r9, #0
 801191e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011920:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8011924:	3b08      	subs	r3, #8
 8011926:	9304      	str	r3, [sp, #16]
 8011928:	f105 0310 	add.w	r3, r5, #16
 801192c:	9309      	str	r3, [sp, #36]	; 0x24
 801192e:	9b08      	ldr	r3, [sp, #32]
 8011930:	429f      	cmp	r7, r3
 8011932:	dd04      	ble.n	801193e <__kernel_rem_pio2+0x362>
 8011934:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8011938:	3601      	adds	r6, #1
 801193a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801193c:	e7a2      	b.n	8011884 <__kernel_rem_pio2+0x2a8>
 801193e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011940:	9d04      	ldr	r5, [sp, #16]
 8011942:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011946:	9109      	str	r1, [sp, #36]	; 0x24
 8011948:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 801194c:	9504      	str	r5, [sp, #16]
 801194e:	f7ee fdff 	bl	8000550 <__aeabi_dmul>
 8011952:	4602      	mov	r2, r0
 8011954:	460b      	mov	r3, r1
 8011956:	4640      	mov	r0, r8
 8011958:	4649      	mov	r1, r9
 801195a:	f7ee fc47 	bl	80001ec <__adddf3>
 801195e:	3701      	adds	r7, #1
 8011960:	4680      	mov	r8, r0
 8011962:	4689      	mov	r9, r1
 8011964:	e7e3      	b.n	801192e <__kernel_rem_pio2+0x352>
 8011966:	3c01      	subs	r4, #1
 8011968:	ab0e      	add	r3, sp, #56	; 0x38
 801196a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801196e:	f1aa 0a18 	sub.w	sl, sl, #24
 8011972:	2b00      	cmp	r3, #0
 8011974:	d0f7      	beq.n	8011966 <__kernel_rem_pio2+0x38a>
 8011976:	4652      	mov	r2, sl
 8011978:	2000      	movs	r0, #0
 801197a:	49b5      	ldr	r1, [pc, #724]	; (8011c50 <__kernel_rem_pio2+0x674>)
 801197c:	f000 fbd4 	bl	8012128 <scalbn>
 8011980:	4625      	mov	r5, r4
 8011982:	4606      	mov	r6, r0
 8011984:	460f      	mov	r7, r1
 8011986:	f04f 0900 	mov.w	r9, #0
 801198a:	00e3      	lsls	r3, r4, #3
 801198c:	aa9a      	add	r2, sp, #616	; 0x268
 801198e:	eb02 0803 	add.w	r8, r2, r3
 8011992:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 8011c58 <__kernel_rem_pio2+0x67c>
 8011996:	9308      	str	r3, [sp, #32]
 8011998:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 801199c:	2d00      	cmp	r5, #0
 801199e:	da4c      	bge.n	8011a3a <__kernel_rem_pio2+0x45e>
 80119a0:	2500      	movs	r5, #0
 80119a2:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 80119a6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80119aa:	f108 38ff 	add.w	r8, r8, #4294967295
 80119ae:	1b63      	subs	r3, r4, r5
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	db71      	blt.n	8011a98 <__kernel_rem_pio2+0x4bc>
 80119b4:	ab72      	add	r3, sp, #456	; 0x1c8
 80119b6:	eba8 0705 	sub.w	r7, r8, r5
 80119ba:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80119be:	2200      	movs	r2, #0
 80119c0:	2300      	movs	r3, #0
 80119c2:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8011c5c <__kernel_rem_pio2+0x680>
 80119c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80119ca:	2600      	movs	r6, #0
 80119cc:	e059      	b.n	8011a82 <__kernel_rem_pio2+0x4a6>
 80119ce:	f1ca 0200 	rsb	r2, sl, #0
 80119d2:	4640      	mov	r0, r8
 80119d4:	4649      	mov	r1, r9
 80119d6:	f000 fba7 	bl	8012128 <scalbn>
 80119da:	2200      	movs	r2, #0
 80119dc:	4b9d      	ldr	r3, [pc, #628]	; (8011c54 <__kernel_rem_pio2+0x678>)
 80119de:	4604      	mov	r4, r0
 80119e0:	460d      	mov	r5, r1
 80119e2:	f7ef f83b 	bl	8000a5c <__aeabi_dcmpge>
 80119e6:	b1f8      	cbz	r0, 8011a28 <__kernel_rem_pio2+0x44c>
 80119e8:	2200      	movs	r2, #0
 80119ea:	4b9b      	ldr	r3, [pc, #620]	; (8011c58 <__kernel_rem_pio2+0x67c>)
 80119ec:	4620      	mov	r0, r4
 80119ee:	4629      	mov	r1, r5
 80119f0:	f7ee fdae 	bl	8000550 <__aeabi_dmul>
 80119f4:	f7ef f85c 	bl	8000ab0 <__aeabi_d2iz>
 80119f8:	4606      	mov	r6, r0
 80119fa:	f7ee fd43 	bl	8000484 <__aeabi_i2d>
 80119fe:	2200      	movs	r2, #0
 8011a00:	4b94      	ldr	r3, [pc, #592]	; (8011c54 <__kernel_rem_pio2+0x678>)
 8011a02:	f7ee fda5 	bl	8000550 <__aeabi_dmul>
 8011a06:	460b      	mov	r3, r1
 8011a08:	4602      	mov	r2, r0
 8011a0a:	4629      	mov	r1, r5
 8011a0c:	4620      	mov	r0, r4
 8011a0e:	f7ee fbeb 	bl	80001e8 <__aeabi_dsub>
 8011a12:	f7ef f84d 	bl	8000ab0 <__aeabi_d2iz>
 8011a16:	1c7c      	adds	r4, r7, #1
 8011a18:	ab0e      	add	r3, sp, #56	; 0x38
 8011a1a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8011a1e:	f10a 0a18 	add.w	sl, sl, #24
 8011a22:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8011a26:	e7a6      	b.n	8011976 <__kernel_rem_pio2+0x39a>
 8011a28:	4620      	mov	r0, r4
 8011a2a:	4629      	mov	r1, r5
 8011a2c:	f7ef f840 	bl	8000ab0 <__aeabi_d2iz>
 8011a30:	ab0e      	add	r3, sp, #56	; 0x38
 8011a32:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8011a36:	463c      	mov	r4, r7
 8011a38:	e79d      	b.n	8011976 <__kernel_rem_pio2+0x39a>
 8011a3a:	ab0e      	add	r3, sp, #56	; 0x38
 8011a3c:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a40:	f7ee fd20 	bl	8000484 <__aeabi_i2d>
 8011a44:	4632      	mov	r2, r6
 8011a46:	463b      	mov	r3, r7
 8011a48:	f7ee fd82 	bl	8000550 <__aeabi_dmul>
 8011a4c:	464a      	mov	r2, r9
 8011a4e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8011a52:	4653      	mov	r3, sl
 8011a54:	4630      	mov	r0, r6
 8011a56:	4639      	mov	r1, r7
 8011a58:	f7ee fd7a 	bl	8000550 <__aeabi_dmul>
 8011a5c:	3d01      	subs	r5, #1
 8011a5e:	4606      	mov	r6, r0
 8011a60:	460f      	mov	r7, r1
 8011a62:	e79b      	b.n	801199c <__kernel_rem_pio2+0x3c0>
 8011a64:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 8011a68:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8011a6c:	f7ee fd70 	bl	8000550 <__aeabi_dmul>
 8011a70:	4602      	mov	r2, r0
 8011a72:	460b      	mov	r3, r1
 8011a74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011a78:	f7ee fbb8 	bl	80001ec <__adddf3>
 8011a7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011a80:	3601      	adds	r6, #1
 8011a82:	9b02      	ldr	r3, [sp, #8]
 8011a84:	429e      	cmp	r6, r3
 8011a86:	dc01      	bgt.n	8011a8c <__kernel_rem_pio2+0x4b0>
 8011a88:	42ae      	cmp	r6, r5
 8011a8a:	ddeb      	ble.n	8011a64 <__kernel_rem_pio2+0x488>
 8011a8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011a90:	3501      	adds	r5, #1
 8011a92:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 8011a96:	e78a      	b.n	80119ae <__kernel_rem_pio2+0x3d2>
 8011a98:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8011a9a:	2b03      	cmp	r3, #3
 8011a9c:	d86c      	bhi.n	8011b78 <__kernel_rem_pio2+0x59c>
 8011a9e:	e8df f003 	tbb	[pc, r3]
 8011aa2:	2c58      	.short	0x2c58
 8011aa4:	022c      	.short	0x022c
 8011aa6:	9a08      	ldr	r2, [sp, #32]
 8011aa8:	ab4a      	add	r3, sp, #296	; 0x128
 8011aaa:	189d      	adds	r5, r3, r2
 8011aac:	46aa      	mov	sl, r5
 8011aae:	4626      	mov	r6, r4
 8011ab0:	2e00      	cmp	r6, #0
 8011ab2:	f300 8088 	bgt.w	8011bc6 <__kernel_rem_pio2+0x5ea>
 8011ab6:	46a2      	mov	sl, r4
 8011ab8:	f1ba 0f01 	cmp.w	sl, #1
 8011abc:	f300 80a1 	bgt.w	8011c02 <__kernel_rem_pio2+0x626>
 8011ac0:	2700      	movs	r7, #0
 8011ac2:	463e      	mov	r6, r7
 8011ac4:	9d08      	ldr	r5, [sp, #32]
 8011ac6:	ab4a      	add	r3, sp, #296	; 0x128
 8011ac8:	3508      	adds	r5, #8
 8011aca:	441d      	add	r5, r3
 8011acc:	2c01      	cmp	r4, #1
 8011ace:	f300 80b5 	bgt.w	8011c3c <__kernel_rem_pio2+0x660>
 8011ad2:	f1bb 0f00 	cmp.w	fp, #0
 8011ad6:	f040 80c3 	bne.w	8011c60 <__kernel_rem_pio2+0x684>
 8011ada:	9901      	ldr	r1, [sp, #4]
 8011adc:	ab4a      	add	r3, sp, #296	; 0x128
 8011ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae2:	e9c1 2300 	strd	r2, r3, [r1]
 8011ae6:	ab4c      	add	r3, sp, #304	; 0x130
 8011ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aec:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8011af0:	463a      	mov	r2, r7
 8011af2:	4633      	mov	r3, r6
 8011af4:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8011af8:	e03e      	b.n	8011b78 <__kernel_rem_pio2+0x59c>
 8011afa:	f04f 0e00 	mov.w	lr, #0
 8011afe:	4626      	mov	r6, r4
 8011b00:	4677      	mov	r7, lr
 8011b02:	9d08      	ldr	r5, [sp, #32]
 8011b04:	ab4a      	add	r3, sp, #296	; 0x128
 8011b06:	3508      	adds	r5, #8
 8011b08:	441d      	add	r5, r3
 8011b0a:	2e00      	cmp	r6, #0
 8011b0c:	da45      	bge.n	8011b9a <__kernel_rem_pio2+0x5be>
 8011b0e:	f1bb 0f00 	cmp.w	fp, #0
 8011b12:	d04c      	beq.n	8011bae <__kernel_rem_pio2+0x5d2>
 8011b14:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8011b18:	4672      	mov	r2, lr
 8011b1a:	460b      	mov	r3, r1
 8011b1c:	9901      	ldr	r1, [sp, #4]
 8011b1e:	2601      	movs	r6, #1
 8011b20:	e9c1 2300 	strd	r2, r3, [r1]
 8011b24:	a94a      	add	r1, sp, #296	; 0x128
 8011b26:	4672      	mov	r2, lr
 8011b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011b2c:	463b      	mov	r3, r7
 8011b2e:	f7ee fb5b 	bl	80001e8 <__aeabi_dsub>
 8011b32:	4686      	mov	lr, r0
 8011b34:	460f      	mov	r7, r1
 8011b36:	ad4a      	add	r5, sp, #296	; 0x128
 8011b38:	42b4      	cmp	r4, r6
 8011b3a:	da3a      	bge.n	8011bb2 <__kernel_rem_pio2+0x5d6>
 8011b3c:	f1bb 0f00 	cmp.w	fp, #0
 8011b40:	d001      	beq.n	8011b46 <__kernel_rem_pio2+0x56a>
 8011b42:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8011b46:	4672      	mov	r2, lr
 8011b48:	463b      	mov	r3, r7
 8011b4a:	9901      	ldr	r1, [sp, #4]
 8011b4c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8011b50:	e012      	b.n	8011b78 <__kernel_rem_pio2+0x59c>
 8011b52:	2700      	movs	r7, #0
 8011b54:	463d      	mov	r5, r7
 8011b56:	9b08      	ldr	r3, [sp, #32]
 8011b58:	aa9a      	add	r2, sp, #616	; 0x268
 8011b5a:	4413      	add	r3, r2
 8011b5c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8011b60:	2c00      	cmp	r4, #0
 8011b62:	da10      	bge.n	8011b86 <__kernel_rem_pio2+0x5aa>
 8011b64:	f1bb 0f00 	cmp.w	fp, #0
 8011b68:	d001      	beq.n	8011b6e <__kernel_rem_pio2+0x592>
 8011b6a:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8011b6e:	463a      	mov	r2, r7
 8011b70:	462b      	mov	r3, r5
 8011b72:	9901      	ldr	r1, [sp, #4]
 8011b74:	e9c1 2300 	strd	r2, r3, [r1]
 8011b78:	9b04      	ldr	r3, [sp, #16]
 8011b7a:	f003 0007 	and.w	r0, r3, #7
 8011b7e:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8011b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b86:	4638      	mov	r0, r7
 8011b88:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011b8c:	4629      	mov	r1, r5
 8011b8e:	f7ee fb2d 	bl	80001ec <__adddf3>
 8011b92:	3c01      	subs	r4, #1
 8011b94:	4607      	mov	r7, r0
 8011b96:	460d      	mov	r5, r1
 8011b98:	e7e2      	b.n	8011b60 <__kernel_rem_pio2+0x584>
 8011b9a:	4670      	mov	r0, lr
 8011b9c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011ba0:	4639      	mov	r1, r7
 8011ba2:	f7ee fb23 	bl	80001ec <__adddf3>
 8011ba6:	3e01      	subs	r6, #1
 8011ba8:	4686      	mov	lr, r0
 8011baa:	460f      	mov	r7, r1
 8011bac:	e7ad      	b.n	8011b0a <__kernel_rem_pio2+0x52e>
 8011bae:	4639      	mov	r1, r7
 8011bb0:	e7b2      	b.n	8011b18 <__kernel_rem_pio2+0x53c>
 8011bb2:	4670      	mov	r0, lr
 8011bb4:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8011bb8:	4639      	mov	r1, r7
 8011bba:	f7ee fb17 	bl	80001ec <__adddf3>
 8011bbe:	3601      	adds	r6, #1
 8011bc0:	4686      	mov	lr, r0
 8011bc2:	460f      	mov	r7, r1
 8011bc4:	e7b8      	b.n	8011b38 <__kernel_rem_pio2+0x55c>
 8011bc6:	e9da 2300 	ldrd	r2, r3, [sl]
 8011bca:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8011bce:	4640      	mov	r0, r8
 8011bd0:	4649      	mov	r1, r9
 8011bd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011bd6:	f7ee fb09 	bl	80001ec <__adddf3>
 8011bda:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011bde:	4602      	mov	r2, r0
 8011be0:	460b      	mov	r3, r1
 8011be2:	4640      	mov	r0, r8
 8011be4:	4649      	mov	r1, r9
 8011be6:	f7ee faff 	bl	80001e8 <__aeabi_dsub>
 8011bea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011bee:	f7ee fafd 	bl	80001ec <__adddf3>
 8011bf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011bf6:	e9ca 0100 	strd	r0, r1, [sl]
 8011bfa:	3e01      	subs	r6, #1
 8011bfc:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 8011c00:	e756      	b.n	8011ab0 <__kernel_rem_pio2+0x4d4>
 8011c02:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011c06:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 8011c0a:	4630      	mov	r0, r6
 8011c0c:	4639      	mov	r1, r7
 8011c0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011c12:	f7ee faeb 	bl	80001ec <__adddf3>
 8011c16:	4602      	mov	r2, r0
 8011c18:	460b      	mov	r3, r1
 8011c1a:	4680      	mov	r8, r0
 8011c1c:	4689      	mov	r9, r1
 8011c1e:	4630      	mov	r0, r6
 8011c20:	4639      	mov	r1, r7
 8011c22:	f7ee fae1 	bl	80001e8 <__aeabi_dsub>
 8011c26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011c2a:	f7ee fadf 	bl	80001ec <__adddf3>
 8011c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011c32:	e9c5 0100 	strd	r0, r1, [r5]
 8011c36:	e965 8902 	strd	r8, r9, [r5, #-8]!
 8011c3a:	e73d      	b.n	8011ab8 <__kernel_rem_pio2+0x4dc>
 8011c3c:	4638      	mov	r0, r7
 8011c3e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011c42:	4631      	mov	r1, r6
 8011c44:	f7ee fad2 	bl	80001ec <__adddf3>
 8011c48:	3c01      	subs	r4, #1
 8011c4a:	4607      	mov	r7, r0
 8011c4c:	460e      	mov	r6, r1
 8011c4e:	e73d      	b.n	8011acc <__kernel_rem_pio2+0x4f0>
 8011c50:	3ff00000 	.word	0x3ff00000
 8011c54:	41700000 	.word	0x41700000
 8011c58:	3e700000 	.word	0x3e700000
 8011c5c:	08013ea0 	.word	0x08013ea0
 8011c60:	9a01      	ldr	r2, [sp, #4]
 8011c62:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 8011c64:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8011c68:	6013      	str	r3, [r2, #0]
 8011c6a:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8011c6c:	6117      	str	r7, [r2, #16]
 8011c6e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011c72:	6053      	str	r3, [r2, #4]
 8011c74:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8011c76:	6156      	str	r6, [r2, #20]
 8011c78:	6093      	str	r3, [r2, #8]
 8011c7a:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 8011c7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011c80:	60d3      	str	r3, [r2, #12]
 8011c82:	e779      	b.n	8011b78 <__kernel_rem_pio2+0x59c>
 8011c84:	0000      	movs	r0, r0
	...

08011c88 <__kernel_sin>:
 8011c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c8c:	b086      	sub	sp, #24
 8011c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8011c92:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011c96:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011c9a:	4682      	mov	sl, r0
 8011c9c:	460c      	mov	r4, r1
 8011c9e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8011ca0:	da03      	bge.n	8011caa <__kernel_sin+0x22>
 8011ca2:	f7ee ff05 	bl	8000ab0 <__aeabi_d2iz>
 8011ca6:	2800      	cmp	r0, #0
 8011ca8:	d050      	beq.n	8011d4c <__kernel_sin+0xc4>
 8011caa:	4652      	mov	r2, sl
 8011cac:	4623      	mov	r3, r4
 8011cae:	4650      	mov	r0, sl
 8011cb0:	4621      	mov	r1, r4
 8011cb2:	f7ee fc4d 	bl	8000550 <__aeabi_dmul>
 8011cb6:	4606      	mov	r6, r0
 8011cb8:	460f      	mov	r7, r1
 8011cba:	4602      	mov	r2, r0
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	4650      	mov	r0, sl
 8011cc0:	4621      	mov	r1, r4
 8011cc2:	f7ee fc45 	bl	8000550 <__aeabi_dmul>
 8011cc6:	a33e      	add	r3, pc, #248	; (adr r3, 8011dc0 <__kernel_sin+0x138>)
 8011cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ccc:	4680      	mov	r8, r0
 8011cce:	4689      	mov	r9, r1
 8011cd0:	4630      	mov	r0, r6
 8011cd2:	4639      	mov	r1, r7
 8011cd4:	f7ee fc3c 	bl	8000550 <__aeabi_dmul>
 8011cd8:	a33b      	add	r3, pc, #236	; (adr r3, 8011dc8 <__kernel_sin+0x140>)
 8011cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cde:	f7ee fa83 	bl	80001e8 <__aeabi_dsub>
 8011ce2:	4632      	mov	r2, r6
 8011ce4:	463b      	mov	r3, r7
 8011ce6:	f7ee fc33 	bl	8000550 <__aeabi_dmul>
 8011cea:	a339      	add	r3, pc, #228	; (adr r3, 8011dd0 <__kernel_sin+0x148>)
 8011cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf0:	f7ee fa7c 	bl	80001ec <__adddf3>
 8011cf4:	4632      	mov	r2, r6
 8011cf6:	463b      	mov	r3, r7
 8011cf8:	f7ee fc2a 	bl	8000550 <__aeabi_dmul>
 8011cfc:	a336      	add	r3, pc, #216	; (adr r3, 8011dd8 <__kernel_sin+0x150>)
 8011cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d02:	f7ee fa71 	bl	80001e8 <__aeabi_dsub>
 8011d06:	4632      	mov	r2, r6
 8011d08:	463b      	mov	r3, r7
 8011d0a:	f7ee fc21 	bl	8000550 <__aeabi_dmul>
 8011d0e:	a334      	add	r3, pc, #208	; (adr r3, 8011de0 <__kernel_sin+0x158>)
 8011d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d14:	f7ee fa6a 	bl	80001ec <__adddf3>
 8011d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d1c:	b9dd      	cbnz	r5, 8011d56 <__kernel_sin+0xce>
 8011d1e:	4602      	mov	r2, r0
 8011d20:	460b      	mov	r3, r1
 8011d22:	4630      	mov	r0, r6
 8011d24:	4639      	mov	r1, r7
 8011d26:	f7ee fc13 	bl	8000550 <__aeabi_dmul>
 8011d2a:	a32f      	add	r3, pc, #188	; (adr r3, 8011de8 <__kernel_sin+0x160>)
 8011d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d30:	f7ee fa5a 	bl	80001e8 <__aeabi_dsub>
 8011d34:	4642      	mov	r2, r8
 8011d36:	464b      	mov	r3, r9
 8011d38:	f7ee fc0a 	bl	8000550 <__aeabi_dmul>
 8011d3c:	4602      	mov	r2, r0
 8011d3e:	460b      	mov	r3, r1
 8011d40:	4650      	mov	r0, sl
 8011d42:	4621      	mov	r1, r4
 8011d44:	f7ee fa52 	bl	80001ec <__adddf3>
 8011d48:	4682      	mov	sl, r0
 8011d4a:	460c      	mov	r4, r1
 8011d4c:	4650      	mov	r0, sl
 8011d4e:	4621      	mov	r1, r4
 8011d50:	b006      	add	sp, #24
 8011d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d56:	2200      	movs	r2, #0
 8011d58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d5c:	4b24      	ldr	r3, [pc, #144]	; (8011df0 <__kernel_sin+0x168>)
 8011d5e:	f7ee fbf7 	bl	8000550 <__aeabi_dmul>
 8011d62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011d66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d6a:	4640      	mov	r0, r8
 8011d6c:	4649      	mov	r1, r9
 8011d6e:	f7ee fbef 	bl	8000550 <__aeabi_dmul>
 8011d72:	4602      	mov	r2, r0
 8011d74:	460b      	mov	r3, r1
 8011d76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d7a:	f7ee fa35 	bl	80001e8 <__aeabi_dsub>
 8011d7e:	4632      	mov	r2, r6
 8011d80:	463b      	mov	r3, r7
 8011d82:	f7ee fbe5 	bl	8000550 <__aeabi_dmul>
 8011d86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d8a:	f7ee fa2d 	bl	80001e8 <__aeabi_dsub>
 8011d8e:	a316      	add	r3, pc, #88	; (adr r3, 8011de8 <__kernel_sin+0x160>)
 8011d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d94:	4606      	mov	r6, r0
 8011d96:	460f      	mov	r7, r1
 8011d98:	4640      	mov	r0, r8
 8011d9a:	4649      	mov	r1, r9
 8011d9c:	f7ee fbd8 	bl	8000550 <__aeabi_dmul>
 8011da0:	4602      	mov	r2, r0
 8011da2:	460b      	mov	r3, r1
 8011da4:	4630      	mov	r0, r6
 8011da6:	4639      	mov	r1, r7
 8011da8:	f7ee fa20 	bl	80001ec <__adddf3>
 8011dac:	4602      	mov	r2, r0
 8011dae:	460b      	mov	r3, r1
 8011db0:	4650      	mov	r0, sl
 8011db2:	4621      	mov	r1, r4
 8011db4:	f7ee fa18 	bl	80001e8 <__aeabi_dsub>
 8011db8:	e7c6      	b.n	8011d48 <__kernel_sin+0xc0>
 8011dba:	bf00      	nop
 8011dbc:	f3af 8000 	nop.w
 8011dc0:	5acfd57c 	.word	0x5acfd57c
 8011dc4:	3de5d93a 	.word	0x3de5d93a
 8011dc8:	8a2b9ceb 	.word	0x8a2b9ceb
 8011dcc:	3e5ae5e6 	.word	0x3e5ae5e6
 8011dd0:	57b1fe7d 	.word	0x57b1fe7d
 8011dd4:	3ec71de3 	.word	0x3ec71de3
 8011dd8:	19c161d5 	.word	0x19c161d5
 8011ddc:	3f2a01a0 	.word	0x3f2a01a0
 8011de0:	1110f8a6 	.word	0x1110f8a6
 8011de4:	3f811111 	.word	0x3f811111
 8011de8:	55555549 	.word	0x55555549
 8011dec:	3fc55555 	.word	0x3fc55555
 8011df0:	3fe00000 	.word	0x3fe00000
 8011df4:	00000000 	.word	0x00000000

08011df8 <atan>:
 8011df8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dfc:	4bba      	ldr	r3, [pc, #744]	; (80120e8 <atan+0x2f0>)
 8011dfe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011e02:	429e      	cmp	r6, r3
 8011e04:	4604      	mov	r4, r0
 8011e06:	460d      	mov	r5, r1
 8011e08:	468b      	mov	fp, r1
 8011e0a:	dd17      	ble.n	8011e3c <atan+0x44>
 8011e0c:	4ab7      	ldr	r2, [pc, #732]	; (80120ec <atan+0x2f4>)
 8011e0e:	4296      	cmp	r6, r2
 8011e10:	dc01      	bgt.n	8011e16 <atan+0x1e>
 8011e12:	d109      	bne.n	8011e28 <atan+0x30>
 8011e14:	b140      	cbz	r0, 8011e28 <atan+0x30>
 8011e16:	4622      	mov	r2, r4
 8011e18:	462b      	mov	r3, r5
 8011e1a:	4620      	mov	r0, r4
 8011e1c:	4629      	mov	r1, r5
 8011e1e:	f7ee f9e5 	bl	80001ec <__adddf3>
 8011e22:	4604      	mov	r4, r0
 8011e24:	460d      	mov	r5, r1
 8011e26:	e005      	b.n	8011e34 <atan+0x3c>
 8011e28:	f1bb 0f00 	cmp.w	fp, #0
 8011e2c:	4cb0      	ldr	r4, [pc, #704]	; (80120f0 <atan+0x2f8>)
 8011e2e:	f300 8129 	bgt.w	8012084 <atan+0x28c>
 8011e32:	4db0      	ldr	r5, [pc, #704]	; (80120f4 <atan+0x2fc>)
 8011e34:	4620      	mov	r0, r4
 8011e36:	4629      	mov	r1, r5
 8011e38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e3c:	4bae      	ldr	r3, [pc, #696]	; (80120f8 <atan+0x300>)
 8011e3e:	429e      	cmp	r6, r3
 8011e40:	dc11      	bgt.n	8011e66 <atan+0x6e>
 8011e42:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8011e46:	429e      	cmp	r6, r3
 8011e48:	dc0a      	bgt.n	8011e60 <atan+0x68>
 8011e4a:	a38f      	add	r3, pc, #572	; (adr r3, 8012088 <atan+0x290>)
 8011e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e50:	f7ee f9cc 	bl	80001ec <__adddf3>
 8011e54:	2200      	movs	r2, #0
 8011e56:	4ba9      	ldr	r3, [pc, #676]	; (80120fc <atan+0x304>)
 8011e58:	f7ee fe0a 	bl	8000a70 <__aeabi_dcmpgt>
 8011e5c:	2800      	cmp	r0, #0
 8011e5e:	d1e9      	bne.n	8011e34 <atan+0x3c>
 8011e60:	f04f 3aff 	mov.w	sl, #4294967295
 8011e64:	e027      	b.n	8011eb6 <atan+0xbe>
 8011e66:	f000 f959 	bl	801211c <fabs>
 8011e6a:	4ba5      	ldr	r3, [pc, #660]	; (8012100 <atan+0x308>)
 8011e6c:	4604      	mov	r4, r0
 8011e6e:	429e      	cmp	r6, r3
 8011e70:	460d      	mov	r5, r1
 8011e72:	f300 80b8 	bgt.w	8011fe6 <atan+0x1ee>
 8011e76:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8011e7a:	429e      	cmp	r6, r3
 8011e7c:	f300 809c 	bgt.w	8011fb8 <atan+0x1c0>
 8011e80:	4602      	mov	r2, r0
 8011e82:	460b      	mov	r3, r1
 8011e84:	f7ee f9b2 	bl	80001ec <__adddf3>
 8011e88:	2200      	movs	r2, #0
 8011e8a:	4b9c      	ldr	r3, [pc, #624]	; (80120fc <atan+0x304>)
 8011e8c:	f7ee f9ac 	bl	80001e8 <__aeabi_dsub>
 8011e90:	2200      	movs	r2, #0
 8011e92:	4606      	mov	r6, r0
 8011e94:	460f      	mov	r7, r1
 8011e96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011e9a:	4620      	mov	r0, r4
 8011e9c:	4629      	mov	r1, r5
 8011e9e:	f7ee f9a5 	bl	80001ec <__adddf3>
 8011ea2:	4602      	mov	r2, r0
 8011ea4:	460b      	mov	r3, r1
 8011ea6:	4630      	mov	r0, r6
 8011ea8:	4639      	mov	r1, r7
 8011eaa:	f7ee fc7b 	bl	80007a4 <__aeabi_ddiv>
 8011eae:	f04f 0a00 	mov.w	sl, #0
 8011eb2:	4604      	mov	r4, r0
 8011eb4:	460d      	mov	r5, r1
 8011eb6:	4622      	mov	r2, r4
 8011eb8:	462b      	mov	r3, r5
 8011eba:	4620      	mov	r0, r4
 8011ebc:	4629      	mov	r1, r5
 8011ebe:	f7ee fb47 	bl	8000550 <__aeabi_dmul>
 8011ec2:	4602      	mov	r2, r0
 8011ec4:	460b      	mov	r3, r1
 8011ec6:	4680      	mov	r8, r0
 8011ec8:	4689      	mov	r9, r1
 8011eca:	f7ee fb41 	bl	8000550 <__aeabi_dmul>
 8011ece:	a370      	add	r3, pc, #448	; (adr r3, 8012090 <atan+0x298>)
 8011ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ed4:	4606      	mov	r6, r0
 8011ed6:	460f      	mov	r7, r1
 8011ed8:	f7ee fb3a 	bl	8000550 <__aeabi_dmul>
 8011edc:	a36e      	add	r3, pc, #440	; (adr r3, 8012098 <atan+0x2a0>)
 8011ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee2:	f7ee f983 	bl	80001ec <__adddf3>
 8011ee6:	4632      	mov	r2, r6
 8011ee8:	463b      	mov	r3, r7
 8011eea:	f7ee fb31 	bl	8000550 <__aeabi_dmul>
 8011eee:	a36c      	add	r3, pc, #432	; (adr r3, 80120a0 <atan+0x2a8>)
 8011ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef4:	f7ee f97a 	bl	80001ec <__adddf3>
 8011ef8:	4632      	mov	r2, r6
 8011efa:	463b      	mov	r3, r7
 8011efc:	f7ee fb28 	bl	8000550 <__aeabi_dmul>
 8011f00:	a369      	add	r3, pc, #420	; (adr r3, 80120a8 <atan+0x2b0>)
 8011f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f06:	f7ee f971 	bl	80001ec <__adddf3>
 8011f0a:	4632      	mov	r2, r6
 8011f0c:	463b      	mov	r3, r7
 8011f0e:	f7ee fb1f 	bl	8000550 <__aeabi_dmul>
 8011f12:	a367      	add	r3, pc, #412	; (adr r3, 80120b0 <atan+0x2b8>)
 8011f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f18:	f7ee f968 	bl	80001ec <__adddf3>
 8011f1c:	4632      	mov	r2, r6
 8011f1e:	463b      	mov	r3, r7
 8011f20:	f7ee fb16 	bl	8000550 <__aeabi_dmul>
 8011f24:	a364      	add	r3, pc, #400	; (adr r3, 80120b8 <atan+0x2c0>)
 8011f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f2a:	f7ee f95f 	bl	80001ec <__adddf3>
 8011f2e:	4642      	mov	r2, r8
 8011f30:	464b      	mov	r3, r9
 8011f32:	f7ee fb0d 	bl	8000550 <__aeabi_dmul>
 8011f36:	a362      	add	r3, pc, #392	; (adr r3, 80120c0 <atan+0x2c8>)
 8011f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f3c:	4680      	mov	r8, r0
 8011f3e:	4689      	mov	r9, r1
 8011f40:	4630      	mov	r0, r6
 8011f42:	4639      	mov	r1, r7
 8011f44:	f7ee fb04 	bl	8000550 <__aeabi_dmul>
 8011f48:	a35f      	add	r3, pc, #380	; (adr r3, 80120c8 <atan+0x2d0>)
 8011f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f4e:	f7ee f94b 	bl	80001e8 <__aeabi_dsub>
 8011f52:	4632      	mov	r2, r6
 8011f54:	463b      	mov	r3, r7
 8011f56:	f7ee fafb 	bl	8000550 <__aeabi_dmul>
 8011f5a:	a35d      	add	r3, pc, #372	; (adr r3, 80120d0 <atan+0x2d8>)
 8011f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f60:	f7ee f942 	bl	80001e8 <__aeabi_dsub>
 8011f64:	4632      	mov	r2, r6
 8011f66:	463b      	mov	r3, r7
 8011f68:	f7ee faf2 	bl	8000550 <__aeabi_dmul>
 8011f6c:	a35a      	add	r3, pc, #360	; (adr r3, 80120d8 <atan+0x2e0>)
 8011f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f72:	f7ee f939 	bl	80001e8 <__aeabi_dsub>
 8011f76:	4632      	mov	r2, r6
 8011f78:	463b      	mov	r3, r7
 8011f7a:	f7ee fae9 	bl	8000550 <__aeabi_dmul>
 8011f7e:	a358      	add	r3, pc, #352	; (adr r3, 80120e0 <atan+0x2e8>)
 8011f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f84:	f7ee f930 	bl	80001e8 <__aeabi_dsub>
 8011f88:	4632      	mov	r2, r6
 8011f8a:	463b      	mov	r3, r7
 8011f8c:	f7ee fae0 	bl	8000550 <__aeabi_dmul>
 8011f90:	f1ba 3fff 	cmp.w	sl, #4294967295
 8011f94:	4602      	mov	r2, r0
 8011f96:	460b      	mov	r3, r1
 8011f98:	d14e      	bne.n	8012038 <atan+0x240>
 8011f9a:	4640      	mov	r0, r8
 8011f9c:	4649      	mov	r1, r9
 8011f9e:	f7ee f925 	bl	80001ec <__adddf3>
 8011fa2:	4622      	mov	r2, r4
 8011fa4:	462b      	mov	r3, r5
 8011fa6:	f7ee fad3 	bl	8000550 <__aeabi_dmul>
 8011faa:	4602      	mov	r2, r0
 8011fac:	460b      	mov	r3, r1
 8011fae:	4620      	mov	r0, r4
 8011fb0:	4629      	mov	r1, r5
 8011fb2:	f7ee f919 	bl	80001e8 <__aeabi_dsub>
 8011fb6:	e734      	b.n	8011e22 <atan+0x2a>
 8011fb8:	2200      	movs	r2, #0
 8011fba:	4b50      	ldr	r3, [pc, #320]	; (80120fc <atan+0x304>)
 8011fbc:	f7ee f914 	bl	80001e8 <__aeabi_dsub>
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	4606      	mov	r6, r0
 8011fc4:	460f      	mov	r7, r1
 8011fc6:	4b4d      	ldr	r3, [pc, #308]	; (80120fc <atan+0x304>)
 8011fc8:	4620      	mov	r0, r4
 8011fca:	4629      	mov	r1, r5
 8011fcc:	f7ee f90e 	bl	80001ec <__adddf3>
 8011fd0:	4602      	mov	r2, r0
 8011fd2:	460b      	mov	r3, r1
 8011fd4:	4630      	mov	r0, r6
 8011fd6:	4639      	mov	r1, r7
 8011fd8:	f7ee fbe4 	bl	80007a4 <__aeabi_ddiv>
 8011fdc:	f04f 0a01 	mov.w	sl, #1
 8011fe0:	4604      	mov	r4, r0
 8011fe2:	460d      	mov	r5, r1
 8011fe4:	e767      	b.n	8011eb6 <atan+0xbe>
 8011fe6:	4b47      	ldr	r3, [pc, #284]	; (8012104 <atan+0x30c>)
 8011fe8:	429e      	cmp	r6, r3
 8011fea:	dc1a      	bgt.n	8012022 <atan+0x22a>
 8011fec:	2200      	movs	r2, #0
 8011fee:	4b46      	ldr	r3, [pc, #280]	; (8012108 <atan+0x310>)
 8011ff0:	f7ee f8fa 	bl	80001e8 <__aeabi_dsub>
 8011ff4:	2200      	movs	r2, #0
 8011ff6:	4606      	mov	r6, r0
 8011ff8:	460f      	mov	r7, r1
 8011ffa:	4b43      	ldr	r3, [pc, #268]	; (8012108 <atan+0x310>)
 8011ffc:	4620      	mov	r0, r4
 8011ffe:	4629      	mov	r1, r5
 8012000:	f7ee faa6 	bl	8000550 <__aeabi_dmul>
 8012004:	2200      	movs	r2, #0
 8012006:	4b3d      	ldr	r3, [pc, #244]	; (80120fc <atan+0x304>)
 8012008:	f7ee f8f0 	bl	80001ec <__adddf3>
 801200c:	4602      	mov	r2, r0
 801200e:	460b      	mov	r3, r1
 8012010:	4630      	mov	r0, r6
 8012012:	4639      	mov	r1, r7
 8012014:	f7ee fbc6 	bl	80007a4 <__aeabi_ddiv>
 8012018:	f04f 0a02 	mov.w	sl, #2
 801201c:	4604      	mov	r4, r0
 801201e:	460d      	mov	r5, r1
 8012020:	e749      	b.n	8011eb6 <atan+0xbe>
 8012022:	4602      	mov	r2, r0
 8012024:	460b      	mov	r3, r1
 8012026:	2000      	movs	r0, #0
 8012028:	4938      	ldr	r1, [pc, #224]	; (801210c <atan+0x314>)
 801202a:	f7ee fbbb 	bl	80007a4 <__aeabi_ddiv>
 801202e:	f04f 0a03 	mov.w	sl, #3
 8012032:	4604      	mov	r4, r0
 8012034:	460d      	mov	r5, r1
 8012036:	e73e      	b.n	8011eb6 <atan+0xbe>
 8012038:	4640      	mov	r0, r8
 801203a:	4649      	mov	r1, r9
 801203c:	f7ee f8d6 	bl	80001ec <__adddf3>
 8012040:	4622      	mov	r2, r4
 8012042:	462b      	mov	r3, r5
 8012044:	f7ee fa84 	bl	8000550 <__aeabi_dmul>
 8012048:	4e31      	ldr	r6, [pc, #196]	; (8012110 <atan+0x318>)
 801204a:	4b32      	ldr	r3, [pc, #200]	; (8012114 <atan+0x31c>)
 801204c:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8012050:	4456      	add	r6, sl
 8012052:	449a      	add	sl, r3
 8012054:	e9da 2300 	ldrd	r2, r3, [sl]
 8012058:	f7ee f8c6 	bl	80001e8 <__aeabi_dsub>
 801205c:	4622      	mov	r2, r4
 801205e:	462b      	mov	r3, r5
 8012060:	f7ee f8c2 	bl	80001e8 <__aeabi_dsub>
 8012064:	4602      	mov	r2, r0
 8012066:	460b      	mov	r3, r1
 8012068:	e9d6 0100 	ldrd	r0, r1, [r6]
 801206c:	f7ee f8bc 	bl	80001e8 <__aeabi_dsub>
 8012070:	f1bb 0f00 	cmp.w	fp, #0
 8012074:	4604      	mov	r4, r0
 8012076:	460d      	mov	r5, r1
 8012078:	f6bf aedc 	bge.w	8011e34 <atan+0x3c>
 801207c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012080:	461d      	mov	r5, r3
 8012082:	e6d7      	b.n	8011e34 <atan+0x3c>
 8012084:	4d24      	ldr	r5, [pc, #144]	; (8012118 <atan+0x320>)
 8012086:	e6d5      	b.n	8011e34 <atan+0x3c>
 8012088:	8800759c 	.word	0x8800759c
 801208c:	7e37e43c 	.word	0x7e37e43c
 8012090:	e322da11 	.word	0xe322da11
 8012094:	3f90ad3a 	.word	0x3f90ad3a
 8012098:	24760deb 	.word	0x24760deb
 801209c:	3fa97b4b 	.word	0x3fa97b4b
 80120a0:	a0d03d51 	.word	0xa0d03d51
 80120a4:	3fb10d66 	.word	0x3fb10d66
 80120a8:	c54c206e 	.word	0xc54c206e
 80120ac:	3fb745cd 	.word	0x3fb745cd
 80120b0:	920083ff 	.word	0x920083ff
 80120b4:	3fc24924 	.word	0x3fc24924
 80120b8:	5555550d 	.word	0x5555550d
 80120bc:	3fd55555 	.word	0x3fd55555
 80120c0:	2c6a6c2f 	.word	0x2c6a6c2f
 80120c4:	bfa2b444 	.word	0xbfa2b444
 80120c8:	52defd9a 	.word	0x52defd9a
 80120cc:	3fadde2d 	.word	0x3fadde2d
 80120d0:	af749a6d 	.word	0xaf749a6d
 80120d4:	3fb3b0f2 	.word	0x3fb3b0f2
 80120d8:	fe231671 	.word	0xfe231671
 80120dc:	3fbc71c6 	.word	0x3fbc71c6
 80120e0:	9998ebc4 	.word	0x9998ebc4
 80120e4:	3fc99999 	.word	0x3fc99999
 80120e8:	440fffff 	.word	0x440fffff
 80120ec:	7ff00000 	.word	0x7ff00000
 80120f0:	54442d18 	.word	0x54442d18
 80120f4:	bff921fb 	.word	0xbff921fb
 80120f8:	3fdbffff 	.word	0x3fdbffff
 80120fc:	3ff00000 	.word	0x3ff00000
 8012100:	3ff2ffff 	.word	0x3ff2ffff
 8012104:	40037fff 	.word	0x40037fff
 8012108:	3ff80000 	.word	0x3ff80000
 801210c:	bff00000 	.word	0xbff00000
 8012110:	08013ef8 	.word	0x08013ef8
 8012114:	08013f18 	.word	0x08013f18
 8012118:	3ff921fb 	.word	0x3ff921fb

0801211c <fabs>:
 801211c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012120:	4770      	bx	lr

08012122 <matherr>:
 8012122:	2000      	movs	r0, #0
 8012124:	4770      	bx	lr
	...

08012128 <scalbn>:
 8012128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801212a:	4616      	mov	r6, r2
 801212c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012130:	4604      	mov	r4, r0
 8012132:	460d      	mov	r5, r1
 8012134:	460b      	mov	r3, r1
 8012136:	b98a      	cbnz	r2, 801215c <scalbn+0x34>
 8012138:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801213c:	4303      	orrs	r3, r0
 801213e:	d035      	beq.n	80121ac <scalbn+0x84>
 8012140:	2200      	movs	r2, #0
 8012142:	4b2d      	ldr	r3, [pc, #180]	; (80121f8 <scalbn+0xd0>)
 8012144:	f7ee fa04 	bl	8000550 <__aeabi_dmul>
 8012148:	4a2c      	ldr	r2, [pc, #176]	; (80121fc <scalbn+0xd4>)
 801214a:	4604      	mov	r4, r0
 801214c:	4296      	cmp	r6, r2
 801214e:	460d      	mov	r5, r1
 8012150:	460b      	mov	r3, r1
 8012152:	da0e      	bge.n	8012172 <scalbn+0x4a>
 8012154:	a324      	add	r3, pc, #144	; (adr r3, 80121e8 <scalbn+0xc0>)
 8012156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801215a:	e01c      	b.n	8012196 <scalbn+0x6e>
 801215c:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8012160:	42ba      	cmp	r2, r7
 8012162:	d109      	bne.n	8012178 <scalbn+0x50>
 8012164:	4602      	mov	r2, r0
 8012166:	460b      	mov	r3, r1
 8012168:	f7ee f840 	bl	80001ec <__adddf3>
 801216c:	4604      	mov	r4, r0
 801216e:	460d      	mov	r5, r1
 8012170:	e01c      	b.n	80121ac <scalbn+0x84>
 8012172:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012176:	3a36      	subs	r2, #54	; 0x36
 8012178:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801217c:	4432      	add	r2, r6
 801217e:	428a      	cmp	r2, r1
 8012180:	dd0c      	ble.n	801219c <scalbn+0x74>
 8012182:	4622      	mov	r2, r4
 8012184:	462b      	mov	r3, r5
 8012186:	a11a      	add	r1, pc, #104	; (adr r1, 80121f0 <scalbn+0xc8>)
 8012188:	e9d1 0100 	ldrd	r0, r1, [r1]
 801218c:	f000 f83a 	bl	8012204 <copysign>
 8012190:	a317      	add	r3, pc, #92	; (adr r3, 80121f0 <scalbn+0xc8>)
 8012192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012196:	f7ee f9db 	bl	8000550 <__aeabi_dmul>
 801219a:	e7e7      	b.n	801216c <scalbn+0x44>
 801219c:	2a00      	cmp	r2, #0
 801219e:	dd08      	ble.n	80121b2 <scalbn+0x8a>
 80121a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80121a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80121a8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80121ac:	4620      	mov	r0, r4
 80121ae:	4629      	mov	r1, r5
 80121b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121b2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80121b6:	da0b      	bge.n	80121d0 <scalbn+0xa8>
 80121b8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80121bc:	429e      	cmp	r6, r3
 80121be:	4622      	mov	r2, r4
 80121c0:	462b      	mov	r3, r5
 80121c2:	dce0      	bgt.n	8012186 <scalbn+0x5e>
 80121c4:	a108      	add	r1, pc, #32	; (adr r1, 80121e8 <scalbn+0xc0>)
 80121c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121ca:	f000 f81b 	bl	8012204 <copysign>
 80121ce:	e7c1      	b.n	8012154 <scalbn+0x2c>
 80121d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80121d4:	3236      	adds	r2, #54	; 0x36
 80121d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80121da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80121de:	4620      	mov	r0, r4
 80121e0:	4629      	mov	r1, r5
 80121e2:	2200      	movs	r2, #0
 80121e4:	4b06      	ldr	r3, [pc, #24]	; (8012200 <scalbn+0xd8>)
 80121e6:	e7d6      	b.n	8012196 <scalbn+0x6e>
 80121e8:	c2f8f359 	.word	0xc2f8f359
 80121ec:	01a56e1f 	.word	0x01a56e1f
 80121f0:	8800759c 	.word	0x8800759c
 80121f4:	7e37e43c 	.word	0x7e37e43c
 80121f8:	43500000 	.word	0x43500000
 80121fc:	ffff3cb0 	.word	0xffff3cb0
 8012200:	3c900000 	.word	0x3c900000

08012204 <copysign>:
 8012204:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012208:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801220c:	ea42 0103 	orr.w	r1, r2, r3
 8012210:	4770      	bx	lr
	...

08012214 <__errno>:
 8012214:	4b01      	ldr	r3, [pc, #4]	; (801221c <__errno+0x8>)
 8012216:	6818      	ldr	r0, [r3, #0]
 8012218:	4770      	bx	lr
 801221a:	bf00      	nop
 801221c:	20000020 	.word	0x20000020

08012220 <_init>:
 8012220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012222:	bf00      	nop
 8012224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012226:	bc08      	pop	{r3}
 8012228:	469e      	mov	lr, r3
 801222a:	4770      	bx	lr

0801222c <_fini>:
 801222c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801222e:	bf00      	nop
 8012230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012232:	bc08      	pop	{r3}
 8012234:	469e      	mov	lr, r3
 8012236:	4770      	bx	lr
