Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:09:35
gem5 executing on mnemosyne.ecn.purdue.edu, pid 19759
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec canneal -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cf7eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cfbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0d08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0d11f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0d1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0ca3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cadf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cb6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cbff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cc7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cd1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0cd9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c62f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c6bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c74f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c7ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c87f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c90f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c99f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c23f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c2bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c35f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c3df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c46f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c59f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0be2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0beaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bf4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bfdf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0c1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0ba2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0baaf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bb4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bbcf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bc6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bcef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0bd8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0be0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b6af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b73f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b7df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b87f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b8ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b99f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0ba1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b2cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b34f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b3ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b46f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b4ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b58f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0ae2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0aebf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0af3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0afef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b06f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b0ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b17f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0b20f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0aa9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f39a0ab2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0abbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0ac36a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0acd128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0acdb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0ad55f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0adf080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0adfac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a67550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a67f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a6fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a794a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a79ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a81978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a8b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a8be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a948d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a9c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a9cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a26828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a2f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a2fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a37780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a42208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a42c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a4a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a54160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a54ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a5c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09e50b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09e5b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09ef588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09effd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09f7a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a014e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a01f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a0a9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a10438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a10e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0a1b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09a4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09a4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09ad860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09b72e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09b7d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09be7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09c8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09c8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09d1710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09d9198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09d9be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0963668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a096b0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a096bb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09735c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a097e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a097ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0986518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0986f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a09909e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a099a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a099aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a0922940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a092b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f39a092be10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0933780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09339b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0933be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0933e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093f080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093f2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093f4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093f710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093f940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093fb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093fda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a093ffd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0949240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0949470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09496a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09498d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0949b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0949d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0949f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09551d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0955ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0961160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0961390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09615c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a09617f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0961a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f39a0961c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f39a08c6630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f39a08c6c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_canneal
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/canneal/cpt.652833389849500
Real time: 195.61s
Total real time: 195.61s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/canneal/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833389849500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390474598.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 652833390474598 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.833390474598  simulated seconds
Real time: 0.64s
Total real time: 196.25s
Dumping and resetting stats...
Switched CPUS @ tick 652833390474598
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 652833390479595.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 652833397316280 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  652.83339731628  simulated seconds
Real time: 2.66s
Total real time: 205.29s
Dumping and resetting stats...
Done with simulation! Completely exiting...
