[15:39:16.34] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee91043358a18402d3fe01eb4215c734e6103ebf0b7deb01df867f5945767ec30f -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session8_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Thu Apr  3 15:39:14 2025
              /c Host: viper.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[15:39:20.79] /m Information: Registering ICV PERC package...
[15:39:21.32] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[15:39:21.57] /o 
[15:39:21.57] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/sim_server_init.tcl
[15:39:21.79] /o SimServer socket started on viper.ece.ncsu.edu:34515
[15:39:22.04] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_FSfoFt -unique_string 424077b79e1069eee83fe9b208698d20fe01eb4215c734e6103ebf0b7deb01df5539b4eb7a3e44b6b518cc58ea85440a -lic_type 2   -parent_cc_pid 81096  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/logs/viewer.log 2>&1"
[15:39:22.22] /o ==== Received Msg ====
              /c len=218 sourceSoc=sock442f3f60 msgIndex=18 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/task0/sim_script0.tcl 0 saeSession4 1 overwrite
[15:39:22.22] /o 
[15:39:23.49] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array_dummy/schematic"..." (NETLISTING-010)
[15:39:23.54] /o Loading: Callback files...
[15:39:23.55] /o Loading: scripts/callbacks/callbacks.tcl
[15:39:23.55] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[15:39:23.55] /o 
[15:39:23.57] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[15:39:23.57] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[15:39:23.57] /o 	#######################################
[15:39:23.57] /o 	CC-PDK Library Name	: FreePDK3
[15:39:23.57] /o 	#######################################
[15:39:23.57] /o 
[15:39:23.60] /o Netlisting
[15:39:23.60] /o Creating output directories
[15:39:23.98] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array_dummy/schematic"
[15:39:23.98] /o Scanning: group8/SRAM_8x4_array_dummy/schematic
[15:39:24.05] /o Scanning: group8/sram_6t/schematic
[15:39:24.16] /o Scanning: group8/static_row_decoder_3by8/schematic
[15:39:24.19] /o Scanning: group8/nand_i3/schematic
[15:39:24.23] /o Scanning: group8/inv/schematic
[15:39:24.26] /o Scanning: group8/precharge_logic/schematic
[15:39:24.35] /o Scanning: group8/nand/schematic
[15:39:24.38] /o Computing terminal lists
[15:39:24.38] /o Processing terminals of module group8/sram_6t/schematic
[15:39:24.40] /o Processing terminals of module group8/nand_i3/schematic
[15:39:24.40] /o Processing terminals of module group8/inv/schematic
[15:39:24.40] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[15:39:24.40] /o Processing terminals of module group8/precharge_logic/schematic
[15:39:24.40] /o Processing terminals of module group8/nand/schematic
[15:39:24.40] /o Processing terminals of module group8/SRAM_8x4_array_dummy/schematic
[15:39:24.40] /o Starting netlisting
[15:39:24.66] /o Formatting group8/SRAM_8x4_array_dummy/schematic
[15:39:24.68] /m Information: "group8 SRAM_8x4_array_dummy schematic" renetlisted. (NETLISTING-056)
[15:39:24.90] /m Information: "Netlisting design "group8/SRAM_8x4_array_dummy/schematic" finished successfully." (NETLISTING-012)
[15:39:24.96] /# Composing simulator input file for design "group8/SRAM_8x4_array_dummy/schematic"...
[15:39:26.70] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array_dummy/schematic"
[15:39:26.81] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array_dummy,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[15:39:27.85] /o 
[15:39:28.77] /o                                          Composing Nominal                                         
[15:39:29.04] /o                             Launching jobs for testbench default started                            
[15:39:29.05] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array_dummy/schematic
[15:39:29.11] /o                             Creating jobs for testbench default (0 / 1)                            
[15:39:29.16] /o                                Launching 1 jobs for testbench default                               
[15:39:29.45] /o                            Launching jobs for testbench default finished                           
[15:39:30.78] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[15:39:32.05] /m Information: Job distribution master (saeSession4,default.Simulation_Simulation session:session0 testbench:default) : up to 1 job running workers.
[15:39:50.84] /# Simulation completed successfully for design: group8/SRAM_8x4_array_dummy/schematic  (PW-651)
[15:39:50.91] /# Netlisting and simulation completed for testbench: default in 27s
[15:39:50.91] /# Evaluating and plotting outputs...
[15:39:54.72] /m Information: Jobs distribution master quit! (PW_GUI-822)
[15:39:55.25] /# Evaluating and plotting completed for testbench: default in 5s
[15:39:55.33] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[15:43:44.75] /o ==== Received Msg ====
              /c len=218 sourceSoc=sock50072820 msgIndex=19 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array_dummy.schematic.session8/task1/sim_script1.tcl 1 saeSession4 1 overwrite
[15:43:44.75] /o 
[15:43:44.84] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[15:43:44.86] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[15:43:46.01] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array_dummy/schematic"..." (NETLISTING-010)
[15:43:46.06] /o Netlisting
[15:43:46.06] /o Creating output directories
[15:43:46.20] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array_dummy/schematic"
[15:43:46.20] /o Scanning: group8/SRAM_8x4_array_dummy/schematic
[15:43:46.24] /o Scanning: group8/sram_6t/schematic
[15:43:46.33] /o Scanning: group8/static_row_decoder_3by8/schematic
[15:43:46.36] /o Scanning: group8/nand_i3/schematic
[15:43:46.38] /o Scanning: group8/inv/schematic
[15:43:46.40] /o Scanning: group8/precharge_logic/schematic
[15:43:46.48] /o Scanning: group8/nand/schematic
[15:43:46.50] /o Computing terminal lists
[15:43:46.50] /o Processing terminals of module group8/sram_6t/schematic
[15:43:46.51] /o Processing terminals of module group8/nand_i3/schematic
[15:43:46.52] /o Processing terminals of module group8/inv/schematic
[15:43:46.52] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[15:43:46.52] /o Processing terminals of module group8/precharge_logic/schematic
[15:43:46.52] /o Processing terminals of module group8/nand/schematic
[15:43:46.52] /o Processing terminals of module group8/SRAM_8x4_array_dummy/schematic
[15:43:46.52] /o Starting netlisting
[15:43:46.75] /o Formatting group8/SRAM_8x4_array_dummy/schematic
[15:43:46.78] /m Information: "group8 SRAM_8x4_array_dummy schematic" renetlisted. (NETLISTING-056)
[15:43:46.94] /m Information: "Netlisting design "group8/SRAM_8x4_array_dummy/schematic" finished successfully." (NETLISTING-012)
[15:43:46.98] /# Composing simulator input file for design "group8/SRAM_8x4_array_dummy/schematic"...
[15:43:48.09] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array_dummy/schematic"
[15:43:48.19] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array_dummy,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[15:43:49.21] /o 
[15:43:50.03] /o                                          Composing Nominal                                         
[15:43:50.28] /o                             Launching jobs for testbench default started                            
[15:43:50.29] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array_dummy/schematic
[15:43:50.34] /o                             Creating jobs for testbench default (0 / 1)                            
[15:43:50.39] /o                                Launching 1 jobs for testbench default                               
[15:43:50.65] /o                            Launching jobs for testbench default finished                           
[15:43:50.66] /o 
[15:43:50.66] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock50072820 msgIndex=31 rawMsg=evalCmd ::wf::viewerExited
[15:43:50.66] /o 
[15:43:50.91] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock50072820 msgIndex=32 rawMsg=evalCmd ::wf::updateViewerLicense 2
[15:43:50.91] /o 
[15:43:51.74] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[15:43:53.05] /m Information: Job distribution master (saeSession4,default.Simulation_Simulation session:session1 testbench:default) : up to 1 job running workers.
[15:44:11.75] /# Simulation completed successfully for design: group8/SRAM_8x4_array_dummy/schematic  (PW-651)
[15:44:11.82] /# Netlisting and simulation completed for testbench: default in 26s
[15:44:11.82] /# Evaluating and plotting outputs...
[15:44:12.56] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock50072820 msgIndex=33 rawMsg=idleExit
[15:44:12.56] /o 
[15:44:15.14] /m Information: Jobs distribution master quit! (PW_GUI-822)
[15:44:15.43] /# Evaluating and plotting completed for testbench: default in 4s
[15:44:15.46] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[15:44:15.47] /m Information: Exiting simulation server process. (PW_GUI-984)
[15:44:16.36] /o Shutdown time: Thu Apr  3 15:44:16 2025
[15:44:16.36] /o Elapsed session real time: 5.01 minutes
[15:44:16.36] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.hrajesh.2025_4_3_153914_81096.log
[15:44:16.36] /e Error: {}
