Classic Timing Analyzer report for aaaa
Tue Apr 13 10:39:16 2021
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.391 ns                                       ; x       ; state.d ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.375 ns                                       ; state.e ; z       ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.722 ns                                       ; x       ; z       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.148 ns                                      ; x       ; state.b ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.b ; state.c ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.b ; state.c ; clk        ; clk      ; None                        ; None                      ; 0.508 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.d ; state.b ; clk        ; clk      ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.d ; state.e ; clk        ; clk      ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state.c ; state.d ; clk        ; clk      ; None                        ; None                      ; 0.409 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 2.391 ns   ; x    ; state.e ; clk      ;
; N/A   ; None         ; 2.391 ns   ; x    ; state.d ; clk      ;
; N/A   ; None         ; 2.387 ns   ; x    ; state.c ; clk      ;
; N/A   ; None         ; 2.387 ns   ; x    ; state.b ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 5.375 ns   ; state.e ; z  ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 6.722 ns        ; x    ; z  ;
+-------+-------------------+-----------------+------+----+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -2.148 ns ; x    ; state.c ; clk      ;
; N/A           ; None        ; -2.148 ns ; x    ; state.b ; clk      ;
; N/A           ; None        ; -2.152 ns ; x    ; state.e ; clk      ;
; N/A           ; None        ; -2.152 ns ; x    ; state.d ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Apr 13 10:39:15 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aaaa -c aaaa --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "state.b" and destination register "state.c"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y22_N9; Fanout = 1; REG Node = 'state.b'
            Info: 2: + IC(0.300 ns) + CELL(0.053 ns) = 0.353 ns; Loc. = LCCOMB_X39_Y22_N10; Fanout = 1; COMB Node = 'next_state.c~8'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.508 ns; Loc. = LCFF_X39_Y22_N11; Fanout = 1; REG Node = 'state.c'
            Info: Total cell delay = 0.208 ns ( 40.94 % )
            Info: Total interconnect delay = 0.300 ns ( 59.06 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y22_N11; Fanout = 1; REG Node = 'state.c'
                Info: Total cell delay = 1.472 ns ( 58.97 % )
                Info: Total interconnect delay = 1.024 ns ( 41.03 % )
            Info: - Longest clock path from clock "clk" to source register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y22_N9; Fanout = 1; REG Node = 'state.b'
                Info: Total cell delay = 1.472 ns ( 58.97 % )
                Info: Total interconnect delay = 1.024 ns ( 41.03 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "state.e" (data pin = "x", clock pin = "clk") is 2.391 ns
    Info: + Longest pin to register delay is 4.797 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 5; PIN Node = 'x'
        Info: 2: + IC(3.516 ns) + CELL(0.346 ns) = 4.642 ns; Loc. = LCCOMB_X39_Y22_N22; Fanout = 1; COMB Node = 'next_state.e~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.797 ns; Loc. = LCFF_X39_Y22_N23; Fanout = 1; REG Node = 'state.e'
        Info: Total cell delay = 1.281 ns ( 26.70 % )
        Info: Total interconnect delay = 3.516 ns ( 73.30 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y22_N23; Fanout = 1; REG Node = 'state.e'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
Info: tco from clock "clk" to destination pin "z" through register "state.e" is 5.375 ns
    Info: + Longest clock path from clock "clk" to source register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y22_N23; Fanout = 1; REG Node = 'state.e'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.785 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y22_N23; Fanout = 1; REG Node = 'state.e'
        Info: 2: + IC(0.205 ns) + CELL(0.154 ns) = 0.359 ns; Loc. = LCCOMB_X39_Y22_N28; Fanout = 1; COMB Node = 'z~2'
        Info: 3: + IC(0.322 ns) + CELL(2.104 ns) = 2.785 ns; Loc. = PIN_J7; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 2.258 ns ( 81.08 % )
        Info: Total interconnect delay = 0.527 ns ( 18.92 % )
Info: Longest tpd from source pin "x" to destination pin "z" is 6.722 ns
    Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 5; PIN Node = 'x'
    Info: 2: + IC(3.463 ns) + CELL(0.053 ns) = 4.296 ns; Loc. = LCCOMB_X39_Y22_N28; Fanout = 1; COMB Node = 'z~2'
    Info: 3: + IC(0.322 ns) + CELL(2.104 ns) = 6.722 ns; Loc. = PIN_J7; Fanout = 0; PIN Node = 'z'
    Info: Total cell delay = 2.937 ns ( 43.69 % )
    Info: Total interconnect delay = 3.785 ns ( 56.31 % )
Info: th for register "state.c" (data pin = "x", clock pin = "clk") is -2.148 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y22_N11; Fanout = 1; REG Node = 'state.c'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 5; PIN Node = 'x'
        Info: 2: + IC(3.512 ns) + CELL(0.346 ns) = 4.638 ns; Loc. = LCCOMB_X39_Y22_N10; Fanout = 1; COMB Node = 'next_state.c~8'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.793 ns; Loc. = LCFF_X39_Y22_N11; Fanout = 1; REG Node = 'state.c'
        Info: Total cell delay = 1.281 ns ( 26.73 % )
        Info: Total interconnect delay = 3.512 ns ( 73.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 177 megabytes of memory during processing
    Info: Processing ended: Tue Apr 13 10:39:16 2021
    Info: Elapsed time: 00:00:01


