<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>vsid: via.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../vice-logo.svg"/></td>
  <td id="projectalign">
   <div id="projectname">vsid<span id="projectnumber">&#160;3.8</span>
   </div>
   <div id="projectbrief">Versatile Commodore Emulator and Virtual Commodore Environment</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dc/dcc/via_8h.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">via.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../d9/d49/types_8h_source.html">types.h</a>&quot;</code><br />
</div>
<p><a href="../../dc/dcc/via_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0e81fea4350ef7a98f5ea47ce5019f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0e81fea4350ef7a98f5ea47ce5019f00">VIA_PRB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a0e81fea4350ef7a98f5ea47ce5019f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOS 6522 registers.  <a href="../../dc/dcc/via_8h.html#a0e81fea4350ef7a98f5ea47ce5019f00">More...</a><br /></td></tr>
<tr class="separator:a0e81fea4350ef7a98f5ea47ce5019f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2827ad5ca46f28ff37a9d89f7a04eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ab2827ad5ca46f28ff37a9d89f7a04eed">VIA_PRA</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ab2827ad5ca46f28ff37a9d89f7a04eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port A.  <a href="../../dc/dcc/via_8h.html#ab2827ad5ca46f28ff37a9d89f7a04eed">More...</a><br /></td></tr>
<tr class="separator:ab2827ad5ca46f28ff37a9d89f7a04eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0979f9680415ad941999aba1ef91d704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0979f9680415ad941999aba1ef91d704">VIA_DDRB</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a0979f9680415ad941999aba1ef91d704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data direction register for port B.  <a href="../../dc/dcc/via_8h.html#a0979f9680415ad941999aba1ef91d704">More...</a><br /></td></tr>
<tr class="separator:a0979f9680415ad941999aba1ef91d704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657061fc09e7e4a3c95cf47a5be48dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a657061fc09e7e4a3c95cf47a5be48dce">VIA_DDRA</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a657061fc09e7e4a3c95cf47a5be48dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data direction register for port A.  <a href="../../dc/dcc/via_8h.html#a657061fc09e7e4a3c95cf47a5be48dce">More...</a><br /></td></tr>
<tr class="separator:a657061fc09e7e4a3c95cf47a5be48dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e08230a220e0dfdc7f6ba55848b5728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2e08230a220e0dfdc7f6ba55848b5728">VIA_T1CL</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a2e08230a220e0dfdc7f6ba55848b5728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 count low.  <a href="../../dc/dcc/via_8h.html#a2e08230a220e0dfdc7f6ba55848b5728">More...</a><br /></td></tr>
<tr class="separator:a2e08230a220e0dfdc7f6ba55848b5728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b19256195fe70030ef98e87e41da06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a9b19256195fe70030ef98e87e41da06e">VIA_T1CH</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a9b19256195fe70030ef98e87e41da06e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 count high.  <a href="../../dc/dcc/via_8h.html#a9b19256195fe70030ef98e87e41da06e">More...</a><br /></td></tr>
<tr class="separator:a9b19256195fe70030ef98e87e41da06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118da9dd3ca370aca06b2a7a2520bb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a118da9dd3ca370aca06b2a7a2520bb21">VIA_T1LL</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a118da9dd3ca370aca06b2a7a2520bb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 latch low.  <a href="../../dc/dcc/via_8h.html#a118da9dd3ca370aca06b2a7a2520bb21">More...</a><br /></td></tr>
<tr class="separator:a118da9dd3ca370aca06b2a7a2520bb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e3320634ddba4930d07c03fd422ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ac5e3320634ddba4930d07c03fd422ffd">VIA_T1LH</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ac5e3320634ddba4930d07c03fd422ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 latch high.  <a href="../../dc/dcc/via_8h.html#ac5e3320634ddba4930d07c03fd422ffd">More...</a><br /></td></tr>
<tr class="separator:ac5e3320634ddba4930d07c03fd422ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19441af708c4023146fe7af84274a408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a19441af708c4023146fe7af84274a408">VIA_T2CL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a19441af708c4023146fe7af84274a408"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 count low - read only.  <a href="../../dc/dcc/via_8h.html#a19441af708c4023146fe7af84274a408">More...</a><br /></td></tr>
<tr class="separator:a19441af708c4023146fe7af84274a408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8c7715e1fc49a80c36e40f79dc36c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2e8c7715e1fc49a80c36e40f79dc36c1">VIA_T2LL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a2e8c7715e1fc49a80c36e40f79dc36c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 latch low - write only.  <a href="../../dc/dcc/via_8h.html#a2e8c7715e1fc49a80c36e40f79dc36c1">More...</a><br /></td></tr>
<tr class="separator:a2e8c7715e1fc49a80c36e40f79dc36c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6143dea2538cf7a2b280c0558ab64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#aaa6143dea2538cf7a2b280c0558ab64d">VIA_T2CH</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:aaa6143dea2538cf7a2b280c0558ab64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 count high - read only.  <a href="../../dc/dcc/via_8h.html#aaa6143dea2538cf7a2b280c0558ab64d">More...</a><br /></td></tr>
<tr class="separator:aaa6143dea2538cf7a2b280c0558ab64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98dcab66b169da71de6ba5771d5708c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ae98dcab66b169da71de6ba5771d5708c">VIA_T2LH</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ae98dcab66b169da71de6ba5771d5708c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 latch high - write only.  <a href="../../dc/dcc/via_8h.html#ae98dcab66b169da71de6ba5771d5708c">More...</a><br /></td></tr>
<tr class="separator:ae98dcab66b169da71de6ba5771d5708c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae675312d1c7a56576daf5c3b324a862d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ae675312d1c7a56576daf5c3b324a862d">VIA_SR</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ae675312d1c7a56576daf5c3b324a862d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial port shift register.  <a href="../../dc/dcc/via_8h.html#ae675312d1c7a56576daf5c3b324a862d">More...</a><br /></td></tr>
<tr class="separator:ae675312d1c7a56576daf5c3b324a862d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b09e07c3d4661179b2fdda9949906ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a3b09e07c3d4661179b2fdda9949906ca">VIA_ACR</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:a3b09e07c3d4661179b2fdda9949906ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary control register.  <a href="../../dc/dcc/via_8h.html#a3b09e07c3d4661179b2fdda9949906ca">More...</a><br /></td></tr>
<tr class="separator:a3b09e07c3d4661179b2fdda9949906ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be8ca831587126a26393ed63dc0f386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a3be8ca831587126a26393ed63dc0f386">VIA_PCR</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:a3be8ca831587126a26393ed63dc0f386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral control register.  <a href="../../dc/dcc/via_8h.html#a3be8ca831587126a26393ed63dc0f386">More...</a><br /></td></tr>
<tr class="separator:a3be8ca831587126a26393ed63dc0f386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfef2a92a4f66a68a39f8c0a722d8d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#abfef2a92a4f66a68a39f8c0a722d8d6e">VIA_IFR</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:abfef2a92a4f66a68a39f8c0a722d8d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt flag register.  <a href="../../dc/dcc/via_8h.html#abfef2a92a4f66a68a39f8c0a722d8d6e">More...</a><br /></td></tr>
<tr class="separator:abfef2a92a4f66a68a39f8c0a722d8d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2fb0cdbceca6300a6d43d801ae5c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a3e2fb0cdbceca6300a6d43d801ae5c22">VIA_IER</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:a3e2fb0cdbceca6300a6d43d801ae5c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt control register.  <a href="../../dc/dcc/via_8h.html#a3e2fb0cdbceca6300a6d43d801ae5c22">More...</a><br /></td></tr>
<tr class="separator:a3e2fb0cdbceca6300a6d43d801ae5c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12cd516286e36a428a700563eb6078b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad12cd516286e36a428a700563eb6078b">VIA_PRA_NHS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ad12cd516286e36a428a700563eb6078b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port A with no handshake.  <a href="../../dc/dcc/via_8h.html#ad12cd516286e36a428a700563eb6078b">More...</a><br /></td></tr>
<tr class="separator:ad12cd516286e36a428a700563eb6078b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7faeea75367c33b9846f9275a2c1ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad7faeea75367c33b9846f9275a2c1ff3">VIA_IM_IRQ</a>&#160;&#160;&#160;128</td></tr>
<tr class="memdesc:ad7faeea75367c33b9846f9275a2c1ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Masks <br  />
  <a href="../../dc/dcc/via_8h.html#ad7faeea75367c33b9846f9275a2c1ff3">More...</a><br /></td></tr>
<tr class="separator:ad7faeea75367c33b9846f9275a2c1ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7176f7f7c08af8c7a57a968868f794a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad7176f7f7c08af8c7a57a968868f794a">VIA_IM_T1</a>&#160;&#160;&#160;64</td></tr>
<tr class="memdesc:ad7176f7f7c08af8c7a57a968868f794a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 underflow.  <a href="../../dc/dcc/via_8h.html#ad7176f7f7c08af8c7a57a968868f794a">More...</a><br /></td></tr>
<tr class="separator:ad7176f7f7c08af8c7a57a968868f794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b27e2f098bbf6c4aaa58bedfa3cbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#aa1b27e2f098bbf6c4aaa58bedfa3cbbd">VIA_IM_T2</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:aa1b27e2f098bbf6c4aaa58bedfa3cbbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 underflow.  <a href="../../dc/dcc/via_8h.html#aa1b27e2f098bbf6c4aaa58bedfa3cbbd">More...</a><br /></td></tr>
<tr class="separator:aa1b27e2f098bbf6c4aaa58bedfa3cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0936806ee59cdbce1ccd14dba9a13de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0936806ee59cdbce1ccd14dba9a13de3">VIA_IM_CB1</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a0936806ee59cdbce1ccd14dba9a13de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handshake.  <a href="../../dc/dcc/via_8h.html#a0936806ee59cdbce1ccd14dba9a13de3">More...</a><br /></td></tr>
<tr class="separator:a0936806ee59cdbce1ccd14dba9a13de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbadd4b0faaf4aa43c66f58a89e92cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#acbadd4b0faaf4aa43c66f58a89e92cdd">VIA_IM_CB2</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:acbadd4b0faaf4aa43c66f58a89e92cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handshake.  <a href="../../dc/dcc/via_8h.html#acbadd4b0faaf4aa43c66f58a89e92cdd">More...</a><br /></td></tr>
<tr class="separator:acbadd4b0faaf4aa43c66f58a89e92cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002e57f2e7c3059ae11d7888f20b652c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a002e57f2e7c3059ae11d7888f20b652c">VIA_IM_SR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a002e57f2e7c3059ae11d7888f20b652c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift Register completion.  <a href="../../dc/dcc/via_8h.html#a002e57f2e7c3059ae11d7888f20b652c">More...</a><br /></td></tr>
<tr class="separator:a002e57f2e7c3059ae11d7888f20b652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2587fd58c0de15870524d342c7f829e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2587fd58c0de15870524d342c7f829e0">VIA_IM_CA1</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a2587fd58c0de15870524d342c7f829e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handshake.  <a href="../../dc/dcc/via_8h.html#a2587fd58c0de15870524d342c7f829e0">More...</a><br /></td></tr>
<tr class="separator:a2587fd58c0de15870524d342c7f829e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4a3f2ff777a8edc6403f32b05bb6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#aca4a3f2ff777a8edc6403f32b05bb6e2">VIA_IM_CA2</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aca4a3f2ff777a8edc6403f32b05bb6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handshake.  <a href="../../dc/dcc/via_8h.html#aca4a3f2ff777a8edc6403f32b05bb6e2">More...</a><br /></td></tr>
<tr class="separator:aca4a3f2ff777a8edc6403f32b05bb6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa563cec10208d69fdbb8da41bf10088f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#aa563cec10208d69fdbb8da41bf10088f">VIA_ACR_T1_CONTROL</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="separator:aa563cec10208d69fdbb8da41bf10088f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f702594717f81f360dc7696a6ecaedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a9f702594717f81f360dc7696a6ecaedb">VIA_ACR_T1_PB7_UNUSED</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a9f702594717f81f360dc7696a6ecaedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e879010b1eb5bb73c5f362ca83c048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad4e879010b1eb5bb73c5f362ca83c048">VIA_ACR_T1_PB7_USED</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ad4e879010b1eb5bb73c5f362ca83c048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbfb94bfcbc1835282c7fe0a14d83c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#acdbfb94bfcbc1835282c7fe0a14d83c4">VIA_ACR_T1_ONE_SHOT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:acdbfb94bfcbc1835282c7fe0a14d83c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917972553e6ac8daeae37adb3a060713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a917972553e6ac8daeae37adb3a060713">VIA_ACR_T1_FREE_RUN</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a917972553e6ac8daeae37adb3a060713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885ecfd826843f3b7f7a70f1b82f0eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a885ecfd826843f3b7f7a70f1b82f0eaa">VIA_ACR_T2_CONTROL</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a885ecfd826843f3b7f7a70f1b82f0eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade31f3e67535b1ce5949b0f2b38849a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ade31f3e67535b1ce5949b0f2b38849a1">VIA_ACR_T2_TIMER</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ade31f3e67535b1ce5949b0f2b38849a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ea0419a0a1e96a869b5fb7cb7056a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a11ea0419a0a1e96a869b5fb7cb7056a1">VIA_ACR_T2_COUNTPB6</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a11ea0419a0a1e96a869b5fb7cb7056a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462038eb00a722859ff44e6b00d685cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a462038eb00a722859ff44e6b00d685cf">VIA_ACR_SR_CONTROL</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:a462038eb00a722859ff44e6b00d685cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da1d544c582940187cbbfe979f4909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a91da1d544c582940187cbbfe979f4909">VIA_ACR_SR_IN</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:a91da1d544c582940187cbbfe979f4909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0602326dc42dbaa7caf59661614ac17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ae0602326dc42dbaa7caf59661614ac17">VIA_ACR_SR_OUT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ae0602326dc42dbaa7caf59661614ac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f3b20a86c0edec50d824adebd07e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ae7f3b20a86c0edec50d824adebd07e2f">VIA_ACR_SR_DISABLED</a>&#160;&#160;&#160;0x00   /* mode 0 Shift register disabled */</td></tr>
<tr class="separator:ae7f3b20a86c0edec50d824adebd07e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c3aa81274f91e9907ec9808d806e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#af3c3aa81274f91e9907ec9808d806e06">VIA_ACR_SR_IN_T2</a>&#160;&#160;&#160;0x04   /* mode 1 Shift in under control of Timer 2*/</td></tr>
<tr class="separator:af3c3aa81274f91e9907ec9808d806e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5d349189efe6eee62f47ba6fb38d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a7e5d349189efe6eee62f47ba6fb38d6a">VIA_ACR_SR_IN_PHI2</a>&#160;&#160;&#160;0x08   /* mode 2 Shift at System Clock Rate */</td></tr>
<tr class="separator:a7e5d349189efe6eee62f47ba6fb38d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2262e522dca26354f855259d685acb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2262e522dca26354f855259d685acb63">VIA_ACR_SR_IN_CB1</a>&#160;&#160;&#160;0x0C   /* mode 3 Shift under Control of External Clock */</td></tr>
<tr class="separator:a2262e522dca26354f855259d685acb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378b340e9d4b4aeedca811ae4ce887ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a378b340e9d4b4aeedca811ae4ce887ad">VIA_ACR_SR_OUT_FREE_T2</a>&#160;&#160;&#160;0x10   /* mode 4 Free-running <a class="el" href="../../db/dcf/fmopl_8c.html#afd20606cfffbca4afc8377f943b9ff15">output</a> */</td></tr>
<tr class="separator:a378b340e9d4b4aeedca811ae4ce887ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6900cf13763cb6698abf5fa7e6e0b7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a6900cf13763cb6698abf5fa7e6e0b7ce">VIA_ACR_SR_OUT_T2</a>&#160;&#160;&#160;0x14   /* mode 5 Shift out under control of T2 */</td></tr>
<tr class="separator:a6900cf13763cb6698abf5fa7e6e0b7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04200f3aad8ce4bca655528fd8695b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a04200f3aad8ce4bca655528fd8695b3e">VIA_ACR_SR_OUT_PHI2</a>&#160;&#160;&#160;0x18   /* mode 6 Shift out at System Clock Rate */</td></tr>
<tr class="separator:a04200f3aad8ce4bca655528fd8695b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045b1dfe66ebe7539335b3f4c76b2805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a045b1dfe66ebe7539335b3f4c76b2805">VIA_ACR_SR_OUT_CB1</a>&#160;&#160;&#160;0x1C   /* mode 7 Shift out under control of an External Pulse */</td></tr>
<tr class="separator:a045b1dfe66ebe7539335b3f4c76b2805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccb0de31949545ee78c65390dec06b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0ccb0de31949545ee78c65390dec06b1">VIA_ACR_PB_LATCH</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:a0ccb0de31949545ee78c65390dec06b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f7cb0955d6be0ea4d8e335a9e9a258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a52f7cb0955d6be0ea4d8e335a9e9a258">VIA_ACR_PA_LATCH</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a52f7cb0955d6be0ea4d8e335a9e9a258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe99b61da22d96653731f6653a318023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#abe99b61da22d96653731f6653a318023">VIA_PCR_CB2_CONTROL</a>&#160;&#160;&#160;0xE0</td></tr>
<tr class="memdesc:abe99b61da22d96653731f6653a318023"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#abe99b61da22d96653731f6653a318023">More...</a><br /></td></tr>
<tr class="separator:abe99b61da22d96653731f6653a318023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab102706a22e35f57812e6417b5a6c667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ab102706a22e35f57812e6417b5a6c667">VIA_PCR_CB2_I_OR_O</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ab102706a22e35f57812e6417b5a6c667"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#ab102706a22e35f57812e6417b5a6c667">More...</a><br /></td></tr>
<tr class="separator:ab102706a22e35f57812e6417b5a6c667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79a0b57d1d4a749b505cc47e5530678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad79a0b57d1d4a749b505cc47e5530678">VIA_PCR_CB2_INPUT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ad79a0b57d1d4a749b505cc47e5530678"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#ad79a0b57d1d4a749b505cc47e5530678">More...</a><br /></td></tr>
<tr class="separator:ad79a0b57d1d4a749b505cc47e5530678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b2088ee042c798503572b640332f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a44b2088ee042c798503572b640332f90">VIA_PCR_CB2_INPUT_NEG_ACTIVE_EDGE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a44b2088ee042c798503572b640332f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a44b2088ee042c798503572b640332f90">More...</a><br /></td></tr>
<tr class="separator:a44b2088ee042c798503572b640332f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda7224fbea270ae2595b95afc22d84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#acda7224fbea270ae2595b95afc22d84c">VIA_PCR_CB2_INPUT_POS_ACTIVE_EDGE</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:acda7224fbea270ae2595b95afc22d84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#acda7224fbea270ae2595b95afc22d84c">More...</a><br /></td></tr>
<tr class="separator:acda7224fbea270ae2595b95afc22d84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc8ca690aac8e6b8bae07cb27bd6015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a6fc8ca690aac8e6b8bae07cb27bd6015">VIA_PCR_CB2_INDEPENDENT_INTERRUPT</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a6fc8ca690aac8e6b8bae07cb27bd6015"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a6fc8ca690aac8e6b8bae07cb27bd6015">More...</a><br /></td></tr>
<tr class="separator:a6fc8ca690aac8e6b8bae07cb27bd6015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220ed3de0b941784eb32fd13c32cd5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a220ed3de0b941784eb32fd13c32cd5f8">VIA_PCR_CB2_HANDSHAKE_OUTPUT</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:a220ed3de0b941784eb32fd13c32cd5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">If INDEPENDENT_INTERRUPT is set, "reading or writing ORB does not clear the CB2 interrupt flag".  <a href="../../dc/dcc/via_8h.html#a220ed3de0b941784eb32fd13c32cd5f8">More...</a><br /></td></tr>
<tr class="separator:a220ed3de0b941784eb32fd13c32cd5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cd763184bbbd370c968c9f36c2f29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#af3cd763184bbbd370c968c9f36c2f29a">VIA_PCR_CB2_PULSE_OUTPUT</a>&#160;&#160;&#160;0xA0</td></tr>
<tr class="memdesc:af3cd763184bbbd370c968c9f36c2f29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#af3cd763184bbbd370c968c9f36c2f29a">More...</a><br /></td></tr>
<tr class="separator:af3cd763184bbbd370c968c9f36c2f29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260eda9111445ac16de559ae9a06c483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a260eda9111445ac16de559ae9a06c483">VIA_PCR_CB2_LOW_OUTPUT</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:a260eda9111445ac16de559ae9a06c483"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#a260eda9111445ac16de559ae9a06c483">More...</a><br /></td></tr>
<tr class="separator:a260eda9111445ac16de559ae9a06c483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ed227337ae51fd1b38cd92525ca911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ad3ed227337ae51fd1b38cd92525ca911">VIA_PCR_CB2_HIGH_OUTPUT</a>&#160;&#160;&#160;0xE0</td></tr>
<tr class="memdesc:ad3ed227337ae51fd1b38cd92525ca911"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#ad3ed227337ae51fd1b38cd92525ca911">More...</a><br /></td></tr>
<tr class="separator:ad3ed227337ae51fd1b38cd92525ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d71af4e8625c7d48c71999e4d4767a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#af2d71af4e8625c7d48c71999e4d4767a">VIA_PCR_CB1_CONTROL</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:af2d71af4e8625c7d48c71999e4d4767a"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 bit  <a href="../../dc/dcc/via_8h.html#af2d71af4e8625c7d48c71999e4d4767a">More...</a><br /></td></tr>
<tr class="separator:af2d71af4e8625c7d48c71999e4d4767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed4000dc2666b6838223c9d0340f7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2ed4000dc2666b6838223c9d0340f7f9">VIA_PCR_CB1_NEG_ACTIVE_EDGE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a2ed4000dc2666b6838223c9d0340f7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a2ed4000dc2666b6838223c9d0340f7f9">More...</a><br /></td></tr>
<tr class="separator:a2ed4000dc2666b6838223c9d0340f7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5f14c94c9e7761a591395399c6dca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a8d5f14c94c9e7761a591395399c6dca3">VIA_PCR_CB1_POS_ACTIVE_EDGE</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:a8d5f14c94c9e7761a591395399c6dca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a8d5f14c94c9e7761a591395399c6dca3">More...</a><br /></td></tr>
<tr class="separator:a8d5f14c94c9e7761a591395399c6dca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4210a4c1c63d4212e1e4e0701e5b3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a4210a4c1c63d4212e1e4e0701e5b3639">VIA_PCR_CA2_CONTROL</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:a4210a4c1c63d4212e1e4e0701e5b3639"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#a4210a4c1c63d4212e1e4e0701e5b3639">More...</a><br /></td></tr>
<tr class="separator:a4210a4c1c63d4212e1e4e0701e5b3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311fefe8a759ef74f7de2804ba519518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a311fefe8a759ef74f7de2804ba519518">VIA_PCR_CA2_I_OR_O</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:a311fefe8a759ef74f7de2804ba519518"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a311fefe8a759ef74f7de2804ba519518">More...</a><br /></td></tr>
<tr class="separator:a311fefe8a759ef74f7de2804ba519518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae212ba2125b76758e31bf70682267d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ae212ba2125b76758e31bf70682267d4a">VIA_PCR_CA2_INPUT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ae212ba2125b76758e31bf70682267d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#ae212ba2125b76758e31bf70682267d4a">More...</a><br /></td></tr>
<tr class="separator:ae212ba2125b76758e31bf70682267d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ce4293c8e3197b2763aad13ed87119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a38ce4293c8e3197b2763aad13ed87119">VIA_PCR_CA2_INPUT_NEG_ACTIVE_EDGE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a38ce4293c8e3197b2763aad13ed87119"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a38ce4293c8e3197b2763aad13ed87119">More...</a><br /></td></tr>
<tr class="separator:a38ce4293c8e3197b2763aad13ed87119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2663bb3a4a2ad0d07c1c30fe982d64a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2663bb3a4a2ad0d07c1c30fe982d64a3">VIA_PCR_CA2_INPUT_POS_ACTIVE_EDGE</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:a2663bb3a4a2ad0d07c1c30fe982d64a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a2663bb3a4a2ad0d07c1c30fe982d64a3">More...</a><br /></td></tr>
<tr class="separator:a2663bb3a4a2ad0d07c1c30fe982d64a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834f124ad142754d1fefedc37722f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a834f124ad142754d1fefedc37722f9bc">VIA_PCR_CA2_INDEPENDENT_INTERRUPT</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a834f124ad142754d1fefedc37722f9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a834f124ad142754d1fefedc37722f9bc">More...</a><br /></td></tr>
<tr class="separator:a834f124ad142754d1fefedc37722f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41df1218fe100ce1813f51f9fed03af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a41df1218fe100ce1813f51f9fed03af8">VIA_PCR_CA2_HANDSHAKE_OUTPUT</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:a41df1218fe100ce1813f51f9fed03af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">If INDEPENDENT_INTERRUPT is set, "reading or writing ORA does not clear the CA2 interrupt flag".  <a href="../../dc/dcc/via_8h.html#a41df1218fe100ce1813f51f9fed03af8">More...</a><br /></td></tr>
<tr class="separator:a41df1218fe100ce1813f51f9fed03af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8345c3744bd10e43131370658ce0d410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a8345c3744bd10e43131370658ce0d410">VIA_PCR_CA2_PULSE_OUTPUT</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:a8345c3744bd10e43131370658ce0d410"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#a8345c3744bd10e43131370658ce0d410">More...</a><br /></td></tr>
<tr class="separator:a8345c3744bd10e43131370658ce0d410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8a52572ad33d1234c8ec7d0f515cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a9d8a52572ad33d1234c8ec7d0f515cff">VIA_PCR_CA2_LOW_OUTPUT</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:a9d8a52572ad33d1234c8ec7d0f515cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#a9d8a52572ad33d1234c8ec7d0f515cff">More...</a><br /></td></tr>
<tr class="separator:a9d8a52572ad33d1234c8ec7d0f515cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e824f877e22fe79584d0c5e086c343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a24e824f877e22fe79584d0c5e086c343">VIA_PCR_CA2_HIGH_OUTPUT</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:a24e824f877e22fe79584d0c5e086c343"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 bits  <a href="../../dc/dcc/via_8h.html#a24e824f877e22fe79584d0c5e086c343">More...</a><br /></td></tr>
<tr class="separator:a24e824f877e22fe79584d0c5e086c343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2291eefb3691ddc9be90d9fef9d27188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2291eefb3691ddc9be90d9fef9d27188">VIA_PCR_CA1_CONTROL</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a2291eefb3691ddc9be90d9fef9d27188"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 bit  <a href="../../dc/dcc/via_8h.html#a2291eefb3691ddc9be90d9fef9d27188">More...</a><br /></td></tr>
<tr class="separator:a2291eefb3691ddc9be90d9fef9d27188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2c9e03e3a954fa1c3b753d6d99829c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#acc2c9e03e3a954fa1c3b753d6d99829c">VIA_PCR_CA1_NEG_ACTIVE_EDGE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:acc2c9e03e3a954fa1c3b753d6d99829c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#acc2c9e03e3a954fa1c3b753d6d99829c">More...</a><br /></td></tr>
<tr class="separator:acc2c9e03e3a954fa1c3b753d6d99829c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4cf40754f33acb7d65527205baba65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a1f4cf40754f33acb7d65527205baba65">VIA_PCR_CA1_POS_ACTIVE_EDGE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a1f4cf40754f33acb7d65527205baba65"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit  <a href="../../dc/dcc/via_8h.html#a1f4cf40754f33acb7d65527205baba65">More...</a><br /></td></tr>
<tr class="separator:a1f4cf40754f33acb7d65527205baba65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d343238f669b433af4f5868cc6eb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a05d343238f669b433af4f5868cc6eb7f">VIA_SIG_CA1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a05d343238f669b433af4f5868cc6eb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal values (for signaling edges on the control lines) <br  />
  <a href="../../dc/dcc/via_8h.html#a05d343238f669b433af4f5868cc6eb7f">More...</a><br /></td></tr>
<tr class="separator:a05d343238f669b433af4f5868cc6eb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abe64186555b0dca56c2a425131509d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a6abe64186555b0dca56c2a425131509d">VIA_SIG_CA2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a6abe64186555b0dca56c2a425131509d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa034175a3308179db9684064afc78ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#afa034175a3308179db9684064afc78ad">VIA_SIG_CB1</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:afa034175a3308179db9684064afc78ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98cbc0f2a4cfdbe9cb6320846d8b92ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a98cbc0f2a4cfdbe9cb6320846d8b92ae">VIA_SIG_CB2</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a98cbc0f2a4cfdbe9cb6320846d8b92ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58bcce0776a2143f2ec3c8eae8c8bc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a58bcce0776a2143f2ec3c8eae8c8bc39">VIA_SIG_FALL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a58bcce0776a2143f2ec3c8eae8c8bc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7672db3aaac27d55d96eb4260f6b3a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a7672db3aaac27d55d96eb4260f6b3a33">VIA_SIG_RISE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a7672db3aaac27d55d96eb4260f6b3a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd63f23cd7875ff82f53b46ac019b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a5cd63f23cd7875ff82f53b46ac019b38">START_SHIFTING</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5cd63f23cd7875ff82f53b46ac019b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64102663477306ace88163dc454eb10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a64102663477306ace88163dc454eb10c">FINISHED_SHIFTING</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a64102663477306ace88163dc454eb10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a5a4d5b6c58098a5449fb1819f76cc5ea"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a></td></tr>
<tr class="separator:a5a4d5b6c58098a5449fb1819f76cc5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4cd26b932a9ddcbd149e8f35eba669c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a4cd26b932a9ddcbd149e8f35eba669c5">viacore_setup_context</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context)</td></tr>
<tr class="separator:a4cd26b932a9ddcbd149e8f35eba669c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbfce48e98e7a5a869d0e8df2edb3d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#aafbfce48e98e7a5a869d0e8df2edb3d5">viacore_init</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, struct <a class="el" href="../../db/d5f/structalarm__context__s.html">alarm_context_s</a> *alarm_context, struct <a class="el" href="../../d3/d01/structinterrupt__cpu__status__s.html">interrupt_cpu_status_s</a> *int_status)</td></tr>
<tr class="separator:aafbfce48e98e7a5a869d0e8df2edb3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca3c1f6d354160b72372a14e3074666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a8ca3c1f6d354160b72372a14e3074666">viacore_shutdown</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context)</td></tr>
<tr class="separator:a8ca3c1f6d354160b72372a14e3074666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a60a8e4a180caa9371bb3e44318fde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a88a60a8e4a180caa9371bb3e44318fde">viacore_reset</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context)</td></tr>
<tr class="separator:a88a60a8e4a180caa9371bb3e44318fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8050ebb2d70dde45426943be6401e3c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a8050ebb2d70dde45426943be6401e3c2">viacore_disable</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context)</td></tr>
<tr class="separator:a8050ebb2d70dde45426943be6401e3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9aa2cd4f9b4ea414b4d7724e13946e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a3e9aa2cd4f9b4ea414b4d7724e13946e">viacore_signal</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, <a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a> line, <a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a> edge)</td></tr>
<tr class="separator:a3e9aa2cd4f9b4ea414b4d7724e13946e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e80612aab3fbdc716f536694bad8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2e80612aab3fbdc716f536694bad8190">viacore_store</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, uint16_t <a class="el" href="../../d3/da9/spi-flash_8c.html#ab36863a07751ac73459d46b677c33b57">addr</a>, uint8_t data)</td></tr>
<tr class="separator:a2e80612aab3fbdc716f536694bad8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679d4b394b49bf9fdf3530670bc81696"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a679d4b394b49bf9fdf3530670bc81696">viacore_read</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, uint16_t <a class="el" href="../../d3/da9/spi-flash_8c.html#ab36863a07751ac73459d46b677c33b57">addr</a>)</td></tr>
<tr class="separator:a679d4b394b49bf9fdf3530670bc81696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2516a593936b8cfc8437d0299d0d243d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a2516a593936b8cfc8437d0299d0d243d">viacore_peek</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, uint16_t <a class="el" href="../../d3/da9/spi-flash_8c.html#ab36863a07751ac73459d46b677c33b57">addr</a>)</td></tr>
<tr class="memdesc:a2516a593936b8cfc8437d0299d0d243d"><td class="mdescLeft">&#160;</td><td class="mdescRight">return value of a register without side effects  <a href="../../dc/dcc/via_8h.html#a2516a593936b8cfc8437d0299d0d243d">More...</a><br /></td></tr>
<tr class="separator:a2516a593936b8cfc8437d0299d0d243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b554cd31604b286d7ece79092de2215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a3b554cd31604b286d7ece79092de2215">viacore_set_sr</a> (<a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *via_context, uint8_t data)</td></tr>
<tr class="memdesc:a3b554cd31604b286d7ece79092de2215"><td class="mdescLeft">&#160;</td><td class="mdescRight">WARNING: this is a hack.  <a href="../../dc/dcc/via_8h.html#a3b554cd31604b286d7ece79092de2215">More...</a><br /></td></tr>
<tr class="separator:a3b554cd31604b286d7ece79092de2215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b236d8b745028ee8252730ef282131"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a70b236d8b745028ee8252730ef282131">viacore_set_cb1</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, bool data)</td></tr>
<tr class="separator:a70b236d8b745028ee8252730ef282131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a2235d2becce954cd9776387c2ed28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a62a2235d2becce954cd9776387c2ed28">viacore_set_cb2</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, bool data)</td></tr>
<tr class="separator:a62a2235d2becce954cd9776387c2ed28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac014e470fa2009d60fd6e4eb53a54c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#ac014e470fa2009d60fd6e4eb53a54c01">viacore_snapshot_write_module</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, struct <a class="el" href="../../d8/d48/structsnapshot__s.html">snapshot_s</a> *s)</td></tr>
<tr class="memdesc:ac014e470fa2009d60fd6e4eb53a54c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIXME!!! Error check.  <a href="../../dc/dcc/via_8h.html#ac014e470fa2009d60fd6e4eb53a54c01">More...</a><br /></td></tr>
<tr class="separator:ac014e470fa2009d60fd6e4eb53a54c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be5d76b4d83b041ef022f64a7bc694d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0be5d76b4d83b041ef022f64a7bc694d">viacore_snapshot_read_module</a> (struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *via_context, struct <a class="el" href="../../d8/d48/structsnapshot__s.html">snapshot_s</a> *s)</td></tr>
<tr class="separator:a0be5d76b4d83b041ef022f64a7bc694d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebee54a8a47c87ef934e11965c18504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dcc/via_8h.html#a0ebee54a8a47c87ef934e11965c18504">viacore_dump</a> (<a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *via_context)</td></tr>
<tr class="separator:a0ebee54a8a47c87ef934e11965c18504"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a64102663477306ace88163dc454eb10c" name="a64102663477306ace88163dc454eb10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64102663477306ace88163dc454eb10c">&#9670;&nbsp;</a></span>FINISHED_SHIFTING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FINISHED_SHIFTING&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cd63f23cd7875ff82f53b46ac019b38" name="a5cd63f23cd7875ff82f53b46ac019b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd63f23cd7875ff82f53b46ac019b38">&#9670;&nbsp;</a></span>START_SHIFTING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define START_SHIFTING&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b09e07c3d4661179b2fdda9949906ca" name="a3b09e07c3d4661179b2fdda9949906ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b09e07c3d4661179b2fdda9949906ca">&#9670;&nbsp;</a></span>VIA_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary control register. </p>

</div>
</div>
<a id="a52f7cb0955d6be0ea4d8e335a9e9a258" name="a52f7cb0955d6be0ea4d8e335a9e9a258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f7cb0955d6be0ea4d8e335a9e9a258">&#9670;&nbsp;</a></span>VIA_ACR_PA_LATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_PA_LATCH&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ccb0de31949545ee78c65390dec06b1" name="a0ccb0de31949545ee78c65390dec06b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccb0de31949545ee78c65390dec06b1">&#9670;&nbsp;</a></span>VIA_ACR_PB_LATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_PB_LATCH&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462038eb00a722859ff44e6b00d685cf" name="a462038eb00a722859ff44e6b00d685cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462038eb00a722859ff44e6b00d685cf">&#9670;&nbsp;</a></span>VIA_ACR_SR_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_CONTROL&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7f3b20a86c0edec50d824adebd07e2f" name="ae7f3b20a86c0edec50d824adebd07e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f3b20a86c0edec50d824adebd07e2f">&#9670;&nbsp;</a></span>VIA_ACR_SR_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_DISABLED&#160;&#160;&#160;0x00   /* mode 0 Shift register disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91da1d544c582940187cbbfe979f4909" name="a91da1d544c582940187cbbfe979f4909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91da1d544c582940187cbbfe979f4909">&#9670;&nbsp;</a></span>VIA_ACR_SR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_IN&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2262e522dca26354f855259d685acb63" name="a2262e522dca26354f855259d685acb63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2262e522dca26354f855259d685acb63">&#9670;&nbsp;</a></span>VIA_ACR_SR_IN_CB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_IN_CB1&#160;&#160;&#160;0x0C   /* mode 3 Shift under Control of External Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e5d349189efe6eee62f47ba6fb38d6a" name="a7e5d349189efe6eee62f47ba6fb38d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5d349189efe6eee62f47ba6fb38d6a">&#9670;&nbsp;</a></span>VIA_ACR_SR_IN_PHI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_IN_PHI2&#160;&#160;&#160;0x08   /* mode 2 Shift at System Clock Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c3aa81274f91e9907ec9808d806e06" name="af3c3aa81274f91e9907ec9808d806e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c3aa81274f91e9907ec9808d806e06">&#9670;&nbsp;</a></span>VIA_ACR_SR_IN_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_IN_T2&#160;&#160;&#160;0x04   /* mode 1 Shift in under control of Timer 2*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0602326dc42dbaa7caf59661614ac17" name="ae0602326dc42dbaa7caf59661614ac17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0602326dc42dbaa7caf59661614ac17">&#9670;&nbsp;</a></span>VIA_ACR_SR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_OUT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045b1dfe66ebe7539335b3f4c76b2805" name="a045b1dfe66ebe7539335b3f4c76b2805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045b1dfe66ebe7539335b3f4c76b2805">&#9670;&nbsp;</a></span>VIA_ACR_SR_OUT_CB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_OUT_CB1&#160;&#160;&#160;0x1C   /* mode 7 Shift out under control of an External Pulse */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a378b340e9d4b4aeedca811ae4ce887ad" name="a378b340e9d4b4aeedca811ae4ce887ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378b340e9d4b4aeedca811ae4ce887ad">&#9670;&nbsp;</a></span>VIA_ACR_SR_OUT_FREE_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_OUT_FREE_T2&#160;&#160;&#160;0x10   /* mode 4 Free-running <a class="el" href="../../db/dcf/fmopl_8c.html#afd20606cfffbca4afc8377f943b9ff15">output</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04200f3aad8ce4bca655528fd8695b3e" name="a04200f3aad8ce4bca655528fd8695b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04200f3aad8ce4bca655528fd8695b3e">&#9670;&nbsp;</a></span>VIA_ACR_SR_OUT_PHI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_OUT_PHI2&#160;&#160;&#160;0x18   /* mode 6 Shift out at System Clock Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6900cf13763cb6698abf5fa7e6e0b7ce" name="a6900cf13763cb6698abf5fa7e6e0b7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6900cf13763cb6698abf5fa7e6e0b7ce">&#9670;&nbsp;</a></span>VIA_ACR_SR_OUT_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_SR_OUT_T2&#160;&#160;&#160;0x14   /* mode 5 Shift out under control of T2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa563cec10208d69fdbb8da41bf10088f" name="aa563cec10208d69fdbb8da41bf10088f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa563cec10208d69fdbb8da41bf10088f">&#9670;&nbsp;</a></span>VIA_ACR_T1_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T1_CONTROL&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917972553e6ac8daeae37adb3a060713" name="a917972553e6ac8daeae37adb3a060713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917972553e6ac8daeae37adb3a060713">&#9670;&nbsp;</a></span>VIA_ACR_T1_FREE_RUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T1_FREE_RUN&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdbfb94bfcbc1835282c7fe0a14d83c4" name="acdbfb94bfcbc1835282c7fe0a14d83c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdbfb94bfcbc1835282c7fe0a14d83c4">&#9670;&nbsp;</a></span>VIA_ACR_T1_ONE_SHOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T1_ONE_SHOT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f702594717f81f360dc7696a6ecaedb" name="a9f702594717f81f360dc7696a6ecaedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f702594717f81f360dc7696a6ecaedb">&#9670;&nbsp;</a></span>VIA_ACR_T1_PB7_UNUSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T1_PB7_UNUSED&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e879010b1eb5bb73c5f362ca83c048" name="ad4e879010b1eb5bb73c5f362ca83c048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e879010b1eb5bb73c5f362ca83c048">&#9670;&nbsp;</a></span>VIA_ACR_T1_PB7_USED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T1_PB7_USED&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a885ecfd826843f3b7f7a70f1b82f0eaa" name="a885ecfd826843f3b7f7a70f1b82f0eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885ecfd826843f3b7f7a70f1b82f0eaa">&#9670;&nbsp;</a></span>VIA_ACR_T2_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T2_CONTROL&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11ea0419a0a1e96a869b5fb7cb7056a1" name="a11ea0419a0a1e96a869b5fb7cb7056a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ea0419a0a1e96a869b5fb7cb7056a1">&#9670;&nbsp;</a></span>VIA_ACR_T2_COUNTPB6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T2_COUNTPB6&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade31f3e67535b1ce5949b0f2b38849a1" name="ade31f3e67535b1ce5949b0f2b38849a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade31f3e67535b1ce5949b0f2b38849a1">&#9670;&nbsp;</a></span>VIA_ACR_T2_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_ACR_T2_TIMER&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a657061fc09e7e4a3c95cf47a5be48dce" name="a657061fc09e7e4a3c95cf47a5be48dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657061fc09e7e4a3c95cf47a5be48dce">&#9670;&nbsp;</a></span>VIA_DDRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_DDRA&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data direction register for port A. </p>

</div>
</div>
<a id="a0979f9680415ad941999aba1ef91d704" name="a0979f9680415ad941999aba1ef91d704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0979f9680415ad941999aba1ef91d704">&#9670;&nbsp;</a></span>VIA_DDRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_DDRB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data direction register for port B. </p>

</div>
</div>
<a id="a3e2fb0cdbceca6300a6d43d801ae5c22" name="a3e2fb0cdbceca6300a6d43d801ae5c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2fb0cdbceca6300a6d43d801ae5c22">&#9670;&nbsp;</a></span>VIA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IER&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt control register. </p>

</div>
</div>
<a id="abfef2a92a4f66a68a39f8c0a722d8d6e" name="abfef2a92a4f66a68a39f8c0a722d8d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfef2a92a4f66a68a39f8c0a722d8d6e">&#9670;&nbsp;</a></span>VIA_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IFR&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt flag register. </p>

</div>
</div>
<a id="a2587fd58c0de15870524d342c7f829e0" name="a2587fd58c0de15870524d342c7f829e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2587fd58c0de15870524d342c7f829e0">&#9670;&nbsp;</a></span>VIA_IM_CA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_CA1&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handshake. </p>

</div>
</div>
<a id="aca4a3f2ff777a8edc6403f32b05bb6e2" name="aca4a3f2ff777a8edc6403f32b05bb6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4a3f2ff777a8edc6403f32b05bb6e2">&#9670;&nbsp;</a></span>VIA_IM_CA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_CA2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handshake. </p>

</div>
</div>
<a id="a0936806ee59cdbce1ccd14dba9a13de3" name="a0936806ee59cdbce1ccd14dba9a13de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0936806ee59cdbce1ccd14dba9a13de3">&#9670;&nbsp;</a></span>VIA_IM_CB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_CB1&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handshake. </p>

</div>
</div>
<a id="acbadd4b0faaf4aa43c66f58a89e92cdd" name="acbadd4b0faaf4aa43c66f58a89e92cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbadd4b0faaf4aa43c66f58a89e92cdd">&#9670;&nbsp;</a></span>VIA_IM_CB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_CB2&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handshake. </p>

</div>
</div>
<a id="ad7faeea75367c33b9846f9275a2c1ff3" name="ad7faeea75367c33b9846f9275a2c1ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7faeea75367c33b9846f9275a2c1ff3">&#9670;&nbsp;</a></span>VIA_IM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_IRQ&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Masks <br  />
 </p>
<p >MOS 6522 Control Bit </p>

</div>
</div>
<a id="a002e57f2e7c3059ae11d7888f20b652c" name="a002e57f2e7c3059ae11d7888f20b652c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002e57f2e7c3059ae11d7888f20b652c">&#9670;&nbsp;</a></span>VIA_IM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_SR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift Register completion. </p>

</div>
</div>
<a id="ad7176f7f7c08af8c7a57a968868f794a" name="ad7176f7f7c08af8c7a57a968868f794a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7176f7f7c08af8c7a57a968868f794a">&#9670;&nbsp;</a></span>VIA_IM_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_T1&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 underflow. </p>

</div>
</div>
<a id="aa1b27e2f098bbf6c4aaa58bedfa3cbbd" name="aa1b27e2f098bbf6c4aaa58bedfa3cbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b27e2f098bbf6c4aaa58bedfa3cbbd">&#9670;&nbsp;</a></span>VIA_IM_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_IM_T2&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 underflow. </p>

</div>
</div>
<a id="a3be8ca831587126a26393ed63dc0f386" name="a3be8ca831587126a26393ed63dc0f386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be8ca831587126a26393ed63dc0f386">&#9670;&nbsp;</a></span>VIA_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral control register. </p>

</div>
</div>
<a id="a2291eefb3691ddc9be90d9fef9d27188" name="a2291eefb3691ddc9be90d9fef9d27188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2291eefb3691ddc9be90d9fef9d27188">&#9670;&nbsp;</a></span>VIA_PCR_CA1_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA1_CONTROL&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 bit </p>

</div>
</div>
<a id="acc2c9e03e3a954fa1c3b753d6d99829c" name="acc2c9e03e3a954fa1c3b753d6d99829c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2c9e03e3a954fa1c3b753d6d99829c">&#9670;&nbsp;</a></span>VIA_PCR_CA1_NEG_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA1_NEG_ACTIVE_EDGE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a1f4cf40754f33acb7d65527205baba65" name="a1f4cf40754f33acb7d65527205baba65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4cf40754f33acb7d65527205baba65">&#9670;&nbsp;</a></span>VIA_PCR_CA1_POS_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA1_POS_ACTIVE_EDGE&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a4210a4c1c63d4212e1e4e0701e5b3639" name="a4210a4c1c63d4212e1e4e0701e5b3639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4210a4c1c63d4212e1e4e0701e5b3639">&#9670;&nbsp;</a></span>VIA_PCR_CA2_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_CONTROL&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="a41df1218fe100ce1813f51f9fed03af8" name="a41df1218fe100ce1813f51f9fed03af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41df1218fe100ce1813f51f9fed03af8">&#9670;&nbsp;</a></span>VIA_PCR_CA2_HANDSHAKE_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_HANDSHAKE_OUTPUT&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If INDEPENDENT_INTERRUPT is set, "reading or writing ORA does not clear the CA2 interrupt flag". </p>
<p >3 bits </p>

</div>
</div>
<a id="a24e824f877e22fe79584d0c5e086c343" name="a24e824f877e22fe79584d0c5e086c343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e824f877e22fe79584d0c5e086c343">&#9670;&nbsp;</a></span>VIA_PCR_CA2_HIGH_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_HIGH_OUTPUT&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="a311fefe8a759ef74f7de2804ba519518" name="a311fefe8a759ef74f7de2804ba519518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311fefe8a759ef74f7de2804ba519518">&#9670;&nbsp;</a></span>VIA_PCR_CA2_I_OR_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_I_OR_O&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a834f124ad142754d1fefedc37722f9bc" name="a834f124ad142754d1fefedc37722f9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834f124ad142754d1fefedc37722f9bc">&#9670;&nbsp;</a></span>VIA_PCR_CA2_INDEPENDENT_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_INDEPENDENT_INTERRUPT&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="ae212ba2125b76758e31bf70682267d4a" name="ae212ba2125b76758e31bf70682267d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae212ba2125b76758e31bf70682267d4a">&#9670;&nbsp;</a></span>VIA_PCR_CA2_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_INPUT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a38ce4293c8e3197b2763aad13ed87119" name="a38ce4293c8e3197b2763aad13ed87119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ce4293c8e3197b2763aad13ed87119">&#9670;&nbsp;</a></span>VIA_PCR_CA2_INPUT_NEG_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_INPUT_NEG_ACTIVE_EDGE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a2663bb3a4a2ad0d07c1c30fe982d64a3" name="a2663bb3a4a2ad0d07c1c30fe982d64a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2663bb3a4a2ad0d07c1c30fe982d64a3">&#9670;&nbsp;</a></span>VIA_PCR_CA2_INPUT_POS_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_INPUT_POS_ACTIVE_EDGE&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a9d8a52572ad33d1234c8ec7d0f515cff" name="a9d8a52572ad33d1234c8ec7d0f515cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d8a52572ad33d1234c8ec7d0f515cff">&#9670;&nbsp;</a></span>VIA_PCR_CA2_LOW_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_LOW_OUTPUT&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="a8345c3744bd10e43131370658ce0d410" name="a8345c3744bd10e43131370658ce0d410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8345c3744bd10e43131370658ce0d410">&#9670;&nbsp;</a></span>VIA_PCR_CA2_PULSE_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CA2_PULSE_OUTPUT&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="af2d71af4e8625c7d48c71999e4d4767a" name="af2d71af4e8625c7d48c71999e4d4767a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d71af4e8625c7d48c71999e4d4767a">&#9670;&nbsp;</a></span>VIA_PCR_CB1_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB1_CONTROL&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 bit </p>

</div>
</div>
<a id="a2ed4000dc2666b6838223c9d0340f7f9" name="a2ed4000dc2666b6838223c9d0340f7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed4000dc2666b6838223c9d0340f7f9">&#9670;&nbsp;</a></span>VIA_PCR_CB1_NEG_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB1_NEG_ACTIVE_EDGE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a8d5f14c94c9e7761a591395399c6dca3" name="a8d5f14c94c9e7761a591395399c6dca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5f14c94c9e7761a591395399c6dca3">&#9670;&nbsp;</a></span>VIA_PCR_CB1_POS_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB1_POS_ACTIVE_EDGE&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="abe99b61da22d96653731f6653a318023" name="abe99b61da22d96653731f6653a318023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe99b61da22d96653731f6653a318023">&#9670;&nbsp;</a></span>VIA_PCR_CB2_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_CONTROL&#160;&#160;&#160;0xE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="a220ed3de0b941784eb32fd13c32cd5f8" name="a220ed3de0b941784eb32fd13c32cd5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220ed3de0b941784eb32fd13c32cd5f8">&#9670;&nbsp;</a></span>VIA_PCR_CB2_HANDSHAKE_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_HANDSHAKE_OUTPUT&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If INDEPENDENT_INTERRUPT is set, "reading or writing ORB does not clear the CB2 interrupt flag". </p>
<p >3 bits </p>

</div>
</div>
<a id="ad3ed227337ae51fd1b38cd92525ca911" name="ad3ed227337ae51fd1b38cd92525ca911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ed227337ae51fd1b38cd92525ca911">&#9670;&nbsp;</a></span>VIA_PCR_CB2_HIGH_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_HIGH_OUTPUT&#160;&#160;&#160;0xE0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="ab102706a22e35f57812e6417b5a6c667" name="ab102706a22e35f57812e6417b5a6c667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab102706a22e35f57812e6417b5a6c667">&#9670;&nbsp;</a></span>VIA_PCR_CB2_I_OR_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_I_OR_O&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a6fc8ca690aac8e6b8bae07cb27bd6015" name="a6fc8ca690aac8e6b8bae07cb27bd6015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc8ca690aac8e6b8bae07cb27bd6015">&#9670;&nbsp;</a></span>VIA_PCR_CB2_INDEPENDENT_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_INDEPENDENT_INTERRUPT&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="ad79a0b57d1d4a749b505cc47e5530678" name="ad79a0b57d1d4a749b505cc47e5530678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79a0b57d1d4a749b505cc47e5530678">&#9670;&nbsp;</a></span>VIA_PCR_CB2_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_INPUT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a44b2088ee042c798503572b640332f90" name="a44b2088ee042c798503572b640332f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b2088ee042c798503572b640332f90">&#9670;&nbsp;</a></span>VIA_PCR_CB2_INPUT_NEG_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_INPUT_NEG_ACTIVE_EDGE&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="acda7224fbea270ae2595b95afc22d84c" name="acda7224fbea270ae2595b95afc22d84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda7224fbea270ae2595b95afc22d84c">&#9670;&nbsp;</a></span>VIA_PCR_CB2_INPUT_POS_ACTIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_INPUT_POS_ACTIVE_EDGE&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit </p>

</div>
</div>
<a id="a260eda9111445ac16de559ae9a06c483" name="a260eda9111445ac16de559ae9a06c483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260eda9111445ac16de559ae9a06c483">&#9670;&nbsp;</a></span>VIA_PCR_CB2_LOW_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_LOW_OUTPUT&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="af3cd763184bbbd370c968c9f36c2f29a" name="af3cd763184bbbd370c968c9f36c2f29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cd763184bbbd370c968c9f36c2f29a">&#9670;&nbsp;</a></span>VIA_PCR_CB2_PULSE_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PCR_CB2_PULSE_OUTPUT&#160;&#160;&#160;0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 bits </p>

</div>
</div>
<a id="ab2827ad5ca46f28ff37a9d89f7a04eed" name="ab2827ad5ca46f28ff37a9d89f7a04eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2827ad5ca46f28ff37a9d89f7a04eed">&#9670;&nbsp;</a></span>VIA_PRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PRA&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port A. </p>

</div>
</div>
<a id="ad12cd516286e36a428a700563eb6078b" name="ad12cd516286e36a428a700563eb6078b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12cd516286e36a428a700563eb6078b">&#9670;&nbsp;</a></span>VIA_PRA_NHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PRA_NHS&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port A with no handshake. </p>

</div>
</div>
<a id="a0e81fea4350ef7a98f5ea47ce5019f00" name="a0e81fea4350ef7a98f5ea47ce5019f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e81fea4350ef7a98f5ea47ce5019f00">&#9670;&nbsp;</a></span>VIA_PRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_PRB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MOS 6522 registers. </p>
<p >Port B </p>

</div>
</div>
<a id="a05d343238f669b433af4f5868cc6eb7f" name="a05d343238f669b433af4f5868cc6eb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d343238f669b433af4f5868cc6eb7f">&#9670;&nbsp;</a></span>VIA_SIG_CA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_CA1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal values (for signaling edges on the control lines) <br  />
 </p>

</div>
</div>
<a id="a6abe64186555b0dca56c2a425131509d" name="a6abe64186555b0dca56c2a425131509d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abe64186555b0dca56c2a425131509d">&#9670;&nbsp;</a></span>VIA_SIG_CA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_CA2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa034175a3308179db9684064afc78ad" name="afa034175a3308179db9684064afc78ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa034175a3308179db9684064afc78ad">&#9670;&nbsp;</a></span>VIA_SIG_CB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_CB1&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98cbc0f2a4cfdbe9cb6320846d8b92ae" name="a98cbc0f2a4cfdbe9cb6320846d8b92ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98cbc0f2a4cfdbe9cb6320846d8b92ae">&#9670;&nbsp;</a></span>VIA_SIG_CB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_CB2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58bcce0776a2143f2ec3c8eae8c8bc39" name="a58bcce0776a2143f2ec3c8eae8c8bc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58bcce0776a2143f2ec3c8eae8c8bc39">&#9670;&nbsp;</a></span>VIA_SIG_FALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_FALL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7672db3aaac27d55d96eb4260f6b3a33" name="a7672db3aaac27d55d96eb4260f6b3a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7672db3aaac27d55d96eb4260f6b3a33">&#9670;&nbsp;</a></span>VIA_SIG_RISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SIG_RISE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae675312d1c7a56576daf5c3b324a862d" name="ae675312d1c7a56576daf5c3b324a862d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae675312d1c7a56576daf5c3b324a862d">&#9670;&nbsp;</a></span>VIA_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_SR&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial port shift register. </p>

</div>
</div>
<a id="a9b19256195fe70030ef98e87e41da06e" name="a9b19256195fe70030ef98e87e41da06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b19256195fe70030ef98e87e41da06e">&#9670;&nbsp;</a></span>VIA_T1CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T1CH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 count high. </p>

</div>
</div>
<a id="a2e08230a220e0dfdc7f6ba55848b5728" name="a2e08230a220e0dfdc7f6ba55848b5728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e08230a220e0dfdc7f6ba55848b5728">&#9670;&nbsp;</a></span>VIA_T1CL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T1CL&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 count low. </p>

</div>
</div>
<a id="ac5e3320634ddba4930d07c03fd422ffd" name="ac5e3320634ddba4930d07c03fd422ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e3320634ddba4930d07c03fd422ffd">&#9670;&nbsp;</a></span>VIA_T1LH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T1LH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 latch high. </p>

</div>
</div>
<a id="a118da9dd3ca370aca06b2a7a2520bb21" name="a118da9dd3ca370aca06b2a7a2520bb21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118da9dd3ca370aca06b2a7a2520bb21">&#9670;&nbsp;</a></span>VIA_T1LL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T1LL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 1 latch low. </p>

</div>
</div>
<a id="aaa6143dea2538cf7a2b280c0558ab64d" name="aaa6143dea2538cf7a2b280c0558ab64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6143dea2538cf7a2b280c0558ab64d">&#9670;&nbsp;</a></span>VIA_T2CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T2CH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 count high - read only. </p>

</div>
</div>
<a id="a19441af708c4023146fe7af84274a408" name="a19441af708c4023146fe7af84274a408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19441af708c4023146fe7af84274a408">&#9670;&nbsp;</a></span>VIA_T2CL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T2CL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 count low - read only. </p>

</div>
</div>
<a id="ae98dcab66b169da71de6ba5771d5708c" name="ae98dcab66b169da71de6ba5771d5708c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98dcab66b169da71de6ba5771d5708c">&#9670;&nbsp;</a></span>VIA_T2LH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T2LH&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 latch high - write only. </p>

</div>
</div>
<a id="a2e8c7715e1fc49a80c36e40f79dc36c1" name="a2e8c7715e1fc49a80c36e40f79dc36c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8c7715e1fc49a80c36e40f79dc36c1">&#9670;&nbsp;</a></span>VIA_T2LL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIA_T2LL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 latch low - write only. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a5a4d5b6c58098a5449fb1819f76cc5ea" name="a5a4d5b6c58098a5449fb1819f76cc5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4d5b6c58098a5449fb1819f76cc5ea">&#9670;&nbsp;</a></span>via_context_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> <a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a8050ebb2d70dde45426943be6401e3c2" name="a8050ebb2d70dde45426943be6401e3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8050ebb2d70dde45426943be6401e3c2">&#9670;&nbsp;</a></span>viacore_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_disable </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d8/ddb/iec_8h.html#ad8c48abe0550bdc9dd7afc6d484f5989">iec_drive_reset()</a>.</p>

</div>
</div>
<a id="a0ebee54a8a47c87ef934e11965c18504" name="a0ebee54a8a47c87ef934e11965c18504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebee54a8a47c87ef934e11965c18504">&#9670;&nbsp;</a></span>viacore_dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a> viacore_dump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *&#160;</td>
          <td class="paramname"><em>via_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port A with no handshake</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Timer 1 count high</p>
<p >&lt; Timer 1 latch low</p>
<p >&lt; Timer 1 latch high</p>
<p >&lt; Timer 2 count low - read only</p>
<p >&lt; Timer 2 count high - read only</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Interrupt flag register</p>
<p >&lt; Interrupt control register</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>

<p class="reference">Referenced by <a class="el" href="../../d0/db2/drivemem_8c.html#aaa5f14d2c1dd3f6aaefa605121b96ada">drivemem_ioreg_list_get()</a>, <a class="el" href="../../d5/d2c/via1d1541_8c.html#aeffc4df67bccbaab53930f0784f7a434">via1d1541_dump()</a>, and <a class="el" href="../../d5/def/via4000_8c.html#a0027756dc8dbb8304c3d8b8b8ba2a6f7">via4000_dump()</a>.</p>

</div>
</div>
<a id="aafbfce48e98e7a5a869d0e8df2edb3d5" name="aafbfce48e98e7a5a869d0e8df2edb3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafbfce48e98e7a5a869d0e8df2edb3d5">&#9670;&nbsp;</a></span>viacore_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_init </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="../../db/d5f/structalarm__context__s.html">alarm_context_s</a> *&#160;</td>
          <td class="paramname"><em>alarm_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="../../d3/d01/structinterrupt__cpu__status__s.html">interrupt_cpu_status_s</a> *&#160;</td>
          <td class="paramname"><em>int_status</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a092884ac741440ddbb43d2f0787aa986">cmdhd_init()</a>, <a class="el" href="../../d5/d2c/via1d1541_8c.html#a53d48e6482c706910d243d7ae1601549">via1d1541_init()</a>, and <a class="el" href="../../d5/def/via4000_8c.html#ab2787759f651aa6474b3d54033ab157d">via4000_init()</a>.</p>

</div>
</div>
<a id="a2516a593936b8cfc8437d0299d0d243d" name="a2516a593936b8cfc8437d0299d0d243d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2516a593936b8cfc8437d0299d0d243d">&#9670;&nbsp;</a></span>viacore_peek()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t viacore_peek </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>return value of a register without side effects </p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000156">Todo:</a></b></dt><dd>FIXME: this is buggy/incomplete </dd></dl>
<p >&lt; Port A</p>
<p >&lt; Port A with no handshake</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000157">Todo:</a></b></dt><dd>FIXME: side effects ? </dd></dl>
<p >&lt; Port B</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000158">Todo:</a></b></dt><dd>FIXME: side effects ? </dd></dl>
<p >&lt; Data direction register for port B</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Timer 1 count high</p>
<p >&lt; Timer 1 latch low</p>
<p >&lt; Timer 1 latch high</p>
<p >&lt; Timer 2 count low - read only</p>
<p >&lt; Timer 2 count high - read only</p>
<p >&lt; Interrupt flag register</p>
<p >&lt; Interrupt control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Serial port shift register</p>

<p class="reference">Referenced by <a class="el" href="../../d5/d2c/via1d1541_8c.html#adb0465eaa1fb53a6fbf7d4985ed7bfa4">via1d1541_peek()</a>, <a class="el" href="../../d5/def/via4000_8c.html#a8eb745d77eff8792c341c682aaf73a73">via4000_peek()</a>, and <a class="el" href="../../dc/dcc/via_8h.html#a0ebee54a8a47c87ef934e11965c18504">viacore_dump()</a>.</p>

</div>
</div>
<a id="a679d4b394b49bf9fdf3530670bc81696" name="a679d4b394b49bf9fdf3530670bc81696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679d4b394b49bf9fdf3530670bc81696">&#9670;&nbsp;</a></span>viacore_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t viacore_read </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; Port B</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Interrupt control register</p>
<p >&lt; Port A</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Handshake</p>
<p >&lt; Port A with no handshake</p>
<p >&lt; Port B</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Handshake</p>
<p >&lt; Handshake</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Timer 1 underflow</p>
<p >&lt; Timer 1 count high</p>
<p >&lt; Timer 2 count low - read only</p>
<p >&lt; Timer 2 underflow</p>
<p >&lt; Timer 2 count high - read only</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Interrupt flag register</p>
<p >&lt; Interrupt control register</p>

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a55833be584c715858b1e58addcc3f041">cmdhd_read()</a>, <a class="el" href="../../d5/d2c/via1d1541_8c.html#a9127548846716e4713b33c5276d440d7">via1d1541_read()</a>, and <a class="el" href="../../d5/def/via4000_8c.html#aab70811040bd466c55ff4106b7c708da">via4000_read()</a>.</p>

</div>
</div>
<a id="a88a60a8e4a180caa9371bb3e44318fde" name="a88a60a8e4a180caa9371bb3e44318fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a60a8e4a180caa9371bb3e44318fde">&#9670;&nbsp;</a></span>viacore_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_reset </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a25eec070cd92b945632cafea99f4b118">cmdhd_reset()</a>, and <a class="el" href="../../d8/ddb/iec_8h.html#ad8c48abe0550bdc9dd7afc6d484f5989">iec_drive_reset()</a>.</p>

</div>
</div>
<a id="a70b236d8b745028ee8252730ef282131" name="a70b236d8b745028ee8252730ef282131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b236d8b745028ee8252730ef282131">&#9670;&nbsp;</a></span>viacore_set_cb1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_set_cb1 </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000160">Todo:</a></b></dt><dd>FIXME: Is this the right way to start shifting a byte? </dd></dl>
<p >&lt; Serial port shift register</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Serial port shift register</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000161">Todo:</a></b></dt><dd>the case of VIA_ACR_SR_OUT_CB1 0x1C mode 7 Shift out under control of an External Pulse which happens on the falling edge of CB1. (maybe keep separate cb1_drives_shifting flag?) From <a href="http://forum.6502.org/viewtopic.php?f=4&t=7241&start=15#p94001">http://forum.6502.org/viewtopic.php?f=4&amp;t=7241&amp;start=15#p94001</a> The CB1 pad also works as the shift clock from/to the outerworld when enabling "10) shift register", and that's why we have <em>another</em> (conceptually different) edge detector sensing the CB1 pad, gated with PHI0=1 AND PHI2=1.</dd></dl>
<p >If ACR4=0, the shift register shifts in, and the detector scans for CB1 rising edge. If ACR4=1, the shift register shifts out, and the detector scans for CB1 falling edge.</p>
<p >Low_active signal SR_CB1_DET# generated by the detector tells "22) shift register control" to shift/count the next Bit.</p>
<p >&lt; Peripheral control register</p>
<p >&lt; 1 bit</p>
<p >&lt; bit</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>

<p class="reference">Referenced by <a class="el" href="../../dc/dcc/via_8h.html#a3e9aa2cd4f9b4ea414b4d7724e13946e">viacore_signal()</a>.</p>

</div>
</div>
<a id="a62a2235d2becce954cd9776387c2ed28" name="a62a2235d2becce954cd9776387c2ed28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a2235d2becce954cd9776387c2ed28">&#9670;&nbsp;</a></span>viacore_set_cb2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_set_cb2 </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; Peripheral control register</p>
<p >&lt; bit</p>
<p >&lt; Handshake</p>

<p class="reference">Referenced by <a class="el" href="../../dc/dcc/via_8h.html#a3e9aa2cd4f9b4ea414b4d7724e13946e">viacore_signal()</a>.</p>

</div>
</div>
<a id="a3b554cd31604b286d7ece79092de2215" name="a3b554cd31604b286d7ece79092de2215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b554cd31604b286d7ece79092de2215">&#9670;&nbsp;</a></span>viacore_set_sr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_set_sr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WARNING: this is a hack. </p>
<p >WARNING: this is a hack. </p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Serial port shift register</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000162">Todo:</a></b></dt><dd>Setting VIA_IM_SR may need a delay of 1 clock </dd></dl>
<p >&lt; Shift Register completion</p>

<p class="reference">Referenced by <a class="el" href="../../de/d60/c64fastiec_8c.html#adf1297048f61962f254f9fce623a5a30">c64fastiec_fast_cpu_write()</a>, and <a class="el" href="../../dc/dcc/via_8h.html#a70b236d8b745028ee8252730ef282131">viacore_set_cb1()</a>.</p>

</div>
</div>
<a id="a4cd26b932a9ddcbd149e8f35eba669c5" name="a4cd26b932a9ddcbd149e8f35eba669c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd26b932a9ddcbd149e8f35eba669c5">&#9670;&nbsp;</a></span>viacore_setup_context()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_setup_context </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a4dba2383b3b4b98eb5c5db01f51c9728">cmdhd_setup_context()</a>, <a class="el" href="../../d5/d2c/via1d1541_8c.html#a135743b912b9b3b162238d791555a08a">via1d1541_setup_context()</a>, and <a class="el" href="../../d5/def/via4000_8c.html#a155f5e85e10e960c3608e8242d4a589e">via4000_setup_context()</a>.</p>

</div>
</div>
<a id="a8ca3c1f6d354160b72372a14e3074666" name="a8ca3c1f6d354160b72372a14e3074666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca3c1f6d354160b72372a14e3074666">&#9670;&nbsp;</a></span>viacore_shutdown()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_shutdown </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#abe37d6d8f9965d272dcfb11078fea946">cmdhd_shutdown()</a>, and <a class="el" href="../../d8/ddb/iec_8h.html#a7d28ebd177f849bf21c6d543dd4b8a3c">iec_drive_shutdown()</a>.</p>

</div>
</div>
<a id="a3e9aa2cd4f9b4ea414b4d7724e13946e" name="a3e9aa2cd4f9b4ea414b4d7724e13946e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9aa2cd4f9b4ea414b4d7724e13946e">&#9670;&nbsp;</a></span>viacore_signal()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_signal </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a>&#160;</td>
          <td class="paramname"><em>line</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a>&#160;</td>
          <td class="paramname"><em>edge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; Peripheral control register</p>
<p >&lt; 1 bit</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; bit</p>
<p >&lt; bit</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>

<p class="reference">Referenced by <a class="el" href="../../d2/d81/iecbus_8c.html#a020d85a018741a8e4e29e050eb783bce">iecbus_cpu_write_conf1()</a>, <a class="el" href="../../d2/d81/iecbus_8c.html#a2e09827aeac0e8d537d3273220b5aea4">iecbus_cpu_write_conf2()</a>, <a class="el" href="../../d2/d81/iecbus_8c.html#acfeea3ef800f48d1912e06fa4f4ef853">iecbus_cpu_write_conf3()</a>, and <a class="el" href="../../dd/d08/c64parallel_8c.html#a8474330131e828bd0fb37e228e71a7c7">parallel_cable_cpu_pulse()</a>.</p>

</div>
</div>
<a id="a0be5d76b4d83b041ef022f64a7bc694d" name="a0be5d76b4d83b041ef022f64a7bc694d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be5d76b4d83b041ef022f64a7bc694d">&#9670;&nbsp;</a></span>viacore_snapshot_read_module()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a> viacore_snapshot_read_module </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="../../d8/d48/structsnapshot__s.html">snapshot_s</a> *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000165">Todo:</a></b></dt><dd>load from snapshot </dd></dl>
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Timer 2 latch high - write only</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Timer 1 latch low</p>
<p >&lt; Timer 1 latch high</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000166">Todo:</a></b></dt><dd>FIXME: SR alarm </dd></dl>
<p >&lt; Auxiliary control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Auxiliary control register</p>

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#ae51ed22de65ca4ce83e97132e4014bde">cmdhd_snapshot_read_module()</a>, and <a class="el" href="../../d8/ddb/iec_8h.html#aa61a62bc9ca1fa9f349d35b01fbcafa5">iec_drive_snapshot_read()</a>.</p>

</div>
</div>
<a id="ac014e470fa2009d60fd6e4eb53a54c01" name="ac014e470fa2009d60fd6e4eb53a54c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac014e470fa2009d60fd6e4eb53a54c01">&#9670;&nbsp;</a></span>viacore_snapshot_write_module()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a4a877cfaa31946b05f87057f6e9107dc">int</a> viacore_snapshot_write_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dcc/via_8h.html#a5a4d5b6c58098a5449fb1819f76cc5ea">via_context_t</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/dc8/snapshot_8h.html#a67c43382a09dcce82ba7a2611bc5874d">snapshot_t</a> *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIXME!!! Error check. </p>
<p ><br  />
 </p>
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Timer 2 latch high - write only</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Peripheral control register</p>

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a64f67607396959adec4eb214c782e170">cmdhd_snapshot_write_module()</a>, and <a class="el" href="../../d8/ddb/iec_8h.html#af57fe5710b9075eb9ddb7a2a5a52f8de">iec_drive_snapshot_write()</a>.</p>

</div>
</div>
<a id="a2e80612aab3fbdc716f536694bad8190" name="a2e80612aab3fbdc716f536694bad8190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e80612aab3fbdc716f536694bad8190">&#9670;&nbsp;</a></span>viacore_store()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/dec/opencbmlib_8h.html#a05c94311c0dbec5cee2fd50b45008d4a">void</a> viacore_store </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="../../df/dcf/structvia__context__s.html">via_context_s</a> *&#160;</td>
          <td class="paramname"><em>via_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; Port B</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Interrupt control register</p>
<p >&lt; Port A</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Handshake</p>
<p >&lt; Port A with no handshake</p>
<p >&lt; Port A with no handshake</p>
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port A</p>
<p >&lt; Data direction register for port A</p>
<p >&lt; Port B</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Handshake</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Peripheral control register</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000152">Todo:</a></b></dt><dd>FIXME: This pulse is a bit short... </dd></dl>
<p >&lt; Handshake</p>
<p >&lt; Handshake</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Port B</p>
<p >&lt; Data direction register for port B</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Serial port shift register</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Timer 1 count low</p>
<p >&lt; Timer 1 latch low</p>
<p >&lt; Timer 1 latch low</p>
<p >&lt; Timer 1 count high</p>
<p >&lt; Timer 1 latch high</p>
<p >&lt; Timer 1 underflow</p>
<p >&lt; Timer 1 latch high</p>
<p >&lt; Timer 1 underflow</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Timer 2 count high - read only</p>
<p >&lt; Timer 2 latch high - write only</p>
<p >&lt; Timer 2 latch low - write only</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Timer 2 underflow</p>
<p >&lt; Interrupt flag register</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000153">Todo:</a></b></dt><dd>FIXME: clearing any timer interrupt should set the relevant timer alarm. (It is unclear what was meant with that... </dd></dl>
<p >&lt; Interrupt control register</p>
<p >&lt; Control Bit</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Shift Register completion</p>
<p >&lt; Peripheral control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; Auxiliary control register</p>
<p >&lt; SR modes 0x04, 0x14, 0x10</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000154">Todo:</a></b></dt><dd>Out not emulated </dd></dl>
<p >&lt; Peripheral control register</p>
<p >&lt; 3 bits</p>
<p >&lt; 3 bits</p>
<p >&lt; 3 bits</p>
<p >&lt; 3 bits</p>
<dl class="todo"><dt><b><a class="el" href="../../dd/da0/todo.html#_todo000155">Todo:</a></b></dt><dd>FIXME: is this correct if handshake is already active? </dd></dl>
<p >&lt; Auxiliary control register</p>

<p class="reference">Referenced by <a class="el" href="../../de/d51/cmdhd_8c.html#a6f84be5e6ef8d96f3e7e9bab982c15f7">cmdhd_store()</a>, <a class="el" href="../../d5/d2c/via1d1541_8c.html#a9d0bd87c09a79dd01dd05ed1b215c700">via1d1541_store()</a>, <a class="el" href="../../d5/def/via4000_8c.html#a0c4ecb3d39058113e0fa0824536ffac0">via4000_store()</a>, and <a class="el" href="../../dc/dcc/via_8h.html#a2e80612aab3fbdc716f536694bad8190">viacore_store()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dc/dcc/via_8h.html">via.h</a></li>
    <li class="footer">Generated on Sun Jun 16 2024 16:42:49 for vsid by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
