# Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks

* They have quantitatively analyzed computing throughput and required memory bandwidth of any potential solution of a CNN design on an FPGA platform using roofline analysis.

## Pseudo code of a tiled convolutional layer
![XNOR](../images/fpga1.png)


## Pseudo code of proposed accelerator structure
![XNOR](../images/fpga2.png)