INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/vvd-lab/lab1/lab1.srcs/sources_1/new/alu_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/vvd-lab/lab1/lab1.srcs/sources_1/new/alu_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/vvd-lab/lab1/lab1.srcs/sources_1/new/reg_inw_outw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_inw_outw
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/vvd-lab/lab1/lab1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
