

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_533_2'
================================================================
* Date:           Thu Dec 29 16:02:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.054 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      341|  40.000 ns|  3.410 us|    4|  341|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_533_2  |        2|      338|         3|          2|          1|  0 ~ 168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    41687|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|    32873|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    32873|    41800|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        3|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+------+------------+------------+
    |         Variable Name        | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+------+------------+------------+
    |add_ln533_fu_190_p2           |         +|   0|  0|    15|           8|           1|
    |ctr_2_fu_235_p2               |         +|   0|  0|    39|          32|           1|
    |ctr_4_fu_333_p2               |         +|   0|  0|    16|           9|           1|
    |sub_ln537_fu_225_p2           |         -|   0|  0|    12|           3|           5|
    |sub_ln538_fu_397_p2           |         -|   0|  0|    12|           3|           5|
    |and_ln537_fu_269_p2           |       and|   0|  0|  4096|        8192|        8192|
    |and_ln538_1_fu_430_p2         |       and|   0|  0|  4096|        8192|        8192|
    |and_ln538_fu_343_p2           |       and|   0|  0|     2|           1|           1|
    |ap_predicate_tran4to5_state3  |       and|   0|  0|     2|           1|           1|
    |icmp_ln533_fu_184_p2          |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln537_fu_219_p2          |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln538_1_fu_327_p2        |      icmp|   0|  0|    16|          24|           1|
    |icmp_ln538_fu_311_p2          |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln539_fu_379_p2          |      icmp|   0|  0|    16|          24|           1|
    |or_ln537_fu_285_p2            |        or|   0|  0|  4096|        8192|        8192|
    |or_ln538_fu_445_p2            |        or|   0|  0|  4096|        8192|        8192|
    |ctr_3_fu_299_p3               |    select|   0|  0|    32|           1|          32|
    |ctr_5_fu_361_p3               |    select|   0|  0|    32|           1|          32|
    |select_ln537_fu_291_p3        |    select|   0|  0|  4095|           1|        8192|
    |select_ln538_1_fu_349_p3      |    select|   0|  0|    10|           1|           9|
    |select_ln538_fu_451_p3        |    select|   0|  0|  4095|           1|        8192|
    |shl_ln537_1_fu_279_p2         |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln537_fu_257_p2           |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln538_1_fu_439_p2         |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln538_fu_418_p2           |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0                 |       xor|   0|  0|     2|           1|           2|
    |xor_ln537_fu_263_p2           |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln538_fu_424_p2           |       xor|   0|  0|  4096|        8192|           2|
    +------------------------------+----------+----+---+------+------------+------------+
    |Total                         |          |   0|  0| 41687|       65731|       82036|
    +------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+------+-----------+
    |                  Name                  | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------+----+-----------+------+-----------+
    |a_1_fu_92                               |   9|          2|  8192|      16384|
    |a_1_out                                 |  14|          3|  8192|      24576|
    |ap_NS_fsm                               |  31|          6|     1|          6|
    |ap_enable_reg_pp0_iter1                 |   9|          2|     1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_146_p4  |   9|          2|     1|          2|
    |ap_return                               |   9|          2|     1|          2|
    |ctr_1_fu_84                             |   9|          2|    32|         64|
    |ctr_1_out                               |  14|          3|    32|         96|
    |i_fu_88                                 |   9|          2|     8|         16|
    +----------------------------------------+----+-----------+------+-----------+
    |Total                                   | 113|         24| 16460|      41148|
    +----------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+------+----+------+-----------+
    |           Name          |  FF  | LUT| Bits | Const Bits|
    +-------------------------+------+----+------+-----------+
    |UnifiedRetVal_reg_142    |     1|   0|     1|          0|
    |a_1_fu_92                |  8192|   0|  8192|          0|
    |a_1_load_reg_502         |  8192|   0|  8192|          0|
    |add_ln533_reg_487        |     8|   0|     8|          0|
    |and_ln538_reg_523        |     1|   0|     1|          0|
    |ap_CS_fsm                |     5|   0|     5|          0|
    |ap_enable_reg_pp0_iter0  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1  |     1|   0|     1|          0|
    |ap_exit_tran_regpp0      |     1|   0|     2|          1|
    |ap_return_preg           |     1|   0|     1|          0|
    |ctr_1_fu_84              |    32|   0|    32|          0|
    |ctr_1_load_reg_497       |    32|   0|    32|          0|
    |i_fu_88                  |     8|   0|     8|          0|
    |icmp_ln533_reg_483       |     1|   0|     1|          0|
    |icmp_ln539_reg_528       |     1|   0|     1|          0|
    |select_ln537_reg_512     |  8192|   0|  8192|          0|
    |select_ln538_reg_532     |  8192|   0|  8192|          0|
    |trunc_ln538_reg_518      |     8|   0|     8|          0|
    |trunc_ln_reg_507         |     4|   0|     4|          0|
    +-------------------------+------+----+------+-----------+
    |Total                    | 32873|   0| 32874|          1|
    +-------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk                   |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_rst                   |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_start                 |   in|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_done                  |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_idle                  |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_ready                 |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|ap_return                |  out|     1|  ap_ctrl_hs|  sample_eta_Pipeline_VITIS_LOOP_533_2|  return value|
|a_0                      |   in|  8192|     ap_none|                                   a_0|        scalar|
|ctr                      |   in|     8|     ap_none|                                   ctr|        scalar|
|buf_r_address0           |  out|     8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0                |  out|     1|   ap_memory|                                 buf_r|         array|
|buf_r_q0                 |   in|     8|   ap_memory|                                 buf_r|         array|
|a_1_out                  |  out|  8192|      ap_vld|                               a_1_out|       pointer|
|a_1_out_ap_vld           |  out|     1|      ap_vld|                               a_1_out|       pointer|
|ctr_1_out                |  out|    32|      ap_vld|                             ctr_1_out|       pointer|
|ctr_1_out_ap_vld         |  out|     1|      ap_vld|                             ctr_1_out|       pointer|
|select_ln538_out         |  out|  8192|      ap_vld|                      select_ln538_out|       pointer|
|select_ln538_out_ap_vld  |  out|     1|      ap_vld|                      select_ln538_out|       pointer|
+-------------------------+-----+------+------------+--------------------------------------+--------------+

