{"id": "2601.05668", "categories": ["cs.AR", "cs.DC", "cs.NI"], "pdf": "https://arxiv.org/pdf/2601.05668", "abs": "https://arxiv.org/abs/2601.05668", "authors": ["Ram\u00f3n Beivide", "Crist\u00f3bal Camarero", "Carmen Mart\u00ednez", "Enrique Vallejo", "Mateo Valero"], "title": "LACIN: Linearly Arranged Complete Interconnection Networks", "comment": "5 pages, 4 figures", "summary": "Several interconnection networks are based on the complete graph topology. Networks with a moderate size can be based on a single complete graph. However, large-scale networks such as Dragonfly and HyperX use, respectively, a hierarchical or a multi-dimensional composition of complete graphs.\n  The number of links in these networks is huge and grows rapidly with their size. This paper introduces LACIN, a set of complete graph implementations that use identically indexed ports to link switches. This way of implementing the network reduces the complexity of its cabling and its routing. LACIN eases the deployment of networks for parallel computers of different scales, from VLSI systems to the largest supercomputers.", "AI": {"tldr": "LACIN\u662f\u4e00\u79cd\u4f7f\u7528\u76f8\u540c\u7d22\u5f15\u7aef\u53e3\u8fde\u63a5\u4ea4\u6362\u673a\u7684\u5b8c\u6574\u56fe\u7f51\u7edc\u5b9e\u73b0\u65b9\u6cd5\uff0c\u53ef\u964d\u4f4e\u5927\u89c4\u6a21\u7f51\u7edc\u7684\u5e03\u7ebf\u548c\u8def\u7531\u590d\u6742\u5ea6", "motivation": "\u57fa\u4e8e\u5b8c\u6574\u56fe\u62d3\u6251\u7684\u7f51\u7edc\uff08\u5982Dragonfly\u548cHyperX\uff09\u5728\u89c4\u6a21\u6269\u5927\u65f6\u94fe\u8def\u6570\u91cf\u6025\u5267\u589e\u957f\uff0c\u5bfc\u81f4\u5e03\u7ebf\u590d\u6742\u548c\u8def\u7531\u56f0\u96be\uff0c\u9700\u8981\u4e00\u79cd\u7b80\u5316\u5b9e\u73b0\u7684\u65b9\u6cd5", "method": "\u63d0\u51faLACIN\u5b9e\u73b0\u65b9\u6cd5\uff0c\u4f7f\u7528\u76f8\u540c\u7d22\u5f15\u7684\u7aef\u53e3\u8fde\u63a5\u4ea4\u6362\u673a\uff0c\u901a\u8fc7\u8fd9\u79cd\u7edf\u4e00\u7684\u7aef\u53e3\u7d22\u5f15\u65b9\u5f0f\u6765\u7b80\u5316\u5b8c\u6574\u56fe\u7684\u5b9e\u73b0", "result": "LACIN\u51cf\u5c11\u4e86\u7f51\u7edc\u7684\u5e03\u7ebf\u590d\u6742\u6027\u548c\u8def\u7531\u590d\u6742\u5ea6\uff0c\u4f7f\u4e0d\u540c\u89c4\u6a21\u5e76\u884c\u8ba1\u7b97\u673a\u7684\u7f51\u7edc\u90e8\u7f72\u66f4\u52a0\u5bb9\u6613", "conclusion": "LACIN\u4e3a\u4eceVLSI\u7cfb\u7edf\u5230\u6700\u5927\u8d85\u7ea7\u8ba1\u7b97\u673a\u7684\u5404\u79cd\u89c4\u6a21\u5e76\u884c\u8ba1\u7b97\u673a\u63d0\u4f9b\u4e86\u7b80\u5316\u7684\u5b8c\u6574\u56fe\u7f51\u7edc\u5b9e\u73b0\u65b9\u6848"}}
