{"Kayhan Kucukcakar": [0, ["Data Path Tradeoffs Using MABAL", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/123186.123388", 6, "dac", 1990]], "Jonathan W. Greene": [0, ["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", 6, "dac", 1990]], "Audrey A. Brennan": [0, ["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", 6, "dac", 1990]], "Saburo Muroga": [0, ["Timing Optimization for Multi-Level Combinational Networks", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1145/123186.105253", 6, "dac", 1990]], "Chung-Len Lee": [0.0003780374099733308, ["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", 4, "dac", 1990]], "C. L. Liu": [0, ["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", 7, "dac", 1990]], "Christos A. Papachristou": [0, ["A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm", ["Christos A. Papachristou", "Haluk Konuk"], "https://doi.org/10.1145/123186.123231", 7, "dac", 1990]], "Anurag P. Gupta": [0, ["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", 6, "dac", 1990]], "Bhuwan K. Agrawal": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Jonathan Allen": [0, ["Waveform Moment Methods for Improved Interconnection Analysis", ["Steven Paul McCormick", "Jonathan Allen"], "https://doi.org/10.1145/123186.123319", 7, "dac", 1990]], "Vasant B. Rao": [0, ["Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/123186.123194", 6, "dac", 1990]], "Narendra V. Shenoy": [0, ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6, "dac", 1990]], "T. Ramakrishnan": [0, ["Extension of the Critical Path Tracing Algorithm", ["T. Ramakrishnan", "L. Kinney"], "https://doi.org/10.1145/123186.123450", 4, "dac", 1990]], "Raul Compasano": [0, ["Synthesis Using Path-Based scheduling: algorithms and Exercises", ["Raul Compasano", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/123186.123335", 6, "dac", 1990]], "Thomas Kruger": [0, ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", 6, "dac", 1990]], "Nobu Matsumoto": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Kazuhiro Takahashi": [0, ["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", 7, "dac", 1990]], "Goro Suzuki": [0, ["A Practical Online Design Rule Checking System", ["Goro Suzuki", "Yoshio Okamura"], "https://doi.org/10.1145/123186.123267", 7, "dac", 1990]], "Khosrow Samii": [0, ["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", 4, "dac", 1990]], "Chi-Yi Hwang": [8.76398480613716e-05, ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", 6, "dac", 1990]], "Chu-Yi Huang": [0, ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", 6, "dac", 1990]], "Masato Edahiro": [0, ["New Placement and Global Routing Algorithms for Standard Cell Layouts", ["Masato Edahiro", "Takeshi Yoshimura"], "https://doi.org/10.1145/123186.123427", 4, "dac", 1990]], "Tatsuo Ohtsuki": [0, ["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", 4, "dac", 1990]], "Vwani P. Roychowdhury": [0, ["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", 6, "dac", 1990]], "Kimiyoshi Usami": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Mike Spreitzer": [0, ["Comparing Structurally Different Views of a VLSI Design", ["Mike Spreitzer"], "https://doi.org/10.1145/123186.123258", 13, "dac", 1990]], "Sabine Marz": [0, ["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", 6, "dac", 1990]], "Umakanta Choudhury": [0, ["Constraint Generation for Routing Analog Circuits", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123403", 6, "dac", 1990]], "Kunle Olukotun": [0, ["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", 7, "dac", 1990]], "John Paul Shen": [0, ["Architecture Synthesis of High-Performance Application-Specific Processors", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123186.123398", 7, "dac", 1990]], "Abhijit Chatterjee": [0, ["A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing", ["Abhijit Chatterjee", "Richard I. Hartley"], "https://doi.org/10.1145/123186.123221", 4, "dac", 1990]], "Pak K. Chan": [0, ["Algorithms for Library-Specific Sizing of Combinational Logic", ["Pak K. Chan"], "https://doi.org/10.1145/123186.123302", 4, "dac", 1990]], "K. Subramanian": [0, ["Distributed and Parallel Demand Driven Logic Simulation", ["K. Subramanian", "Mehdi R. Zargham"], "https://doi.org/10.1145/123186.123348", 6, "dac", 1990]], "John Giraldi": [0, ["EST: The New Frontier in Automatic Test-Pattern Generation", ["John Giraldi", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123434", 6, "dac", 1990]], "Daniel R. Brasen": [0, ["MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing", ["Daniel R. Brasen", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123236", 4, "dac", 1990]], "Roni Potasman": [0, ["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", 6, "dac", 1990]], "Daniel P. Siewiorek": [0, ["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", 6, "dac", 1990]], "Daniel Gajski": [0, ["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", 6, "dac", 1990], ["An Intelligent Component Database for Behavioral Synthesis", ["Gwo-Dong Chen", "Daniel Gajski"], "https://doi.org/10.1145/123186.123244", 6, "dac", 1990], ["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", 6, "dac", 1990]], "Trevor N. Mudge": [0, ["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", 7, "dac", 1990]], "Kenneth M. Butler": [0, ["The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design", ["Kenneth M. Butler", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123436", 6, "dac", 1990]], "Paul Six": [0, ["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", 6, "dac", 1990]], "Richard J. Cloutier": [0, ["The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/123186.123230", 6, "dac", 1990]], "Joseph Lis": [0, ["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", 6, "dac", 1990]], "Tsuguo Shimizu": [0, ["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", 4, "dac", 1990]], "Randal E. Bryant": [0, ["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", 6, "dac", 1990], ["Symbolic Simulation - Techniques and Applications", ["Randal E. Bryant"], "https://doi.org/10.1145/123186.128296", 5, "dac", 1990]], "Pranav Ashar": [0, ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", 6, "dac", 1990]], "T. Y. Kuo": [0, ["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", 4, "dac", 1990]], "Yukio Sugeno": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Yen-Cheng Wen": [0, ["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", 6, "dac", 1990]], "Malgorzata Marek-Sadowska": [0, ["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", 4, "dac", 1990]], "Paul Lowy": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Emil F. Girczyc": [0, ["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", 6, "dac", 1990]], "Ajay J. Daga": [0, ["Failure Recovery in the MICON System", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/123186.123440", 6, "dac", 1990]], "Reinaldo A. Bergamaschi": [0, ["Synthesis Using Path-Based scheduling: algorithms and Exercises", ["Raul Compasano", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/123186.123335", 6, "dac", 1990]], "Mehdi R. Zargham": [0, ["Distributed and Parallel Demand Driven Logic Simulation", ["K. Subramanian", "Mehdi R. Zargham"], "https://doi.org/10.1145/123186.123348", 6, "dac", 1990]], "D. David Forsythe": [0, ["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5, "dac", 1990]], "Basant R. Chawla": [0, ["Distributed Computing Environment for Design Automation in the 90's (Panel Abstract)", ["Basant R. Chawla"], "", 0, "dac", 1990]], "Jerome M. Kurtzberg": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Shen Lin": [0, ["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", 4, "dac", 1990]], "Deborah C. Wang": [2.29076574376208e-09, ["Pad Placement and Ring Routing for Custom Chip Layout", ["Deborah C. Wang"], "https://doi.org/10.1145/123186.109845", 7, "dac", 1990]], "Bruce A. Tonkin": [0, ["Circuit Extraction on a Message-Based Multiprocessor", ["Bruce A. Tonkin"], "https://doi.org/10.1145/123186.123270", 6, "dac", 1990]], "Peter M. Maurer": [0, ["Techniques for Unit-Delay Compiled Simulation", ["Peter M. Maurer", "Zhicheng Wang"], "https://doi.org/10.1145/123186.123346", 5, "dac", 1990], ["LECSIM: A Levelized Event Driven Compiled Logic Simulation", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/123186.123349", 6, "dac", 1990]], "Erik C. Carlson": [0, ["Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW", ["Erik C. Carlson", "Rob A. Rutenbar"], "https://doi.org/10.1145/123186.123268", 7, "dac", 1990]], "L. Kinney": [0, ["Extension of the Critical Path Tracing Algorithm", ["T. Ramakrishnan", "L. Kinney"], "https://doi.org/10.1145/123186.123450", 4, "dac", 1990]], "Ravi Varadarajan": [0, ["An O(n1.5logn) 1-d Compaction Algorithm", ["Chi-Yuan Lo", "Ravi Varadarajan"], "https://doi.org/10.1145/123186.123312", 6, "dac", 1990]], "Abdul A. Malik": [0, ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", 7, "dac", 1990]], "Jonathan Rose": [0, ["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", 7, "dac", 1990]], "Franck Poirot": [0, ["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", 4, "dac", 1990]], "D. F. Wong": [0, ["An Optimal Algorithm for Floorplan Area Optimization", ["Ting-Chi Wang", "D. F. Wong"], "https://doi.org/10.1145/123186.123253", 7, "dac", 1990], ["A Channel/Switchbox Definition Algorithm for Building-Block Layout", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/123186.123425", 4, "dac", 1990]], "Resve A. Saleh": [0, ["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", 6, "dac", 1990]], "Abhijit Ghosh": [0, ["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", 7, "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", 7, "dac", 1990]], "Mauricio Breternitz Jr.": [0, ["Architecture Synthesis of High-Performance Application-Specific Processors", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123186.123398", 7, "dac", 1990]], "Prakash Narain": [0, ["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", 6, "dac", 1990]], "W. Lloyd Elwood": [0, ["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", 6, "dac", 1990]], "Gih-Guang Hung": [0, ["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", 6, "dac", 1990]], "Alexander Saldanha": [0, ["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", 7, "dac", 1990]], "Shambhu J. Upadhyaya": [0, ["BIST PLAs, Pass or Fail - A Case Study", ["Shambhu J. Upadhyaya", "John A. Thodiyil"], "https://doi.org/10.1145/123186.123452", 4, "dac", 1990]], "Kevin Chung": [1.5397269635286648e-05, ["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", 7, "dac", 1990]], "C. Y. Roger Chen": [0, ["A Transistor Reordering Technique for Gate Matrix Layout", ["Uminder Singh", "C. Y. Roger Chen"], "https://doi.org/10.1145/123186.123340", 6, "dac", 1990]], "Rob A. Rutenbar": [0, ["Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW", ["Erik C. Carlson", "Rob A. Rutenbar"], "https://doi.org/10.1145/123186.123268", 7, "dac", 1990]], "Marta Kosarchyn": [0, ["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", 6, "dac", 1990]], "Masao Sato": [0, ["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", 4, "dac", 1990]], "R. Allen": [0, ["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6, "dac", 1990]], "Mark D. Dooley": [0, ["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", 6, "dac", 1990]], "Alexander Schwaferts": [0, ["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", 6, "dac", 1990]], "Takashi Watanabe": [0, ["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", 6, "dac", 1990]], "Jerry R. Burch": [0, ["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", 6, "dac", 1990]], "Werner Grass": [0, ["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", 6, "dac", 1990]], "Wu-Tung Cheng": [0, ["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", 6, "dac", 1990]], "Masahiro Fujita": [0, ["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", 6, "dac", 1990]], "Jiri Soukup": [0, ["Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases", ["Jiri Soukup"], "https://doi.org/10.1145/123186.123325", 6, "dac", 1990]], "Bryan Preas": [0, ["Benchmarks for Cell Synthesis", ["Dwight D. Hill", "Bryan Preas"], "https://doi.org/10.1145/123186.123287", 4, "dac", 1990], ["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", 7, "dac", 1990]], "J. Y. Lee": [0.5, ["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", 4, "dac", 1990]], "Srimat T. Chakradhar": [0, ["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", 6, "dac", 1990]], "M. Ray Mercer": [0, ["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", 7, "dac", 1990], ["The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design", ["Kenneth M. Butler", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123436", 6, "dac", 1990]], "Wen-Zen Shen": [0, ["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", 4, "dac", 1990]], "Thomas M. Niermann": [0, ["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", 6, "dac", 1990]], "G. W. Sloof": [0, ["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", 8, "dac", 1990]], "Rajeev Murgai": [0, ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6, "dac", 1990]], "Kanwar Jit Singh": [0, ["A Heuristic Algorithm for the Fanout Problem", ["Kanwar Jit Singh", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123303", 4, "dac", 1990]], "Edwin Kinnen": [0, ["A Multi-Layer Router Utilizing Over-Cell Areas", ["Evagelos Katsadas", "Edwin Kinnen"], "https://doi.org/10.1145/123186.123446", 5, "dac", 1990]], "Edmund M. Clarke": [0, ["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", 6, "dac", 1990]], "Patrick Dewilde": [0, ["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", 8, "dac", 1990]], "Janak H. Patel": [0, ["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", 6, "dac", 1990]], "S. J. Feghhi": [0, ["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", 7, "dac", 1990]], "J. Poltz": [0, ["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6, "dac", 1990]], "Yoshihiro Yasue": [0, ["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", 6, "dac", 1990]], "Ernest S. Kuh": [0, ["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", 4, "dac", 1990], ["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", 7, "dac", 1990]], "Weiwei Mao": [0, ["A Variable Observation Time Method for Testing Delay Faults", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/123186.123454", 4, "dac", 1990]], "Tai A. Ly": [0, ["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", 6, "dac", 1990]], "Kuang-Chien Chen": [0, ["Timing Optimization for Multi-Level Combinational Networks", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1145/123186.105253", 6, "dac", 1990]], "Shin-ichi Minato": [0, ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", 6, "dac", 1990]], "F. H. Kirsch": [0, ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", 6, "dac", 1990]], "Hamid Savoj": [0, ["The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123280", 5, "dac", 1990]], "Timothy J. Barnes": [0, ["SKILL: A CAD System Extension Language", ["Timothy J. Barnes"], "https://doi.org/10.1145/123186.123271", 6, "dac", 1990]], "Marwan A. Jabri": [0, ["BREL - a Prolog Knowledge-based System Shell for VLSI CAD", ["Marwan A. Jabri"], "https://doi.org/10.1145/123186.123273", 6, "dac", 1990]], "Robin C. Sarma": [0, ["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", 6, "dac", 1990]], "Pieter van der Wolf": [0, ["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", 8, "dac", 1990]], "Gung-Chung Yang": [0.3338678330183029, ["PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors", ["Gung-Chung Yang"], "https://doi.org/10.1145/123186.123318", 6, "dac", 1990]], "Steven Paul McCormick": [0, ["Waveform Moment Methods for Improved Interconnection Analysis", ["Steven Paul McCormick", "Jonathan Allen"], "https://doi.org/10.1145/123186.123319", 7, "dac", 1990]], "Bhaskar Gadepally": [0, ["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5, "dac", 1990]], "Masayuki Terai": [0, ["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", 7, "dac", 1990]], "Lung-Chun Liu": [0, ["Design Data Management in a CAD Framework Environment", ["Lung-Chun Liu"], "https://doi.org/10.1145/123186.123245", 6, "dac", 1990]], "Moon-Jung Chung": [0.9994046837091446, ["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", 6, "dac", 1990]], "Srinivas Devadas": [0, ["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", 7, "dac", 1990], ["Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/123186.123262", 7, "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", 7, "dac", 1990], ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", 6, "dac", 1990]], "Yung-Ching Hsieh": [0, ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", 6, "dac", 1990]], "Vishwani D. Agrawal": [0, ["Test Function Specification in Synthesis", ["Vishwani D. Agrawal", "Kwang-Ting Cheng"], "https://doi.org/10.1145/123186.123264", 6, "dac", 1990], ["An Entropy Measure for the Complexity of Multi-Output Boolean Functions", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1145/123186.123282", 4, "dac", 1990], ["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", 6, "dac", 1990]], "Kazuto Kubota": [0, ["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", 4, "dac", 1990]], "Ulrich Lauther": [0, ["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", 6, "dac", 1990]], "Youn-Long Lin": [0, ["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", 6, "dac", 1990], ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", 6, "dac", 1990], ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", 6, "dac", 1990]], "Wayne H. Wolf": [0, ["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", 6, "dac", 1990], ["The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines", ["Wayne H. Wolf"], "https://doi.org/10.1145/123186.123442", 6, "dac", 1990]], "J. Ben Rosen": [0, ["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", 6, "dac", 1990]], "David C. Ku": [2.552527564314566e-10, ["Relative Scheduling Under Timing Constraints", ["David C. Ku", "Giovanni De Micheli"], "https://doi.org/10.1145/123186.123227", 6, "dac", 1990]], "Kou Wada": [0, ["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", 6, "dac", 1990]], "Gregory S. Whitcomb": [0, ["Abstract Data Types and High-Level Synthesis", ["Gregory S. Whitcomb", "A. Richard Newton"], "https://doi.org/10.1145/123186.123437", 6, "dac", 1990]], "Sheldon Aronowitz": [0, ["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5, "dac", 1990]], "Ramin Hojati": [0, ["Layout Optimization by Pattern Modification", ["Ramin Hojati"], "https://doi.org/10.1145/123186.123424", 6, "dac", 1990]], "K. Sakouti": [0, ["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", 4, "dac", 1990]], "Roshan A. Gidwani": [0, ["MISER: An Integrated Three Layer Gridless Channel Router and Compactor", ["Roshan A. Gidwani", "Naveed A. Sherwani"], "https://doi.org/10.1145/123186.123444", 6, "dac", 1990]], "Richard I. Hartley": [0, ["A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing", ["Abhijit Chatterjee", "Richard I. Hartley"], "https://doi.org/10.1145/123186.123221", 4, "dac", 1990]], "Eugene Shragowitz": [0, ["An Adaptive Timing-Driven Layout for High Speed VLSI", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/123186.123233", 6, "dac", 1990], ["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", 6, "dac", 1990]], "Ching Ping Wu": [7.129551116147326e-10, ["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", 4, "dac", 1990]], "Sujit Dey": [0, ["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", 6, "dac", 1990]], "Kwang-Ting Cheng": [0, ["Test Function Specification in Synthesis", ["Vishwani D. Agrawal", "Kwang-Ting Cheng"], "https://doi.org/10.1145/123186.123264", 6, "dac", 1990], ["An Entropy Measure for the Complexity of Multi-Output Boolean Functions", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1145/123186.123282", 4, "dac", 1990]], "Chin-Long Wey": [0, ["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", 6, "dac", 1990]], "Dwight D. Hill": [0, ["Global Routing Considerations in a Cell Synthesis System", ["Dwight D. Hill", "Don Shugard"], "https://doi.org/10.1145/123186.123285", 5, "dac", 1990], ["Benchmarks for Cell Synthesis", ["Dwight D. Hill", "Bryan Preas"], "https://doi.org/10.1145/123186.123287", 4, "dac", 1990]], "N. Craig Newman": [0, ["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", 6, "dac", 1990]], "Yoshihito Nishizaki": [0, ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6, "dac", 1990]], "Kristen N. McNall": [0, ["Automatic Operator Configuration in the Synthesis of Pipelined Architectures", ["Kristen N. McNall", "Albert E. Casavant"], "https://doi.org/10.1145/123186.123252", 6, "dac", 1990]], "Chune-Sin Yeh": [0, ["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5, "dac", 1990]], "Wilm E. Donath": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Jyhyeung Ding": [0, ["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", 6, "dac", 1990]], "P. C. Ward": [0, ["Behavioral Fault Simulation in VHDL", ["P. C. Ward", "James R. Armstrong"], "https://doi.org/10.1145/123186.123411", 7, "dac", 1990]], "Petra Michel": [0, ["Women in the Microelectronics Industry (Panel Abstract)", ["Petra Michel"], "", 0, "dac", 1990]], "Pierre Abouzeid": [0, ["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", 4, "dac", 1990]], "Michael Upton": [0, ["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", 4, "dac", 1990]], "Gershon Kedem": [0, ["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", 6, "dac", 1990]], "Dong Sam Ha": [0.8138713240623474, ["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", 7, "dac", 1990]], "Yutaka Deguchi": [0, ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", 6, "dac", 1990]], "Tedd Hadley": [0, ["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", 6, "dac", 1990]], "Michael M. Marefat": [0, ["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", 7, "dac", 1990]], "John A. Thodiyil": [0, ["BIST PLAs, Pass or Fail - A Case Study", ["Shambhu J. Upadhyaya", "John A. Thodiyil"], "https://doi.org/10.1145/123186.123452", 4, "dac", 1990]], "William P. Birmingham": [0, ["Failure Recovery in the MICON System", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/123186.123440", 6, "dac", 1990]], "Carl Seaquist": [0, ["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", 6, "dac", 1990]], "Ralph-Michael Kling": [0, ["Optimization by Simulated Evolution with Applications to Standard Cell Placement", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123193", 6, "dac", 1990]], "Gabriele Saucier": [0, ["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", 4, "dac", 1990]], "Tyh-Song Hwang": [8.368858289031778e-06, ["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", 4, "dac", 1990]], "Hiroto Yasuura": [0, ["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", 6, "dac", 1990]], "Gwo-Dong Chen": [0, ["An Intelligent Component Database for Behavioral Synthesis", ["Gwo-Dong Chen", "Daniel Gajski"], "https://doi.org/10.1145/123186.123244", 6, "dac", 1990]], "Youssef Saab": [0, ["Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/123186.123194", 6, "dac", 1990]], "Alan R. Martello": [0, ["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", 6, "dac", 1990]], "Ting-Chi Wang": [7.577653491352976e-07, ["An Optimal Algorithm for Floorplan Area Optimization", ["Ting-Chi Wang", "D. F. Wong"], "https://doi.org/10.1145/123186.123253", 7, "dac", 1990]], "Nam Sung Woo": [0.9872660338878632, ["A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System", ["Nam Sung Woo"], "https://doi.org/10.1145/123186.123384", 6, "dac", 1990]], "David L. Dill": [0, ["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", 6, "dac", 1990]], "Yusuke Matsunaga": [0, ["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", 6, "dac", 1990]], "Reini J. Norman": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Sharad Malik": [0, ["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", 7, "dac", 1990]], "Josef Scheichenzuber": [0, ["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", 6, "dac", 1990]], "Michael A. B. Jackson": [0, ["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", 7, "dac", 1990]], "Hitomi Sato": [0, ["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", 6, "dac", 1990]], "Randall J. Brouwer": [0, ["PHIGURE: A Parallel Hierarchical Global Router", ["Randall J. Brouwer", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123429", 4, "dac", 1990]], "Kurt Keutzer": [0, ["Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/123186.123262", 7, "dac", 1990], ["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", 7, "dac", 1990], ["Impact and Evaluation of Competing Implementation Media for ASIC's (Panel Abstract)", ["Kurt Keutzer"], "", 0, "dac", 1990]], "David Marple": [0, ["A Hierarchy Preserving Hierarchical Compactor", ["David Marple"], "https://doi.org/10.1145/123186.123311", 7, "dac", 1990]], "Chang Cho": [0.10330939292907715, ["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", 6, "dac", 1990]], "Nagisa Ishiura": [0, ["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", 6, "dac", 1990], ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", 6, "dac", 1990], ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", 6, "dac", 1990]], "Takeshi Yoshimura": [0, ["New Placement and Global Routing Algorithms for Standard Cell Layouts", ["Masato Edahiro", "Takeshi Yoshimura"], "https://doi.org/10.1145/123186.123427", 4, "dac", 1990]], "Werner L. Schiele": [0, ["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", 6, "dac", 1990], ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", 6, "dac", 1990]], "Yoshio Okamura": [0, ["A Practical Online Design Rule Checking System", ["Goro Suzuki", "Yoshio Okamura"], "https://doi.org/10.1145/123186.123267", 7, "dac", 1990]], "Eun Sei Park": [0.5749551877379417, ["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", 7, "dac", 1990]], "Graham Hetherington": [0, ["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", 6, "dac", 1990]], "Bharat Deep Rathi": [0, ["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", 6, "dac", 1990]], "Donald M. Chiarulli": [0, ["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", 6, "dac", 1990]], "Abbas El Gamal": [0, ["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", 6, "dac", 1990]], "Ramachandra P. Kunda": [0, ["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", 6, "dac", 1990]], "Koji Sato": [0, ["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", 7, "dac", 1990]], "Kenneth W. Fiduk": [0, ["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", 6, "dac", 1990]], "Chakravarthy Kosaraju": [0, ["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", 6, "dac", 1990]], "Antun Domic": [0, ["Layout Synthesis of MOS Digital Cells", ["Antun Domic"], "https://doi.org/10.1145/123186.118358", 5, "dac", 1990]], "Naveed A. Sherwani": [0, ["MISER: An Integrated Three Layer Gridless Channel Router and Compactor", ["Roshan A. Gidwani", "Naveed A. Sherwani"], "https://doi.org/10.1145/123186.123444", 6, "dac", 1990]], "Yen-Shen Chen": [0, ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", 6, "dac", 1990]], "Stefaan Note": [0, ["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", 6, "dac", 1990]], "Don Shugard": [0, ["Global Routing Considerations in a Cell Synthesis System", ["Dwight D. Hill", "Don Shugard"], "https://doi.org/10.1145/123186.123285", 5, "dac", 1990]], "Andrea Casotto": [0, ["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", 6, "dac", 1990]], "Stephen E. Bello": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "James Armstrong": [0, ["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", 6, "dac", 1990]], "Haluk Konuk": [0, ["A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm", ["Christos A. Papachristou", "Haluk Konuk"], "https://doi.org/10.1145/123186.123231", 7, "dac", 1990]], "Zhicheng Wang": [2.941134269462964e-07, ["Techniques for Unit-Delay Compiled Simulation", ["Peter M. Maurer", "Zhicheng Wang"], "https://doi.org/10.1145/123186.123346", 5, "dac", 1990], ["LECSIM: A Levelized Event Driven Compiled Logic Simulation", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/123186.123349", 6, "dac", 1990]], "Yu-Chin Hsu": [0, ["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", 6, "dac", 1990], ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", 6, "dac", 1990], ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", 6, "dac", 1990]], "C. Rebizant": [0, ["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6, "dac", 1990]], "Tsin-Yuan Chang": [2.2168741842243378e-10, ["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", 6, "dac", 1990]], "Kyle A. Gallivan": [0, ["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", 6, "dac", 1990]], "Franc Brglez": [0, ["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", 6, "dac", 1990]], "Robert J. Francis": [0, ["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", 7, "dac", 1990]], "Edgar Auer": [0, ["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", 6, "dac", 1990]], "Evagelos Katsadas": [0, ["A Multi-Layer Router Utilizing Over-Cell Areas", ["Evagelos Katsadas", "Edwin Kinnen"], "https://doi.org/10.1145/123186.123446", 5, "dac", 1990]], "Alice C. Parker": [0, ["Data Path Tradeoffs Using MABAL", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/123186.123388", 6, "dac", 1990]], "Naohiro Kageyama": [0, ["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", 4, "dac", 1990]], "Hiroshi Hatada": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Peter B. Denyer": [0, ["Memory, Control and Communications Synthesis for Scheduled Algorithms", ["Douglas M. Grant", "Peter B. Denyer"], "https://doi.org/10.1145/123186.123246", 6, "dac", 1990]], "Ichiang Lin": [0, ["Performance-Driven Constructive Placement", ["Ichiang Lin", "David Hung-Chang Du"], "https://doi.org/10.1145/123186.123235", 4, "dac", 1990]], "Karl S. Brace": [0, ["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", 6, "dac", 1990]], "David Hung-Chang Du": [0, ["Performance-Driven Constructive Placement", ["Ichiang Lin", "David Hung-Chang Du"], "https://doi.org/10.1145/123186.123235", 4, "dac", 1990]], "Chihei Miura": [0, ["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", 4, "dac", 1990]], "A. Richard Newton": [0, ["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", 6, "dac", 1990], ["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", 7, "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", 7, "dac", 1990], ["Standards, Openness and Design Environments in Electronic Design Automation (Panel Abstract)", ["A. Richard Newton"], "", 2, "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", 7, "dac", 1990], ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", 6, "dac", 1990], ["Abstract Data Types and High-Level Synthesis", ["Gregory S. Whitcomb", "A. Richard Newton"], "https://doi.org/10.1145/123186.123437", 6, "dac", 1990]], "Rangasami L. Kashyap": [0, ["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", 7, "dac", 1990]], "Tsuneo Okubo": [0, ["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", 6, "dac", 1990]], "Hyung Ki Lee": [0.9998379498720169, ["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", 7, "dac", 1990]], "Patrick Edmond": [0, ["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", 6, "dac", 1990]], "Wayne Bower": [0, ["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", 6, "dac", 1990]], "Jason Cong": [0, ["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", 7, "dac", 1990]], "Sang-Yong Han": [0.3571969047188759, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Suphachai Sutanthavibul": [0, ["An Adaptive Timing-Driven Layout for High Speed VLSI", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/123186.123233", 6, "dac", 1990], ["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", 6, "dac", 1990]], "Sreejit Chakravarty": [0, ["On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract)", ["Sreejit Chakravarty"], "https://doi.org/10.1145/123186.123456", 4, "dac", 1990]], "Yoko Watanabe": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Prithviraj Banerjee": [0, ["Optimization by Simulated Evolution with Applications to Standard Cell Placement", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123193", 6, "dac", 1990], ["PHIGURE: A Parallel Hierarchical Global Router", ["Randall J. Brouwer", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123429", 4, "dac", 1990]], "Michael L. Bushnell": [0, ["MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing", ["Daniel R. Brasen", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123236", 4, "dac", 1990], ["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", 6, "dac", 1990], ["EST: The New Frontier in Automatic Test-Pattern Generation", ["John Giraldi", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123434", 6, "dac", 1990]], "Eileen B. Perez": [0, ["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", 6, "dac", 1990]], "Sally Kleinfeldt": [0, ["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", 6, "dac", 1990]], "Nikil D. Dutt": [0, ["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", 6, "dac", 1990]], "Steven P. Levitan": [0, ["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", 6, "dac", 1990]], "Alexandru Nicolau": [0, ["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", 6, "dac", 1990]], "James R. Armstrong": [0, ["Behavioral Fault Simulation in VHDL", ["P. C. Ward", "James R. Armstrong"], "https://doi.org/10.1145/123186.123411", 7, "dac", 1990]], "William Lattin": [0, ["Integration of Hardware and Software in Embedded Systems Design (Panel Abstract)", ["William Lattin"], "", 0, "dac", 1990]], "Noriyuki Ito": [0, ["Automatic Incorporation of On-Chip Testability Circuits", ["Noriyuki Ito"], "https://doi.org/10.1145/123186.123393", 6, "dac", 1990]], "Kenneth L. McMillan": [0, ["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", 6, "dac", 1990]], "Akira Onozawa": [0, ["Layout Compaction with Attractive and Repulsive Constraints", ["Akira Onozawa"], "https://doi.org/10.1145/123186.123308", 6, "dac", 1990]], "Douglas M. Grant": [0, ["Memory, Control and Communications Synthesis for Scheduled Algorithms", ["Douglas M. Grant", "Peter B. Denyer"], "https://doi.org/10.1145/123186.123246", 6, "dac", 1990]], "Arvind Srinivasan": [0, ["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", 7, "dac", 1990]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", 6, "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", 7, "dac", 1990], ["Testing Strategies for the 1990's (Panel Abstract)", ["Alberto L. Sangiovanni-Vincentelli"], "", 0, "dac", 1990], ["A Heuristic Algorithm for the Fanout Problem", ["Kanwar Jit Singh", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123303", 4, "dac", 1990], ["Constraint Generation for Routing Analog Circuits", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123403", 6, "dac", 1990], ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6, "dac", 1990]], "Sandeep Shah": [0, ["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", 6, "dac", 1990]], "Donald E. Thomas": [0, ["The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/123186.123230", 6, "dac", 1990]], "Sinan Kaptanoglu": [0, ["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", 6, "dac", 1990]], "Cheng-Tsung Hwang": [6.07484980719164e-06, ["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", 6, "dac", 1990]], "Karem A. Sakallah": [0, ["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", 7, "dac", 1990]], "Giovanni De Micheli": [0, ["Relative Scheduling Under Timing Constraints", ["David C. Ku", "Giovanni De Micheli"], "https://doi.org/10.1145/123186.123227", 6, "dac", 1990]], "Tim Andrews": [0, ["Object Databases in Electronic Design: Implementation Experiences (Panel Abstract)", ["Tim Andrews"], "", 0, "dac", 1990]], "J. F. Wang": [0.5, ["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", 4, "dac", 1990]], "Michael D. Ciletti": [0, ["A Variable Observation Time Method for Testing Delay Faults", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/123186.123454", 4, "dac", 1990]], "Chi-Yuan Lo": [0, ["An O(n1.5logn) 1-d Compaction Algorithm", ["Chi-Yuan Lo", "Ravi Varadarajan"], "https://doi.org/10.1145/123186.123312", 6, "dac", 1990]], "Peter Bingley": [0, ["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", 8, "dac", 1990]], "Yang Cai": [0, ["A Channel/Switchbox Definition Algorithm for Building-Block Layout", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/123186.123425", 4, "dac", 1990]], "Jacob A. Abraham": [0, ["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", 6, "dac", 1990]], "Uminder Singh": [0, ["A Transistor Reordering Technique for Gate Matrix Layout", ["Uminder Singh", "C. Y. Roger Chen"], "https://doi.org/10.1145/123186.123340", 6, "dac", 1990]], "Roger I. McMillan": [0, ["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6, "dac", 1990]], "Albert E. Casavant": [0, ["Automatic Operator Configuration in the Synthesis of Pipelined Architectures", ["Kristen N. McNall", "Albert E. Casavant"], "https://doi.org/10.1145/123186.123252", 6, "dac", 1990]], "Richard L. Rudell": [0, ["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", 6, "dac", 1990]], "Stephen Sugiyama": [0, ["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", 4, "dac", 1990]], "Atul P. Agarwal": [0, ["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5, "dac", 1990]], "Hugo De Man": [0, ["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", 6, "dac", 1990]], "K. Adamiak": [0, ["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6, "dac", 1990]], "Robert K. Brayton": [0, ["Timing Analysis in Precharge/Unate Networks", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123239", 6, "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", 7, "dac", 1990], ["The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123280", 5, "dac", 1990], ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6, "dac", 1990]], "Shojiro Mori": [0, ["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6, "dac", 1990]], "Shuzo Yajima": [0, ["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", 6, "dac", 1990], ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", 6, "dac", 1990], ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", 6, "dac", 1990]], "John P. Fishburn": [0, ["A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between", ["John P. Fishburn"], "https://doi.org/10.1145/123186.123305", 4, "dac", 1990]], "H. Cai": [0, ["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", 6, "dac", 1990]], "Patrick C. McGeer": [0, ["Timing Analysis in Precharge/Unate Networks", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123239", 6, "dac", 1990]], "Knut M. Just": [0, ["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", 6, "dac", 1990], ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", 6, "dac", 1990]], "Sangchul Kim": [0.9991318136453629, ["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", 6, "dac", 1990]], "A. Wexler": [0, ["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6, "dac", 1990]]}