Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:35:42.206217] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 12:35:42 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     31827
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[12:35:42.323472] Periodic Lic check successful
[12:35:42.323505] Feature usage summary:
[12:35:42.323507] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (19 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_counter.tcl
Sourcing '../scripts/genus_counter.tcl' (Fri Aug 09 12:36:12 UTC 2024)...
#@ Begin verbose source ../scripts/genus_counter.tcl
@file(genus_counter.tcl) 2: set debug_file "debug.txt"
@file(genus_counter.tcl) 3: set design(TOPLEVEL) "proj_counter" 
@file(genus_counter.tcl) 4: set runtype "synthesis"
@file(genus_counter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_counter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_counter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_counter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log68 and the command file is genus.cmd68
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_counter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_counter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_counter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_counter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_counter.tcl) 34: set df [open $debug_file a]
@file(genus_counter.tcl) 35: puts $df "\n******************************************"
@file(genus_counter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_counter.tcl) 37: puts $df "******************************************"
@file(genus_counter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_counter.tcl) 44: close $df
@file(genus_counter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_counter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_counter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_counter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_counter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_counter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_counter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_counter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_counter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_counter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_counter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_counter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
@file(genus_counter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_counter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_counter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_counter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_counter' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_counter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_counter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_counter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_counter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_counter'

No empty modules in design 'proj_counter'

  Done Checking the design.
@file(genus_counter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_counter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_counter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_counter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_counter...
%# Begin write_design (08/09 12:36:36, mem=4899.54M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_counter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_counter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_counter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_counter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_counter' (command execution time mm:ss cpu = 00:01, real = 00:02).
.
%# End write_design (08/09 12:36:38, total cpu=08:00:01, real=08:00:02, peak res=779.60M, current mem=4899.54M)
@file(genus_counter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_counter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_counter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:36:38 pm
  Module:                 proj_counter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_counter/proj_counter.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          1

@file(genus_counter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_counter.tcl) 134: enics_default_cost_groups
@file(genus_counter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_counter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_counter': 'lp_clock_gating_min_flops' = 8
@file(genus_counter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_counter': 'lp_clock_gating_style' = latch
@file(genus_counter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_counter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_counter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_counter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_counter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_counter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_counter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       2 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_counter'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_counter'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 128 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_16_22...
        Done timing increment_unsigned_16_22.
      Timing increment_unsigned_16_31...
        Done timing increment_unsigned_16_31.
      Timing increment_unsigned_16_40...
        Done timing increment_unsigned_16_40.
      Timing increment_unsigned_16_49...
        Done timing increment_unsigned_16_49.
      Timing increment_unsigned_16_58...
        Done timing increment_unsigned_16_58.
      Timing increment_unsigned_16_67...
        Done timing increment_unsigned_16_67.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_counter: area: 3657961944 ,dp = 2 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_counter: area: 5533839864 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 5187  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  148254  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_counter: area: 3040485462 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3040485462.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3657961944         3040485462         3040485462         3040485462         3040485462         3040485462         3040485462         5533839864  
##>            WNS          +120.50            +299.50            +299.50            +299.50            +299.50            +299.50            +299.50            -518.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0             148254  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             3657961944 (      )    107374302.90 (        )             0 (        )              
##> datapath_rewrite_one_def       START             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)              
##>                                  END             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)              
##>                                  END             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)           0  
##>                                  END             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)              
##>                                  END             3657961944 ( +0.00)    107374302.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3657961944 ( +0.00)    214748364.70 (+107374061.80)             0 (       0)              
##>                                  END             3407844888 ( -6.84)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3407844888 ( -6.84)    214748364.70 (+107374061.80)             0 (       0)           0  
##>canonicalize_by_names           START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3407844888 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             3376580256 ( -0.92)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3040485462 ( -9.95)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3040485462 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             3040485462 ( +0.00)      299.50 (-214748065.20)             0 (       0)              
##>                                  END             3040485462 ( +0.00)      299.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_counter'.
      Removing temporary intermediate hierarchies under proj_counter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_counter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_counter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_counter'.
              Post blast muxes in design 'proj_counter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_counter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        14.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                  Message Text                                                                                                   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                            |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                       |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                            |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                    |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                                                              |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                         |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                       |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                                                                                                             |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                                  |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                   |
| PHYS-93  |Warning |    1 |The design is not fully mapped.                                                                                                                                                                                  |
|          |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                     |
| PHYS-106 |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                                    |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                     |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                                                    |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_counter'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             32		100%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        32		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_counter...
          Done structuring (delay-based) proj_counter
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) increment_unsigned_16_67...
          Done structuring (delay-based) increment_unsigned_16_67
        Mapping component increment_unsigned_16_67...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    33 ps
Target path end-point (Port: proj_counter/finished_count)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     <<<  launch                               0 R 
cb_seqi
  out_index_reg[8]/clk                                                        
  out_index_reg[8]/q            (u)  unmapped_d_flop         6 23.4           
cb_seqi/index[8] 
cb_oseqi/cb_seqi_index[8] 
  g182/in_3                                                                   
  g182/z                        (u)  unmapped_or4            1  3.7           
  g181/in_2                                                                   
  g181/z                        (u)  unmapped_or6            1  3.7           
  g178/in_1                                                                   
  g178/z                        (u)  unmapped_complex6      34 22.2           
  g179/in_0                                                                   
  g179/z                        (u)  unmapped_not            1  4.9           
cb_oseqi/finished_count 
finished_count                  <<<  interconnect                             
                                     out port                                 
(proj_counter.sdc_line_17_32_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                           1650 R 
                                     uncertainty                              
------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/out_index_reg[8]/clk
End-point    : finished_count

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 285ps.
 
Cost Group 'reg2reg' target slack:    30 ps
Target path end-point (Pin: out_index_reg[31]/d)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  out_index_reg[0]/clk                                              
  out_index_reg[0]/q    (u)  unmapped_d_flop       6 23.9           
cb_seqi/index[0] 
inc_add_32_55/A[0] 
  g353/in_1                                                         
  g353/z                (u)  unmapped_nand2        4 14.8           
  g346/in_1                                                         
  g346/z                (u)  unmapped_or2          6 22.2           
  g333/in_1                                                         
  g333/z                (u)  unmapped_or2         10 37.0           
  g295/in_1                                                         
  g295/z                (u)  unmapped_or2         17 62.9           
  g282/in_1                                                         
  g282/z                (u)  unmapped_or2          2  7.4           
  g207/in_1                                                         
  g207/z                (u)  unmapped_or2          1  3.7           
  g208/in_1                                                         
  g208/z                (u)  unmapped_nand2        1  3.8           
inc_add_32_55/Z[31] 
cb_oseqi/inc_add_32_55_Z[30] 
  g219/in_1                                                         
  g219/z                (u)  unmapped_and2         1  3.8           
cb_oseqi/cb_seqi_g50_z 
cb_seqi/g50_z 
  g84/data0                                                         
  g84/z                 (u)  unmapped_bmux3        1  3.8           
  out_index_reg[31]/d   <<<  unmapped_d_flop                        
  out_index_reg[31]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                         1650 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/out_index_reg[0]/clk
End-point    : cb_seqi/out_index_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 369ps.
 
Cost Group 'in2reg' target slack:    30 ps
Target path end-point (Pin: out_index_reg[31]/d)

           Pin                          Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  <<<    launch                             0 R 
(proj_counter.sdc_line_15)          ext delay                              
rst_n                      (i) (u)  in port               1  0.0           
cb_oseqi/rst_n (i)
  g113/in_1                                                                
  g113/z                     (u)    unmapped_nand2       32 30.4           
cb_oseqi/cb_seqi_g49_z 
cb_seqi/g49_z 
  g85/sel0                                                                 
  g85/z                      (u)    unmapped_bmux3        1  3.8           
  out_index_reg[31]/d        <<<    unmapped_d_flop                        
  out_index_reg[31]/clk             setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : cb_seqi/out_index_reg[31]/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 853ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    32        100.0
Excluded from State Retention      32        100.0
    - Will not convert             32        100.0
      - Preserved                   0          0.0
      - Power intent excluded      32        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 8, CPU_Time 6.794508999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) | 100.0(100.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) | 100.0(100.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       271      1381       783
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       243      1301      1104
##>G:Misc                               8
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_counter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 12:36
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_counter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  49.3( 53.3) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  50.7( 46.7) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  49.3( 53.3) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  50.7( 46.7) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_counter'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_counter...
          Done structuring (delay-based) proj_counter
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) increment_unsigned_16_67...
          Done structuring (delay-based) increment_unsigned_16_67
        Mapping component increment_unsigned_16_67...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    33 ps
Target path end-point (Port: proj_counter/finished_count)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     <<<  launch                               0 R 
cb_seqi
  out_index_reg[8]/clk                                                        
  out_index_reg[8]/q            (u)  unmapped_d_flop         6 23.4           
cb_seqi/index[8] 
cb_oseqi/cb_seqi_index[8] 
  g255/in_3                                                                   
  g255/z                        (u)  unmapped_or4            1  3.7           
  g254/in_2                                                                   
  g254/z                        (u)  unmapped_or6            1  3.7           
  g252/in_1                                                                   
  g252/z                        (u)  unmapped_complex6      33 22.2           
cb_oseqi/cb_seqi_g178_z 
g221/in_0                                                                     
g221/z                          (u)  unmapped_not            1  4.9           
finished_count                  <<<  interconnect                             
                                     out port                                 
(proj_counter.sdc_line_17_32_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                           1650 R 
                                     uncertainty                              
------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/out_index_reg[8]/clk
End-point    : finished_count

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 313ps.
 
Cost Group 'reg2reg' target slack:    31 ps
Target path end-point (Pin: out_index_reg[31]/d)

         Pin                     Type         Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)             <<<  launch                             0 R 
cb_seqi
  out_index_reg[0]/clk                                              
  out_index_reg[0]/q    (u)  unmapped_d_flop       6 23.9           
cb_seqi/index[0] 
inc_add_32_55/A[0] 
  g353/in_1                                                         
  g353/z                (u)  unmapped_nand2        4 14.8           
  g346/in_1                                                         
  g346/z                (u)  unmapped_or2          6 22.2           
  g333/in_1                                                         
  g333/z                (u)  unmapped_or2         10 37.0           
  g295/in_1                                                         
  g295/z                (u)  unmapped_or2         17 62.9           
  g282/in_1                                                         
  g282/z                (u)  unmapped_or2          2  7.4           
  g207/in_1                                                         
  g207/z                (u)  unmapped_or2          1  3.7           
  g208/in_1                                                         
  g208/z                (u)  unmapped_nand2        1  3.8           
inc_add_32_55/Z[31] 
cb_seqi/inc_add_32_55_Z[30] 
  g283/in_1                                                         
  g283/z                (u)  unmapped_and2         1  3.8           
  g314/data0                                                        
  g314/z                (u)  unmapped_bmux3        1  3.8           
  out_index_reg[31]/d   <<<  unmapped_d_flop                        
  out_index_reg[31]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                         1650 R 
                             uncertainty                            
--------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/out_index_reg[0]/clk
End-point    : cb_seqi/out_index_reg[31]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 429ps.
 
Cost Group 'in2reg' target slack:    30 ps
Target path end-point (Pin: out_index_reg[0]/d)

           Pin                          Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  <<<    launch                             0 R 
(proj_counter.sdc_line_15)          ext delay                              
rst_n                      (i) (u)  in port               1  0.0           
cb_seqi/rst_n (i)
  g113/in_1                                                                
  g113/z                     (u)    unmapped_nand2       32 30.4           
  g315/sel0                                                                
  g315/z                     (u)    unmapped_bmux3        1  3.8           
  out_index_reg[0]/d         <<<    unmapped_d_flop                        
  out_index_reg[0]/clk              setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         1650 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : cb_seqi/out_index_reg[0]/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 890ps.
 
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
          Restructuring (delay-based) increment_unsigned_16_67...
          Done restructuring (delay-based) increment_unsigned_16_67
        Optimizing component increment_unsigned_16_67...
        Early Area Reclamation for increment_unsigned_16_67 'very_fast' (slack=62, area=303)...
                  			o_slack=62,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                     launch                                         0 R 
(proj_counter.sdc_line_15)      ext delay                           +412     412 R 
rst_n                      (i)  in port                1  0.0    0    +0     412 R 
cb_seqi/rst_n (i)
  g456/A                                                              +0     412   
  g456/Y                        AND2_X4M_A9TL         32 64.8  233  +185     598 R 
  out_index_reg[0]/B       <<<  A2DFFQN_X3M_A9TL                      +0     598   
  out_index_reg[0]/CK           setup                            0  +163     761 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                                     1650 R 
                                uncertainty                         -125    1525 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     764ps 
Start-point  : rst_n
End-point    : cb_seqi/out_index_reg[0]/B

(i) : Net is ideal.

             Pin                         Type         Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                          launch                                        0 R 
cb_seqi
  out_index_reg[28]/CK                                               0    +0       0 R 
  out_index_reg[28]/Q                A2DFFQ_X4M_A9TL       5 16.8   76  +251     251 R 
cb_seqi/index[28] 
cb_oseqi/cb_seqi_index[28] 
  g310/B                                                                  +0     251   
  g310/Y                             NOR2_X1P4B_A9TL       1  3.4   87   +86     338 F 
  g305/C                                                                  +0     338   
  g305/Y                             NAND3_X1A_A9TL        1  3.7  163  +136     474 R 
  g304/A                                                                  +0     474   
  g304/Y                             OR6_X0P7M_A9TL        1  5.8  188  +219     693 R 
  g302/C                                                                  +0     693   
  g302/Y                             OR4_X4M_A9TL          3 15.4  109  +175     868 R 
cb_oseqi/cb_seqi_g178_z 
g222/A                                                                    +0     868   
g222/Y                               INV_X2M_A9TL          1  4.9   45   +50     918 F 
finished_count                  <<<  interconnect                   45    +0     918 F 
                                     out port                             +0     918 F 
(proj_counter.sdc_line_17_32_1)      ext delay                          +412    1330 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                                    1650 R 
                                     uncertainty                        -125    1525 R 
---------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     195ps 
Start-point  : cb_seqi/out_index_reg[28]/CK
End-point    : finished_count

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                 launch                                         0 R 
cb_seqi
  out_index_reg[0]/CK                                        0    +0       0 R 
  out_index_reg[0]/QN       A2DFFQN_X3M_A9TL       2  9.3   90  +230     230 F 
  g473/A                                                          +0     230   
  g473/Y                    INV_X4M_A9TL           4 15.8   70   +74     304 R 
cb_seqi/index[0] 
inc_add_32_55/A[0] 
  g436/B                                                          +0     304   
  g436/Y                    NAND2_X4M_A9TL         2 12.0   62   +65     369 F 
  g414/B                                                          +0     369   
  g414/Y                    NOR2_X6B_A9TL          4 14.8   95   +88     457 R 
  g412/B                                                          +0     457   
  g412/Y                    AND2_X6M_A9TL          6 21.2   70  +127     584 R 
  g401/A                                                          +0     584   
  g401/Y                    AND3_X3M_A9TL         15 38.5  192  +195     778 R 
  g359/B                                                          +0     778   
  g359/CO                   ADDH_X1M_A9TL          1  6.6  120  +196     974 R 
  g357/A                                                          +0     974   
  g357/Y                    XOR2_X2M_A9TL          1  3.4  156   +97    1072 R 
inc_add_32_55/Z[17] 
cb_seqi/inc_add_32_55_Z[16] 
  g471/A                                                          +0    1072   
  g471/Y                    AND2_X1M_A9TL          1  3.4   78  +151    1223 R 
  out_index_reg[17]/B  <<<  A2DFFQ_X4M_A9TL                       +0    1223   
  out_index_reg[17]/CK      setup                            0  +122    1345 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                     1650 R 
                            uncertainty                         -125    1525 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     180ps 
Start-point  : cb_seqi/out_index_reg[0]/CK
End-point    : cb_seqi/out_index_reg[17]/B

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  978        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2reg                31      180              1650 
       reg2out                33      195              1650 
        in2reg                30      764              1650 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    22 ps
Target path end-point (Port: proj_counter/finished_count)

             Pin                         Type         Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                     <<<  launch                             0 R 
cb_seqi
  out_index_reg[28]/CK                                                      
  out_index_reg[28]/Q                A2DFFQ_X4M_A9TL       5 16.8           
cb_seqi/index[28] 
cb_oseqi/cb_seqi_index[28] 
  g310/B                                                                    
  g310/Y                             NOR2_X1P4B_A9TL       1  3.4           
  g305/C                                                                    
  g305/Y                             NAND3_X1A_A9TL        1  3.7           
  g304/A                                                                    
  g304/Y                             OR6_X0P7M_A9TL        1  5.8           
  g302/C                                                                    
  g302/Y                             OR4_X4M_A9TL          3 15.4           
cb_oseqi/cb_seqi_g178_z 
g222/A                                                                      
g222/Y                               INV_X2M_A9TL          1  4.9           
finished_count                  <<<  interconnect                           
                                     out port                               
(proj_counter.sdc_line_17_32_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                         1650 R 
                                     uncertainty                            
----------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/out_index_reg[28]/CK
End-point    : finished_count

The global mapper estimates a slack for this path of 138ps.
 
Cost Group 'reg2reg' target slack:    28 ps
Target path end-point (Pin: out_index_reg[31]/B (A2DFFQ_X4M_A9TL/B))

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
cb_seqi
  out_index_reg[24]/CK                                               
  out_index_reg[24]/Q       A2DFFQ_X4M_A9TL         5 16.4           
cb_seqi/index[24] 
inc_add_32_55/A[24] 
  g427/B                                                             
  g427/Y                    NAND2_X1P4M_A9TL        3  7.7           
  g421/AN                                                            
  g421/Y                    NAND3B_X2M_A9TL         4 12.3           
  g420/A                                                             
  g420/Y                    INV_X2M_A9TL            1  3.5           
  g417/A                                                             
  g417/Y                    NAND3XXB_X1M_A9TL       1  3.6           
  g415/A                                                             
  g415/Y                    NOR2_X1M_A9TL           1  3.6           
  g384/A                                                             
  g384/Y                    NAND2_X1M_A9TL          1  6.8           
  g369/A                                                             
  g369/Y                    XNOR2_X2M_A9TL          1  3.4           
inc_add_32_55/Z[31] 
cb_seqi/inc_add_32_55_Z[30] 
  g442/A                                                             
  g442/Y                    AND2_X1M_A9TL           1  3.4           
  out_index_reg[31]/B  <<<  A2DFFQ_X4M_A9TL                          
  out_index_reg[31]/CK      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           1650 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/out_index_reg[24]/CK
End-point    : cb_seqi/out_index_reg[31]/B

The global mapper estimates a slack for this path of 137ps.
 
Cost Group 'in2reg' target slack:    19 ps
Target path end-point (Pin: out_index_reg[0]/B (A2DFFQN_X3M_A9TL/B))

           Pin                       Type         Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)                <<<  launch                              0 R 
(proj_counter.sdc_line_15)      ext delay                               
rst_n                      (i)  in port                1  0.0           
cb_seqi/rst_n (i)
  g456/A                                                                
  g456/Y                        AND2_X4M_A9TL         32 64.8           
  out_index_reg[0]/B       <<<  A2DFFQN_X3M_A9TL                        
  out_index_reg[0]/CK           setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                          1650 R 
                                uncertainty                             
------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : cb_seqi/out_index_reg[0]/B

(i) : Net is ideal.

The global mapper estimates a slack for this path of 764ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                     launch                                         0 R 
(proj_counter.sdc_line_15)      ext delay                           +412     412 R 
rst_n                      (i)  in port                1  0.0    0    +0     412 R 
cb_seqi/rst_n (i)
  g2/A                                                                +0     412   
  g2/Y                          NAND2_X1A_A9TL         2  8.6  173  +103     515 F 
  drc_bufs481/A                                                       +0     515   
  drc_bufs481/Y                 INV_X2M_A9TL          16 33.1  237  +201     716 R 
  out_index_reg[0]/B       <<<  A2DFFQN_X2M_A9TL                      +0     716   
  out_index_reg[0]/CK           setup                            0  +155     871 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                                     1650 R 
                                uncertainty                         -125    1525 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     654ps 
Start-point  : rst_n
End-point    : cb_seqi/out_index_reg[0]/B

(i) : Net is ideal.

             Pin                         Type         Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)                          launch                                        0 R 
cb_seqi
  out_index_reg[28]/CK                                               0    +0       0 R 
  out_index_reg[28]/Q                A2DFFQ_X2M_A9TL       5 14.7   87  +277     277 F 
cb_seqi/index[28] 
cb_oseqi/cb_seqi_index[28] 
  g310/B                                                                  +0     277   
  g310/Y                             NOR2_X1A_A9TL         1  3.5  134  +121     398 R 
  g305/C                                                                  +0     398   
  g305/Y                             NAND3_X1A_A9TL        1  3.7  129  +120     519 F 
  g304/A                                                                  +0     519   
  g304/Y                             OR6_X0P7M_A9TL        1  4.1  132  +215     734 F 
  g302/C                                                                  +0     734   
  g302/Y                             OR4_X2M_A9TL          3  9.9   99  +181     915 F 
cb_oseqi/cb_seqi_g178_z 
g222/A                                                                    +0     915   
g222/Y                               INV_X1M_A9TL          1  4.9   89   +89    1003 R 
finished_count                  <<<  interconnect                   89    +0    1003 R 
                                     out port                             +0    1003 R 
(proj_counter.sdc_line_17_32_1)      ext delay                          +412    1416 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                          capture                                    1650 R 
                                     uncertainty                        -125    1525 R 
---------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     109ps 
Start-point  : cb_seqi/out_index_reg[28]/CK
End-point    : finished_count

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                 launch                                         0 R 
cb_seqi
  out_index_reg[0]/CK                                        0    +0       0 R 
  out_index_reg[0]/QN       A2DFFQN_X2M_A9TL       2  6.9   95  +233     233 F 
  g473/A                                                          +0     233   
  g473/Y                    INV_X2M_A9TL           4 14.8  115  +102     335 R 
cb_seqi/index[0] 
inc_add_32_55/A[0] 
  g436/B                                                          +0     335   
  g436/Y                    NAND2_X3A_A9TL         2 11.1   95   +91     426 F 
  g414/B                                                          +0     426   
  g414/Y                    NOR2_X6B_A9TL          4 13.6   95   +95     521 R 
  g412/B                                                          +0     521   
  g412/Y                    AND2_X4M_A9TL          6 17.4   80  +134     655 R 
  g401/A                                                          +0     655   
  g401/Y                    AND3_X2M_A9TL         15 38.5  274  +240     895 R 
  g359/B                                                          +0     895   
  g359/CO                   ADDH_X1M_A9TL          1  5.0  100  +206    1101 R 
  g357/A                                                          +0    1101   
  g357/Y                    XOR2_X1M_A9TL          1  3.4  185  +108    1209 R 
inc_add_32_55/Z[17] 
cb_seqi/inc_add_32_55_Z[16] 
  g471/A                                                          +0    1209   
  g471/Y                    AND2_X1M_A9TL          1  3.3   78  +158    1368 R 
  out_index_reg[17]/B  <<<  A2DFFQ_X2M_A9TL                       +0    1368   
  out_index_reg[17]/CK      setup                            0  +122    1489 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                     1650 R 
                            uncertainty                         -125    1525 R 
-------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      36ps 
Start-point  : cb_seqi/out_index_reg[0]/CK
End-point    : cb_seqi/out_index_reg[17]/B

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    6 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 872        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2reg                28       36              1650 
       reg2out                22      109              1650 
        in2reg                19      654              1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    32        100.0
Excluded from State Retention      32        100.0
    - Will not convert             32        100.0
      - Preserved                   0          0.0
      - Power intent excluded      32        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 9, CPU_Time 8.614381999999992
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  30.3( 33.3) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  31.2( 29.2) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  38.4( 37.5) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_counter/fv_map.fv.json' for netlist 'fv/proj_counter/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_counter/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_counter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9999719999999996
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  27.8( 30.8) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  28.7( 26.9) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  35.3( 34.6) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:19) |  00:00:01(00:00:02) |   8.2(  7.7) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.9999520000000075
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  26.7( 30.8) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  27.5( 26.9) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  33.9( 34.6) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:19) |  00:00:01(00:00:02) |   7.9(  7.7) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   3.9(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_counter ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_counter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_counter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  26.7( 30.8) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  27.5( 26.9) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  33.9( 34.6) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:19) |  00:00:01(00:00:02) |   7.9(  7.7) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   3.9(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   851     -180     -2415         0        0        0
            Worst cost_group: reg2reg, WNS: -180.5
            Path: out_index_reg[0]/CK --> out_index_reg[25]/B

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  851     -180     -2415         0        0        0
            Worst cost_group: reg2reg, WNS: -180.5
            Path: out_index_reg[0]/CK --> out_index_reg[25]/B
 incr_delay                  878        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        83  (       60 /       61 )  0.25
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    878        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 5.997428999999997
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  21.6( 24.2) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  22.3( 21.2) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  27.4( 27.3) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:19) |  00:00:01(00:00:02) |   6.4(  6.1) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   3.2(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:26) |  00:00:05(00:00:07) |  19.1( 21.2) |   12:37:19 (Aug09) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:46 (Aug09) |  783.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:06(00:00:08) |  21.6( 24.2) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:57(00:01:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:36:54 (Aug09) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:07(00:00:07) |  22.3( 21.2) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:04(00:01:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:01 (Aug09) |   1.10 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:17) |  00:00:08(00:00:09) |  27.4( 27.3) |   12:37:10 (Aug09) |   1.11 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:19) |  00:00:01(00:00:02) |   6.4(  6.1) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   3.2(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:12 (Aug09) |   1.11 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:26) |  00:00:05(00:00:07) |  19.1( 21.2) |   12:37:19 (Aug09) |   1.11 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:22(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:37:19 (Aug09) |   1.11 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       243      1301      1101
##>M:Pre Cleanup                        0         -         -       243      1301      1101
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       163       603      1108
##>M:Const Prop                         0        36         0       163       603      1108
##>M:Cleanup                            7         6         0       163       621      1109
##>M:MBCI                               0         -         -       163       621      1109
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               9
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       18
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_counter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 09/08/2024 12:37
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_counter' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_counter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_counter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   878        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                  872        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  872        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_counter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_counter.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_counter.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_counter.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:20 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance   Module  Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------
proj_counter                163    615.240   257.002      872.242 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                         
        Gate          Instances   Area                        Library                      
-------------------------------------------------------------------------------------------
A2DFFQN_X2M_A9TL              1    8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X2M_A9TL              31  256.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL                 3   14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL                 8   14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                 2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                 1    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL                 2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL                 1    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X8M_A9TR                 1   12.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X1P4M_A9TL               1    6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TH                 6    8.640    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL                 9   12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                 10   14.400    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL                  3    3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL                  6    8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                  2    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL                3    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL                8   11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL              2    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TR                1    2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL                1    3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X3M_A9TL               1    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL             4   10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X2M_A9TR             1    3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL                1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL                5   10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1P4M_A9TL          2    7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X2M_A9TL            1    4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X4M_A9TL            1    7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1M_A9TL                1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X0P7M_A9TL             1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1P4M_A9TR             1    2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                 3    4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL                 1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4M_A9TR                 1    3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL                 1    6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TR                 1    3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                  4   14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                  1    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL                2    9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL              5   16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL               14   50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL               6   19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL                 3   10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-------------------------------------------------------------------------------------------
total                       163  615.240                                                   


                    Library                    Instances   Area  Instances % 
-----------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c        16  23.040         9.8 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c       141 563.040        86.5 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         6  29.160         3.7 

                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            32 264.960   43.1 
inverter              11  17.640    2.9 
buffer                25  36.000    5.9 
logic                 95 296.640   48.2 
physical_cells         0   0.000    0.0 
----------------------------------------
total                163 615.240  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_counter

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           32  100.00                         -  
 Enable signal is constant          32  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   32  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     32         32       0 (0.00%)    32 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others             615.24     100.00 
-------------------------------------
total              615.24     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  12:37:21 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk   1650.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out     No paths   0.0            
in2reg        654.4   0.0          0 
reg2out       107.0   0.0          0 
reg2reg         6.9   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             163 
Physical Instance count           0 
Sequential Instance Count        32 
Combinational Instance Count    131 
Hierarchical Instance Count       0 

Area
----
Cell Area                          615.240
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    615.240
Net Area                           257.002
Total Area (Cell+Physical+Net)     872.242

Max Fanout                         32 (clk)
Min Fanout                         1 (n_6)
Average Fanout                     2.4
Terms to net ratio                 3.1845
Terms to instance ratio            3.2822
Runtime                            84.402182 seconds
Elapsed Runtime                    99 seconds
Genus peak memory usage            6895.75 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_counter.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL).timing.rpt
@file(genus_counter.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 09/08/2024 12:37
ENICSINFO: ----------------------------------
@file(genus_counter.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.db' for 'proj_counter' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_counter.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_counter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter...
%# Begin write_design (08/09 12:37:22, mem=5216.28M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_counter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_counter' (command execution time mm:ss cpu = 00:06, real = 00:13).
.
%# End write_design (08/09 12:37:35, total cpu=08:00:06, real=08:00:13, peak res=1129.50M, current mem=5220.28M)
@file(genus_counter.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_counter.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_counter.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 166s, ST: 95s, FG: 95s, CPU: 5.3%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.1G}, SYS {load: 0.9, cpu: 2, total: 7.5G, free: 2.3G}
Abnormal exit.
