verilog work "d:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/ipcore_dir/wrfifo.v"
verilog work "d:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/ipcore_dir/rdfifo.v"
verilog work "d:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/ipcore_dir/sdram_pll.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_top.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdbank_switch.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_top.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/i2c_com.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/system_ctrl.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_vga_top.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/reg_config.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/power_on_delay.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/CMOS_Capture.v"
verilog work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/rtl/sdram_ov5640_lcd.v"
verilog work "d:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/ip/fifo_generator_v9_3_0/fifo.v"
verilog work "d:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/ip/fifo_generator_v9_3_1/fifo_display.v"
vhdl work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/imports/formal/cartoon_top.vhd"
vhdl work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/imports/formal/cartoon.vhd"
vhdl work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/imports/formal/fifo_counter.vhd"
vhdl work "D:/Projects/FPGA/cartoon/26_sdram_ov5640_lcd/sdram_ov5640_lcd/cartoon/cartoon.srcs/sources_1/imports/formal/shift_register.vhd"
