// Seed: 1991652365
module module_0 (
    input tri1 id_0
);
  logic id_2;
  ;
  assign module_1.id_0 = 0;
  wire id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri   id_4,
    output logic id_5,
    input  wire  id_6
    , id_8
);
  id_9(
      -1 * 1 !== id_0, -1, -1
  );
  assign id_5 = 1;
  always begin : LABEL_0
    id_5 = id_6;
  end
  initial if (-1) id_9 = -1;
  wire id_10;
  assign id_9 = id_0;
  wire id_11;
  ;
  wire id_12, id_13;
  wire id_14, id_15;
  module_0 modCall_1 (id_0);
endmodule
