{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492090279997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492090279998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 21:31:19 2017 " "Processing started: Thu Apr 13 21:31:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492090279998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492090279998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj_1 -c proj_1 " "Command: quartus_sta proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492090279998 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1492090280107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492090280295 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1492090280400 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1492090280400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1492090280835 ""}
{ "Info" "ISTA_SDC_FOUND" "proj_1.scf " "Reading SDC File: 'proj_1.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492090280946 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090280952 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090280952 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492090280952 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492090280953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1492090280965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090280967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090280975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090280977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.143 " "Worst-case recovery slack is 6.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.143               0.000 IntF\|nWR  " "    6.143               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090280980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.338 " "Worst-case removal slack is 1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 IntF\|nWR  " "    1.338               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090280984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.537 " "Worst-case minimum pulse width slack is 9.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.537               0.000 IntF\|nWR  " "    9.537               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 IntF\|nADV  " "    9.891               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090280986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090280986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.143 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.143  " "Path #1: Recovery slack is 6.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.837      0.837 FF  CELL  nWR_in\|o " "    10.837      0.837 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.612      4.775 FF    IC  sys_rst_cZ\|datab " "    15.612      4.775 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.008      0.396 FF  CELL  sys_rst_cZ\|combout " "    16.008      0.396 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.535      1.527 FF    IC  width_0_\|clrn " "    17.535      1.527 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.460      0.925 FF  CELL  width\[0\] " "    18.460      0.925 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.582      4.582  R        clock network delay " "    24.582      4.582  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.603      0.021     uTsu  width\[0\] " "    24.603      0.021     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.460 " "Data Arrival Time  :    18.460" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.603 " "Data Required Time :    24.603" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.143  " "Slack              :     6.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.338 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281134 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.338  " "Path #1: Removal slack is 1.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.728      0.728 RR  CELL  nWR_in\|o " "     0.728      0.728 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.242      4.514 RR    IC  sys_rst_cZ\|datab " "     5.242      4.514 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.371 RR  CELL  sys_rst_cZ\|combout " "     5.613      0.371 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.108      0.495 RR    IC  width_1_\|clrn " "     6.108      0.495 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.970      0.862 RR  CELL  width\[1\] " "     6.970      0.862 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.420      5.420  R        clock network delay " "     5.420      5.420  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.632      0.212      uTh  width\[1\] " "     5.632      0.212      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.970 " "Data Arrival Time  :     6.970" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.632 " "Data Required Time :     5.632" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.338  " "Slack              :     1.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281135 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.537 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.537" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281137 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281137 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281137 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281137 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.537  " "Path #1: slack is 9.537 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[0\] " "Node             : width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.837      0.837 FF  CELL  nWR_in\|o " "    10.837      0.837 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.433      3.596 FF    IC  width_0_\|clk " "    14.433      3.596 FF    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.051      0.618 FF  CELL  width\[0\] " "    15.051      0.618 FF  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.728      0.728 RR  CELL  nWR_in\|o " "    20.728      0.728 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.964      3.236 RR    IC  width_0_\|clk " "    23.964      3.236 RR    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.582      0.618 RR  CELL  width\[0\] " "    24.582      0.618 RR  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.776      0.194           clock pessimism removed " "    24.776      0.194           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.188 " "Required Width   :     0.188" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.725 " "Actual Width     :     9.725" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.537 " "Slack            :     9.537" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281138 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.891 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.891" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281139 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281139 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281139 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281139 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.891  " "Path #1: slack is 9.891 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : nADV_in\|o " "Node             : nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.837      0.837 FF  CELL  nADV_in\|o " "    10.837      0.837 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nADV " "    20.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nADV_in\|i " "    20.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.728      0.728 RR  CELL  nADV_in\|o " "    20.728      0.728 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.891 " "Actual Width     :     9.891" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.891 " "Slack            :     9.891" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090281140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492090281155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1492090281215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1492090282052 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090282158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090282158 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492090282158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090282160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090282172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090282178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.652 " "Worst-case recovery slack is 6.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.652               0.000 IntF\|nWR  " "    6.652               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.295 " "Worst-case removal slack is 1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 IntF\|nWR  " "    1.295               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.653 " "Worst-case minimum pulse width slack is 9.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.653               0.000 IntF\|nWR  " "    9.653               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886               0.000 IntF\|nADV  " "    9.886               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.652 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.652  " "Path #1: Recovery slack is 6.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.806      0.806 FF  CELL  nWR_in\|o " "    10.806      0.806 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.948      4.142 FF    IC  sys_rst_cZ\|datab " "    14.948      4.142 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.299      0.351 FF  CELL  sys_rst_cZ\|combout " "    15.299      0.351 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666      1.367 FF    IC  width_0_\|clrn " "    16.666      1.367 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.489      0.823 FF  CELL  width\[0\] " "    17.489      0.823 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.119      4.119  R        clock network delay " "    24.119      4.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.141      0.022     uTsu  width\[0\] " "    24.141      0.022     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.489 " "Data Arrival Time  :    17.489" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.141 " "Data Required Time :    24.141" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.652  " "Slack              :     6.652 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.295 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.295  " "Path #1: Removal slack is 1.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.710      0.710 RR  CELL  nWR_in\|o " "     0.710      0.710 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.804      4.094 RR    IC  sys_rst_cZ\|datab " "     4.804      4.094 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.144      0.340 RR  CELL  sys_rst_cZ\|combout " "     5.144      0.340 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.626      0.482 RR    IC  width_1_\|clrn " "     5.626      0.482 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.413      0.787 RR  CELL  width\[1\] " "     6.413      0.787 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.923      4.923  R        clock network delay " "     4.923      4.923  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.118      0.195      uTh  width\[1\] " "     5.118      0.195      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.413 " "Data Arrival Time  :     6.413" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.118 " "Data Required Time :     5.118" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.295  " "Slack              :     1.295 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282298 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.653 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.653" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282300 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282300 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282300 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282300 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.653  " "Path #1: slack is 9.653 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[0\] " "Node             : width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.806      0.806 FF  CELL  nWR_in\|o " "    10.806      0.806 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.894      3.088 FF    IC  width_0_\|clk " "    13.894      3.088 FF    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.452      0.558 FF  CELL  width\[0\] " "    14.452      0.558 FF  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.710      0.710 RR  CELL  nWR_in\|o " "    20.710      0.710 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.551      2.841 RR    IC  width_0_\|clk " "    23.551      2.841 RR    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.119      0.568 RR  CELL  width\[0\] " "    24.119      0.568 RR  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.289      0.170           clock pessimism removed " "    24.289      0.170           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.837 " "Actual Width     :     9.837" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.653 " "Slack            :     9.653" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282301 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.886  " "Path #1: slack is 9.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : lpm_latch:ADDRL_4_\|latches\[0\] " "Node             : lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           nADV " "     0.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  nADV_in\|i " "     0.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.710 RR  CELL  nADV_in\|o " "     0.710      0.710 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.449      1.739 RR    IC  ADDRL_4_\|latches\[0\]\|datac " "     2.449      1.739 RR    IC  ADDRL_4_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.728      0.279 RR  CELL  lpm_latch:ADDRL_4_\|latches\[0\] " "     2.728      0.279 RR  CELL  lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.806      0.806 FF  CELL  nADV_in\|o " "    10.806      0.806 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.276      1.470 FF    IC  ADDRL_4_\|latches\[0\]\|datac " "    12.276      1.470 FF    IC  ADDRL_4_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.535      0.259 FF  CELL  lpm_latch:ADDRL_4_\|latches\[0\] " "    12.535      0.259 FF  CELL  lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.614      0.079           clock pessimism removed " "    12.614      0.079           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.886 " "Actual Width     :     9.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.886 " "Slack            :     9.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282303 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492090282305 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090282695 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492090282695 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492090282695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090282704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492090282714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.496 " "Worst-case recovery slack is 7.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.496               0.000 IntF\|nWR  " "    7.496               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 IntF\|nWR  " "    0.513               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.032 " "Worst-case minimum pulse width slack is 9.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.032               0.000 IntF\|nWR  " "    9.032               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.319               0.000 IntF\|nADV  " "    9.319               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492090282741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.496 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.496  " "Path #1: Recovery slack is 7.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.764      0.764 FF  CELL  nWR_in\|o " "    10.764      0.764 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.186      2.422 FF    IC  sys_rst_cZ\|datab " "    13.186      2.422 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.362      0.176 FF  CELL  sys_rst_cZ\|combout " "    13.362      0.176 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.124      0.762 FF    IC  width_0_\|clrn " "    14.124      0.762 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.552      0.428 FF  CELL  width\[0\] " "    14.552      0.428 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.041      2.041  R        clock network delay " "    22.041      2.041  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.048      0.007     uTsu  width\[0\] " "    22.048      0.007     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.552 " "Data Arrival Time  :    14.552" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.048 " "Data Required Time :    22.048" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.496  " "Slack              :     7.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.513 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.513" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.513  " "Path #1: Removal slack is 0.513 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.213 RR  CELL  nWR_in\|o " "     0.213      0.213 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.288      2.075 RR    IC  sys_rst_cZ\|datab " "     2.288      2.075 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.442      0.154 RR  CELL  sys_rst_cZ\|combout " "     2.442      0.154 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.183 RR    IC  width_1_\|clrn " "     2.625      0.183 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.999      0.374 RR  CELL  width\[1\] " "     2.999      0.374 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.402      2.402  R        clock network delay " "     2.402      2.402  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486      0.084      uTh  width\[1\] " "     2.486      0.084      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.999 " "Data Arrival Time  :     2.999" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.486 " "Data Required Time :     2.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.513  " "Slack              :     0.513 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282878 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.032 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.032" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.032  " "Path #1: slack is 9.032 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[10\] " "Node             : width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.764      0.764 FF  CELL  nWR_in\|o " "    10.764      0.764 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.895      2.131 FF    IC  width_10_\|clk " "    12.895      2.131 FF    IC  width_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.186      0.291 FF  CELL  width\[10\] " "    13.186      0.291 FF  CELL  width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.213      0.213 RR  CELL  nWR_in\|o " "    20.213      0.213 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.028      1.815 RR    IC  width_10_\|clk " "    22.028      1.815 RR    IC  width_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.301      0.273 RR  CELL  width\[10\] " "    22.301      0.273 RR  CELL  width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.402      0.101           clock pessimism removed " "    22.402      0.101           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.216 " "Actual Width     :     9.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.032 " "Slack            :     9.032" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282881 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.319 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.319" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.319  " "Path #1: slack is 9.319 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ADDRL_1_\|latches\[0\]\|datac " "Node             : ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.764      0.764 FF  CELL  nADV_in\|o " "    10.764      0.764 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.703      0.939 FF    IC  ADDRL_1_\|latches\[0\]\|datac " "    11.703      0.939 FF    IC  ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nADV " "    20.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nADV_in\|i " "    20.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.213      0.213 RR  CELL  nADV_in\|o " "    20.213      0.213 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.986      0.773 RR    IC  ADDRL_1_\|latches\[0\]\|datac " "    20.986      0.773 RR    IC  ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.022      0.036           clock pessimism removed " "    21.022      0.036           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.319 " "Actual Width     :     9.319" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.319 " "Slack            :     9.319" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492090282883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492090283686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492090283687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492090283873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 21:31:23 2017 " "Processing ended: Thu Apr 13 21:31:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492090283873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492090283873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492090283873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492090283873 ""}
