Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/ProgramFile/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_module_behav xil_defaultlib.test_top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/top_module.sv" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/instruction_memory.sv" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/data_memory_decoder.sv" Line 1. Module data_memory_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/data_memory.sv" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/IO.sv" Line 1. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux7seg.sv" Line 1. Module mux7seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/top_module.sv" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mips.sv" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/control_unit.sv" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/main_decoder.sv" Line 1. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/alu_decoder.sv" Line 1. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/datapath.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/flopr.sv" Line 1. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/shift_left2.sv" Line 1. Module shift_left2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/adder.sv" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/sign_extend.sv" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux2.sv" Line 1. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/instruction_memory.sv" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/data_memory_decoder.sv" Line 1. Module data_memory_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/data_memory.sv" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/IO.sv" Line 1. Module IO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FDU/IIII/Computer Organization and Architecture/Lab2/Lab2.srcs/sources_1/new/mux7seg.sv" Line 1. Module mux7seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shift_left2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.data_memory_decoder
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_module_behav
