.input clk_ipin
pinlist: clk_ipin_out
.input reset_ipin
pinlist: reset_ipin_out
.input clk_sample_ipin
pinlist: clk_sample_ipin_out
.input settings_bits[0]_ipin
pinlist: settings_bits[0]_ipin_out
.input settings_bits[1]_ipin
pinlist: settings_bits[1]_ipin_out
.input settings_bits[2]_ipin
pinlist: settings_bits[2]_ipin_out
.input settings_bits[3]_ipin
pinlist: settings_bits[3]_ipin_out
.input settings_bits[4]_ipin
pinlist: settings_bits[4]_ipin_out
.input settings_bits[5]_ipin
pinlist: settings_bits[5]_ipin_out
.input settings_bits[6]_ipin
pinlist: settings_bits[6]_ipin_out
.input settings_bits[7]_ipin
pinlist: settings_bits[7]_ipin_out
.input settings_bits[8]_ipin
pinlist: settings_bits[8]_ipin_out
.input settings_bits[9]_ipin
pinlist: settings_bits[9]_ipin_out
.input settings_bits[10]_ipin
pinlist: settings_bits[10]_ipin_out
.input settings_bits[11]_ipin
pinlist: settings_bits[11]_ipin_out
.input settings_bits[12]_ipin
pinlist: settings_bits[12]_ipin_out
.input settings_bits[13]_ipin
pinlist: settings_bits[13]_ipin_out
.input settings_bits[14]_ipin
pinlist: settings_bits[14]_ipin_out
.input settings_bits[15]_ipin
pinlist: settings_bits[15]_ipin_out
.input settings_bits[16]_ipin
pinlist: settings_bits[16]_ipin_out
.input settings_bits[17]_ipin
pinlist: settings_bits[17]_ipin_out
.input settings_bits[18]_ipin
pinlist: settings_bits[18]_ipin_out
.input settings_bits[19]_ipin
pinlist: settings_bits[19]_ipin_out
.input settings_bits[20]_ipin
pinlist: settings_bits[20]_ipin_out
.input settings_bits[21]_ipin
pinlist: settings_bits[21]_ipin_out
.input settings_bits[22]_ipin
pinlist: settings_bits[22]_ipin_out
.input settings_bits[23]_ipin
pinlist: settings_bits[23]_ipin_out
.input settings_bits[24]_ipin
pinlist: settings_bits[24]_ipin_out
.input settings_bits[25]_ipin
pinlist: settings_bits[25]_ipin_out
.input settings_bits[26]_ipin
pinlist: settings_bits[26]_ipin_out
.input settings_bits[27]_ipin
pinlist: settings_bits[27]_ipin_out
.input settings_bits[28]_ipin
pinlist: settings_bits[28]_ipin_out
.input settings_bits[29]_ipin
pinlist: settings_bits[29]_ipin_out
.input settings_bits[31]_ipin
pinlist: settings_bits[31]_ipin_out
.input settings_bits[30]_ipin
pinlist: settings_bits[30]_ipin_out
.input sample_in[29]_ipin
pinlist: sample_in[29]_ipin_out
.input sample_in[30]_ipin
pinlist: sample_in[30]_ipin_out
.input sample_in[31]_ipin
pinlist: sample_in[31]_ipin_out
.input sample_in[27]_ipin
pinlist: sample_in[27]_ipin_out
.input sample_in[26]_ipin
pinlist: sample_in[26]_ipin_out
.input sample_in[24]_ipin
pinlist: sample_in[24]_ipin_out
.input sample_in[23]_ipin
pinlist: sample_in[23]_ipin_out
.input sample_in[25]_ipin
pinlist: sample_in[25]_ipin_out
.input sample_in[28]_ipin
pinlist: sample_in[28]_ipin_out
.input sample_in[21]_ipin
pinlist: sample_in[21]_ipin_out
.input sample_in[22]_ipin
pinlist: sample_in[22]_ipin_out
.input sample_in[20]_ipin
pinlist: sample_in[20]_ipin_out
.input sample_in[18]_ipin
pinlist: sample_in[18]_ipin_out
.input sample_in[19]_ipin
pinlist: sample_in[19]_ipin_out
.input sample_in[16]_ipin
pinlist: sample_in[16]_ipin_out
.input sample_in[15]_ipin
pinlist: sample_in[15]_ipin_out
.input sample_in[17]_ipin
pinlist: sample_in[17]_ipin_out
.input sample_in[12]_ipin
pinlist: sample_in[12]_ipin_out
.input sample_in[13]_ipin
pinlist: sample_in[13]_ipin_out
.input sample_in[14]_ipin
pinlist: sample_in[14]_ipin_out
.input sample_in[9]_ipin
pinlist: sample_in[9]_ipin_out
.input sample_in[10]_ipin
pinlist: sample_in[10]_ipin_out
.input sample_in[11]_ipin
pinlist: sample_in[11]_ipin_out
.input sample_in[6]_ipin
pinlist: sample_in[6]_ipin_out
.input sample_in[7]_ipin
pinlist: sample_in[7]_ipin_out
.input sample_in[8]_ipin
pinlist: sample_in[8]_ipin_out
.input sample_in[3]_ipin
pinlist: sample_in[3]_ipin_out
.input sample_in[4]_ipin
pinlist: sample_in[4]_ipin_out
.input sample_in[5]_ipin
pinlist: sample_in[5]_ipin_out
.input sample_in[0]_ipin
pinlist: sample_in[0]_ipin_out
.input sample_in[1]_ipin
pinlist: sample_in[1]_ipin_out
.input sample_in[2]_ipin
pinlist: sample_in[2]_ipin_out

.output sample_out[0]_opin
pinlist: sample_out[0]_opin_in
.con a2048_not_ff sample_out[0]_opin_in
.output sample_out[1]_opin
pinlist: sample_out[1]_opin_in
.con a2054_not_ff sample_out[1]_opin_in
.output sample_out[2]_opin
pinlist: sample_out[2]_opin_in
.con a2060_not_ff sample_out[2]_opin_in
.output sample_out[3]_opin
pinlist: sample_out[3]_opin_in
.con a2066_not_ff sample_out[3]_opin_in
.output sample_out[4]_opin
pinlist: sample_out[4]_opin_in
.con a2072_not_ff sample_out[4]_opin_in
.output sample_out[5]_opin
pinlist: sample_out[5]_opin_in
.con a2078_not_ff sample_out[5]_opin_in
.output sample_out[6]_opin
pinlist: sample_out[6]_opin_in
.con a2084_not_ff sample_out[6]_opin_in
.output sample_out[7]_opin
pinlist: sample_out[7]_opin_in
.con a2090_not_ff sample_out[7]_opin_in
.output sample_out[8]_opin
pinlist: sample_out[8]_opin_in
.con a2096_not_ff sample_out[8]_opin_in
.output sample_out[9]_opin
pinlist: sample_out[9]_opin_in
.con a2102_not_ff sample_out[9]_opin_in
.output sample_out[10]_opin
pinlist: sample_out[10]_opin_in
.con a2108_not_ff sample_out[10]_opin_in
.output sample_out[11]_opin
pinlist: sample_out[11]_opin_in
.con a2114_not_ff sample_out[11]_opin_in
.output sample_out[12]_opin
pinlist: sample_out[12]_opin_in
.con a2120_not_ff sample_out[12]_opin_in
.output sample_out[13]_opin
pinlist: sample_out[13]_opin_in
.con a2126_not_ff sample_out[13]_opin_in
.output sample_out[14]_opin
pinlist: sample_out[14]_opin_in
.con a2132_not_ff sample_out[14]_opin_in
.output sample_out[15]_opin
pinlist: sample_out[15]_opin_in
.con a2138_not_ff sample_out[15]_opin_in
.output sample_out[16]_opin
pinlist: sample_out[16]_opin_in
.con a2144_not_ff sample_out[16]_opin_in
.output sample_out[17]_opin
pinlist: sample_out[17]_opin_in
.con a2150_not_ff sample_out[17]_opin_in
.output sample_out[18]_opin
pinlist: sample_out[18]_opin_in
.con a2156_not_ff sample_out[18]_opin_in
.output sample_out[19]_opin
pinlist: sample_out[19]_opin_in
.con a2162_not_ff sample_out[19]_opin_in
.output sample_out[20]_opin
pinlist: sample_out[20]_opin_in
.con a2168_not_ff sample_out[20]_opin_in
.output sample_out[21]_opin
pinlist: sample_out[21]_opin_in
.con a2174_not_ff sample_out[21]_opin_in
.output sample_out[22]_opin
pinlist: sample_out[22]_opin_in
.con a2180_not_ff sample_out[22]_opin_in
.output sample_out[23]_opin
pinlist: sample_out[23]_opin_in
.con a2186_not_ff sample_out[23]_opin_in
.output sample_out[24]_opin
pinlist: sample_out[24]_opin_in
.con a2192_not_ff sample_out[24]_opin_in
.output sample_out[25]_opin
pinlist: sample_out[25]_opin_in
.con a2198_not_ff sample_out[25]_opin_in
.output sample_out[26]_opin
pinlist: sample_out[26]_opin_in
.con a2204_not_ff sample_out[26]_opin_in
.output sample_out[27]_opin
pinlist: sample_out[27]_opin_in
.con a2210_not_ff sample_out[27]_opin_in
.output sample_out[28]_opin
pinlist: sample_out[28]_opin_in
.con a2216_not_ff sample_out[28]_opin_in
.output sample_out[29]_opin
pinlist: sample_out[29]_opin_in
.con a2222_not_ff sample_out[29]_opin_in
.output sample_out[30]_opin
pinlist: sample_out[30]_opin_in
.con a2228_not_ff sample_out[30]_opin_in
.output sample_out[31]_opin
pinlist: sample_out[31]_opin_in
.con a2234_not_ff sample_out[31]_opin_in

.clb a2040 #LUT
pinlist:  a2040_in0 a2040_in1 a2040_in2 open a2040_out a2040_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2040_in0
.con a2302_not_ff a2040_in1
.con a2314_not_ff a2040_in2

.clb a2044 #LUT
pinlist:  a2044_in0 a2044_in1 open open a2044_out a2044_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2044_in0
.con a2314_not_ff a2044_in1

.clb a2048_not #LUT
pinlist:  a2048_not_in0 a2048_not_in1 a2048_not_in2 a2048_not_in3 a2048_not_out a2048_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2048_not_in0
.con a2044_out a2048_not_in1
.con a2048_not_ff a2048_not_in2
.con a2310_not_ff a2048_not_in3

.clb a2054_not #LUT
pinlist:  a2054_not_in0 a2054_not_in1 a2054_not_in2 a2054_not_in3 a2054_not_out a2054_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2054_not_in0
.con a2044_out a2054_not_in1
.con a2054_not_ff a2054_not_in2
.con a2320_not_ff a2054_not_in3

.clb a2060_not #LUT
pinlist:  a2060_not_in0 a2060_not_in1 a2060_not_in2 a2060_not_in3 a2060_not_out a2060_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2060_not_in0
.con a2044_out a2060_not_in1
.con a2060_not_ff a2060_not_in2
.con a2326_not_ff a2060_not_in3

.clb a2066_not #LUT
pinlist:  a2066_not_in0 a2066_not_in1 a2066_not_in2 a2066_not_in3 a2066_not_out a2066_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2066_not_in0
.con a2044_out a2066_not_in1
.con a2066_not_ff a2066_not_in2
.con a2332_not_ff a2066_not_in3

.clb a2072_not #LUT
pinlist:  a2072_not_in0 a2072_not_in1 a2072_not_in2 a2072_not_in3 a2072_not_out a2072_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2072_not_in0
.con a2044_out a2072_not_in1
.con a2072_not_ff a2072_not_in2
.con a2338_not_ff a2072_not_in3

.clb a2078_not #LUT
pinlist:  a2078_not_in0 a2078_not_in1 a2078_not_in2 a2078_not_in3 a2078_not_out a2078_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2078_not_in0
.con a2044_out a2078_not_in1
.con a2078_not_ff a2078_not_in2
.con a2344_not_ff a2078_not_in3

.clb a2084_not #LUT
pinlist:  a2084_not_in0 a2084_not_in1 a2084_not_in2 a2084_not_in3 a2084_not_out a2084_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2084_not_in0
.con a2044_out a2084_not_in1
.con a2084_not_ff a2084_not_in2
.con a2350_not_ff a2084_not_in3

.clb a2090_not #LUT
pinlist:  a2090_not_in0 a2090_not_in1 a2090_not_in2 a2090_not_in3 a2090_not_out a2090_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2090_not_in0
.con a2044_out a2090_not_in1
.con a2090_not_ff a2090_not_in2
.con a2356_not_ff a2090_not_in3

.clb a2096_not #LUT
pinlist:  a2096_not_in0 a2096_not_in1 a2096_not_in2 a2096_not_in3 a2096_not_out a2096_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2096_not_in0
.con a2044_out a2096_not_in1
.con a2096_not_ff a2096_not_in2
.con a2362_not_ff a2096_not_in3

.clb a2102_not #LUT
pinlist:  a2102_not_in0 a2102_not_in1 a2102_not_in2 a2102_not_in3 a2102_not_out a2102_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2102_not_in0
.con a2044_out a2102_not_in1
.con a2102_not_ff a2102_not_in2
.con a2368_not_ff a2102_not_in3

.clb a2108_not #LUT
pinlist:  a2108_not_in0 a2108_not_in1 a2108_not_in2 a2108_not_in3 a2108_not_out a2108_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2108_not_in0
.con a2044_out a2108_not_in1
.con a2108_not_ff a2108_not_in2
.con a2374_not_ff a2108_not_in3

.clb a2114_not #LUT
pinlist:  a2114_not_in0 a2114_not_in1 a2114_not_in2 a2114_not_in3 a2114_not_out a2114_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2114_not_in0
.con a2044_out a2114_not_in1
.con a2114_not_ff a2114_not_in2
.con a2380_not_ff a2114_not_in3

.clb a2120_not #LUT
pinlist:  a2120_not_in0 a2120_not_in1 a2120_not_in2 a2120_not_in3 a2120_not_out a2120_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2120_not_in0
.con a2044_out a2120_not_in1
.con a2120_not_ff a2120_not_in2
.con a2386_not_ff a2120_not_in3

.clb a2126_not #LUT
pinlist:  a2126_not_in0 a2126_not_in1 a2126_not_in2 a2126_not_in3 a2126_not_out a2126_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2126_not_in0
.con a2044_out a2126_not_in1
.con a2126_not_ff a2126_not_in2
.con a2392_not_ff a2126_not_in3

.clb a2132_not #LUT
pinlist:  a2132_not_in0 a2132_not_in1 a2132_not_in2 a2132_not_in3 a2132_not_out a2132_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2132_not_in0
.con a2044_out a2132_not_in1
.con a2132_not_ff a2132_not_in2
.con a2398_not_ff a2132_not_in3

.clb a2138_not #LUT
pinlist:  a2138_not_in0 a2138_not_in1 a2138_not_in2 a2138_not_in3 a2138_not_out a2138_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2138_not_in0
.con a2044_out a2138_not_in1
.con a2138_not_ff a2138_not_in2
.con a2404_not_ff a2138_not_in3

.clb a2144_not #LUT
pinlist:  a2144_not_in0 a2144_not_in1 a2144_not_in2 a2144_not_in3 a2144_not_out a2144_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2144_not_in0
.con a2044_out a2144_not_in1
.con a2144_not_ff a2144_not_in2
.con a2410_not_ff a2144_not_in3

.clb a2150_not #LUT
pinlist:  a2150_not_in0 a2150_not_in1 a2150_not_in2 a2150_not_in3 a2150_not_out a2150_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2150_not_in0
.con a2044_out a2150_not_in1
.con a2150_not_ff a2150_not_in2
.con a2416_not_ff a2150_not_in3

.clb a2156_not #LUT
pinlist:  a2156_not_in0 a2156_not_in1 a2156_not_in2 a2156_not_in3 a2156_not_out a2156_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2156_not_in0
.con a2044_out a2156_not_in1
.con a2156_not_ff a2156_not_in2
.con a2422_not_ff a2156_not_in3

.clb a2162_not #LUT
pinlist:  a2162_not_in0 a2162_not_in1 a2162_not_in2 a2162_not_in3 a2162_not_out a2162_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2162_not_in0
.con a2044_out a2162_not_in1
.con a2162_not_ff a2162_not_in2
.con a2428_not_ff a2162_not_in3

.clb a2168_not #LUT
pinlist:  a2168_not_in0 a2168_not_in1 a2168_not_in2 a2168_not_in3 a2168_not_out a2168_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2168_not_in0
.con a2044_out a2168_not_in1
.con a2168_not_ff a2168_not_in2
.con a2434_not_ff a2168_not_in3

.clb a2174_not #LUT
pinlist:  a2174_not_in0 a2174_not_in1 a2174_not_in2 a2174_not_in3 a2174_not_out a2174_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2174_not_in0
.con a2044_out a2174_not_in1
.con a2174_not_ff a2174_not_in2
.con a2440_not_ff a2174_not_in3

.clb a2180_not #LUT
pinlist:  a2180_not_in0 a2180_not_in1 a2180_not_in2 a2180_not_in3 a2180_not_out a2180_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2180_not_in0
.con a2044_out a2180_not_in1
.con a2180_not_ff a2180_not_in2
.con a2446_not_ff a2180_not_in3

.clb a2186_not #LUT
pinlist:  a2186_not_in0 a2186_not_in1 a2186_not_in2 a2186_not_in3 a2186_not_out a2186_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2186_not_in0
.con a2044_out a2186_not_in1
.con a2186_not_ff a2186_not_in2
.con a2452_not_ff a2186_not_in3

.clb a2192_not #LUT
pinlist:  a2192_not_in0 a2192_not_in1 a2192_not_in2 a2192_not_in3 a2192_not_out a2192_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2192_not_in0
.con a2044_out a2192_not_in1
.con a2192_not_ff a2192_not_in2
.con a2458_not_ff a2192_not_in3

.clb a2198_not #LUT
pinlist:  a2198_not_in0 a2198_not_in1 a2198_not_in2 a2198_not_in3 a2198_not_out a2198_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2198_not_in0
.con a2044_out a2198_not_in1
.con a2198_not_ff a2198_not_in2
.con a2464_not_ff a2198_not_in3

.clb a2204_not #LUT
pinlist:  a2204_not_in0 a2204_not_in1 a2204_not_in2 a2204_not_in3 a2204_not_out a2204_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2204_not_in0
.con a2044_out a2204_not_in1
.con a2204_not_ff a2204_not_in2
.con a2470_not_ff a2204_not_in3

.clb a2210_not #LUT
pinlist:  a2210_not_in0 a2210_not_in1 a2210_not_in2 a2210_not_in3 a2210_not_out a2210_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2210_not_in0
.con a2044_out a2210_not_in1
.con a2210_not_ff a2210_not_in2
.con a2476_not_ff a2210_not_in3

.clb a2216_not #LUT
pinlist:  a2216_not_in0 a2216_not_in1 a2216_not_in2 a2216_not_in3 a2216_not_out a2216_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2216_not_in0
.con a2044_out a2216_not_in1
.con a2216_not_ff a2216_not_in2
.con a2482_not_ff a2216_not_in3

.clb a2222_not #LUT
pinlist:  a2222_not_in0 a2222_not_in1 a2222_not_in2 a2222_not_in3 a2222_not_out a2222_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2222_not_in0
.con a2044_out a2222_not_in1
.con a2222_not_ff a2222_not_in2
.con a2488_not_ff a2222_not_in3

.clb a2228_not #LUT
pinlist:  a2228_not_in0 a2228_not_in1 a2228_not_in2 a2228_not_in3 a2228_not_out a2228_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2228_not_in0
.con a2044_out a2228_not_in1
.con a2228_not_ff a2228_not_in2
.con a2494_not_ff a2228_not_in3

.clb a2234_not #LUT
pinlist:  a2234_not_in0 a2234_not_in1 a2234_not_in2 a2234_not_in3 a2234_not_out a2234_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2234_not_in0
.con a2044_out a2234_not_in1
.con a2234_not_ff a2234_not_in2
.con a2500_not_ff a2234_not_in3

.clb a2240 #LUT
pinlist:  a2240_in0 a2240_in1 a2240_in2 a2240_in3 a2240_out a2240_ff open
subblock: subb 0 1 2 3 4 5
.con a2512_not_ff a2240_in0
.con a2524_not_ff a2240_in1
.con a2540_not_ff a2240_in2
.con a2556_not_ff a2240_in3

.clb a2246 #LUT
pinlist:  a2246_in0 a2246_in1 a2246_in2 a2246_in3 a2246_out a2246_ff open
subblock: subb 0 1 2 3 4 5
.con a2240_out a2246_in0
.con a2572_not_ff a2246_in1
.con a2588_not_ff a2246_in2
.con a2604_not_ff a2246_in3

.clb a2252 #LUT
pinlist:  a2252_in0 a2252_in1 a2252_in2 a2252_in3 a2252_out a2252_ff open
subblock: subb 0 1 2 3 4 5
.con a2246_out a2252_in0
.con a2620_not_ff a2252_in1
.con a2636_not_ff a2252_in2
.con a2652_not_ff a2252_in3

.clb a2258 #LUT
pinlist:  a2258_in0 a2258_in1 a2258_in2 a2258_in3 a2258_out a2258_ff open
subblock: subb 0 1 2 3 4 5
.con a2252_out a2258_in0
.con a2668_not_ff a2258_in1
.con a2684_not_ff a2258_in2
.con a2700_not_ff a2258_in3

.clb a2264 #LUT
pinlist:  a2264_in0 a2264_in1 a2264_in2 a2264_in3 a2264_out a2264_ff open
subblock: subb 0 1 2 3 4 5
.con a2258_out a2264_in0
.con a2716_not_ff a2264_in1
.con a2732_not_ff a2264_in2
.con a2748_not_ff a2264_in3

.clb a2270 #LUT
pinlist:  a2270_in0 a2270_in1 a2270_in2 a2270_in3 a2270_out a2270_ff open
subblock: subb 0 1 2 3 4 5
.con a2264_out a2270_in0
.con a2764_not_ff a2270_in1
.con a2780_not_ff a2270_in2
.con a2796_not_ff a2270_in3

.clb a2276 #LUT
pinlist:  a2276_in0 a2276_in1 a2276_in2 a2276_in3 a2276_out a2276_ff open
subblock: subb 0 1 2 3 4 5
.con a2270_out a2276_in0
.con a2812_not_ff a2276_in1
.con a2828_not_ff a2276_in2
.con a2844_not_ff a2276_in3

.clb a2282 #LUT
pinlist:  a2282_in0 a2282_in1 a2282_in2 a2282_in3 a2282_out a2282_ff open
subblock: subb 0 1 2 3 4 5
.con a2276_out a2282_in0
.con a2860_not_ff a2282_in1
.con a2876_not_ff a2282_in2
.con a2892_not_ff a2282_in3

.clb a2288 #LUT
pinlist:  a2288_in0 a2288_in1 a2288_in2 a2288_in3 a2288_out a2288_ff open
subblock: subb 0 1 2 3 4 5
.con a2282_out a2288_in0
.con a2908_not_ff a2288_in1
.con a2924_not_ff a2288_in2
.con a2940_not_ff a2288_in3

.clb a2294 #LUT
pinlist:  a2294_in0 a2294_in1 a2294_in2 a2294_in3 a2294_out a2294_ff open
subblock: subb 0 1 2 3 4 5
.con a2288_out a2294_in0
.con a2956_not_ff a2294_in1
.con a2972_not_ff a2294_in2
.con a3002_not_ff a2294_in3

.clb a2298 #LUT
pinlist:  a2298_in0 a2298_in1 a2298_in2 open a2298_out a2298_ff open
subblock: subb 0 1 2 3 4 5
.con a2294_out a2298_in0
.con a2314_not_ff a2298_in1
.con a2988_ff a2298_in2

.clb a2302_not #LUT
pinlist:  a2302_not_in0 a2302_not_in1 a2302_not_in2 open a2302_not_out a2302_not_ff open
subblock: subb 0 1 2 3 4 5
.con clk_sample_ipin_out a2302_not_in0
.con a2298_out a2302_not_in1
.con a2302_not_ff a2302_not_in2

.clb a2310_not #LUT
pinlist:  a2310_not_in0 a2310_not_in1 a2310_not_in2 a2310_not_in3 a2310_not_out a2310_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2310_not_in0
.con a2310_not_ff a2310_not_in1
.con a3014_not_ff a2310_not_in2
.con g144_ble_ff a2310_not_in3

.clb a2314_not #LUT
pinlist:  a2314_not_in0 a2314_not_in1 a2314_not_in2 open a2314_not_out a2314_not_ff open
subblock: subb 0 1 2 3 4 5
.con clk_sample_ipin_out a2314_not_in0
.con a2298_out a2314_not_in1
.con g144_ble_ff a2314_not_in2

.clb a2320_not #LUT
pinlist:  a2320_not_in0 a2320_not_in1 a2320_not_in2 a2320_not_in3 a2320_not_out a2320_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2320_not_in0
.con a2320_not_ff a2320_not_in1
.con g144_ble_ff a2320_not_in2
.con a3020_not_ff a2320_not_in3

.clb a2326_not #LUT
pinlist:  a2326_not_in0 a2326_not_in1 a2326_not_in2 a2326_not_in3 a2326_not_out a2326_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2326_not_in0
.con a2326_not_ff a2326_not_in1
.con g144_ble_ff a2326_not_in2
.con a3026_not_ff a2326_not_in3

.clb a2332_not #LUT
pinlist:  a2332_not_in0 a2332_not_in1 a2332_not_in2 a2332_not_in3 a2332_not_out a2332_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2332_not_in0
.con a2332_not_ff a2332_not_in1
.con g144_ble_ff a2332_not_in2
.con a3032_not_ff a2332_not_in3

.clb a2338_not #LUT
pinlist:  a2338_not_in0 a2338_not_in1 a2338_not_in2 a2338_not_in3 a2338_not_out a2338_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2338_not_in0
.con a2338_not_ff a2338_not_in1
.con g144_ble_ff a2338_not_in2
.con a3038_not_ff a2338_not_in3

.clb a2344_not #LUT
pinlist:  a2344_not_in0 a2344_not_in1 a2344_not_in2 a2344_not_in3 a2344_not_out a2344_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2344_not_in0
.con a2344_not_ff a2344_not_in1
.con g144_ble_ff a2344_not_in2
.con a3044_not_ff a2344_not_in3

.clb a2350_not #LUT
pinlist:  a2350_not_in0 a2350_not_in1 a2350_not_in2 a2350_not_in3 a2350_not_out a2350_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2350_not_in0
.con a2350_not_ff a2350_not_in1
.con g144_ble_ff a2350_not_in2
.con a3050_not_ff a2350_not_in3

.clb a2356_not #LUT
pinlist:  a2356_not_in0 a2356_not_in1 a2356_not_in2 a2356_not_in3 a2356_not_out a2356_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2356_not_in0
.con a2356_not_ff a2356_not_in1
.con g144_ble_ff a2356_not_in2
.con a3056_not_ff a2356_not_in3

.clb a2362_not #LUT
pinlist:  a2362_not_in0 a2362_not_in1 a2362_not_in2 a2362_not_in3 a2362_not_out a2362_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2362_not_in0
.con a2362_not_ff a2362_not_in1
.con g144_ble_ff a2362_not_in2
.con a3062_not_ff a2362_not_in3

.clb a2368_not #LUT
pinlist:  a2368_not_in0 a2368_not_in1 a2368_not_in2 a2368_not_in3 a2368_not_out a2368_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2368_not_in0
.con a2368_not_ff a2368_not_in1
.con g144_ble_ff a2368_not_in2
.con a3068_not_ff a2368_not_in3

.clb a2374_not #LUT
pinlist:  a2374_not_in0 a2374_not_in1 a2374_not_in2 a2374_not_in3 a2374_not_out a2374_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2374_not_in0
.con a2374_not_ff a2374_not_in1
.con g144_ble_ff a2374_not_in2
.con a3074_not_ff a2374_not_in3

.clb a2380_not #LUT
pinlist:  a2380_not_in0 a2380_not_in1 a2380_not_in2 a2380_not_in3 a2380_not_out a2380_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2380_not_in0
.con a2380_not_ff a2380_not_in1
.con g144_ble_ff a2380_not_in2
.con a3080_not_ff a2380_not_in3

.clb a2386_not #LUT
pinlist:  a2386_not_in0 a2386_not_in1 a2386_not_in2 a2386_not_in3 a2386_not_out a2386_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2386_not_in0
.con a2386_not_ff a2386_not_in1
.con g144_ble_ff a2386_not_in2
.con a3086_not_ff a2386_not_in3

.clb a2392_not #LUT
pinlist:  a2392_not_in0 a2392_not_in1 a2392_not_in2 a2392_not_in3 a2392_not_out a2392_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2392_not_in0
.con a2392_not_ff a2392_not_in1
.con g144_ble_ff a2392_not_in2
.con a3092_not_ff a2392_not_in3

.clb a2398_not #LUT
pinlist:  a2398_not_in0 a2398_not_in1 a2398_not_in2 a2398_not_in3 a2398_not_out a2398_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2398_not_in0
.con a2398_not_ff a2398_not_in1
.con g144_ble_ff a2398_not_in2
.con a3098_not_ff a2398_not_in3

.clb a2404_not #LUT
pinlist:  a2404_not_in0 a2404_not_in1 a2404_not_in2 a2404_not_in3 a2404_not_out a2404_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2404_not_in0
.con a2404_not_ff a2404_not_in1
.con g144_ble_ff a2404_not_in2
.con a3104_not_ff a2404_not_in3

.clb a2410_not #LUT
pinlist:  a2410_not_in0 a2410_not_in1 a2410_not_in2 a2410_not_in3 a2410_not_out a2410_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2410_not_in0
.con a2410_not_ff a2410_not_in1
.con g144_ble_ff a2410_not_in2
.con a3110_not_ff a2410_not_in3

.clb a2416_not #LUT
pinlist:  a2416_not_in0 a2416_not_in1 a2416_not_in2 a2416_not_in3 a2416_not_out a2416_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2416_not_in0
.con a2416_not_ff a2416_not_in1
.con g144_ble_ff a2416_not_in2
.con a3116_not_ff a2416_not_in3

.clb a2422_not #LUT
pinlist:  a2422_not_in0 a2422_not_in1 a2422_not_in2 a2422_not_in3 a2422_not_out a2422_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2422_not_in0
.con a2422_not_ff a2422_not_in1
.con g144_ble_ff a2422_not_in2
.con a3122_not_ff a2422_not_in3

.clb a2428_not #LUT
pinlist:  a2428_not_in0 a2428_not_in1 a2428_not_in2 a2428_not_in3 a2428_not_out a2428_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2428_not_in0
.con a2428_not_ff a2428_not_in1
.con g144_ble_ff a2428_not_in2
.con a3128_not_ff a2428_not_in3

.clb a2434_not #LUT
pinlist:  a2434_not_in0 a2434_not_in1 a2434_not_in2 a2434_not_in3 a2434_not_out a2434_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2434_not_in0
.con a2434_not_ff a2434_not_in1
.con g144_ble_ff a2434_not_in2
.con a3134_not_ff a2434_not_in3

.clb a2440_not #LUT
pinlist:  a2440_not_in0 a2440_not_in1 a2440_not_in2 a2440_not_in3 a2440_not_out a2440_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2440_not_in0
.con a2440_not_ff a2440_not_in1
.con g144_ble_ff a2440_not_in2
.con a3140_not_ff a2440_not_in3

.clb a2446_not #LUT
pinlist:  a2446_not_in0 a2446_not_in1 a2446_not_in2 a2446_not_in3 a2446_not_out a2446_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2446_not_in0
.con a2446_not_ff a2446_not_in1
.con g144_ble_ff a2446_not_in2
.con a3146_not_ff a2446_not_in3

.clb a2452_not #LUT
pinlist:  a2452_not_in0 a2452_not_in1 a2452_not_in2 a2452_not_in3 a2452_not_out a2452_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2452_not_in0
.con a2452_not_ff a2452_not_in1
.con g144_ble_ff a2452_not_in2
.con a3152_not_ff a2452_not_in3

.clb a2458_not #LUT
pinlist:  a2458_not_in0 a2458_not_in1 a2458_not_in2 a2458_not_in3 a2458_not_out a2458_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2458_not_in0
.con a2458_not_ff a2458_not_in1
.con g144_ble_ff a2458_not_in2
.con a3158_not_ff a2458_not_in3

.clb a2464_not #LUT
pinlist:  a2464_not_in0 a2464_not_in1 a2464_not_in2 a2464_not_in3 a2464_not_out a2464_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2464_not_in0
.con a2464_not_ff a2464_not_in1
.con g144_ble_ff a2464_not_in2
.con a3164_not_ff a2464_not_in3

.clb a2470_not #LUT
pinlist:  a2470_not_in0 a2470_not_in1 a2470_not_in2 a2470_not_in3 a2470_not_out a2470_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2470_not_in0
.con a2470_not_ff a2470_not_in1
.con g144_ble_ff a2470_not_in2
.con a3170_not_ff a2470_not_in3

.clb a2476_not #LUT
pinlist:  a2476_not_in0 a2476_not_in1 a2476_not_in2 a2476_not_in3 a2476_not_out a2476_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2476_not_in0
.con a2476_not_ff a2476_not_in1
.con g144_ble_ff a2476_not_in2
.con a3176_not_ff a2476_not_in3

.clb a2482_not #LUT
pinlist:  a2482_not_in0 a2482_not_in1 a2482_not_in2 a2482_not_in3 a2482_not_out a2482_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2482_not_in0
.con a2482_not_ff a2482_not_in1
.con g144_ble_ff a2482_not_in2
.con a3182_not_ff a2482_not_in3

.clb a2488_not #LUT
pinlist:  a2488_not_in0 a2488_not_in1 a2488_not_in2 a2488_not_in3 a2488_not_out a2488_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2488_not_in0
.con a2488_not_ff a2488_not_in1
.con g144_ble_ff a2488_not_in2
.con a3192_not_ff a2488_not_in3

.clb a2494_not #LUT
pinlist:  a2494_not_in0 a2494_not_in1 a2494_not_in2 a2494_not_in3 a2494_not_out a2494_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2494_not_in0
.con a2494_not_ff a2494_not_in1
.con g144_ble_ff a2494_not_in2
.con a3198_not_ff a2494_not_in3

.clb a2500_not #LUT
pinlist:  a2500_not_in0 a2500_not_in1 a2500_not_in2 a2500_not_in3 a2500_not_out a2500_not_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2500_not_in0
.con a2500_not_ff a2500_not_in1
.con g144_ble_ff a2500_not_in2
.con a3204_not_ff a2500_not_in3

.clb a2512_not #LUT
pinlist:  a2512_not_in0 a2512_not_in1 a2512_not_in2 a2512_not_in3 a2512_not_out a2512_not_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[0]_ipin_out a2512_not_in0
.con a2040_out a2512_not_in1
.con a2314_not_ff a2512_not_in2
.con a2512_not_ff a2512_not_in3

.clb a2236 #LUT
pinlist:  a2236_in0 a2236_in1 open open a2236_out a2236_ff open
subblock: subb 0 1 2 3 4 5
.con a2512_not_ff a2236_in0
.con a2524_not_ff a2236_in1

.clb a2514 #LUT
pinlist:  a2514_in0 a2514_in1 a2514_in2 a2514_in3 a2514_out a2514_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2514_in0
.con a2314_not_ff a2514_in1
.con a2512_not_ff a2514_in2
.con a2524_not_ff a2514_in3

.clb a2520 #LUT
pinlist:  a2520_in0 a2520_in1 a2520_in2 a2520_in3 a2520_out a2520_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2520_in0
.con settings_bits[1]_ipin_out a2520_in1
.con a2302_not_ff a2520_in2
.con a2314_not_ff a2520_in3

.clb a2524_not #LUT
pinlist:  a2524_not_in0 a2524_not_in1 a2524_not_in2 a2524_not_in3 a2524_not_out a2524_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2236_out a2524_not_in0
.con a2514_out a2524_not_in1
.con a2520_out a2524_not_in2
.con a2314_not_ff a2524_not_in3

.clb a2534 #LUT
pinlist:  a2534_in0 a2534_in1 a2534_in2 a2534_in3 a2534_out a2534_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[2]_ipin_out a2534_in0
.con a2236_out a2534_in1
.con a2314_not_ff a2534_in2
.con a2540_not_ff a2534_in3

.clb a2540_not #LUT
pinlist:  a2540_not_in0 a2540_not_in1 a2540_not_in2 open a2540_not_out a2540_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2540_not_in0
.con a2534_out a2540_not_in1
.con a2540_not_ff a2540_not_in2

.clb a2544 #LUT
pinlist:  a2544_in0 a2544_in1 a2544_in2 a2544_in3 a2544_out a2544_ff open
subblock: subb 0 1 2 3 4 5
.con a2512_not_ff a2544_in0
.con a2524_not_ff a2544_in1
.con a2540_not_ff a2544_in2
.con a2556_not_ff a2544_in3

.clb a2552 #LUT
pinlist:  a2552_in0 a2552_in1 a2552_in2 a2552_in3 a2552_out a2552_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[3]_ipin_out a2552_in0
.con a2040_out a2552_in1
.con a2544_out a2552_in2
.con a2314_not_ff a2552_in3

.clb a2556_not #LUT
pinlist:  a2556_not_in0 a2556_not_in1 a2556_not_in2 open a2556_not_out a2556_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2556_not_in0
.con a2552_out a2556_not_in1
.con a2556_not_ff a2556_not_in2

.clb a2566 #LUT
pinlist:  a2566_in0 a2566_in1 a2566_in2 a2566_in3 a2566_out a2566_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[4]_ipin_out a2566_in0
.con a2240_out a2566_in1
.con a2314_not_ff a2566_in2
.con a2572_not_ff a2566_in3

.clb a2572_not #LUT
pinlist:  a2572_not_in0 a2572_not_in1 a2572_not_in2 open a2572_not_out a2572_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2572_not_in0
.con a2566_out a2572_not_in1
.con a2572_not_ff a2572_not_in2

.clb a2578 #LUT
pinlist:  a2578_in0 a2578_in1 a2578_in2 a2578_in3 a2578_out a2578_ff open
subblock: subb 0 1 2 3 4 5
.con a2240_out a2578_in0
.con a2314_not_ff a2578_in1
.con a2572_not_ff a2578_in2
.con a2588_not_ff a2578_in3

.clb a2580 #LUT
pinlist:  a2580_in0 a2580_in1 open open a2580_out a2580_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[5]_ipin_out a2580_in0
.con a2314_not_ff a2580_in1

.clb a2588_not #LUT
pinlist:  a2588_not_in0 a2588_not_in1 a2588_not_in2 a2588_not_in3 a2588_not_out a2588_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2588_not_in0
.con a2578_out a2588_not_in1
.con a2580_out a2588_not_in2
.con a2588_not_ff a2588_not_in3

.clb a2590 #LUT
pinlist:  a2590_in0 a2590_in1 a2590_in2 a2590_in3 a2590_out a2590_ff open
subblock: subb 0 1 2 3 4 5
.con a2240_out a2590_in0
.con a2572_not_ff a2590_in1
.con a2588_not_ff a2590_in2
.con a2604_not_ff a2590_in3

.clb a2598 #LUT
pinlist:  a2598_in0 a2598_in1 a2598_in2 a2598_in3 a2598_out a2598_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[6]_ipin_out a2598_in0
.con a2246_out a2598_in1
.con a2590_out a2598_in2
.con a2314_not_ff a2598_in3

.clb a2604_not #LUT
pinlist:  a2604_not_in0 a2604_not_in1 a2604_not_in2 open a2604_not_out a2604_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2604_not_in0
.con a2598_out a2604_not_in1
.con a2604_not_ff a2604_not_in2

.clb a2614 #LUT
pinlist:  a2614_in0 a2614_in1 a2614_in2 a2614_in3 a2614_out a2614_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[7]_ipin_out a2614_in0
.con a2246_out a2614_in1
.con a2314_not_ff a2614_in2
.con a2620_not_ff a2614_in3

.clb a2620_not #LUT
pinlist:  a2620_not_in0 a2620_not_in1 a2620_not_in2 open a2620_not_out a2620_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2620_not_in0
.con a2614_out a2620_not_in1
.con a2620_not_ff a2620_not_in2

.clb a2248 #LUT
pinlist:  a2248_in0 a2248_in1 open open a2248_out a2248_ff open
subblock: subb 0 1 2 3 4 5
.con a2246_out a2248_in0
.con a2620_not_ff a2248_in1

.clb a2630 #LUT
pinlist:  a2630_in0 a2630_in1 a2630_in2 a2630_in3 a2630_out a2630_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[8]_ipin_out a2630_in0
.con a2248_out a2630_in1
.con a2314_not_ff a2630_in2
.con a2636_not_ff a2630_in3

.clb a2636_not #LUT
pinlist:  a2636_not_in0 a2636_not_in1 a2636_not_in2 open a2636_not_out a2636_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2636_not_in0
.con a2630_out a2636_not_in1
.con a2636_not_ff a2636_not_in2

.clb a2250 #LUT
pinlist:  a2250_in0 a2250_in1 a2250_in2 open a2250_out a2250_ff open
subblock: subb 0 1 2 3 4 5
.con a2246_out a2250_in0
.con a2620_not_ff a2250_in1
.con a2636_not_ff a2250_in2

.clb a2646 #LUT
pinlist:  a2646_in0 a2646_in1 a2646_in2 a2646_in3 a2646_out a2646_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[9]_ipin_out a2646_in0
.con a2250_out a2646_in1
.con a2314_not_ff a2646_in2
.con a2652_not_ff a2646_in3

.clb a2652_not #LUT
pinlist:  a2652_not_in0 a2652_not_in1 a2652_not_in2 open a2652_not_out a2652_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2652_not_in0
.con a2646_out a2652_not_in1
.con a2652_not_ff a2652_not_in2

.clb a2662 #LUT
pinlist:  a2662_in0 a2662_in1 a2662_in2 a2662_in3 a2662_out a2662_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[10]_ipin_out a2662_in0
.con a2252_out a2662_in1
.con a2314_not_ff a2662_in2
.con a2668_not_ff a2662_in3

.clb a2668_not #LUT
pinlist:  a2668_not_in0 a2668_not_in1 a2668_not_in2 open a2668_not_out a2668_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2668_not_in0
.con a2662_out a2668_not_in1
.con a2668_not_ff a2668_not_in2

.clb a2254 #LUT
pinlist:  a2254_in0 a2254_in1 a2254_in2 a2254_in3 a2254_out a2254_ff open
subblock: subb 0 1 2 3 4 5
.con a2248_out a2254_in0
.con a2636_not_ff a2254_in1
.con a2652_not_ff a2254_in2
.con a2668_not_ff a2254_in3

.clb a2678 #LUT
pinlist:  a2678_in0 a2678_in1 a2678_in2 a2678_in3 a2678_out a2678_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[11]_ipin_out a2678_in0
.con a2254_out a2678_in1
.con a2314_not_ff a2678_in2
.con a2684_not_ff a2678_in3

.clb a2684_not #LUT
pinlist:  a2684_not_in0 a2684_not_in1 a2684_not_in2 open a2684_not_out a2684_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2684_not_in0
.con a2678_out a2684_not_in1
.con a2684_not_ff a2684_not_in2

.clb a2256 #LUT
pinlist:  a2256_in0 a2256_in1 a2256_in2 a2256_in3 a2256_out a2256_ff open
subblock: subb 0 1 2 3 4 5
.con a2250_out a2256_in0
.con a2652_not_ff a2256_in1
.con a2668_not_ff a2256_in2
.con a2684_not_ff a2256_in3

.clb a2694 #LUT
pinlist:  a2694_in0 a2694_in1 a2694_in2 a2694_in3 a2694_out a2694_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[12]_ipin_out a2694_in0
.con a2256_out a2694_in1
.con a2314_not_ff a2694_in2
.con a2700_not_ff a2694_in3

.clb a2700_not #LUT
pinlist:  a2700_not_in0 a2700_not_in1 a2700_not_in2 open a2700_not_out a2700_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2700_not_in0
.con a2694_out a2700_not_in1
.con a2700_not_ff a2700_not_in2

.clb a2710 #LUT
pinlist:  a2710_in0 a2710_in1 a2710_in2 a2710_in3 a2710_out a2710_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[13]_ipin_out a2710_in0
.con a2258_out a2710_in1
.con a2314_not_ff a2710_in2
.con a2716_not_ff a2710_in3

.clb a2716_not #LUT
pinlist:  a2716_not_in0 a2716_not_in1 a2716_not_in2 open a2716_not_out a2716_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2716_not_in0
.con a2710_out a2716_not_in1
.con a2716_not_ff a2716_not_in2

.clb a2722 #LUT
pinlist:  a2722_in0 a2722_in1 a2722_in2 a2722_in3 a2722_out a2722_ff open
subblock: subb 0 1 2 3 4 5
.con a2258_out a2722_in0
.con a2314_not_ff a2722_in1
.con a2716_not_ff a2722_in2
.con a2732_not_ff a2722_in3

.clb a2724 #LUT
pinlist:  a2724_in0 a2724_in1 open open a2724_out a2724_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[14]_ipin_out a2724_in0
.con a2314_not_ff a2724_in1

.clb a2732_not #LUT
pinlist:  a2732_not_in0 a2732_not_in1 a2732_not_in2 a2732_not_in3 a2732_not_out a2732_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2732_not_in0
.con a2722_out a2732_not_in1
.con a2724_out a2732_not_in2
.con a2732_not_ff a2732_not_in3

.clb a2262 #LUT
pinlist:  a2262_in0 a2262_in1 a2262_in2 a2262_in3 a2262_out a2262_ff open
subblock: subb 0 1 2 3 4 5
.con a2256_out a2262_in0
.con a2700_not_ff a2262_in1
.con a2716_not_ff a2262_in2
.con a2732_not_ff a2262_in3

.clb a2742 #LUT
pinlist:  a2742_in0 a2742_in1 a2742_in2 a2742_in3 a2742_out a2742_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[15]_ipin_out a2742_in0
.con a2262_out a2742_in1
.con a2314_not_ff a2742_in2
.con a2748_not_ff a2742_in3

.clb a2748_not #LUT
pinlist:  a2748_not_in0 a2748_not_in1 a2748_not_in2 open a2748_not_out a2748_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2748_not_in0
.con a2742_out a2748_not_in1
.con a2748_not_ff a2748_not_in2

.clb a2758 #LUT
pinlist:  a2758_in0 a2758_in1 a2758_in2 a2758_in3 a2758_out a2758_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[16]_ipin_out a2758_in0
.con a2264_out a2758_in1
.con a2314_not_ff a2758_in2
.con a2764_not_ff a2758_in3

.clb a2764_not #LUT
pinlist:  a2764_not_in0 a2764_not_in1 a2764_not_in2 open a2764_not_out a2764_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2764_not_in0
.con a2758_out a2764_not_in1
.con a2764_not_ff a2764_not_in2

.clb a2266 #LUT
pinlist:  a2266_in0 a2266_in1 a2266_in2 open a2266_out a2266_ff open
subblock: subb 0 1 2 3 4 5
.con a2262_out a2266_in0
.con a2748_not_ff a2266_in1
.con a2764_not_ff a2266_in2

.clb a2774 #LUT
pinlist:  a2774_in0 a2774_in1 a2774_in2 a2774_in3 a2774_out a2774_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[17]_ipin_out a2774_in0
.con a2266_out a2774_in1
.con a2314_not_ff a2774_in2
.con a2780_not_ff a2774_in3

.clb a2780_not #LUT
pinlist:  a2780_not_in0 a2780_not_in1 a2780_not_in2 open a2780_not_out a2780_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2780_not_in0
.con a2774_out a2780_not_in1
.con a2780_not_ff a2780_not_in2

.clb a2268 #LUT
pinlist:  a2268_in0 a2268_in1 a2268_in2 a2268_in3 a2268_out a2268_ff open
subblock: subb 0 1 2 3 4 5
.con a2262_out a2268_in0
.con a2748_not_ff a2268_in1
.con a2764_not_ff a2268_in2
.con a2780_not_ff a2268_in3

.clb a2790 #LUT
pinlist:  a2790_in0 a2790_in1 a2790_in2 a2790_in3 a2790_out a2790_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[18]_ipin_out a2790_in0
.con a2268_out a2790_in1
.con a2314_not_ff a2790_in2
.con a2796_not_ff a2790_in3

.clb a2796_not #LUT
pinlist:  a2796_not_in0 a2796_not_in1 a2796_not_in2 open a2796_not_out a2796_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2796_not_in0
.con a2790_out a2796_not_in1
.con a2796_not_ff a2796_not_in2

.clb a2806 #LUT
pinlist:  a2806_in0 a2806_in1 a2806_in2 a2806_in3 a2806_out a2806_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[19]_ipin_out a2806_in0
.con a2270_out a2806_in1
.con a2314_not_ff a2806_in2
.con a2812_not_ff a2806_in3

.clb a2812_not #LUT
pinlist:  a2812_not_in0 a2812_not_in1 a2812_not_in2 open a2812_not_out a2812_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2812_not_in0
.con a2806_out a2812_not_in1
.con a2812_not_ff a2812_not_in2

.clb a2818 #LUT
pinlist:  a2818_in0 a2818_in1 a2818_in2 a2818_in3 a2818_out a2818_ff open
subblock: subb 0 1 2 3 4 5
.con a2270_out a2818_in0
.con a2314_not_ff a2818_in1
.con a2812_not_ff a2818_in2
.con a2828_not_ff a2818_in3

.clb a2820 #LUT
pinlist:  a2820_in0 a2820_in1 open open a2820_out a2820_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[20]_ipin_out a2820_in0
.con a2314_not_ff a2820_in1

.clb a2828_not #LUT
pinlist:  a2828_not_in0 a2828_not_in1 a2828_not_in2 a2828_not_in3 a2828_not_out a2828_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2828_not_in0
.con a2818_out a2828_not_in1
.con a2820_out a2828_not_in2
.con a2828_not_ff a2828_not_in3

.clb a2274 #LUT
pinlist:  a2274_in0 a2274_in1 a2274_in2 a2274_in3 a2274_out a2274_ff open
subblock: subb 0 1 2 3 4 5
.con a2268_out a2274_in0
.con a2796_not_ff a2274_in1
.con a2812_not_ff a2274_in2
.con a2828_not_ff a2274_in3

.clb a2838 #LUT
pinlist:  a2838_in0 a2838_in1 a2838_in2 a2838_in3 a2838_out a2838_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[21]_ipin_out a2838_in0
.con a2274_out a2838_in1
.con a2314_not_ff a2838_in2
.con a2844_not_ff a2838_in3

.clb a2844_not #LUT
pinlist:  a2844_not_in0 a2844_not_in1 a2844_not_in2 open a2844_not_out a2844_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2844_not_in0
.con a2838_out a2844_not_in1
.con a2844_not_ff a2844_not_in2

.clb a2854 #LUT
pinlist:  a2854_in0 a2854_in1 a2854_in2 a2854_in3 a2854_out a2854_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[22]_ipin_out a2854_in0
.con a2276_out a2854_in1
.con a2314_not_ff a2854_in2
.con a2860_not_ff a2854_in3

.clb a2860_not #LUT
pinlist:  a2860_not_in0 a2860_not_in1 a2860_not_in2 open a2860_not_out a2860_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2860_not_in0
.con a2854_out a2860_not_in1
.con a2860_not_ff a2860_not_in2

.clb a2866 #LUT
pinlist:  a2866_in0 a2866_in1 a2866_in2 a2866_in3 a2866_out a2866_ff open
subblock: subb 0 1 2 3 4 5
.con a2276_out a2866_in0
.con a2314_not_ff a2866_in1
.con a2860_not_ff a2866_in2
.con a2876_not_ff a2866_in3

.clb a2868 #LUT
pinlist:  a2868_in0 a2868_in1 open open a2868_out a2868_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[23]_ipin_out a2868_in0
.con a2314_not_ff a2868_in1

.clb a2876_not #LUT
pinlist:  a2876_not_in0 a2876_not_in1 a2876_not_in2 a2876_not_in3 a2876_not_out a2876_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2876_not_in0
.con a2866_out a2876_not_in1
.con a2868_out a2876_not_in2
.con a2876_not_ff a2876_not_in3

.clb a2878 #LUT
pinlist:  a2878_in0 a2878_in1 a2878_in2 a2878_in3 a2878_out a2878_ff open
subblock: subb 0 1 2 3 4 5
.con a2276_out a2878_in0
.con a2860_not_ff a2878_in1
.con a2876_not_ff a2878_in2
.con a2892_not_ff a2878_in3

.clb a2886 #LUT
pinlist:  a2886_in0 a2886_in1 a2886_in2 a2886_in3 a2886_out a2886_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[24]_ipin_out a2886_in0
.con a2282_out a2886_in1
.con a2878_out a2886_in2
.con a2314_not_ff a2886_in3

.clb a2892_not #LUT
pinlist:  a2892_not_in0 a2892_not_in1 a2892_not_in2 open a2892_not_out a2892_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2892_not_in0
.con a2886_out a2892_not_in1
.con a2892_not_ff a2892_not_in2

.clb a2902 #LUT
pinlist:  a2902_in0 a2902_in1 a2902_in2 a2902_in3 a2902_out a2902_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[25]_ipin_out a2902_in0
.con a2282_out a2902_in1
.con a2314_not_ff a2902_in2
.con a2908_not_ff a2902_in3

.clb a2908_not #LUT
pinlist:  a2908_not_in0 a2908_not_in1 a2908_not_in2 open a2908_not_out a2908_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2908_not_in0
.con a2902_out a2908_not_in1
.con a2908_not_ff a2908_not_in2

.clb a2914 #LUT
pinlist:  a2914_in0 a2914_in1 a2914_in2 a2914_in3 a2914_out a2914_ff open
subblock: subb 0 1 2 3 4 5
.con a2282_out a2914_in0
.con a2314_not_ff a2914_in1
.con a2908_not_ff a2914_in2
.con a2924_not_ff a2914_in3

.clb a2916 #LUT
pinlist:  a2916_in0 a2916_in1 open open a2916_out a2916_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[26]_ipin_out a2916_in0
.con a2314_not_ff a2916_in1

.clb a2924_not #LUT
pinlist:  a2924_not_in0 a2924_not_in1 a2924_not_in2 a2924_not_in3 a2924_not_out a2924_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2924_not_in0
.con a2914_out a2924_not_in1
.con a2916_out a2924_not_in2
.con a2924_not_ff a2924_not_in3

.clb a2928 #LUT
pinlist:  a2928_in0 a2928_in1 a2928_in2 a2928_in3 a2928_out a2928_ff open
subblock: subb 0 1 2 3 4 5
.con a2282_out a2928_in0
.con a2908_not_ff a2928_in1
.con a2924_not_ff a2928_in2
.con a2940_not_ff a2928_in3

.clb a2936 #LUT
pinlist:  a2936_in0 a2936_in1 a2936_in2 a2936_in3 a2936_out a2936_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[27]_ipin_out a2936_in0
.con a2040_out a2936_in1
.con a2928_out a2936_in2
.con a2314_not_ff a2936_in3

.clb a2940_not #LUT
pinlist:  a2940_not_in0 a2940_not_in1 a2940_not_in2 open a2940_not_out a2940_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2940_not_in0
.con a2936_out a2940_not_in1
.con a2940_not_ff a2940_not_in2

.clb a2950 #LUT
pinlist:  a2950_in0 a2950_in1 a2950_in2 a2950_in3 a2950_out a2950_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[28]_ipin_out a2950_in0
.con a2288_out a2950_in1
.con a2314_not_ff a2950_in2
.con a2956_not_ff a2950_in3

.clb a2956_not #LUT
pinlist:  a2956_not_in0 a2956_not_in1 a2956_not_in2 open a2956_not_out a2956_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2956_not_in0
.con a2950_out a2956_not_in1
.con a2956_not_ff a2956_not_in2

.clb a2962 #LUT
pinlist:  a2962_in0 a2962_in1 a2962_in2 a2962_in3 a2962_out a2962_ff open
subblock: subb 0 1 2 3 4 5
.con a2288_out a2962_in0
.con a2314_not_ff a2962_in1
.con a2956_not_ff a2962_in2
.con a2972_not_ff a2962_in3

.clb a2964 #LUT
pinlist:  a2964_in0 a2964_in1 open open a2964_out a2964_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[29]_ipin_out a2964_in0
.con a2314_not_ff a2964_in1

.clb a2972_not #LUT
pinlist:  a2972_not_in0 a2972_not_in1 a2972_not_in2 a2972_not_in3 a2972_not_out a2972_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2972_not_in0
.con a2962_out a2972_not_in1
.con a2964_out a2972_not_in2
.con a2972_not_ff a2972_not_in3

.clb a2978 #LUT
pinlist:  a2978_in0 a2978_in1 a2978_in2 a2978_in3 a2978_out a2978_ff open
subblock: subb 0 1 2 3 4 5
.con settings_bits[31]_ipin_out a2978_in0
.con a2294_out a2978_in1
.con a2314_not_ff a2978_in2
.con a2988_ff a2978_in3

.clb a2986 #LUT
pinlist:  a2986_in0 a2986_in1 a2986_in2 a2986_in3 a2986_out a2986_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2986_in0
.con a2294_out a2986_in1
.con a2314_not_ff a2986_in2
.con a2988_ff a2986_in3

.clb a2988 #LUT
pinlist:  a2988_in0 a2988_in1 a2988_in2 open a2988_out a2988_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a2988_in0
.con a2978_out a2988_in1
.con a2986_out a2988_in2

.clb a2994 #LUT
pinlist:  a2994_in0 a2994_in1 a2994_in2 a2994_in3 a2994_out a2994_ff open
subblock: subb 0 1 2 3 4 5
.con a2288_out a2994_in0
.con a2956_not_ff a2994_in1
.con a2972_not_ff a2994_in2
.con a3002_not_ff a2994_in3

.clb a2998 #LUT
pinlist:  a2998_in0 a2998_in1 a2998_in2 a2998_in3 a2998_out a2998_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a2998_in0
.con settings_bits[30]_ipin_out a2998_in1
.con a2302_not_ff a2998_in2
.con a2314_not_ff a2998_in3

.clb a3000 #LUT
pinlist:  a3000_in0 a3000_in1 a3000_in2 a3000_in3 a3000_out a3000_ff open
subblock: subb 0 1 2 3 4 5
.con a2294_out a3000_in0
.con a2994_out a3000_in1
.con a2998_out a3000_in2
.con a2314_not_ff a3000_in3

.clb a3002_not #LUT
pinlist:  a3002_not_in0 a3002_not_in1 a3002_not_in2 open a3002_not_out a3002_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2040_out a3002_not_in0
.con a3000_out a3002_not_in1
.con a3002_not_ff a3002_not_in2

.clb a3006 #LUT
pinlist:  a3006_in0 a3006_in1 a3006_in2 open a3006_out a3006_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a3006_in0
.con a2302_not_ff a3006_in1
.con g234_ble_ff a3006_in2

.clb a3010 #LUT
pinlist:  a3010_in0 a3010_in1 open open a3010_out a3010_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a3010_in0
.con g234_ble_ff a3010_in1

.clb a3014_not #LUT
pinlist:  a3014_not_in0 a3014_not_in1 a3014_not_in2 a3014_not_in3 a3014_not_out a3014_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3014_not_in0
.con a3010_out a3014_not_in1
.con a3014_not_ff a3014_not_in2
.con a3214_ff a3014_not_in3

.clb a3020_not #LUT
pinlist:  a3020_not_in0 a3020_not_in1 a3020_not_in2 a3020_not_in3 a3020_not_out a3020_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3020_not_in0
.con a3010_out a3020_not_in1
.con a3020_not_ff a3020_not_in2
.con a3220_not_ff a3020_not_in3

.clb a3026_not #LUT
pinlist:  a3026_not_in0 a3026_not_in1 a3026_not_in2 a3026_not_in3 a3026_not_out a3026_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3026_not_in0
.con a3010_out a3026_not_in1
.con a3026_not_ff a3026_not_in2
.con a3228_not_ff a3026_not_in3

.clb a3032_not #LUT
pinlist:  a3032_not_in0 a3032_not_in1 a3032_not_in2 a3032_not_in3 a3032_not_out a3032_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3032_not_in0
.con a3010_out a3032_not_in1
.con a3032_not_ff a3032_not_in2
.con a3236_ff a3032_not_in3

.clb a3038_not #LUT
pinlist:  a3038_not_in0 a3038_not_in1 a3038_not_in2 a3038_not_in3 a3038_not_out a3038_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3038_not_in0
.con a3010_out a3038_not_in1
.con a3038_not_ff a3038_not_in2
.con a3242_not_ff a3038_not_in3

.clb a3044_not #LUT
pinlist:  a3044_not_in0 a3044_not_in1 a3044_not_in2 a3044_not_in3 a3044_not_out a3044_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3044_not_in0
.con a3010_out a3044_not_in1
.con a3044_not_ff a3044_not_in2
.con a3250_not_ff a3044_not_in3

.clb a3050_not #LUT
pinlist:  a3050_not_in0 a3050_not_in1 a3050_not_in2 a3050_not_in3 a3050_not_out a3050_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3050_not_in0
.con a3010_out a3050_not_in1
.con a3050_not_ff a3050_not_in2
.con a3258_ff a3050_not_in3

.clb a3056_not #LUT
pinlist:  a3056_not_in0 a3056_not_in1 a3056_not_in2 a3056_not_in3 a3056_not_out a3056_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3056_not_in0
.con a3010_out a3056_not_in1
.con a3056_not_ff a3056_not_in2
.con a3264_not_ff a3056_not_in3

.clb a3062_not #LUT
pinlist:  a3062_not_in0 a3062_not_in1 a3062_not_in2 a3062_not_in3 a3062_not_out a3062_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3062_not_in0
.con a3010_out a3062_not_in1
.con a3062_not_ff a3062_not_in2
.con a3272_not_ff a3062_not_in3

.clb a3068_not #LUT
pinlist:  a3068_not_in0 a3068_not_in1 a3068_not_in2 a3068_not_in3 a3068_not_out a3068_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3068_not_in0
.con a3010_out a3068_not_in1
.con a3068_not_ff a3068_not_in2
.con a3280_ff a3068_not_in3

.clb a3074_not #LUT
pinlist:  a3074_not_in0 a3074_not_in1 a3074_not_in2 a3074_not_in3 a3074_not_out a3074_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3074_not_in0
.con a3010_out a3074_not_in1
.con a3074_not_ff a3074_not_in2
.con a3286_not_ff a3074_not_in3

.clb a3080_not #LUT
pinlist:  a3080_not_in0 a3080_not_in1 a3080_not_in2 a3080_not_in3 a3080_not_out a3080_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3080_not_in0
.con a3010_out a3080_not_in1
.con a3080_not_ff a3080_not_in2
.con a3294_not_ff a3080_not_in3

.clb a3086_not #LUT
pinlist:  a3086_not_in0 a3086_not_in1 a3086_not_in2 a3086_not_in3 a3086_not_out a3086_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3086_not_in0
.con a3010_out a3086_not_in1
.con a3086_not_ff a3086_not_in2
.con a3302_ff a3086_not_in3

.clb a3092_not #LUT
pinlist:  a3092_not_in0 a3092_not_in1 a3092_not_in2 a3092_not_in3 a3092_not_out a3092_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3092_not_in0
.con a3010_out a3092_not_in1
.con a3092_not_ff a3092_not_in2
.con a3308_not_ff a3092_not_in3

.clb a3098_not #LUT
pinlist:  a3098_not_in0 a3098_not_in1 a3098_not_in2 a3098_not_in3 a3098_not_out a3098_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3098_not_in0
.con a3010_out a3098_not_in1
.con a3098_not_ff a3098_not_in2
.con a3316_not_ff a3098_not_in3

.clb a3104_not #LUT
pinlist:  a3104_not_in0 a3104_not_in1 a3104_not_in2 a3104_not_in3 a3104_not_out a3104_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3104_not_in0
.con a3010_out a3104_not_in1
.con a3104_not_ff a3104_not_in2
.con a3324_ff a3104_not_in3

.clb a3110_not #LUT
pinlist:  a3110_not_in0 a3110_not_in1 a3110_not_in2 a3110_not_in3 a3110_not_out a3110_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3110_not_in0
.con a3010_out a3110_not_in1
.con a3110_not_ff a3110_not_in2
.con a3330_not_ff a3110_not_in3

.clb a3116_not #LUT
pinlist:  a3116_not_in0 a3116_not_in1 a3116_not_in2 a3116_not_in3 a3116_not_out a3116_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3116_not_in0
.con a3010_out a3116_not_in1
.con a3116_not_ff a3116_not_in2
.con a3338_not_ff a3116_not_in3

.clb a3122_not #LUT
pinlist:  a3122_not_in0 a3122_not_in1 a3122_not_in2 a3122_not_in3 a3122_not_out a3122_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3122_not_in0
.con a3010_out a3122_not_in1
.con a3122_not_ff a3122_not_in2
.con a3346_ff a3122_not_in3

.clb a3128_not #LUT
pinlist:  a3128_not_in0 a3128_not_in1 a3128_not_in2 a3128_not_in3 a3128_not_out a3128_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3128_not_in0
.con a3010_out a3128_not_in1
.con a3128_not_ff a3128_not_in2
.con a3352_not_ff a3128_not_in3

.clb a3134_not #LUT
pinlist:  a3134_not_in0 a3134_not_in1 a3134_not_in2 a3134_not_in3 a3134_not_out a3134_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3134_not_in0
.con a3010_out a3134_not_in1
.con a3134_not_ff a3134_not_in2
.con a3360_not_ff a3134_not_in3

.clb a3140_not #LUT
pinlist:  a3140_not_in0 a3140_not_in1 a3140_not_in2 a3140_not_in3 a3140_not_out a3140_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3140_not_in0
.con a3010_out a3140_not_in1
.con a3140_not_ff a3140_not_in2
.con a3368_ff a3140_not_in3

.clb a3146_not #LUT
pinlist:  a3146_not_in0 a3146_not_in1 a3146_not_in2 a3146_not_in3 a3146_not_out a3146_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3146_not_in0
.con a3010_out a3146_not_in1
.con a3146_not_ff a3146_not_in2
.con a3374_not_ff a3146_not_in3

.clb a3152_not #LUT
pinlist:  a3152_not_in0 a3152_not_in1 a3152_not_in2 a3152_not_in3 a3152_not_out a3152_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3152_not_in0
.con a3010_out a3152_not_in1
.con a3152_not_ff a3152_not_in2
.con a3382_not_ff a3152_not_in3

.clb a3158_not #LUT
pinlist:  a3158_not_in0 a3158_not_in1 a3158_not_in2 a3158_not_in3 a3158_not_out a3158_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3158_not_in0
.con a3010_out a3158_not_in1
.con a3158_not_ff a3158_not_in2
.con a3390_ff a3158_not_in3

.clb a3164_not #LUT
pinlist:  a3164_not_in0 a3164_not_in1 a3164_not_in2 a3164_not_in3 a3164_not_out a3164_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3164_not_in0
.con a3010_out a3164_not_in1
.con a3164_not_ff a3164_not_in2
.con a3396_not_ff a3164_not_in3

.clb a3170_not #LUT
pinlist:  a3170_not_in0 a3170_not_in1 a3170_not_in2 a3170_not_in3 a3170_not_out a3170_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3170_not_in0
.con a3010_out a3170_not_in1
.con a3170_not_ff a3170_not_in2
.con a3404_not_ff a3170_not_in3

.clb a3176_not #LUT
pinlist:  a3176_not_in0 a3176_not_in1 a3176_not_in2 a3176_not_in3 a3176_not_out a3176_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3176_not_in0
.con a3010_out a3176_not_in1
.con a3176_not_ff a3176_not_in2
.con a3412_ff a3176_not_in3

.clb a3182_not #LUT
pinlist:  a3182_not_in0 a3182_not_in1 a3182_not_in2 a3182_not_in3 a3182_not_out a3182_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3182_not_in0
.con a3010_out a3182_not_in1
.con a3182_not_ff a3182_not_in2
.con a3418_ff a3182_not_in3

.clb a3188 #LUT
pinlist:  a3188_in0 a3188_in1 a3188_in2 a3188_in3 a3188_out a3188_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a3188_in0
.con g234_ble_ff a3188_in1
.con g293_ble_ff a3188_in2
.con g294_ble_ff a3188_in3

.clb a3192_not #LUT
pinlist:  a3192_not_in0 a3192_not_in1 a3192_not_in2 a3192_not_in3 a3192_not_out a3192_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3192_not_in0
.con a3188_out a3192_not_in1
.con a3192_not_ff a3192_not_in2
.con g292_ble_ff a3192_not_in3

.clb a3198_not #LUT
pinlist:  a3198_not_in0 a3198_not_in1 a3198_not_in2 a3198_not_in3 a3198_not_out a3198_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3198_not_in0
.con a3188_out a3198_not_in1
.con a3198_not_ff a3198_not_in2
.con a3436_ff a3198_not_in3

.clb a3204_not #LUT
pinlist:  a3204_not_in0 a3204_not_in1 a3204_not_in2 a3204_not_in3 a3204_not_out a3204_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3006_out a3204_not_in0
.con a3188_out a3204_not_in1
.con a3204_not_ff a3204_not_in2
.con a3442_not_ff a3204_not_in3

.clb a3214 #LUT
pinlist:  a3214_in0 a3214_in1 a3214_in2 open a3214_out a3214_ff open
subblock: subb 0 1 2 3 4 5
.con a3448_ff a3214_in0
.con a3464_not_ff a3214_in1
.con a3458_ff a3214_in2

.clb a3220_not #LUT
pinlist:  a3220_not_in0 a3220_not_in1 a3220_not_in2 a3220_not_in3 a3220_not_out a3220_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3448_ff a3220_not_in0
.con a3464_not_ff a3220_not_in1
.con a3458_ff a3220_not_in2
.con a3478_not_ff a3220_not_in3

.clb a3212 #LUT
pinlist:  a3212_in0 a3212_in1 a3212_in2 open a3212_out a3212_ff open
subblock: subb 0 1 2 3 4 5
.con a3448_ff a3212_in0
.con a3464_not_ff a3212_in1
.con a3458_ff a3212_in2

.clb a3228_not #LUT
pinlist:  a3228_not_in0 a3228_not_in1 a3228_not_in2 open a3228_not_out a3228_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3212_out a3228_not_in0
.con a3478_not_ff a3228_not_in1
.con a3484_not_ff a3228_not_in2

.clb a3236 #LUT
pinlist:  a3236_in0 a3236_in1 a3236_in2 a3236_in3 a3236_out a3236_ff open
subblock: subb 0 1 2 3 4 5
.con a3212_out a3236_in0
.con a3478_not_ff a3236_in1
.con a3484_not_ff a3236_in2
.con a3490_not_ff a3236_in3

.clb a3232 #LUT
pinlist:  a3232_in0 a3232_in1 a3232_in2 a3232_in3 a3232_out a3232_ff open
subblock: subb 0 1 2 3 4 5
.con a3212_out a3232_in0
.con a3478_not_ff a3232_in1
.con a3484_not_ff a3232_in2
.con a3490_not_ff a3232_in3

.clb a3242_not #LUT
pinlist:  a3242_not_in0 a3242_not_in1 open open a3242_not_out a3242_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3232_out a3242_not_in0
.con a3496_not_ff a3242_not_in1

.clb a3250_not #LUT
pinlist:  a3250_not_in0 a3250_not_in1 a3250_not_in2 open a3250_not_out a3250_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3232_out a3250_not_in0
.con a3496_not_ff a3250_not_in1
.con a3502_not_ff a3250_not_in2

.clb a3258 #LUT
pinlist:  a3258_in0 a3258_in1 a3258_in2 a3258_in3 a3258_out a3258_ff open
subblock: subb 0 1 2 3 4 5
.con a3232_out a3258_in0
.con a3496_not_ff a3258_in1
.con a3502_not_ff a3258_in2
.con a3508_not_ff a3258_in3

.clb a3254 #LUT
pinlist:  a3254_in0 a3254_in1 a3254_in2 a3254_in3 a3254_out a3254_ff open
subblock: subb 0 1 2 3 4 5
.con a3232_out a3254_in0
.con a3496_not_ff a3254_in1
.con a3502_not_ff a3254_in2
.con a3508_not_ff a3254_in3

.clb a3264_not #LUT
pinlist:  a3264_not_in0 a3264_not_in1 open open a3264_not_out a3264_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3254_out a3264_not_in0
.con a3514_not_ff a3264_not_in1

.clb a3272_not #LUT
pinlist:  a3272_not_in0 a3272_not_in1 a3272_not_in2 open a3272_not_out a3272_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3254_out a3272_not_in0
.con a3514_not_ff a3272_not_in1
.con a3520_not_ff a3272_not_in2

.clb a3280 #LUT
pinlist:  a3280_in0 a3280_in1 a3280_in2 a3280_in3 a3280_out a3280_ff open
subblock: subb 0 1 2 3 4 5
.con a3254_out a3280_in0
.con a3514_not_ff a3280_in1
.con a3520_not_ff a3280_in2
.con a3526_not_ff a3280_in3

.clb a3276 #LUT
pinlist:  a3276_in0 a3276_in1 a3276_in2 a3276_in3 a3276_out a3276_ff open
subblock: subb 0 1 2 3 4 5
.con a3254_out a3276_in0
.con a3514_not_ff a3276_in1
.con a3520_not_ff a3276_in2
.con a3526_not_ff a3276_in3

.clb a3286_not #LUT
pinlist:  a3286_not_in0 a3286_not_in1 open open a3286_not_out a3286_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3276_out a3286_not_in0
.con a3532_not_ff a3286_not_in1

.clb a3294_not #LUT
pinlist:  a3294_not_in0 a3294_not_in1 a3294_not_in2 open a3294_not_out a3294_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3276_out a3294_not_in0
.con a3532_not_ff a3294_not_in1
.con a3538_not_ff a3294_not_in2

.clb a3302 #LUT
pinlist:  a3302_in0 a3302_in1 a3302_in2 a3302_in3 a3302_out a3302_ff open
subblock: subb 0 1 2 3 4 5
.con a3276_out a3302_in0
.con a3532_not_ff a3302_in1
.con a3538_not_ff a3302_in2
.con a3544_not_ff a3302_in3

.clb a3298 #LUT
pinlist:  a3298_in0 a3298_in1 a3298_in2 a3298_in3 a3298_out a3298_ff open
subblock: subb 0 1 2 3 4 5
.con a3276_out a3298_in0
.con a3532_not_ff a3298_in1
.con a3538_not_ff a3298_in2
.con a3544_not_ff a3298_in3

.clb a3308_not #LUT
pinlist:  a3308_not_in0 a3308_not_in1 open open a3308_not_out a3308_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3298_out a3308_not_in0
.con a3550_not_ff a3308_not_in1

.clb a3316_not #LUT
pinlist:  a3316_not_in0 a3316_not_in1 a3316_not_in2 open a3316_not_out a3316_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3298_out a3316_not_in0
.con a3550_not_ff a3316_not_in1
.con a3556_not_ff a3316_not_in2

.clb a3324 #LUT
pinlist:  a3324_in0 a3324_in1 a3324_in2 a3324_in3 a3324_out a3324_ff open
subblock: subb 0 1 2 3 4 5
.con a3298_out a3324_in0
.con a3550_not_ff a3324_in1
.con a3556_not_ff a3324_in2
.con a3562_not_ff a3324_in3

.clb a3320 #LUT
pinlist:  a3320_in0 a3320_in1 a3320_in2 a3320_in3 a3320_out a3320_ff open
subblock: subb 0 1 2 3 4 5
.con a3298_out a3320_in0
.con a3550_not_ff a3320_in1
.con a3556_not_ff a3320_in2
.con a3562_not_ff a3320_in3

.clb a3330_not #LUT
pinlist:  a3330_not_in0 a3330_not_in1 open open a3330_not_out a3330_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3320_out a3330_not_in0
.con a3568_not_ff a3330_not_in1

.clb a3338_not #LUT
pinlist:  a3338_not_in0 a3338_not_in1 a3338_not_in2 open a3338_not_out a3338_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3320_out a3338_not_in0
.con a3568_not_ff a3338_not_in1
.con a3574_not_ff a3338_not_in2

.clb a3346 #LUT
pinlist:  a3346_in0 a3346_in1 a3346_in2 a3346_in3 a3346_out a3346_ff open
subblock: subb 0 1 2 3 4 5
.con a3320_out a3346_in0
.con a3568_not_ff a3346_in1
.con a3574_not_ff a3346_in2
.con a3580_not_ff a3346_in3

.clb a3342 #LUT
pinlist:  a3342_in0 a3342_in1 a3342_in2 a3342_in3 a3342_out a3342_ff open
subblock: subb 0 1 2 3 4 5
.con a3320_out a3342_in0
.con a3568_not_ff a3342_in1
.con a3574_not_ff a3342_in2
.con a3580_not_ff a3342_in3

.clb a3352_not #LUT
pinlist:  a3352_not_in0 a3352_not_in1 open open a3352_not_out a3352_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3342_out a3352_not_in0
.con a3586_not_ff a3352_not_in1

.clb a3360_not #LUT
pinlist:  a3360_not_in0 a3360_not_in1 a3360_not_in2 open a3360_not_out a3360_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3342_out a3360_not_in0
.con a3586_not_ff a3360_not_in1
.con a3592_not_ff a3360_not_in2

.clb a3368 #LUT
pinlist:  a3368_in0 a3368_in1 a3368_in2 a3368_in3 a3368_out a3368_ff open
subblock: subb 0 1 2 3 4 5
.con a3342_out a3368_in0
.con a3586_not_ff a3368_in1
.con a3592_not_ff a3368_in2
.con a3598_not_ff a3368_in3

.clb a3364 #LUT
pinlist:  a3364_in0 a3364_in1 a3364_in2 a3364_in3 a3364_out a3364_ff open
subblock: subb 0 1 2 3 4 5
.con a3342_out a3364_in0
.con a3586_not_ff a3364_in1
.con a3592_not_ff a3364_in2
.con a3598_not_ff a3364_in3

.clb a3374_not #LUT
pinlist:  a3374_not_in0 a3374_not_in1 open open a3374_not_out a3374_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3364_out a3374_not_in0
.con a3604_not_ff a3374_not_in1

.clb a3382_not #LUT
pinlist:  a3382_not_in0 a3382_not_in1 a3382_not_in2 open a3382_not_out a3382_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3364_out a3382_not_in0
.con a3604_not_ff a3382_not_in1
.con a3610_not_ff a3382_not_in2

.clb a3390 #LUT
pinlist:  a3390_in0 a3390_in1 a3390_in2 a3390_in3 a3390_out a3390_ff open
subblock: subb 0 1 2 3 4 5
.con a3364_out a3390_in0
.con a3604_not_ff a3390_in1
.con a3610_not_ff a3390_in2
.con a3622_not_ff a3390_in3

.clb a3386 #LUT
pinlist:  a3386_in0 a3386_in1 a3386_in2 a3386_in3 a3386_out a3386_ff open
subblock: subb 0 1 2 3 4 5
.con a3364_out a3386_in0
.con a3604_not_ff a3386_in1
.con a3610_not_ff a3386_in2
.con a3622_not_ff a3386_in3

.clb a3396_not #LUT
pinlist:  a3396_not_in0 a3396_not_in1 open open a3396_not_out a3396_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3386_out a3396_not_in0
.con a3638_not_ff a3396_not_in1

.clb a3404_not #LUT
pinlist:  a3404_not_in0 a3404_not_in1 a3404_not_in2 open a3404_not_out a3404_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3386_out a3404_not_in0
.con a3638_not_ff a3404_not_in1
.con a3654_not_ff a3404_not_in2

.clb a3412 #LUT
pinlist:  a3412_in0 a3412_in1 a3412_in2 a3412_in3 a3412_out a3412_ff open
subblock: subb 0 1 2 3 4 5
.con a3386_out a3412_in0
.con a3638_not_ff a3412_in1
.con a3654_not_ff a3412_in2
.con a3670_not_ff a3412_in3

.clb a3408 #LUT
pinlist:  a3408_in0 a3408_in1 a3408_in2 a3408_in3 a3408_out a3408_ff open
subblock: subb 0 1 2 3 4 5
.con a3386_out a3408_in0
.con a3638_not_ff a3408_in1
.con a3654_not_ff a3408_in2
.con a3670_not_ff a3408_in3

.clb a3418 #LUT
pinlist:  a3418_in0 a3418_in1 open open a3418_out a3418_ff open
subblock: subb 0 1 2 3 4 5
.con a3408_out a3418_in0
.con a3680_not_ff a3418_in1

.clb a3432 #LUT
pinlist:  a3432_in0 a3432_in1 a3432_in2 a3432_in3 a3432_out a3432_ff open
subblock: subb 0 1 2 3 4 5
.con a3408_out a3432_in0
.con a3680_not_ff a3432_in1
.con a3694_not_ff a3432_in2
.con a3690_ff a3432_in3

.clb a3436 #LUT
pinlist:  a3436_in0 a3436_in1 a3436_in2 open a3436_out a3436_ff open
subblock: subb 0 1 2 3 4 5
.con a3432_out a3436_in0
.con g376_ble_ff a3436_in1
.con g377_ble_ff a3436_in2

.clb a3430 #LUT
pinlist:  a3430_in0 a3430_in1 a3430_in2 a3430_in3 a3430_out a3430_ff open
subblock: subb 0 1 2 3 4 5
.con a3408_out a3430_in0
.con a3680_not_ff a3430_in1
.con a3694_not_ff a3430_in2
.con a3690_ff a3430_in3

.clb a3438 #LUT
pinlist:  a3438_in0 a3438_in1 a3438_in2 a3438_in3 a3438_out a3438_ff open
subblock: subb 0 1 2 3 4 5
.con a3408_out a3438_in0
.con a3680_not_ff a3438_in1
.con g376_ble_ff a3438_in2
.con a3694_not_ff a3438_in3

.clb a3442_not #LUT
pinlist:  a3442_not_in0 a3442_not_in1 a3442_not_in2 open a3442_not_out a3442_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3430_out a3442_not_in0
.con a3438_out a3442_not_in1
.con g377_ble_ff a3442_not_in2

.clb a3448 #LUT
pinlist:  a3448_in0 a3448_in1 a3448_in2 open a3448_out a3448_ff open
subblock: subb 0 1 2 3 4 5
.con a3720_not_ff a3448_in0
.con a3728_ff a3448_in1
.con a3744_not_ff a3448_in2

.clb a3452 #LUT
pinlist:  a3452_in0 a3452_in1 a3452_in2 open a3452_out a3452_ff open
subblock: subb 0 1 2 3 4 5
.con a3720_not_ff a3452_in0
.con a3728_ff a3452_in1
.con a3752_ff a3452_in2

.clb a3458 #LUT
pinlist:  a3458_in0 a3458_in1 a3458_in2 open a3458_out a3458_ff open
subblock: subb 0 1 2 3 4 5
.con a3728_ff a3458_in0
.con a3744_not_ff a3458_in1
.con a3752_ff a3458_in2

.clb a3464_not #LUT
pinlist:  a3464_not_in0 a3464_not_in1 a3464_not_in2 a3464_not_in3 a3464_not_out a3464_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3452_out a3464_not_in0
.con a3458_out a3464_not_in1
.con a3754_ff a3464_not_in2
.con a3756_ff a3464_not_in3

.clb a3466 #LUT
pinlist:  a3466_in0 a3466_in1 open open a3466_out a3466_ff open
subblock: subb 0 1 2 3 4 5
.con clk_sample_ipin_out a3466_in0
.con a2302_not_ff a3466_in1

.clb a3472_not #LUT
pinlist:  a3472_not_in0 a3472_not_in1 a3472_not_in2 a3472_not_in3 a3472_not_out a3472_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2294_out a3472_not_in0
.con a3466_out a3472_not_in1
.con a2314_not_ff a3472_not_in2
.con a2988_ff a3472_not_in3

.clb a3478_not #LUT
pinlist:  a3478_not_in0 a3478_not_in1 a3478_not_in2 open a3478_not_out a3478_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3720_not_ff a3478_not_in0
.con a3744_not_ff a3478_not_in1
.con a3770_ff a3478_not_in2

.clb a3484_not #LUT
pinlist:  a3484_not_in0 a3484_not_in1 a3484_not_in2 open a3484_not_out a3484_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3484_not_in0
.con a3770_ff a3484_not_in1
.con a3782_not_ff a3484_not_in2

.clb a3490_not #LUT
pinlist:  a3490_not_in0 a3490_not_in1 a3490_not_in2 open a3490_not_out a3490_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3490_not_in0
.con a3782_not_ff a3490_not_in1
.con a3794_not_ff a3490_not_in2

.clb a3496_not #LUT
pinlist:  a3496_not_in0 a3496_not_in1 a3496_not_in2 open a3496_not_out a3496_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3496_not_in0
.con a3794_not_ff a3496_not_in1
.con a3806_not_ff a3496_not_in2

.clb a3502_not #LUT
pinlist:  a3502_not_in0 a3502_not_in1 a3502_not_in2 open a3502_not_out a3502_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3502_not_in0
.con a3806_not_ff a3502_not_in1
.con a3818_not_ff a3502_not_in2

.clb a3508_not #LUT
pinlist:  a3508_not_in0 a3508_not_in1 a3508_not_in2 open a3508_not_out a3508_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3508_not_in0
.con a3818_not_ff a3508_not_in1
.con a3830_not_ff a3508_not_in2

.clb a3514_not #LUT
pinlist:  a3514_not_in0 a3514_not_in1 a3514_not_in2 open a3514_not_out a3514_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3514_not_in0
.con a3830_not_ff a3514_not_in1
.con a3842_not_ff a3514_not_in2

.clb a3520_not #LUT
pinlist:  a3520_not_in0 a3520_not_in1 a3520_not_in2 open a3520_not_out a3520_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3520_not_in0
.con a3842_not_ff a3520_not_in1
.con a3854_not_ff a3520_not_in2

.clb a3526_not #LUT
pinlist:  a3526_not_in0 a3526_not_in1 a3526_not_in2 open a3526_not_out a3526_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3526_not_in0
.con a3854_not_ff a3526_not_in1
.con a3866_not_ff a3526_not_in2

.clb a3532_not #LUT
pinlist:  a3532_not_in0 a3532_not_in1 a3532_not_in2 open a3532_not_out a3532_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3532_not_in0
.con a3866_not_ff a3532_not_in1
.con a3878_not_ff a3532_not_in2

.clb a3538_not #LUT
pinlist:  a3538_not_in0 a3538_not_in1 a3538_not_in2 open a3538_not_out a3538_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3538_not_in0
.con a3878_not_ff a3538_not_in1
.con a3890_not_ff a3538_not_in2

.clb a3544_not #LUT
pinlist:  a3544_not_in0 a3544_not_in1 a3544_not_in2 open a3544_not_out a3544_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3544_not_in0
.con a3890_not_ff a3544_not_in1
.con a3902_not_ff a3544_not_in2

.clb a3550_not #LUT
pinlist:  a3550_not_in0 a3550_not_in1 a3550_not_in2 open a3550_not_out a3550_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3550_not_in0
.con a3902_not_ff a3550_not_in1
.con a3914_not_ff a3550_not_in2

.clb a3556_not #LUT
pinlist:  a3556_not_in0 a3556_not_in1 a3556_not_in2 open a3556_not_out a3556_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3556_not_in0
.con a3914_not_ff a3556_not_in1
.con a3926_not_ff a3556_not_in2

.clb a3562_not #LUT
pinlist:  a3562_not_in0 a3562_not_in1 a3562_not_in2 open a3562_not_out a3562_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3562_not_in0
.con a3926_not_ff a3562_not_in1
.con a3938_not_ff a3562_not_in2

.clb a3568_not #LUT
pinlist:  a3568_not_in0 a3568_not_in1 a3568_not_in2 open a3568_not_out a3568_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3568_not_in0
.con a3938_not_ff a3568_not_in1
.con a3950_not_ff a3568_not_in2

.clb a3574_not #LUT
pinlist:  a3574_not_in0 a3574_not_in1 a3574_not_in2 open a3574_not_out a3574_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3574_not_in0
.con a3950_not_ff a3574_not_in1
.con a3962_not_ff a3574_not_in2

.clb a3580_not #LUT
pinlist:  a3580_not_in0 a3580_not_in1 a3580_not_in2 open a3580_not_out a3580_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3580_not_in0
.con a3962_not_ff a3580_not_in1
.con a3974_not_ff a3580_not_in2

.clb a3586_not #LUT
pinlist:  a3586_not_in0 a3586_not_in1 a3586_not_in2 open a3586_not_out a3586_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3586_not_in0
.con a3974_not_ff a3586_not_in1
.con a3986_not_ff a3586_not_in2

.clb a3592_not #LUT
pinlist:  a3592_not_in0 a3592_not_in1 a3592_not_in2 open a3592_not_out a3592_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3592_not_in0
.con a3986_not_ff a3592_not_in1
.con a3996_not_ff a3592_not_in2

.clb a3598_not #LUT
pinlist:  a3598_not_in0 a3598_not_in1 a3598_not_in2 open a3598_not_out a3598_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3598_not_in0
.con a3996_not_ff a3598_not_in1
.con a4002_not_ff a3598_not_in2

.clb a3604_not #LUT
pinlist:  a3604_not_in0 a3604_not_in1 a3604_not_in2 open a3604_not_out a3604_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3604_not_in0
.con a4002_not_ff a3604_not_in1
.con a4006_not_ff a3604_not_in2

.clb a3610_not #LUT
pinlist:  a3610_not_in0 a3610_not_in1 open open a3610_not_out a3610_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3610_not_in0
.con g439_ble_ff a3610_not_in1

.clb a3622_not #LUT
pinlist:  a3622_not_in0 a3622_not_in1 a3622_not_in2 a3622_not_in3 a3622_not_out a3622_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3622_not_in0
.con g439_ble_ff a3622_not_in1
.con g441_ble_ff a3622_not_in2
.con a3706_ff a3622_not_in3

.clb a3632 #LUT
pinlist:  a3632_in0 a3632_in1 a3632_in2 a3632_in3 a3632_out a3632_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3632_in0
.con g439_ble_ff a3632_in1
.con g441_ble_ff a3632_in2
.con a3706_ff a3632_in3

.clb a3638_not #LUT
pinlist:  a3638_not_in0 a3638_not_in1 a3638_not_in2 open a3638_not_out a3638_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3632_out a3638_not_in0
.con g445_ble_ff a3638_not_in1
.con a3700_ff a3638_not_in2

.clb a3648 #LUT
pinlist:  a3648_in0 a3648_in1 a3648_in2 open a3648_out a3648_ff open
subblock: subb 0 1 2 3 4 5
.con a3632_out a3648_in0
.con g445_ble_ff a3648_in1
.con a3700_ff a3648_in2

.clb a3654_not #LUT
pinlist:  a3654_not_in0 a3654_not_in1 a3654_not_in2 open a3654_not_out a3654_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3648_out a3654_not_in0
.con g449_ble_ff a3654_not_in1
.con g450_ble_ff a3654_not_in2

.clb a3664 #LUT
pinlist:  a3664_in0 a3664_in1 a3664_in2 open a3664_out a3664_ff open
subblock: subb 0 1 2 3 4 5
.con a3648_out a3664_in0
.con g449_ble_ff a3664_in1
.con g450_ble_ff a3664_in2

.clb a3670_not #LUT
pinlist:  a3670_not_in0 a3670_not_in1 a3670_not_in2 open a3670_not_out a3670_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3664_out a3670_not_in0
.con g453_ble_ff a3670_not_in1
.con g454_ble_ff a3670_not_in2

.clb a3680_not #LUT
pinlist:  a3680_not_in0 a3680_not_in1 a3680_not_in2 a3680_not_in3 a3680_not_out a3680_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3664_out a3680_not_in0
.con g453_ble_ff a3680_not_in1
.con g454_ble_ff a3680_not_in2
.con g456_ble_ff a3680_not_in3

.clb a3682 #LUT
pinlist:  a3682_in0 a3682_in1 open open a3682_out a3682_ff open
subblock: subb 0 1 2 3 4 5
.con a3744_not_ff a3682_in0
.con a3706_ff a3682_in1

.clb a3688 #LUT
pinlist:  a3688_in0 a3688_in1 a3688_in2 a3688_in3 a3688_out a3688_ff open
subblock: subb 0 1 2 3 4 5
.con a3682_out a3688_in0
.con a3700_ff a3688_in1
.con g450_ble_ff a3688_in2
.con g454_ble_ff a3688_in3

.clb a3674 #LUT
pinlist:  a3674_in0 a3674_in1 a3674_in2 open a3674_out a3674_ff open
subblock: subb 0 1 2 3 4 5
.con a3664_out a3674_in0
.con g453_ble_ff a3674_in1
.con g454_ble_ff a3674_in2

.clb a3694_not #LUT
pinlist:  a3694_not_in0 a3694_not_in1 a3694_not_in2 open a3694_not_out a3694_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3674_out a3694_not_in0
.con g456_ble_ff a3694_not_in1
.con g465_ble_ff a3694_not_in2

.clb a3690 #LUT
pinlist:  a3690_in0 a3690_in1 a3690_in2 open a3690_out a3690_ff open
subblock: subb 0 1 2 3 4 5
.con a3674_out a3690_in0
.con g456_ble_ff a3690_in1
.con g465_ble_ff a3690_in2

.clb a3700 #LUT
pinlist:  a3700_in0 a3700_in1 a3700_in2 a3700_in3 a3700_out a3700_ff open
subblock: subb 0 1 2 3 4 5
.con a4088_ff a3700_in0
.con a4098_not_ff a3700_in1
.con a4108_not_ff a3700_in2
.con a4118_not_ff a3700_in3

.clb a3696 #LUT
pinlist:  a3696_in0 a3696_in1 open open a3696_out a3696_ff open
subblock: subb 0 1 2 3 4 5
.con a4088_ff a3696_in0
.con a4098_not_ff a3696_in1

.clb a3706 #LUT
pinlist:  a3706_in0 a3706_in1 a3706_in2 a3706_in3 a3706_out a3706_ff open
subblock: subb 0 1 2 3 4 5
.con a3696_out a3706_in0
.con a3700_out a3706_in1
.con a4124_not_ff a3706_in2
.con a4128_not_ff a3706_in3

.clb a3712 #LUT
pinlist:  a3712_in0 a3712_in1 a3712_in2 open a3712_out a3712_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3712_in0
.con a4072_ff a3712_in1
.con a4076_ff a3712_in2

.clb a3720_not #LUT
pinlist:  a3720_not_in0 a3720_not_in1 a3720_not_in2 a3720_not_in3 a3720_not_out a3720_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3720_not_in0
.con a3706_out a3720_not_in1
.con a3712_out a3720_not_in2
.con a4132_ff a3720_not_in3

.clb a3728 #LUT
pinlist:  a3728_in0 a3728_in1 a3728_in2 a3728_in3 a3728_out a3728_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3728_in0
.con a3706_out a3728_in1
.con a4136_ff a3728_in2
.con a4140_ff a3728_in3

.clb a3732 #LUT
pinlist:  a3732_in0 a3732_in1 a3732_in2 open a3732_out a3732_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3732_in0
.con a4098_not_ff a3732_in1
.con a4128_not_ff a3732_in2

.clb a3736 #LUT
pinlist:  a3736_in0 a3736_in1 a3736_in2 open a3736_out a3736_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3736_in0
.con a4088_ff a3736_in1
.con a4124_not_ff a3736_in2

.clb a3740 #LUT
pinlist:  a3740_in0 a3740_in1 a3740_in2 a3740_in3 a3740_out a3740_ff open
subblock: subb 0 1 2 3 4 5
.con a3696_out a3740_in0
.con a4108_not_ff a3740_in1
.con a4118_not_ff a3740_in2
.con a4144_not_ff a3740_in3

.clb a3744_not #LUT
pinlist:  a3744_not_in0 a3744_not_in1 a3744_not_in2 open a3744_not_out a3744_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3732_out a3744_not_in0
.con a3736_out a3744_not_in1
.con a3740_out a3744_not_in2

.clb a3752 #LUT
pinlist:  a3752_in0 a3752_in1 a3752_in2 a3752_in3 a3752_out a3752_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3752_in0
.con a3706_out a3752_in1
.con a4076_ff a3752_in2
.con a4132_ff a3752_in3

.clb a3754 #LUT
pinlist:  a3754_in0 a3754_in1 a3754_in2 open a3754_out a3754_ff open
subblock: subb 0 1 2 3 4 5
.con a4076_ff a3754_in0
.con a4088_ff a3754_in1
.con a4098_not_ff a3754_in2

.clb a3756 #LUT
pinlist:  a3756_in0 a3756_in1 a3756_in2 open a3756_out a3756_ff open
subblock: subb 0 1 2 3 4 5
.con a4088_ff a3756_in0
.con a4098_not_ff a3756_in1
.con a4140_ff a3756_in2

.clb a3762 #LUT
pinlist:  a3762_in0 a3762_in1 a3762_in2 open a3762_out a3762_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3762_in0
.con a4140_ff a3762_in1
.con a4148_ff a3762_in2

.clb a3770 #LUT
pinlist:  a3770_in0 a3770_in1 a3770_in2 a3770_in3 a3770_out a3770_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3770_in0
.con a3706_out a3770_in1
.con a3762_out a3770_in2
.con a4136_ff a3770_in3

.clb a3776 #LUT
pinlist:  a3776_in0 a3776_in1 a3776_in2 open a3776_out a3776_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3776_in0
.con a4132_ff a3776_in1
.con a4152_ff a3776_in2

.clb a3782_not #LUT
pinlist:  a3782_not_in0 a3782_not_in1 a3782_not_in2 open a3782_not_out a3782_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3782_not_in0
.con a3712_out a3782_not_in1
.con a3776_out a3782_not_in2

.clb a3788 #LUT
pinlist:  a3788_in0 a3788_in1 a3788_in2 open a3788_out a3788_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3788_in0
.con a4136_ff a3788_in1
.con a4156_ff a3788_in2

.clb a3794_not #LUT
pinlist:  a3794_not_in0 a3794_not_in1 a3794_not_in2 open a3794_not_out a3794_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3794_not_in0
.con a3762_out a3794_not_in1
.con a3788_out a3794_not_in2

.clb a3800 #LUT
pinlist:  a3800_in0 a3800_in1 a3800_in2 open a3800_out a3800_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3800_in0
.con a4072_ff a3800_in1
.con a4164_ff a3800_in2

.clb a3806_not #LUT
pinlist:  a3806_not_in0 a3806_not_in1 a3806_not_in2 open a3806_not_out a3806_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3806_not_in0
.con a3776_out a3806_not_in1
.con a3800_out a3806_not_in2

.clb a3812 #LUT
pinlist:  a3812_in0 a3812_in1 a3812_in2 open a3812_out a3812_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3812_in0
.con a4148_ff a3812_in1
.con a4172_ff a3812_in2

.clb a3818_not #LUT
pinlist:  a3818_not_in0 a3818_not_in1 a3818_not_in2 open a3818_not_out a3818_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3818_not_in0
.con a3788_out a3818_not_in1
.con a3812_out a3818_not_in2

.clb a3824 #LUT
pinlist:  a3824_in0 a3824_in1 a3824_in2 open a3824_out a3824_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3824_in0
.con a4152_ff a3824_in1
.con a4180_ff a3824_in2

.clb a3830_not #LUT
pinlist:  a3830_not_in0 a3830_not_in1 a3830_not_in2 open a3830_not_out a3830_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3830_not_in0
.con a3800_out a3830_not_in1
.con a3824_out a3830_not_in2

.clb a3836 #LUT
pinlist:  a3836_in0 a3836_in1 a3836_in2 open a3836_out a3836_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3836_in0
.con a4156_ff a3836_in1
.con a4188_ff a3836_in2

.clb a3842_not #LUT
pinlist:  a3842_not_in0 a3842_not_in1 a3842_not_in2 open a3842_not_out a3842_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3842_not_in0
.con a3812_out a3842_not_in1
.con a3836_out a3842_not_in2

.clb a3848 #LUT
pinlist:  a3848_in0 a3848_in1 a3848_in2 open a3848_out a3848_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3848_in0
.con a4164_ff a3848_in1
.con a4196_ff a3848_in2

.clb a3854_not #LUT
pinlist:  a3854_not_in0 a3854_not_in1 a3854_not_in2 open a3854_not_out a3854_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3854_not_in0
.con a3824_out a3854_not_in1
.con a3848_out a3854_not_in2

.clb a3860 #LUT
pinlist:  a3860_in0 a3860_in1 a3860_in2 open a3860_out a3860_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3860_in0
.con a4172_ff a3860_in1
.con a4204_ff a3860_in2

.clb a3866_not #LUT
pinlist:  a3866_not_in0 a3866_not_in1 a3866_not_in2 open a3866_not_out a3866_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3866_not_in0
.con a3836_out a3866_not_in1
.con a3860_out a3866_not_in2

.clb a3872 #LUT
pinlist:  a3872_in0 a3872_in1 a3872_in2 open a3872_out a3872_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3872_in0
.con a4180_ff a3872_in1
.con a4212_ff a3872_in2

.clb a3878_not #LUT
pinlist:  a3878_not_in0 a3878_not_in1 a3878_not_in2 open a3878_not_out a3878_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3878_not_in0
.con a3848_out a3878_not_in1
.con a3872_out a3878_not_in2

.clb a3884 #LUT
pinlist:  a3884_in0 a3884_in1 a3884_in2 open a3884_out a3884_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3884_in0
.con a4188_ff a3884_in1
.con a4220_ff a3884_in2

.clb a3890_not #LUT
pinlist:  a3890_not_in0 a3890_not_in1 a3890_not_in2 open a3890_not_out a3890_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3890_not_in0
.con a3860_out a3890_not_in1
.con a3884_out a3890_not_in2

.clb a3896 #LUT
pinlist:  a3896_in0 a3896_in1 a3896_in2 open a3896_out a3896_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3896_in0
.con a4196_ff a3896_in1
.con a4226_not_ff a3896_in2

.clb a3902_not #LUT
pinlist:  a3902_not_in0 a3902_not_in1 a3902_not_in2 open a3902_not_out a3902_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3902_not_in0
.con a3872_out a3902_not_in1
.con a3896_out a3902_not_in2

.clb a3908 #LUT
pinlist:  a3908_in0 a3908_in1 a3908_in2 open a3908_out a3908_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3908_in0
.con a4204_ff a3908_in1
.con a4232_not_ff a3908_in2

.clb a3914_not #LUT
pinlist:  a3914_not_in0 a3914_not_in1 a3914_not_in2 open a3914_not_out a3914_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3914_not_in0
.con a3884_out a3914_not_in1
.con a3908_out a3914_not_in2

.clb a3920 #LUT
pinlist:  a3920_in0 a3920_in1 a3920_in2 open a3920_out a3920_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3920_in0
.con a4212_ff a3920_in1
.con a4238_not_ff a3920_in2

.clb a3926_not #LUT
pinlist:  a3926_not_in0 a3926_not_in1 a3926_not_in2 open a3926_not_out a3926_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3926_not_in0
.con a3896_out a3926_not_in1
.con a3920_out a3926_not_in2

.clb a3932 #LUT
pinlist:  a3932_in0 a3932_in1 a3932_in2 open a3932_out a3932_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3932_in0
.con a4220_ff a3932_in1
.con a4244_not_ff a3932_in2

.clb a3938_not #LUT
pinlist:  a3938_not_in0 a3938_not_in1 a3938_not_in2 open a3938_not_out a3938_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3938_not_in0
.con a3908_out a3938_not_in1
.con a3932_out a3938_not_in2

.clb a3944 #LUT
pinlist:  a3944_in0 a3944_in1 a3944_in2 open a3944_out a3944_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3944_in0
.con a4226_not_ff a3944_in1
.con a4248_not_ff a3944_in2

.clb a3950_not #LUT
pinlist:  a3950_not_in0 a3950_not_in1 a3950_not_in2 open a3950_not_out a3950_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3950_not_in0
.con a3920_out a3950_not_in1
.con a3944_out a3950_not_in2

.clb a3956 #LUT
pinlist:  a3956_in0 a3956_in1 a3956_in2 open a3956_out a3956_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3956_in0
.con a4144_not_ff a3956_in1
.con a4232_not_ff a3956_in2

.clb a3962_not #LUT
pinlist:  a3962_not_in0 a3962_not_in1 a3962_not_in2 open a3962_not_out a3962_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3962_not_in0
.con a3932_out a3962_not_in1
.con a3956_out a3962_not_in2

.clb a3968 #LUT
pinlist:  a3968_in0 a3968_in1 a3968_in2 open a3968_out a3968_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3968_in0
.con a4124_not_ff a3968_in1
.con a4238_not_ff a3968_in2

.clb a3974_not #LUT
pinlist:  a3974_not_in0 a3974_not_in1 a3974_not_in2 open a3974_not_out a3974_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3974_not_in0
.con a3944_out a3974_not_in1
.con a3968_out a3974_not_in2

.clb a3980 #LUT
pinlist:  a3980_in0 a3980_in1 a3980_in2 open a3980_out a3980_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3980_in0
.con a4128_not_ff a3980_in1
.con a4244_not_ff a3980_in2

.clb a3986_not #LUT
pinlist:  a3986_not_in0 a3986_not_in1 a3986_not_in2 open a3986_not_out a3986_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3986_not_in0
.con a3956_out a3986_not_in1
.con a3980_out a3986_not_in2

.clb a3992 #LUT
pinlist:  a3992_in0 a3992_in1 a3992_in2 open a3992_out a3992_ff open
subblock: subb 0 1 2 3 4 5
.con a3700_out a3992_in0
.con a4108_not_ff a3992_in1
.con a4248_not_ff a3992_in2

.clb a3996_not #LUT
pinlist:  a3996_not_in0 a3996_not_in1 a3996_not_in2 open a3996_not_out a3996_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a3996_not_in0
.con a3968_out a3996_not_in1
.con a3992_out a3996_not_in2

.clb a4002_not #LUT
pinlist:  a4002_not_in0 a4002_not_in1 a4002_not_in2 open a4002_not_out a4002_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3706_out a4002_not_in0
.con a3740_out a4002_not_in1
.con a3980_out a4002_not_in2

.clb a4006_not #LUT
pinlist:  a4006_not_in0 a4006_not_in1 a4006_not_in2 open a4006_not_out a4006_not_ff open
subblock: subb 0 1 2 3 4 5
.con a3732_out a4006_not_in0
.con a3736_out a4006_not_in1
.con a3992_out a4006_not_in2

.clb a4048 #LUT
pinlist:  a4048_in0 a4048_in1 a4048_in2 open a4048_out a4048_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4048_in0
.con a4354_ff a4048_in1
.con g581_ble_ff a4048_in2

.clb a4054 #LUT
pinlist:  a4054_in0 a4054_in1 a4054_in2 open a4054_out a4054_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4054_in0
.con a4346_ff a4054_in1
.con g573_ble_ff a4054_in2

.clb a4036 #LUT
pinlist:  a4036_in0 a4036_in1 a4036_in2 open a4036_out a4036_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4036_in0
.con a4272_not_ff a4036_in1
.con g585_ble_ff a4036_in2

.clb a4060 #LUT
pinlist:  a4060_in0 a4060_in1 a4060_in2 a4060_in3 a4060_out a4060_ff open
subblock: subb 0 1 2 3 4 5
.con a4036_out a4060_in0
.con a4342_ff a4060_in1
.con a4310_ff a4060_in2
.con g567_ble_ff a4060_in3

.clb a4012 #LUT
pinlist:  a4012_in0 a4012_in1 a4012_in2 open a4012_out a4012_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4012_in0
.con a4314_ff a4012_in1
.con g576_ble_ff a4012_in2

.clb a4018 #LUT
pinlist:  a4018_in0 a4018_in1 a4018_in2 open a4018_out a4018_ff open
subblock: subb 0 1 2 3 4 5
.con g564_ble_ff a4018_in0
.con a4342_ff a4018_in1
.con a4350_ff a4018_in2

.clb a4024 #LUT
pinlist:  a4024_in0 a4024_in1 a4024_in2 open a4024_out a4024_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4024_in0
.con a4302_not_ff a4024_in1
.con g588_ble_ff a4024_in2

.clb a4030 #LUT
pinlist:  a4030_in0 a4030_in1 a4030_in2 open a4030_out a4030_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4030_in0
.con a4306_ff a4030_in1
.con g570_ble_ff a4030_in2

.clb a4066 #LUT
pinlist:  a4066_in0 a4066_in1 a4066_in2 a4066_in3 a4066_out a4066_ff open
subblock: subb 0 1 2 3 4 5
.con a4012_out a4066_in0
.con a4018_out a4066_in1
.con a4024_out a4066_in2
.con a4030_out a4066_in3

.clb a4068 #LUT
pinlist:  a4068_in0 a4068_in1 a4068_in2 a4068_in3 a4068_out a4068_ff open
subblock: subb 0 1 2 3 4 5
.con a4048_out a4068_in0
.con a4054_out a4068_in1
.con a4060_out a4068_in2
.con a4066_out a4068_in3

.clb a4072 #LUT
pinlist:  a4072_in0 a4072_in1 a4072_in2 open a4072_out a4072_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4072_in0
.con g564_ble_ff a4072_in1
.con a4342_ff a4072_in2

.clb a4076 #LUT
pinlist:  a4076_in0 a4076_in1 a4076_in2 open a4076_out a4076_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4076_in0
.con a4342_ff a4076_in1
.con g592_ble_ff a4076_in2

.clb a4084 #LUT
pinlist:  a4084_in0 a4084_in1 a4084_in2 open a4084_out a4084_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4084_in0
.con a4286_ff a4084_in1
.con g595_ble_ff a4084_in2

.clb a4088 #LUT
pinlist:  a4088_in0 a4088_in1 a4088_in2 open a4088_out a4088_ff open
subblock: subb 0 1 2 3 4 5
.con a4036_out a4088_in0
.con a4068_out a4088_in1
.con a4084_out a4088_in2

.clb a4094 #LUT
pinlist:  a4094_in0 a4094_in1 a4094_in2 open a4094_out a4094_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4094_in0
.con a4356_ff a4094_in1
.con g599_ble_ff a4094_in2

.clb a4098_not #LUT
pinlist:  a4098_not_in0 a4098_not_in1 a4098_not_in2 open a4098_not_out a4098_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4024_out a4098_not_in0
.con a4068_out a4098_not_in1
.con a4094_out a4098_not_in2

.clb a4042 #LUT
pinlist:  a4042_in0 a4042_in1 a4042_in2 open a4042_out a4042_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4042_in0
.con a4310_ff a4042_in1
.con g567_ble_ff a4042_in2

.clb a4104 #LUT
pinlist:  a4104_in0 a4104_in1 a4104_in2 open a4104_out a4104_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4104_in0
.con g592_ble_ff a4104_in1
.con g602_ble_ff a4104_in2

.clb a4108_not #LUT
pinlist:  a4108_not_in0 a4108_not_in1 a4108_not_in2 open a4108_not_out a4108_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4042_out a4108_not_in0
.con a4068_out a4108_not_in1
.con a4104_out a4108_not_in2

.clb a4114 #LUT
pinlist:  a4114_in0 a4114_in1 a4114_in2 open a4114_out a4114_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff a4114_in0
.con a4290_ff a4114_in1
.con g606_ble_ff a4114_in2

.clb a4118_not #LUT
pinlist:  a4118_not_in0 a4118_not_in1 a4118_not_in2 open a4118_not_out a4118_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4030_out a4118_not_in0
.con a4068_out a4118_not_in1
.con a4114_out a4118_not_in2

.clb a4124_not #LUT
pinlist:  a4124_not_in0 a4124_not_in1 a4124_not_in2 a4124_not_in3 a4124_not_out a4124_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4054_out a4124_not_in0
.con a4068_out a4124_not_in1
.con a4342_ff a4124_not_in2
.con g609_ble_ff a4124_not_in3

.clb a4128_not #LUT
pinlist:  a4128_not_in0 a4128_not_in1 a4128_not_in2 a4128_not_in3 a4128_not_out a4128_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4012_out a4128_not_in0
.con a4068_out a4128_not_in1
.con a4342_ff a4128_not_in2
.con g611_ble_ff a4128_not_in3

.clb a4132 #LUT
pinlist:  a4132_in0 a4132_in1 a4132_in2 open a4132_out a4132_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4132_in0
.con a4342_ff a4132_in1
.con g595_ble_ff a4132_in2

.clb a4136 #LUT
pinlist:  a4136_in0 a4136_in1 a4136_in2 open a4136_out a4136_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4136_in0
.con a4342_ff a4136_in1
.con g599_ble_ff a4136_in2

.clb a4140 #LUT
pinlist:  a4140_in0 a4140_in1 a4140_in2 open a4140_out a4140_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4140_in0
.con a4342_ff a4140_in1
.con g606_ble_ff a4140_in2

.clb a4144_not #LUT
pinlist:  a4144_not_in0 a4144_not_in1 a4144_not_in2 a4144_not_in3 a4144_not_out a4144_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4048_out a4144_not_in0
.con a4068_out a4144_not_in1
.con a4342_ff a4144_not_in2
.con g616_ble_ff a4144_not_in3

.clb a4148 #LUT
pinlist:  a4148_in0 a4148_in1 a4148_in2 open a4148_out a4148_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4148_in0
.con a4342_ff a4148_in1
.con g581_ble_ff a4148_in2

.clb a4152 #LUT
pinlist:  a4152_in0 a4152_in1 a4152_in2 open a4152_out a4152_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4152_in0
.con a4342_ff a4152_in1
.con g573_ble_ff a4152_in2

.clb a4156 #LUT
pinlist:  a4156_in0 a4156_in1 a4156_in2 open a4156_out a4156_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4156_in0
.con a4342_ff a4156_in1
.con g576_ble_ff a4156_in2

.clb a4164 #LUT
pinlist:  a4164_in0 a4164_in1 a4164_in2 a4164_in3 a4164_out a4164_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4164_in0
.con a4342_ff a4164_in1
.con g567_ble_ff a4164_in2
.con g592_ble_ff a4164_in3

.clb a4172 #LUT
pinlist:  a4172_in0 a4172_in1 a4172_in2 a4172_in3 a4172_out a4172_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4172_in0
.con a4342_ff a4172_in1
.con g570_ble_ff a4172_in2
.con g606_ble_ff a4172_in3

.clb a4180 #LUT
pinlist:  a4180_in0 a4180_in1 a4180_in2 a4180_in3 a4180_out a4180_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4180_in0
.con a4342_ff a4180_in1
.con g585_ble_ff a4180_in2
.con g595_ble_ff a4180_in3

.clb a4188 #LUT
pinlist:  a4188_in0 a4188_in1 a4188_in2 a4188_in3 a4188_out a4188_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4188_in0
.con a4342_ff a4188_in1
.con g588_ble_ff a4188_in2
.con g599_ble_ff a4188_in3

.clb a4196 #LUT
pinlist:  a4196_in0 a4196_in1 a4196_in2 a4196_in3 a4196_out a4196_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4196_in0
.con g564_ble_ff a4196_in1
.con a4342_ff a4196_in2
.con g625_ble_ff a4196_in3

.clb a4204 #LUT
pinlist:  a4204_in0 a4204_in1 a4204_in2 a4204_in3 a4204_out a4204_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4204_in0
.con a4342_ff a4204_in1
.con g581_ble_ff a4204_in2
.con g616_ble_ff a4204_in3

.clb a4212 #LUT
pinlist:  a4212_in0 a4212_in1 a4212_in2 a4212_in3 a4212_out a4212_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4212_in0
.con a4342_ff a4212_in1
.con g573_ble_ff a4212_in2
.con g609_ble_ff a4212_in3

.clb a4220 #LUT
pinlist:  a4220_in0 a4220_in1 a4220_in2 a4220_in3 a4220_out a4220_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4220_in0
.con a4342_ff a4220_in1
.con g576_ble_ff a4220_in2
.con g611_ble_ff a4220_in3

.clb a4226_not #LUT
pinlist:  a4226_not_in0 a4226_not_in1 a4226_not_in2 a4226_not_in3 a4226_not_out a4226_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4226_not_in0
.con a4104_out a4226_not_in1
.con a4342_ff a4226_not_in2
.con g567_ble_ff a4226_not_in3

.clb a4232_not #LUT
pinlist:  a4232_not_in0 a4232_not_in1 a4232_not_in2 a4232_not_in3 a4232_not_out a4232_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4232_not_in0
.con a4114_out a4232_not_in1
.con a4342_ff a4232_not_in2
.con g570_ble_ff a4232_not_in3

.clb a4238_not #LUT
pinlist:  a4238_not_in0 a4238_not_in1 a4238_not_in2 a4238_not_in3 a4238_not_out a4238_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4238_not_in0
.con a4084_out a4238_not_in1
.con a4342_ff a4238_not_in2
.con g585_ble_ff a4238_not_in3

.clb a4244_not #LUT
pinlist:  a4244_not_in0 a4244_not_in1 a4244_not_in2 a4244_not_in3 a4244_not_out a4244_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_out a4244_not_in0
.con a4094_out a4244_not_in1
.con a4342_ff a4244_not_in2
.con g588_ble_ff a4244_not_in3

.clb a4248_not #LUT
pinlist:  a4248_not_in0 a4248_not_in1 a4248_not_in2 a4248_not_in3 a4248_not_out a4248_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4018_out a4248_not_in0
.con a4068_out a4248_not_in1
.con a4342_ff a4248_not_in2
.con g625_ble_ff a4248_not_in3

.clb a4254 #LUT
pinlist:  a4254_in0 a4254_in1 a4254_in2 a4254_in3 a4254_out a4254_ff open
subblock: subb 0 1 2 3 4 5
.con a4586_not_ff a4254_in0
.con a4594_not_ff a4254_in1
.con a4912_not_ff a4254_in2
.con a4924_not_ff a4254_in3

.clb a4260 #LUT
pinlist:  a4260_in0 a4260_in1 a4260_in2 a4260_in3 a4260_out a4260_ff open
subblock: subb 0 1 2 3 4 5
.con a4254_out a4260_in0
.con a4562_not_ff a4260_in1
.con a4570_not_ff a4260_in2
.con a4578_not_ff a4260_in3

.clb a4266 #LUT
pinlist:  a4266_in0 a4266_in1 a4266_in2 a4266_in3 a4266_out a4266_ff open
subblock: subb 0 1 2 3 4 5
.con a4260_out a4266_in0
.con a4980_not_ff a4266_in1
.con a4988_ff a4266_in2
.con a5036_not_ff a4266_in3

.clb a4306 #LUT
pinlist:  a4306_in0 a4306_in1 a4306_in2 a4306_in3 a4306_out a4306_ff open
subblock: subb 0 1 2 3 4 5
.con a4260_out a4306_in0
.con a4980_not_ff a4306_in1
.con a4988_ff a4306_in2
.con a5036_not_ff a4306_in3

.clb a4310 #LUT
pinlist:  a4310_in0 a4310_in1 a4310_in2 open a4310_out a4310_ff open
subblock: subb 0 1 2 3 4 5
.con a4260_out a4310_in0
.con a4980_not_ff a4310_in1
.con a4988_ff a4310_in2

.clb a4252 #LUT
pinlist:  a4252_in0 a4252_in1 a4252_in2 open a4252_out a4252_ff open
subblock: subb 0 1 2 3 4 5
.con a4594_not_ff a4252_in0
.con a4912_not_ff a4252_in1
.con a4924_not_ff a4252_in2

.clb a4280 #LUT
pinlist:  a4280_in0 a4280_in1 a4280_in2 a4280_in3 a4280_out a4280_ff open
subblock: subb 0 1 2 3 4 5
.con a4252_out a4280_in0
.con a4562_not_ff a4280_in1
.con a4578_not_ff a4280_in2
.con a4586_not_ff a4280_in3

.clb a4286 #LUT
pinlist:  a4286_in0 a4286_in1 a4286_in2 open a4286_out a4286_ff open
subblock: subb 0 1 2 3 4 5
.con a4594_not_ff a4286_in0
.con a4912_not_ff a4286_in1
.con a4924_not_ff a4286_in2

.clb a4314 #LUT
pinlist:  a4314_in0 a4314_in1 open open a4314_out a4314_ff open
subblock: subb 0 1 2 3 4 5
.con a4260_out a4314_in0
.con a4988_ff a4314_in1

.clb a4322 #LUT
pinlist:  a4322_in0 a4322_in1 a4322_in2 a4322_in3 a4322_out a4322_ff open
subblock: subb 0 1 2 3 4 5
.con a4562_not_ff a4322_in0
.con a4570_not_ff a4322_in1
.con a4928_ff a4322_in2
.con a4932_ff a4322_in3

.clb a4290 #LUT
pinlist:  a4290_in0 a4290_in1 open open a4290_out a4290_ff open
subblock: subb 0 1 2 3 4 5
.con a4912_not_ff a4290_in0
.con a4924_not_ff a4290_in1

.clb a4326 #LUT
pinlist:  a4326_in0 a4326_in1 a4326_in2 a4326_in3 a4326_out a4326_ff open
subblock: subb 0 1 2 3 4 5
.con a4290_out a4326_in0
.con a4936_ff a4326_in1
.con a4940_ff a4326_in2
.con a4944_ff a4326_in3

.clb a4328 #LUT
pinlist:  a4328_in0 a4328_in1 a4328_in2 a4328_in3 a4328_out a4328_ff open
subblock: subb 0 1 2 3 4 5
.con a4322_out a4328_in0
.con a4326_out a4328_in1
.con a4570_not_ff a4328_in2
.con a4578_not_ff a4328_in3

.clb a4334 #LUT
pinlist:  a4334_in0 a4334_in1 a4334_in2 a4334_in3 a4334_out a4334_ff open
subblock: subb 0 1 2 3 4 5
.con a4280_out a4334_in0
.con a4286_out a4334_in1
.con a4314_out a4334_in2
.con a4328_out a4334_in3

.clb a4338 #LUT
pinlist:  a4338_in0 a4338_in1 a4338_in2 open a4338_out a4338_ff open
subblock: subb 0 1 2 3 4 5
.con a4306_out a4338_in0
.con a4310_out a4338_in1
.con a4334_out a4338_in2

.clb a4342 #LUT
pinlist:  a4342_in0 a4342_in1 a4342_in2 a4342_in3 a4342_out a4342_ff open
subblock: subb 0 1 2 3 4 5
.con a4266_out a4342_in0
.con a4338_out a4342_in1
.con a5028_ff a4342_in2
.con a5040_not_ff a4342_in3

.clb a4346 #LUT
pinlist:  a4346_in0 a4346_in1 a4346_in2 a4346_in3 a4346_out a4346_ff open
subblock: subb 0 1 2 3 4 5
.con a4254_out a4346_in0
.con a4562_not_ff a4346_in1
.con a4570_not_ff a4346_in2
.con a4578_not_ff a4346_in3

.clb a4350 #LUT
pinlist:  a4350_in0 a4350_in1 a4350_in2 open a4350_out a4350_ff open
subblock: subb 0 1 2 3 4 5
.con a4252_out a4350_in0
.con a4578_not_ff a4350_in1
.con a4586_not_ff a4350_in2

.clb a4354 #LUT
pinlist:  a4354_in0 a4354_in1 a4354_in2 a4354_in3 a4354_out a4354_ff open
subblock: subb 0 1 2 3 4 5
.con a4252_out a4354_in0
.con a4570_not_ff a4354_in1
.con a4578_not_ff a4354_in2
.con a4586_not_ff a4354_in3

.clb a4272_not #LUT
pinlist:  a4272_not_in0 a4272_not_in1 open open a4272_not_out a4272_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4266_out a4272_not_in0
.con a5028_ff a4272_not_in1

.clb a4302_not #LUT
pinlist:  a4302_not_in0 a4302_not_in1 a4302_not_in2 open a4302_not_out a4302_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4266_out a4302_not_in0
.con a5028_ff a4302_not_in1
.con a5040_not_ff a4302_not_in2

.clb a4356 #LUT
pinlist:  a4356_in0 a4356_in1 a4356_in2 a4356_in3 a4356_out a4356_ff open
subblock: subb 0 1 2 3 4 5
.con a4586_not_ff a4356_in0
.con a4594_not_ff a4356_in1
.con a4912_not_ff a4356_in2
.con a4924_not_ff a4356_in3

.clb g695_not #LUT
pinlist:  g695_not_in0 open open open g695_not_out g695_not_ff open
subblock: subb 0 1 2 3 4 5
.con g695_ble_ff g695_not_in0

.clb a4362 #LUT
pinlist:  a4362_in0 a4362_in1 open open a4362_out a4362_ff open
subblock: subb 0 1 2 3 4 5
.con g695_ble_ff a4362_in0
.con g696_ble_ff a4362_in1

.clb a4368 #LUT
pinlist:  a4368_in0 a4368_in1 a4368_in2 open a4368_out a4368_ff open
subblock: subb 0 1 2 3 4 5
.con g695_ble_ff a4368_in0
.con g696_ble_ff a4368_in1
.con g698_ble_ff a4368_in2

.clb a4374_not #LUT
pinlist:  a4374_not_in0 a4374_not_in1 a4374_not_in2 a4374_not_in3 a4374_not_out a4374_not_ff open
subblock: subb 0 1 2 3 4 5
.con g695_ble_ff a4374_not_in0
.con g696_ble_ff a4374_not_in1
.con g698_ble_ff a4374_not_in2
.con g700_ble_ff a4374_not_in3

.clb a4366 #LUT
pinlist:  a4366_in0 a4366_in1 a4366_in2 open a4366_out a4366_ff open
subblock: subb 0 1 2 3 4 5
.con g695_ble_ff a4366_in0
.con g696_ble_ff a4366_in1
.con g698_ble_ff a4366_in2

.clb a4382_not #LUT
pinlist:  a4382_not_in0 a4382_not_in1 a4382_not_in2 open a4382_not_out a4382_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4366_out a4382_not_in0
.con g700_ble_ff a4382_not_in1
.con g702_ble_ff a4382_not_in2

.clb a4390 #LUT
pinlist:  a4390_in0 a4390_in1 a4390_in2 a4390_in3 a4390_out a4390_ff open
subblock: subb 0 1 2 3 4 5
.con a4366_out a4390_in0
.con g700_ble_ff a4390_in1
.con g702_ble_ff a4390_in2
.con g705_ble_ff a4390_in3

.clb a4386 #LUT
pinlist:  a4386_in0 a4386_in1 a4386_in2 a4386_in3 a4386_out a4386_ff open
subblock: subb 0 1 2 3 4 5
.con a4366_out a4386_in0
.con g700_ble_ff a4386_in1
.con g702_ble_ff a4386_in2
.con g705_ble_ff a4386_in3

.clb a4436 #LUT
pinlist:  a4436_in0 a4436_in1 a4436_in2 a4436_in3 a4436_out a4436_ff open
subblock: subb 0 1 2 3 4 5
.con a5224_not_ff a4436_in0
.con a5244_ff a4436_in1
.con a5264_ff a4436_in2
.con a5284_ff a4436_in3

.clb a4438 #LUT
pinlist:  a4438_in0 a4438_in1 a4438_in2 a4438_in3 a4438_out a4438_ff open
subblock: subb 0 1 2 3 4 5
.con a5120_not_ff a4438_in0
.con a5146_not_ff a4438_in1
.con a5172_not_ff a4438_in2
.con a5198_not_ff a4438_in3

.clb a4428 #LUT
pinlist:  a4428_in0 a4428_in1 a4428_in2 a4428_in3 a4428_out a4428_ff open
subblock: subb 0 1 2 3 4 5
.con a5412_not_ff a4428_in0
.con a5430_not_ff a4428_in1
.con a5448_not_ff a4428_in2
.con a5466_not_ff a4428_in3

.clb a4430 #LUT
pinlist:  a4430_in0 a4430_in1 a4430_in2 a4430_in3 a4430_out a4430_ff open
subblock: subb 0 1 2 3 4 5
.con a5346_not_ff a4430_in0
.con a5358_not_ff a4430_in1
.con a5376_not_ff a4430_in2
.con a5394_not_ff a4430_in3

.clb a4432 #LUT
pinlist:  a4432_in0 a4432_in1 a4432_in2 a4432_in3 a4432_out a4432_ff open
subblock: subb 0 1 2 3 4 5
.con a5324_ff a4432_in0
.con a5328_ff a4432_in1
.con a5330_ff a4432_in2
.con a5332_ff a4432_in3

.clb a4434 #LUT
pinlist:  a4434_in0 a4434_in1 a4434_in2 a4434_in3 a4434_out a4434_ff open
subblock: subb 0 1 2 3 4 5
.con a5292_ff a4434_in0
.con a5300_ff a4434_in1
.con a5308_ff a4434_in2
.con a5316_ff a4434_in3

.clb a4446 #LUT
pinlist:  a4446_in0 a4446_in1 a4446_in2 a4446_in3 a4446_out a4446_ff open
subblock: subb 0 1 2 3 4 5
.con a4428_out a4446_in0
.con a4430_out a4446_in1
.con a4432_out a4446_in2
.con a4434_out a4446_in3

.clb a4448_not #LUT
pinlist:  a4448_not_in0 a4448_not_in1 a4448_not_in2 open a4448_not_out a4448_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4436_out a4448_not_in0
.con a4438_out a4448_not_in1
.con a4446_out a4448_not_in2

.clb a4454 #LUT
pinlist:  a4454_in0 a4454_in1 a4454_in2 a4454_in3 a4454_out a4454_ff open
subblock: subb 0 1 2 3 4 5
.con a4448_not_out a4454_in0
.con g712_ble_ff a4454_in1
.con a5478_not_ff a4454_in2
.con a5490_not_ff a4454_in3

.clb a4456 #LUT
pinlist:  a4456_in0 a4456_in1 a4456_in2 a4456_in3 a4456_out a4456_ff open
subblock: subb 0 1 2 3 4 5
.con a4454_out a4456_in0
.con g712_ble_ff a4456_in1
.con a5498_not_ff a4456_in2
.con g749_ble_ff a4456_in3

.clb a4468 #LUT
pinlist:  a4468_in0 a4468_in1 a4468_in2 a4468_in3 a4468_out a4468_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4468_in0
.con a5498_not_ff a4468_in1
.con g749_ble_ff a4468_in2
.con a5504_not_ff a4468_in3

.clb a4480 #LUT
pinlist:  a4480_in0 a4480_in1 a4480_in2 open a4480_out a4480_ff open
subblock: subb 0 1 2 3 4 5
.con a4456_out a4480_in0
.con a4468_out a4480_in1
.con g751_ble_ff a4480_in2

.clb a4488 #LUT
pinlist:  a4488_in0 a4488_in1 a4488_in2 open a4488_out a4488_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4488_in0
.con g762_ble_ff a4488_in1
.con a5510_ff a4488_in2

.clb a4502 #LUT
pinlist:  a4502_in0 a4502_in1 a4502_in2 a4502_in3 a4502_out a4502_ff open
subblock: subb 0 1 2 3 4 5
.con a4488_out a4502_in0
.con g712_ble_ff a4502_in1
.con g761_ble_ff a4502_in2
.con a5512_ff a4502_in3

.clb a4516 #LUT
pinlist:  a4516_in0 a4516_in1 a4516_in2 a4516_in3 a4516_out a4516_ff open
subblock: subb 0 1 2 3 4 5
.con a4502_out a4516_in0
.con g712_ble_ff a4516_in1
.con g760_ble_ff a4516_in2
.con a5514_ff a4516_in3

.clb a4530 #LUT
pinlist:  a4530_in0 a4530_in1 a4530_in2 a4530_in3 a4530_out a4530_ff open
subblock: subb 0 1 2 3 4 5
.con a4516_out a4530_in0
.con g712_ble_ff a4530_in1
.con g759_ble_ff a4530_in2
.con a5516_ff a4530_in3

.clb a4544 #LUT
pinlist:  a4544_in0 a4544_in1 a4544_in2 a4544_in3 a4544_out a4544_ff open
subblock: subb 0 1 2 3 4 5
.con a4530_out a4544_in0
.con g712_ble_ff a4544_in1
.con g758_ble_ff a4544_in2
.con a5518_ff a4544_in3

.clb a4562_not #LUT
pinlist:  a4562_not_in0 a4562_not_in1 a4562_not_in2 a4562_not_in3 a4562_not_out a4562_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4544_out a4562_not_in0
.con g712_ble_ff a4562_not_in1
.con a5508_ff a4562_not_in2
.con g757_ble_ff a4562_not_in3

.clb a4570_not #LUT
pinlist:  a4570_not_in0 a4570_not_in1 a4570_not_in2 a4570_not_in3 a4570_not_out a4570_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4530_out a4570_not_in0
.con g712_ble_ff a4570_not_in1
.con g758_ble_ff a4570_not_in2
.con a5518_ff a4570_not_in3

.clb a4578_not #LUT
pinlist:  a4578_not_in0 a4578_not_in1 a4578_not_in2 a4578_not_in3 a4578_not_out a4578_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4516_out a4578_not_in0
.con g712_ble_ff a4578_not_in1
.con g759_ble_ff a4578_not_in2
.con a5516_ff a4578_not_in3

.clb a4586_not #LUT
pinlist:  a4586_not_in0 a4586_not_in1 a4586_not_in2 a4586_not_in3 a4586_not_out a4586_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4502_out a4586_not_in0
.con g712_ble_ff a4586_not_in1
.con g760_ble_ff a4586_not_in2
.con a5514_ff a4586_not_in3

.clb a4594_not #LUT
pinlist:  a4594_not_in0 a4594_not_in1 a4594_not_in2 a4594_not_in3 a4594_not_out a4594_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4488_out a4594_not_in0
.con g712_ble_ff a4594_not_in1
.con g761_ble_ff a4594_not_in2
.con a5512_ff a4594_not_in3

.clb a4600 #LUT
pinlist:  a4600_in0 a4600_in1 open open a4600_out a4600_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4600_in0
.con a5524_not_ff a4600_in1

.clb a4398 #LUT
pinlist:  a4398_in0 a4398_in1 a4398_in2 open a4398_out a4398_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4398_in0
.con a5498_not_ff a4398_in1
.con g749_ble_ff a4398_in2

.clb a4610 #LUT
pinlist:  a4610_in0 a4610_in1 a4610_in2 a4610_in3 a4610_out a4610_ff open
subblock: subb 0 1 2 3 4 5
.con a4398_out a4610_in0
.con g712_ble_ff a4610_in1
.con g751_ble_ff a4610_in2
.con a5504_not_ff a4610_in3

.clb a4616 #LUT
pinlist:  a4616_in0 a4616_in1 a4616_in2 open a4616_out a4616_ff open
subblock: subb 0 1 2 3 4 5
.con a4600_out a4616_in0
.con a4610_out a4616_in1
.con g779_ble_ff a4616_in2

.clb a4618 #LUT
pinlist:  a4618_in0 a4618_in1 a4618_in2 a4618_in3 a4618_out a4618_ff open
subblock: subb 0 1 2 3 4 5
.con a4456_out a4618_in0
.con a4468_out a4618_in1
.con a4616_out a4618_in2
.con g751_ble_ff a4618_in3

.clb a4628 #LUT
pinlist:  a4628_in0 a4628_in1 a4628_in2 a4628_in3 a4628_out a4628_ff open
subblock: subb 0 1 2 3 4 5
.con a4600_out a4628_in0
.con a4610_out a4628_in1
.con g779_ble_ff a4628_in2
.con g782_ble_ff a4628_in3

.clb a4642 #LUT
pinlist:  a4642_in0 a4642_in1 a4642_in2 a4642_in3 a4642_out a4642_ff open
subblock: subb 0 1 2 3 4 5
.con a4618_out a4642_in0
.con a4628_out a4642_in1
.con g712_ble_ff a4642_in2
.con a5530_not_ff a4642_in3

.clb a4622 #LUT
pinlist:  a4622_in0 a4622_in1 a4622_in2 open a4622_out a4622_ff open
subblock: subb 0 1 2 3 4 5
.con a4600_out a4622_in0
.con a4610_out a4622_in1
.con g779_ble_ff a4622_in2

.clb a4646 #LUT
pinlist:  a4646_in0 a4646_in1 a4646_in2 a4646_in3 a4646_out a4646_ff open
subblock: subb 0 1 2 3 4 5
.con a4622_out a4646_in0
.con g712_ble_ff a4646_in1
.con g782_ble_ff a4646_in2
.con a5530_not_ff a4646_in3

.clb a4664 #LUT
pinlist:  a4664_in0 a4664_in1 a4664_in2 a4664_in3 a4664_out a4664_ff open
subblock: subb 0 1 2 3 4 5
.con a4646_out a4664_in0
.con g712_ble_ff a4664_in1
.con g785_ble_ff a4664_in2
.con a5540_ff a4664_in3

.clb a4680 #LUT
pinlist:  a4680_in0 a4680_in1 a4680_in2 a4680_in3 a4680_out a4680_ff open
subblock: subb 0 1 2 3 4 5
.con a4646_out a4680_in0
.con g712_ble_ff a4680_in1
.con g785_ble_ff a4680_in2
.con a5540_ff a4680_in3

.clb a4698 #LUT
pinlist:  a4698_in0 a4698_in1 a4698_in2 a4698_in3 a4698_out a4698_ff open
subblock: subb 0 1 2 3 4 5
.con a4680_out a4698_in0
.con g712_ble_ff a4698_in1
.con g788_ble_ff a4698_in2
.con a5548_ff a4698_in3

.clb a4700 #LUT
pinlist:  a4700_in0 a4700_in1 a4700_in2 open a4700_out a4700_ff open
subblock: subb 0 1 2 3 4 5
.con a4642_out a4700_in0
.con a4664_out a4700_in1
.con a4698_out a4700_in2

.clb a4704 #LUT
pinlist:  a4704_in0 a4704_in1 a4704_in2 a4704_in3 a4704_out a4704_ff open
subblock: subb 0 1 2 3 4 5
.con a4680_out a4704_in0
.con g712_ble_ff a4704_in1
.con g788_ble_ff a4704_in2
.con a5548_ff a4704_in3

.clb a4710 #LUT
pinlist:  a4710_in0 a4710_in1 open open a4710_out a4710_ff open
subblock: subb 0 1 2 3 4 5
.con a4704_out a4710_in0
.con g791_ble_ff a4710_in1

.clb a4724 #LUT
pinlist:  a4724_in0 a4724_in1 a4724_in2 a4724_in3 a4724_out a4724_ff open
subblock: subb 0 1 2 3 4 5
.con a4700_out a4724_in0
.con a4710_out a4724_in1
.con g712_ble_ff a4724_in2
.con a5556_ff a4724_in3

.clb a4728 #LUT
pinlist:  a4728_in0 a4728_in1 a4728_in2 a4728_in3 a4728_out a4728_ff open
subblock: subb 0 1 2 3 4 5
.con a4704_out a4728_in0
.con g712_ble_ff a4728_in1
.con g791_ble_ff a4728_in2
.con a5556_ff a4728_in3

.clb a4734 #LUT
pinlist:  a4734_in0 a4734_in1 open open a4734_out a4734_ff open
subblock: subb 0 1 2 3 4 5
.con a4728_out a4734_in0
.con g794_ble_ff a4734_in1

.clb a4748 #LUT
pinlist:  a4748_in0 a4748_in1 a4748_in2 a4748_in3 a4748_out a4748_ff open
subblock: subb 0 1 2 3 4 5
.con a4724_out a4748_in0
.con a4734_out a4748_in1
.con g712_ble_ff a4748_in2
.con a5564_not_ff a4748_in3

.clb a4760 #LUT
pinlist:  a4760_in0 a4760_in1 a4760_in2 open a4760_out a4760_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4760_in0
.con g797_ble_ff a4760_in1
.con a5566_ff a4760_in2

.clb a4764 #LUT
pinlist:  a4764_in0 a4764_in1 a4764_in2 a4764_in3 a4764_out a4764_ff open
subblock: subb 0 1 2 3 4 5
.con a4728_out a4764_in0
.con g712_ble_ff a4764_in1
.con g794_ble_ff a4764_in2
.con a5564_not_ff a4764_in3

.clb a4772 #LUT
pinlist:  a4772_in0 a4772_in1 a4772_in2 open a4772_out a4772_ff open
subblock: subb 0 1 2 3 4 5
.con a4748_out a4772_in0
.con a4760_out a4772_in1
.con a4764_out a4772_in2

.clb a4776 #LUT
pinlist:  a4776_in0 a4776_in1 a4776_in2 a4776_in3 a4776_out a4776_ff open
subblock: subb 0 1 2 3 4 5
.con a4764_out a4776_in0
.con g712_ble_ff a4776_in1
.con g797_ble_ff a4776_in2
.con a5566_ff a4776_in3

.clb a4782 #LUT
pinlist:  a4782_in0 a4782_in1 open open a4782_out a4782_ff open
subblock: subb 0 1 2 3 4 5
.con a4776_out a4782_in0
.con g800_ble_ff a4782_in1

.clb a4796 #LUT
pinlist:  a4796_in0 a4796_in1 a4796_in2 a4796_in3 a4796_out a4796_ff open
subblock: subb 0 1 2 3 4 5
.con a4772_out a4796_in0
.con a4782_out a4796_in1
.con g712_ble_ff a4796_in2
.con a5568_ff a4796_in3

.clb a4800 #LUT
pinlist:  a4800_in0 a4800_in1 a4800_in2 a4800_in3 a4800_out a4800_ff open
subblock: subb 0 1 2 3 4 5
.con a4776_out a4800_in0
.con g712_ble_ff a4800_in1
.con g800_ble_ff a4800_in2
.con a5568_ff a4800_in3

.clb a4818 #LUT
pinlist:  a4818_in0 a4818_in1 a4818_in2 a4818_in3 a4818_out a4818_ff open
subblock: subb 0 1 2 3 4 5
.con a4800_out a4818_in0
.con g712_ble_ff a4818_in1
.con g803_ble_ff a4818_in2
.con a5570_ff a4818_in3

.clb a4820 #LUT
pinlist:  a4820_in0 a4820_in1 open open a4820_out a4820_ff open
subblock: subb 0 1 2 3 4 5
.con a4796_out a4820_in0
.con a4818_out a4820_in1

.clb a4824 #LUT
pinlist:  a4824_in0 a4824_in1 a4824_in2 a4824_in3 a4824_out a4824_ff open
subblock: subb 0 1 2 3 4 5
.con a4800_out a4824_in0
.con g712_ble_ff a4824_in1
.con g803_ble_ff a4824_in2
.con a5570_ff a4824_in3

.clb a4830 #LUT
pinlist:  a4830_in0 a4830_in1 open open a4830_out a4830_ff open
subblock: subb 0 1 2 3 4 5
.con a4824_out a4830_in0
.con g806_ble_ff a4830_in1

.clb a4844 #LUT
pinlist:  a4844_in0 a4844_in1 a4844_in2 a4844_in3 a4844_out a4844_ff open
subblock: subb 0 1 2 3 4 5
.con a4820_out a4844_in0
.con a4830_out a4844_in1
.con g712_ble_ff a4844_in2
.con a5572_ff a4844_in3

.clb a4848 #LUT
pinlist:  a4848_in0 a4848_in1 a4848_in2 a4848_in3 a4848_out a4848_ff open
subblock: subb 0 1 2 3 4 5
.con a4824_out a4848_in0
.con g712_ble_ff a4848_in1
.con g806_ble_ff a4848_in2
.con a5572_ff a4848_in3

.clb a4860 #LUT
pinlist:  a4860_in0 a4860_in1 a4860_in2 open a4860_out a4860_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4860_in0
.con g809_ble_ff a4860_in1
.con a5574_ff a4860_in2

.clb a4868 #LUT
pinlist:  a4868_in0 a4868_in1 a4868_in2 open a4868_out a4868_ff open
subblock: subb 0 1 2 3 4 5
.con a4844_out a4868_in0
.con a4848_out a4868_in1
.con a4860_out a4868_in2

.clb a4882 #LUT
pinlist:  a4882_in0 a4882_in1 a4882_in2 a4882_in3 a4882_out a4882_ff open
subblock: subb 0 1 2 3 4 5
.con a4848_out a4882_in0
.con g712_ble_ff a4882_in1
.con g809_ble_ff a4882_in2
.con a5574_ff a4882_in3

.clb a4894 #LUT
pinlist:  a4894_in0 a4894_in1 open open a4894_out a4894_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4894_in0
.con a5576_ff a4894_in1

.clb a4912_not #LUT
pinlist:  a4912_not_in0 a4912_not_in1 a4912_not_in2 a4912_not_in3 a4912_not_out a4912_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4868_out a4912_not_in0
.con a4882_out a4912_not_in1
.con a4894_out a4912_not_in2
.con g812_ble_ff a4912_not_in3

.clb a4924_not #LUT
pinlist:  a4924_not_in0 a4924_not_in1 a4924_not_in2 open a4924_not_out a4924_not_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff a4924_not_in0
.con g762_ble_ff a4924_not_in1
.con a5510_ff a4924_not_in2

.clb a4928 #LUT
pinlist:  a4928_in0 a4928_in1 open open a4928_out a4928_ff open
subblock: subb 0 1 2 3 4 5
.con a4796_out a4928_in0
.con a4818_out a4928_in1

.clb a4932 #LUT
pinlist:  a4932_in0 a4932_in1 a4932_in2 a4932_in3 a4932_out a4932_ff open
subblock: subb 0 1 2 3 4 5
.con a4772_out a4932_in0
.con a4782_out a4932_in1
.con g712_ble_ff a4932_in2
.con a5568_ff a4932_in3

.clb a4936 #LUT
pinlist:  a4936_in0 a4936_in1 a4936_in2 a4936_in3 a4936_out a4936_ff open
subblock: subb 0 1 2 3 4 5
.con a4868_out a4936_in0
.con a4882_out a4936_in1
.con a4894_out a4936_in2
.con g812_ble_ff a4936_in3

.clb a4940 #LUT
pinlist:  a4940_in0 a4940_in1 a4940_in2 a4940_in3 a4940_out a4940_ff open
subblock: subb 0 1 2 3 4 5
.con a4820_out a4940_in0
.con a4830_out a4940_in1
.con g712_ble_ff a4940_in2
.con a5572_ff a4940_in3

.clb a4944 #LUT
pinlist:  a4944_in0 a4944_in1 a4944_in2 open a4944_out a4944_ff open
subblock: subb 0 1 2 3 4 5
.con a4844_out a4944_in0
.con a4848_out a4944_in1
.con a4860_out a4944_in2

.clb a4948 #LUT
pinlist:  a4948_in0 a4948_in1 a4948_in2 a4948_in3 a4948_out a4948_ff open
subblock: subb 0 1 2 3 4 5
.con a4544_out a4948_in0
.con g712_ble_ff a4948_in1
.con a5508_ff a4948_in2
.con g757_ble_ff a4948_in3

.clb a4962 #LUT
pinlist:  a4962_in0 a4962_in1 a4962_in2 a4962_in3 a4962_out a4962_ff open
subblock: subb 0 1 2 3 4 5
.con a4948_out a4962_in0
.con g712_ble_ff a4962_in1
.con g841_ble_ff a4962_in2
.con a5578_ff a4962_in3

.clb a4980_not #LUT
pinlist:  a4980_not_in0 a4980_not_in1 a4980_not_in2 a4980_not_in3 a4980_not_out a4980_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4962_out a4980_not_in0
.con g712_ble_ff a4980_not_in1
.con a5580_ff a4980_not_in2
.con g846_ble_ff a4980_not_in3

.clb a4988 #LUT
pinlist:  a4988_in0 a4988_in1 a4988_in2 a4988_in3 a4988_out a4988_ff open
subblock: subb 0 1 2 3 4 5
.con a4948_out a4988_in0
.con g712_ble_ff a4988_in1
.con g841_ble_ff a4988_in2
.con a5578_ff a4988_in3

.clb a5002 #LUT
pinlist:  a5002_in0 a5002_in1 a5002_in2 a5002_in3 a5002_out a5002_ff open
subblock: subb 0 1 2 3 4 5
.con a4962_out a5002_in0
.con g712_ble_ff a5002_in1
.con a5580_ff a5002_in2
.con g846_ble_ff a5002_in3

.clb a5016 #LUT
pinlist:  a5016_in0 a5016_in1 a5016_in2 a5016_in3 a5016_out a5016_ff open
subblock: subb 0 1 2 3 4 5
.con a5002_out a5016_in0
.con g712_ble_ff a5016_in1
.con g849_ble_ff a5016_in2
.con a5582_ff a5016_in3

.clb a5028 #LUT
pinlist:  a5028_in0 a5028_in1 a5028_in2 open a5028_out a5028_ff open
subblock: subb 0 1 2 3 4 5
.con a5016_out a5028_in0
.con g712_ble_ff a5028_in1
.con a5584_ff a5028_in2

.clb a5036_not #LUT
pinlist:  a5036_not_in0 a5036_not_in1 a5036_not_in2 a5036_not_in3 a5036_not_out a5036_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5002_out a5036_not_in0
.con g712_ble_ff a5036_not_in1
.con g849_ble_ff a5036_not_in2
.con a5582_ff a5036_not_in3

.clb a5040_not #LUT
pinlist:  a5040_not_in0 a5040_not_in1 a5040_not_in2 open a5040_not_out a5040_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5016_out a5040_not_in0
.con g712_ble_ff a5040_not_in1
.con a5584_ff a5040_not_in2

.clb a5044 #LUT
pinlist:  a5044_in0 a5044_in1 a5044_in2 open a5044_out a5044_ff open
subblock: subb 0 1 2 3 4 5
.con a4642_out a5044_in0
.con a4664_out a5044_in1
.con a4698_out a5044_in2

.clb a5048 #LUT
pinlist:  a5048_in0 a5048_in1 a5048_in2 a5048_in3 a5048_out a5048_ff open
subblock: subb 0 1 2 3 4 5
.con a4700_out a5048_in0
.con a4710_out a5048_in1
.con g712_ble_ff a5048_in2
.con a5556_ff a5048_in3

.clb a5052 #LUT
pinlist:  a5052_in0 a5052_in1 a5052_in2 a5052_in3 a5052_out a5052_ff open
subblock: subb 0 1 2 3 4 5
.con a4618_out a5052_in0
.con a4628_out a5052_in1
.con g712_ble_ff a5052_in2
.con a5530_not_ff a5052_in3

.clb a5056 #LUT
pinlist:  a5056_in0 a5056_in1 open open a5056_out a5056_ff open
subblock: subb 0 1 2 3 4 5
.con a4642_out a5056_in0
.con a4664_out a5056_in1

.clb a5060 #LUT
pinlist:  a5060_in0 a5060_in1 a5060_in2 a5060_in3 a5060_out a5060_ff open
subblock: subb 0 1 2 3 4 5
.con a4456_out a5060_in0
.con a4468_out a5060_in1
.con a4616_out a5060_in2
.con g751_ble_ff a5060_in3

.clb a5064 #LUT
pinlist:  a5064_in0 a5064_in1 a5064_in2 a5064_in3 a5064_out a5064_ff open
subblock: subb 0 1 2 3 4 5
.con a4724_out a5064_in0
.con a4734_out a5064_in1
.con g712_ble_ff a5064_in2
.con a5564_not_ff a5064_in3

.clb a5068 #LUT
pinlist:  a5068_in0 a5068_in1 a5068_in2 open a5068_out a5068_ff open
subblock: subb 0 1 2 3 4 5
.con a4748_out a5068_in0
.con a4760_out a5068_in1
.con a4764_out a5068_in2

.clb a5076 #LUT
pinlist:  a5076_in0 a5076_in1 a5076_in2 a5076_in3 a5076_out a5076_ff open
subblock: subb 0 1 2 3 4 5
.con a4448_not_out a5076_in0
.con g712_ble_ff a5076_in1
.con a5478_not_ff a5076_in2
.con a5490_not_ff a5076_in3

.clb a5080 #LUT
pinlist:  a5080_in0 a5080_in1 a5080_in2 a5080_in3 a5080_out a5080_ff open
subblock: subb 0 1 2 3 4 5
.con a4454_out a5080_in0
.con g712_ble_ff a5080_in1
.con a5498_not_ff a5080_in2
.con g749_ble_ff a5080_in3

.clb a5088_not #LUT
pinlist:  a5088_not_in0 a5088_not_in1 a5088_not_in2 open a5088_not_out a5088_not_ff open
subblock: subb 0 1 2 3 4 5
.con a4448_not_out a5088_not_in0
.con g712_ble_ff a5088_not_in1
.con a5490_not_ff a5088_not_in2

.clb a5096 #LUT
pinlist:  a5096_in0 a5096_in1 a5096_in2 open a5096_out a5096_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5096_in0
.con a5706_ff a5096_in1
.con a5712_ff a5096_in2

.clb a5104 #LUT
pinlist:  a5104_in0 a5104_in1 a5104_in2 open a5104_out a5104_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5104_in0
.con a5664_ff a5104_in1
.con a5684_ff a5104_in2

.clb a5112 #LUT
pinlist:  a5112_in0 a5112_in1 a5112_in2 open a5112_out a5112_ff open
subblock: subb 0 1 2 3 4 5
.con a5622_ff a5112_in0
.con a5642_ff a5112_in1
.con a5644_ff a5112_in2

.clb a5116 #LUT
pinlist:  a5116_in0 a5116_in1 a5116_in2 open a5116_out a5116_ff open
subblock: subb 0 1 2 3 4 5
.con a5104_out a5116_in0
.con a5112_out a5116_in1
.con a5686_not_ff a5116_in2

.clb a5120_not #LUT
pinlist:  a5120_not_in0 a5120_not_in1 a5120_not_in2 a5120_not_in3 a5120_not_out a5120_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5096_out a5120_not_in0
.con a5116_out a5120_not_in1
.con a5686_not_ff a5120_not_in2
.con a5716_not_ff a5120_not_in3

.clb a5122 #LUT
pinlist:  a5122_in0 a5122_in1 open open a5122_out a5122_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5122_in0
.con a5816_ff a5122_in1

.clb a5130 #LUT
pinlist:  a5130_in0 a5130_in1 a5130_in2 open a5130_out a5130_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5130_in0
.con a5776_ff a5130_in1
.con a5796_ff a5130_in2

.clb a5138 #LUT
pinlist:  a5138_in0 a5138_in1 a5138_in2 open a5138_out a5138_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5138_in0
.con a5736_ff a5138_in1
.con a5756_ff a5138_in2

.clb a5142 #LUT
pinlist:  a5142_in0 a5142_in1 a5142_in2 open a5142_out a5142_ff open
subblock: subb 0 1 2 3 4 5
.con a5130_out a5142_in0
.con a5138_out a5142_in1
.con a5686_not_ff a5142_in2

.clb a5146_not #LUT
pinlist:  a5146_not_in0 a5146_not_in1 a5146_not_in2 a5146_not_in3 a5146_not_out a5146_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5122_out a5146_not_in0
.con a5142_out a5146_not_in1
.con a5686_not_ff a5146_not_in2
.con a5716_not_ff a5146_not_in3

.clb a5148 #LUT
pinlist:  a5148_in0 a5148_in1 open open a5148_out a5148_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5148_in0
.con a5856_ff a5148_in1

.clb a5156 #LUT
pinlist:  a5156_in0 a5156_in1 a5156_in2 open a5156_out a5156_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5156_in0
.con a5840_ff a5156_in1
.con a5848_ff a5156_in2

.clb a5164 #LUT
pinlist:  a5164_in0 a5164_in1 a5164_in2 open a5164_out a5164_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5164_in0
.con a5824_ff a5164_in1
.con a5832_ff a5164_in2

.clb a5168 #LUT
pinlist:  a5168_in0 a5168_in1 a5168_in2 open a5168_out a5168_ff open
subblock: subb 0 1 2 3 4 5
.con a5156_out a5168_in0
.con a5164_out a5168_in1
.con a5686_not_ff a5168_in2

.clb a5172_not #LUT
pinlist:  a5172_not_in0 a5172_not_in1 a5172_not_in2 a5172_not_in3 a5172_not_out a5172_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5148_out a5172_not_in0
.con a5168_out a5172_not_in1
.con a5686_not_ff a5172_not_in2
.con a5716_not_ff a5172_not_in3

.clb a5176 #LUT
pinlist:  a5176_in0 a5176_in1 a5176_in2 a5176_in3 a5176_out a5176_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5176_in0
.con a5686_not_ff a5176_in1
.con a5716_not_ff a5176_in2
.con a5890_ff a5176_in3

.clb a5182 #LUT
pinlist:  a5182_in0 a5182_in1 a5182_in2 open a5182_out a5182_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5182_in0
.con a5880_ff a5182_in1
.con a5888_ff a5182_in2

.clb a5190 #LUT
pinlist:  a5190_in0 a5190_in1 a5190_in2 open a5190_out a5190_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5190_in0
.con a5864_ff a5190_in1
.con a5872_ff a5190_in2

.clb a5194 #LUT
pinlist:  a5194_in0 a5194_in1 a5194_in2 open a5194_out a5194_ff open
subblock: subb 0 1 2 3 4 5
.con a5182_out a5194_in0
.con a5190_out a5194_in1
.con a5686_not_ff a5194_in2

.clb a5198_not #LUT
pinlist:  a5198_not_in0 a5198_not_in1 a5198_not_in2 open a5198_not_out a5198_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5176_out a5198_not_in0
.con a5194_out a5198_not_in1
.con a5716_not_ff a5198_not_in2

.clb a5200 #LUT
pinlist:  a5200_in0 a5200_in1 open open a5200_out a5200_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5200_in0
.con a5712_ff a5200_in1

.clb a5208 #LUT
pinlist:  a5208_in0 a5208_in1 a5208_in2 open a5208_out a5208_ff open
subblock: subb 0 1 2 3 4 5
.con a5622_ff a5208_in0
.con a5644_ff a5208_in1
.con a5684_ff a5208_in2

.clb a5216 #LUT
pinlist:  a5216_in0 a5216_in1 a5216_in2 open a5216_out a5216_ff open
subblock: subb 0 1 2 3 4 5
.con a5642_ff a5216_in0
.con a5644_ff a5216_in1
.con a5706_ff a5216_in2

.clb a5220 #LUT
pinlist:  a5220_in0 a5220_in1 a5220_in2 open a5220_out a5220_ff open
subblock: subb 0 1 2 3 4 5
.con a5208_out a5220_in0
.con a5216_out a5220_in1
.con a5686_not_ff a5220_in2

.clb a5224_not #LUT
pinlist:  a5224_not_in0 a5224_not_in1 a5224_not_in2 a5224_not_in3 a5224_not_out a5224_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5200_out a5224_not_in0
.con a5220_out a5224_not_in1
.con a5686_not_ff a5224_not_in2
.con a5716_not_ff a5224_not_in3

.clb a5230 #LUT
pinlist:  a5230_in0 a5230_in1 a5230_in2 open a5230_out a5230_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5230_in0
.con a5736_ff a5230_in1
.con a5796_ff a5230_in2

.clb a5238 #LUT
pinlist:  a5238_in0 a5238_in1 a5238_in2 open a5238_out a5238_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5238_in0
.con a5756_ff a5238_in1
.con a5816_ff a5238_in2

.clb a5244 #LUT
pinlist:  a5244_in0 a5244_in1 a5244_in2 a5244_in3 a5244_out a5244_ff open
subblock: subb 0 1 2 3 4 5
.con a5230_out a5244_in0
.con a5238_out a5244_in1
.con a5686_not_ff a5244_in2
.con a5716_not_ff a5244_in3

.clb a5250 #LUT
pinlist:  a5250_in0 a5250_in1 a5250_in2 open a5250_out a5250_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5250_in0
.con a5824_ff a5250_in1
.con a5848_ff a5250_in2

.clb a5258 #LUT
pinlist:  a5258_in0 a5258_in1 a5258_in2 open a5258_out a5258_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5258_in0
.con a5832_ff a5258_in1
.con a5856_ff a5258_in2

.clb a5264 #LUT
pinlist:  a5264_in0 a5264_in1 a5264_in2 a5264_in3 a5264_out a5264_ff open
subblock: subb 0 1 2 3 4 5
.con a5250_out a5264_in0
.con a5258_out a5264_in1
.con a5686_not_ff a5264_in2
.con a5716_not_ff a5264_in3

.clb a5270 #LUT
pinlist:  a5270_in0 a5270_in1 a5270_in2 open a5270_out a5270_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5270_in0
.con a5864_ff a5270_in1
.con a5888_ff a5270_in2

.clb a5278 #LUT
pinlist:  a5278_in0 a5278_in1 a5278_in2 open a5278_out a5278_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5278_in0
.con a5872_ff a5278_in1
.con a5890_ff a5278_in2

.clb a5284 #LUT
pinlist:  a5284_in0 a5284_in1 a5284_in2 a5284_in3 a5284_out a5284_ff open
subblock: subb 0 1 2 3 4 5
.con a5270_out a5284_in0
.con a5278_out a5284_in1
.con a5686_not_ff a5284_in2
.con a5716_not_ff a5284_in3

.clb a5292 #LUT
pinlist:  a5292_in0 a5292_in1 a5292_in2 a5292_in3 a5292_out a5292_ff open
subblock: subb 0 1 2 3 4 5
.con a5096_out a5292_in0
.con a5112_out a5292_in1
.con a5686_not_ff a5292_in2
.con a5716_not_ff a5292_in3

.clb a5300 #LUT
pinlist:  a5300_in0 a5300_in1 a5300_in2 a5300_in3 a5300_out a5300_ff open
subblock: subb 0 1 2 3 4 5
.con a5122_out a5300_in0
.con a5138_out a5300_in1
.con a5686_not_ff a5300_in2
.con a5716_not_ff a5300_in3

.clb a5308 #LUT
pinlist:  a5308_in0 a5308_in1 a5308_in2 a5308_in3 a5308_out a5308_ff open
subblock: subb 0 1 2 3 4 5
.con a5148_out a5308_in0
.con a5164_out a5308_in1
.con a5686_not_ff a5308_in2
.con a5716_not_ff a5308_in3

.clb a5314 #LUT
pinlist:  a5314_in0 a5314_in1 a5314_in2 a5314_in3 a5314_out a5314_ff open
subblock: subb 0 1 2 3 4 5
.con a5190_out a5314_in0
.con a5644_ff a5314_in1
.con a5686_not_ff a5314_in2
.con a5890_ff a5314_in3

.clb a5316 #LUT
pinlist:  a5316_in0 a5316_in1 open open a5316_out a5316_ff open
subblock: subb 0 1 2 3 4 5
.con a5314_out a5316_in0
.con a5716_not_ff a5316_in1

.clb a5324 #LUT
pinlist:  a5324_in0 a5324_in1 a5324_in2 a5324_in3 a5324_out a5324_ff open
subblock: subb 0 1 2 3 4 5
.con a5200_out a5324_in0
.con a5216_out a5324_in1
.con a5686_not_ff a5324_in2
.con a5716_not_ff a5324_in3

.clb a5328 #LUT
pinlist:  a5328_in0 a5328_in1 a5328_in2 open a5328_out a5328_ff open
subblock: subb 0 1 2 3 4 5
.con a5238_out a5328_in0
.con a5686_not_ff a5328_in1
.con a5716_not_ff a5328_in2

.clb a5330 #LUT
pinlist:  a5330_in0 a5330_in1 a5330_in2 open a5330_out a5330_ff open
subblock: subb 0 1 2 3 4 5
.con a5258_out a5330_in0
.con a5686_not_ff a5330_in1
.con a5716_not_ff a5330_in2

.clb a5332 #LUT
pinlist:  a5332_in0 a5332_in1 a5332_in2 open a5332_out a5332_ff open
subblock: subb 0 1 2 3 4 5
.con a5278_out a5332_in0
.con a5686_not_ff a5332_in1
.con a5716_not_ff a5332_in2

.clb a5290 #LUT
pinlist:  a5290_in0 a5290_in1 a5290_in2 open a5290_out a5290_ff open
subblock: subb 0 1 2 3 4 5
.con a5096_out a5290_in0
.con a5112_out a5290_in1
.con a5686_not_ff a5290_in2

.clb a5340 #LUT
pinlist:  a5340_in0 a5340_in1 a5340_in2 a5340_in3 a5340_out a5340_ff open
subblock: subb 0 1 2 3 4 5
.con a5104_out a5340_in0
.con a5644_ff a5340_in1
.con a5686_not_ff a5340_in2
.con a5904_ff a5340_in3

.clb a5346_not #LUT
pinlist:  a5346_not_in0 a5346_not_in1 a5346_not_in2 open a5346_not_out a5346_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5290_out a5346_not_in0
.con a5340_out a5346_not_in1
.con a5716_not_ff a5346_not_in2

.clb a5352 #LUT
pinlist:  a5352_in0 a5352_in1 a5352_in2 a5352_in3 a5352_out a5352_ff open
subblock: subb 0 1 2 3 4 5
.con a5130_out a5352_in0
.con a5644_ff a5352_in1
.con a5686_not_ff a5352_in2
.con a5920_not_ff a5352_in3

.clb a5356 #LUT
pinlist:  a5356_in0 a5356_in1 a5356_in2 a5356_in3 a5356_out a5356_ff open
subblock: subb 0 1 2 3 4 5
.con a5122_out a5356_in0
.con a5138_out a5356_in1
.con a5686_not_ff a5356_in2
.con a5716_not_ff a5356_in3

.clb a5358_not #LUT
pinlist:  a5358_not_in0 a5358_not_in1 a5358_not_in2 open a5358_not_out a5358_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5352_out a5358_not_in0
.con a5356_out a5358_not_in1
.con a5716_not_ff a5358_not_in2

.clb a5306 #LUT
pinlist:  a5306_in0 a5306_in1 a5306_in2 a5306_in3 a5306_out a5306_ff open
subblock: subb 0 1 2 3 4 5
.con a5164_out a5306_in0
.con a5644_ff a5306_in1
.con a5686_not_ff a5306_in2
.con a5856_ff a5306_in3

.clb a5366 #LUT
pinlist:  a5366_in0 a5366_in1 a5366_in2 open a5366_out a5366_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5366_in0
.con a5922_ff a5366_in1
.con a5930_ff a5366_in2

.clb a5370 #LUT
pinlist:  a5370_in0 a5370_in1 a5370_in2 open a5370_out a5370_ff open
subblock: subb 0 1 2 3 4 5
.con a5156_out a5370_in0
.con a5366_out a5370_in1
.con a5686_not_ff a5370_in2

.clb a5376_not #LUT
pinlist:  a5376_not_in0 a5376_not_in1 a5376_not_in2 open a5376_not_out a5376_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5306_out a5376_not_in0
.con a5370_out a5376_not_in1
.con a5716_not_ff a5376_not_in2

.clb a5384 #LUT
pinlist:  a5384_in0 a5384_in1 a5384_in2 open a5384_out a5384_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5384_in0
.con a5932_ff a5384_in1
.con a5940_ff a5384_in2

.clb a5388 #LUT
pinlist:  a5388_in0 a5388_in1 a5388_in2 open a5388_out a5388_ff open
subblock: subb 0 1 2 3 4 5
.con a5182_out a5388_in0
.con a5384_out a5388_in1
.con a5686_not_ff a5388_in2

.clb a5394_not #LUT
pinlist:  a5394_not_in0 a5394_not_in1 a5394_not_in2 open a5394_not_out a5394_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5314_out a5394_not_in0
.con a5388_out a5394_not_in1
.con a5716_not_ff a5394_not_in2

.clb a5402 #LUT
pinlist:  a5402_in0 a5402_in1 a5402_in2 open a5402_out a5402_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5402_in0
.con a5664_ff a5402_in1
.con a5904_ff a5402_in2

.clb a5406 #LUT
pinlist:  a5406_in0 a5406_in1 a5406_in2 open a5406_out a5406_ff open
subblock: subb 0 1 2 3 4 5
.con a5208_out a5406_in0
.con a5402_out a5406_in1
.con a5686_not_ff a5406_in2

.clb a5410 #LUT
pinlist:  a5410_in0 a5410_in1 a5410_in2 a5410_in3 a5410_out a5410_ff open
subblock: subb 0 1 2 3 4 5
.con a5200_out a5410_in0
.con a5216_out a5410_in1
.con a5686_not_ff a5410_in2
.con a5716_not_ff a5410_in3

.clb a5412_not #LUT
pinlist:  a5412_not_in0 a5412_not_in1 a5412_not_in2 open a5412_not_out a5412_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5406_out a5412_not_in0
.con a5410_out a5412_not_in1
.con a5716_not_ff a5412_not_in2

.clb a5422 #LUT
pinlist:  a5422_in0 a5422_in1 a5422_in2 open a5422_out a5422_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5422_in0
.con a5776_ff a5422_in1
.con a5920_not_ff a5422_in2

.clb a5426 #LUT
pinlist:  a5426_in0 a5426_in1 a5426_in2 open a5426_out a5426_ff open
subblock: subb 0 1 2 3 4 5
.con a5230_out a5426_in0
.con a5422_out a5426_in1
.con a5686_not_ff a5426_in2

.clb a5430_not #LUT
pinlist:  a5430_not_in0 a5430_not_in1 a5430_not_in2 a5430_not_in3 a5430_not_out a5430_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5238_out a5430_not_in0
.con a5426_out a5430_not_in1
.con a5686_not_ff a5430_not_in2
.con a5716_not_ff a5430_not_in3

.clb a5438 #LUT
pinlist:  a5438_in0 a5438_in1 a5438_in2 open a5438_out a5438_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5438_in0
.con a5840_ff a5438_in1
.con a5930_ff a5438_in2

.clb a5444 #LUT
pinlist:  a5444_in0 a5444_in1 a5444_in2 open a5444_out a5444_ff open
subblock: subb 0 1 2 3 4 5
.con a5250_out a5444_in0
.con a5438_out a5444_in1
.con a5686_not_ff a5444_in2

.clb a5448_not #LUT
pinlist:  a5448_not_in0 a5448_not_in1 a5448_not_in2 a5448_not_in3 a5448_not_out a5448_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5258_out a5448_not_in0
.con a5444_out a5448_not_in1
.con a5686_not_ff a5448_not_in2
.con a5716_not_ff a5448_not_in3

.clb a5456 #LUT
pinlist:  a5456_in0 a5456_in1 a5456_in2 open a5456_out a5456_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5456_in0
.con a5880_ff a5456_in1
.con a5940_ff a5456_in2

.clb a5462 #LUT
pinlist:  a5462_in0 a5462_in1 a5462_in2 open a5462_out a5462_ff open
subblock: subb 0 1 2 3 4 5
.con a5270_out a5462_in0
.con a5456_out a5462_in1
.con a5686_not_ff a5462_in2

.clb a5466_not #LUT
pinlist:  a5466_not_in0 a5466_not_in1 a5466_not_in2 a5466_not_in3 a5466_not_out a5466_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5278_out a5466_not_in0
.con a5462_out a5466_not_in1
.con a5686_not_ff a5466_not_in2
.con a5716_not_ff a5466_not_in3

.clb a5472 #LUT
pinlist:  a5472_in0 a5472_in1 a5472_in2 a5472_in3 a5472_out a5472_ff open
subblock: subb 0 1 2 3 4 5
.con a5438_out a5472_in0
.con a5644_ff a5472_in1
.con a5686_not_ff a5472_in2
.con a5922_ff a5472_in3

.clb a5476 #LUT
pinlist:  a5476_in0 a5476_in1 a5476_in2 a5476_in3 a5476_out a5476_ff open
subblock: subb 0 1 2 3 4 5
.con a5250_out a5476_in0
.con a5258_out a5476_in1
.con a5686_not_ff a5476_in2
.con a5716_not_ff a5476_in3

.clb a5478_not #LUT
pinlist:  a5478_not_in0 a5478_not_in1 a5478_not_in2 open a5478_not_out a5478_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5472_out a5478_not_in0
.con a5476_out a5478_not_in1
.con a5716_not_ff a5478_not_in2

.clb a5282 #LUT
pinlist:  a5282_in0 a5282_in1 a5282_in2 open a5282_out a5282_ff open
subblock: subb 0 1 2 3 4 5
.con a5270_out a5282_in0
.con a5278_out a5282_in1
.con a5686_not_ff a5282_in2

.clb a5484 #LUT
pinlist:  a5484_in0 a5484_in1 a5484_in2 a5484_in3 a5484_out a5484_ff open
subblock: subb 0 1 2 3 4 5
.con a5456_out a5484_in0
.con a5644_ff a5484_in1
.con a5686_not_ff a5484_in2
.con a5932_ff a5484_in3

.clb a5490_not #LUT
pinlist:  a5490_not_in0 a5490_not_in1 a5490_not_in2 open a5490_not_out a5490_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5282_out a5490_not_in0
.con a5484_out a5490_not_in1
.con a5716_not_ff a5490_not_in2

.clb a5496 #LUT
pinlist:  a5496_in0 a5496_in1 a5496_in2 a5496_in3 a5496_out a5496_ff open
subblock: subb 0 1 2 3 4 5
.con a5230_out a5496_in0
.con a5238_out a5496_in1
.con a5686_not_ff a5496_in2
.con a5716_not_ff a5496_in3

.clb a5498_not #LUT
pinlist:  a5498_not_in0 a5498_not_in1 a5498_not_in2 a5498_not_in3 a5498_not_out a5498_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5422_out a5498_not_in0
.con a5496_out a5498_not_in1
.con a5686_not_ff a5498_not_in2
.con a5716_not_ff a5498_not_in3

.clb a5504_not #LUT
pinlist:  a5504_not_in0 a5504_not_in1 a5504_not_in2 a5504_not_in3 a5504_not_out a5504_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5220_out a5504_not_in0
.con a5402_out a5504_not_in1
.con a5686_not_ff a5504_not_in2
.con a5716_not_ff a5504_not_in3

.clb a5508 #LUT
pinlist:  a5508_in0 a5508_in1 a5508_in2 open a5508_out a5508_ff open
subblock: subb 0 1 2 3 4 5
.con a5366_out a5508_in0
.con a5686_not_ff a5508_in1
.con a5716_not_ff a5508_in2

.clb a5510 #LUT
pinlist:  a5510_in0 a5510_in1 open open a5510_out a5510_ff open
subblock: subb 0 1 2 3 4 5
.con a5484_out a5510_in0
.con a5716_not_ff a5510_in1

.clb a5512 #LUT
pinlist:  a5512_in0 a5512_in1 open open a5512_out a5512_ff open
subblock: subb 0 1 2 3 4 5
.con a5472_out a5512_in0
.con a5716_not_ff a5512_in1

.clb a5514 #LUT
pinlist:  a5514_in0 a5514_in1 a5514_in2 open a5514_out a5514_ff open
subblock: subb 0 1 2 3 4 5
.con a5422_out a5514_in0
.con a5686_not_ff a5514_in1
.con a5716_not_ff a5514_in2

.clb a5516 #LUT
pinlist:  a5516_in0 a5516_in1 a5516_in2 open a5516_out a5516_ff open
subblock: subb 0 1 2 3 4 5
.con a5402_out a5516_in0
.con a5686_not_ff a5516_in1
.con a5716_not_ff a5516_in2

.clb a5518 #LUT
pinlist:  a5518_in0 a5518_in1 a5518_in2 open a5518_out a5518_ff open
subblock: subb 0 1 2 3 4 5
.con a5384_out a5518_in0
.con a5686_not_ff a5518_in1
.con a5716_not_ff a5518_in2

.clb a5524_not #LUT
pinlist:  a5524_not_in0 a5524_not_in1 a5524_not_in2 a5524_not_in3 a5524_not_out a5524_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5194_out a5524_not_in0
.con a5384_out a5524_not_in1
.con a5686_not_ff a5524_not_in2
.con a5716_not_ff a5524_not_in3

.clb a5530_not #LUT
pinlist:  a5530_not_in0 a5530_not_in1 a5530_not_in2 a5530_not_in3 a5530_not_out a5530_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5168_out a5530_not_in0
.con a5366_out a5530_not_in1
.con a5686_not_ff a5530_not_in2
.con a5716_not_ff a5530_not_in3

.clb a5532 #LUT
pinlist:  a5532_in0 a5532_in1 open open a5532_out a5532_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5532_in0
.con a5686_not_ff a5532_in1

.clb a5540 #LUT
pinlist:  a5540_in0 a5540_in1 a5540_in2 a5540_in3 a5540_out a5540_ff open
subblock: subb 0 1 2 3 4 5
.con a5142_out a5540_in0
.con a5532_out a5540_in1
.con a5716_not_ff a5540_in2
.con a5920_not_ff a5540_in3

.clb a5548 #LUT
pinlist:  a5548_in0 a5548_in1 a5548_in2 a5548_in3 a5548_out a5548_ff open
subblock: subb 0 1 2 3 4 5
.con a5116_out a5548_in0
.con a5532_out a5548_in1
.con a5716_not_ff a5548_in2
.con a5904_ff a5548_in3

.clb a5556 #LUT
pinlist:  a5556_in0 a5556_in1 a5556_in2 a5556_in3 a5556_out a5556_ff open
subblock: subb 0 1 2 3 4 5
.con a5462_out a5556_in0
.con a5532_out a5556_in1
.con a5716_not_ff a5556_in2
.con a5932_ff a5556_in3

.clb a5560 #LUT
pinlist:  a5560_in0 a5560_in1 open open a5560_out a5560_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5560_in0
.con a5922_ff a5560_in1

.clb a5564_not #LUT
pinlist:  a5564_not_in0 a5564_not_in1 a5564_not_in2 a5564_not_in3 a5564_not_out a5564_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5444_out a5564_not_in0
.con a5560_out a5564_not_in1
.con a5686_not_ff a5564_not_in2
.con a5716_not_ff a5564_not_in3

.clb a5566 #LUT
pinlist:  a5566_in0 a5566_in1 a5566_in2 a5566_in3 a5566_out a5566_ff open
subblock: subb 0 1 2 3 4 5
.con a5230_out a5566_in0
.con a5422_out a5566_in1
.con a5686_not_ff a5566_in2
.con a5716_not_ff a5566_in3

.clb a5568 #LUT
pinlist:  a5568_in0 a5568_in1 a5568_in2 a5568_in3 a5568_out a5568_ff open
subblock: subb 0 1 2 3 4 5
.con a5208_out a5568_in0
.con a5402_out a5568_in1
.con a5686_not_ff a5568_in2
.con a5716_not_ff a5568_in3

.clb a5570 #LUT
pinlist:  a5570_in0 a5570_in1 a5570_in2 a5570_in3 a5570_out a5570_ff open
subblock: subb 0 1 2 3 4 5
.con a5182_out a5570_in0
.con a5384_out a5570_in1
.con a5686_not_ff a5570_in2
.con a5716_not_ff a5570_in3

.clb a5572 #LUT
pinlist:  a5572_in0 a5572_in1 a5572_in2 a5572_in3 a5572_out a5572_ff open
subblock: subb 0 1 2 3 4 5
.con a5156_out a5572_in0
.con a5366_out a5572_in1
.con a5686_not_ff a5572_in2
.con a5716_not_ff a5572_in3

.clb a5574 #LUT
pinlist:  a5574_in0 a5574_in1 open open a5574_out a5574_ff open
subblock: subb 0 1 2 3 4 5
.con a5352_out a5574_in0
.con a5716_not_ff a5574_in1

.clb a5576 #LUT
pinlist:  a5576_in0 a5576_in1 open open a5576_out a5576_ff open
subblock: subb 0 1 2 3 4 5
.con a5340_out a5576_in0
.con a5716_not_ff a5576_in1

.clb a5578 #LUT
pinlist:  a5578_in0 a5578_in1 a5578_in2 a5578_in3 a5578_out a5578_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5578_in0
.con a5686_not_ff a5578_in1
.con a5716_not_ff a5578_in2
.con a5920_not_ff a5578_in3

.clb a5580 #LUT
pinlist:  a5580_in0 a5580_in1 a5580_in2 a5580_in3 a5580_out a5580_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5580_in0
.con a5686_not_ff a5580_in1
.con a5716_not_ff a5580_in2
.con a5904_ff a5580_in3

.clb a5582 #LUT
pinlist:  a5582_in0 a5582_in1 a5582_in2 a5582_in3 a5582_out a5582_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5582_in0
.con a5686_not_ff a5582_in1
.con a5716_not_ff a5582_in2
.con a5932_ff a5582_in3

.clb a5584 #LUT
pinlist:  a5584_in0 a5584_in1 a5584_in2 a5584_in3 a5584_out a5584_ff open
subblock: subb 0 1 2 3 4 5
.con a5644_ff a5584_in0
.con a5686_not_ff a5584_in1
.con a5716_not_ff a5584_in2
.con a5922_ff a5584_in3

.clb a5586 #LUT
pinlist:  a5586_in0 a5586_in1 open open a5586_out a5586_ff open
subblock: subb 0 1 2 3 4 5
.con a6334_not_ff a5586_in0
.con a6344_not_ff a5586_in1

.clb a5590 #LUT
pinlist:  a5590_in0 a5590_in1 a5590_in2 open a5590_out a5590_ff open
subblock: subb 0 1 2 3 4 5
.con a6248_not_ff a5590_in0
.con a6264_not_ff a5590_in1
.con a6280_ff a5590_in2

.clb a5596 #LUT
pinlist:  a5596_in0 a5596_in1 a5596_in2 a5596_in3 a5596_out a5596_ff open
subblock: subb 0 1 2 3 4 5
.con a5586_out a5596_in0
.con a5590_out a5596_in1
.con a6298_not_ff a5596_in2
.con a6316_not_ff a5596_in3

.clb a5598 #LUT
pinlist:  a5598_in0 a5598_in1 open open a5598_out a5598_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5598_in0
.con a6280_ff a5598_in1

.clb a5606 #LUT
pinlist:  a5606_in0 a5606_in1 a5606_in2 a5606_in3 a5606_out a5606_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5606_in0
.con a6240_not_ff a5606_in1
.con a6246_not_ff a5606_in2
.con a6248_not_ff a5606_in3

.clb a5610 #LUT
pinlist:  a5610_in0 a5610_in1 open open a5610_out a5610_ff open
subblock: subb 0 1 2 3 4 5
.con a6232_not_ff a5610_in0
.con a6234_ff a5610_in1

.clb a5616 #LUT
pinlist:  a5616_in0 a5616_in1 a5616_in2 a5616_in3 a5616_out a5616_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5616_in0
.con a6248_not_ff a5616_in1
.con a6350_not_ff a5616_in2
.con a6356_not_ff a5616_in3

.clb a5622 #LUT
pinlist:  a5622_in0 a5622_in1 a5622_in2 a5622_in3 a5622_out a5622_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5622_in0
.con a5606_out a5622_in1
.con a5610_out a5622_in2
.con a5616_out a5622_in3

.clb a5628 #LUT
pinlist:  a5628_in0 a5628_in1 a5628_in2 a5628_in3 a5628_out a5628_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5628_in0
.con a6248_not_ff a5628_in1
.con a6362_not_ff a5628_in2
.con a6368_not_ff a5628_in3

.clb a5636 #LUT
pinlist:  a5636_in0 a5636_in1 a5636_in2 a5636_in3 a5636_out a5636_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5636_in0
.con a6248_not_ff a5636_in1
.con a6374_not_ff a5636_in2
.con a6380_not_ff a5636_in3

.clb a5642 #LUT
pinlist:  a5642_in0 a5642_in1 a5642_in2 a5642_in3 a5642_out a5642_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5642_in0
.con a5610_out a5642_in1
.con a5628_out a5642_in2
.con a5636_out a5642_in3

.clb a5644 #LUT
pinlist:  a5644_in0 a5644_in1 open open a5644_out a5644_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5644_in0
.con a6264_not_ff a5644_in1

.clb a5650 #LUT
pinlist:  a5650_in0 a5650_in1 a5650_in2 a5650_in3 a5650_out a5650_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5650_in0
.con a6248_not_ff a5650_in1
.con a6386_not_ff a5650_in2
.con a6392_not_ff a5650_in3

.clb a5658 #LUT
pinlist:  a5658_in0 a5658_in1 a5658_in2 a5658_in3 a5658_out a5658_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5658_in0
.con a6248_not_ff a5658_in1
.con a6398_not_ff a5658_in2
.con a6404_not_ff a5658_in3

.clb a5664 #LUT
pinlist:  a5664_in0 a5664_in1 a5664_in2 a5664_in3 a5664_out a5664_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5664_in0
.con a5610_out a5664_in1
.con a5650_out a5664_in2
.con a5658_out a5664_in3

.clb a5670 #LUT
pinlist:  a5670_in0 a5670_in1 a5670_in2 a5670_in3 a5670_out a5670_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5670_in0
.con a6248_not_ff a5670_in1
.con a6410_not_ff a5670_in2
.con a6416_not_ff a5670_in3

.clb a5678 #LUT
pinlist:  a5678_in0 a5678_in1 a5678_in2 a5678_in3 a5678_out a5678_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5678_in0
.con a6248_not_ff a5678_in1
.con a6422_not_ff a5678_in2
.con a6428_not_ff a5678_in3

.clb a5684 #LUT
pinlist:  a5684_in0 a5684_in1 a5684_in2 a5684_in3 a5684_out a5684_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5684_in0
.con a5610_out a5684_in1
.con a5670_out a5684_in2
.con a5678_out a5684_in3

.clb a5686_not #LUT
pinlist:  a5686_not_in0 a5686_not_in1 a5686_not_in2 open a5686_not_out a5686_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6298_not_ff a5686_not_in0
.con a6334_not_ff a5686_not_in1
.con a6344_not_ff a5686_not_in2

.clb a5692 #LUT
pinlist:  a5692_in0 a5692_in1 a5692_in2 a5692_in3 a5692_out a5692_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5692_in0
.con a6248_not_ff a5692_in1
.con a6434_not_ff a5692_in2
.con a6440_not_ff a5692_in3

.clb a5700 #LUT
pinlist:  a5700_in0 a5700_in1 a5700_in2 a5700_in3 a5700_out a5700_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5700_in0
.con a6248_not_ff a5700_in1
.con a6446_not_ff a5700_in2
.con a6452_not_ff a5700_in3

.clb a5706 #LUT
pinlist:  a5706_in0 a5706_in1 a5706_in2 a5706_in3 a5706_out a5706_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5706_in0
.con a5610_out a5706_in1
.con a5692_out a5706_in2
.con a5700_out a5706_in3

.clb a5710 #LUT
pinlist:  a5710_in0 a5710_in1 a5710_in2 open a5710_out a5710_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5710_in0
.con a5610_out a5710_in1
.con a6280_ff a5710_in2

.clb a5712 #LUT
pinlist:  a5712_in0 a5712_in1 a5712_in2 a5712_in3 a5712_out a5712_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5712_in0
.con a5710_out a5712_in1
.con a6248_not_ff a5712_in2
.con a6458_not_ff a5712_in3

.clb a5716_not #LUT
pinlist:  a5716_not_in0 a5716_not_in1 a5716_not_in2 open a5716_not_out a5716_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6316_not_ff a5716_not_in0
.con a6334_not_ff a5716_not_in1
.con a6344_not_ff a5716_not_in2

.clb a5722 #LUT
pinlist:  a5722_in0 a5722_in1 a5722_in2 a5722_in3 a5722_out a5722_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5722_in0
.con a6246_not_ff a5722_in1
.con a6248_not_ff a5722_in2
.con a6374_not_ff a5722_in3

.clb a5730 #LUT
pinlist:  a5730_in0 a5730_in1 a5730_in2 a5730_in3 a5730_out a5730_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5730_in0
.con a6240_not_ff a5730_in1
.con a6248_not_ff a5730_in2
.con a6356_not_ff a5730_in3

.clb a5736 #LUT
pinlist:  a5736_in0 a5736_in1 a5736_in2 a5736_in3 a5736_out a5736_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5736_in0
.con a5610_out a5736_in1
.con a5722_out a5736_in2
.con a5730_out a5736_in3

.clb a5742 #LUT
pinlist:  a5742_in0 a5742_in1 a5742_in2 a5742_in3 a5742_out a5742_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5742_in0
.con a6248_not_ff a5742_in1
.con a6368_not_ff a5742_in2
.con a6446_not_ff a5742_in3

.clb a5750 #LUT
pinlist:  a5750_in0 a5750_in1 a5750_in2 a5750_in3 a5750_out a5750_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5750_in0
.con a6248_not_ff a5750_in1
.con a6362_not_ff a5750_in2
.con a6380_not_ff a5750_in3

.clb a5756 #LUT
pinlist:  a5756_in0 a5756_in1 a5756_in2 a5756_in3 a5756_out a5756_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5756_in0
.con a5610_out a5756_in1
.con a5742_out a5756_in2
.con a5750_out a5756_in3

.clb a5762 #LUT
pinlist:  a5762_in0 a5762_in1 a5762_in2 a5762_in3 a5762_out a5762_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5762_in0
.con a6248_not_ff a5762_in1
.con a6392_not_ff a5762_in2
.con a6422_not_ff a5762_in3

.clb a5770 #LUT
pinlist:  a5770_in0 a5770_in1 a5770_in2 a5770_in3 a5770_out a5770_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5770_in0
.con a6248_not_ff a5770_in1
.con a6386_not_ff a5770_in2
.con a6404_not_ff a5770_in3

.clb a5776 #LUT
pinlist:  a5776_in0 a5776_in1 a5776_in2 a5776_in3 a5776_out a5776_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5776_in0
.con a5610_out a5776_in1
.con a5762_out a5776_in2
.con a5770_out a5776_in3

.clb a5782 #LUT
pinlist:  a5782_in0 a5782_in1 a5782_in2 a5782_in3 a5782_out a5782_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5782_in0
.con a6248_not_ff a5782_in1
.con a6350_not_ff a5782_in2
.con a6416_not_ff a5782_in3

.clb a5790 #LUT
pinlist:  a5790_in0 a5790_in1 a5790_in2 a5790_in3 a5790_out a5790_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5790_in0
.con a6248_not_ff a5790_in1
.con a6410_not_ff a5790_in2
.con a6428_not_ff a5790_in3

.clb a5796 #LUT
pinlist:  a5796_in0 a5796_in1 a5796_in2 a5796_in3 a5796_out a5796_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5796_in0
.con a5610_out a5796_in1
.con a5782_out a5796_in2
.con a5790_out a5796_in3

.clb a5802 #LUT
pinlist:  a5802_in0 a5802_in1 a5802_in2 a5802_in3 a5802_out a5802_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5802_in0
.con a6248_not_ff a5802_in1
.con a6434_not_ff a5802_in2
.con a6452_not_ff a5802_in3

.clb a5810 #LUT
pinlist:  a5810_in0 a5810_in1 a5810_in2 a5810_in3 a5810_out a5810_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5810_in0
.con a6248_not_ff a5810_in1
.con a6440_not_ff a5810_in2
.con a6458_not_ff a5810_in3

.clb a5816 #LUT
pinlist:  a5816_in0 a5816_in1 a5816_in2 a5816_in3 a5816_out a5816_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5816_in0
.con a5610_out a5816_in1
.con a5802_out a5816_in2
.con a5810_out a5816_in3

.clb a5824 #LUT
pinlist:  a5824_in0 a5824_in1 a5824_in2 a5824_in3 a5824_out a5824_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5824_in0
.con a5606_out a5824_in1
.con a5610_out a5824_in2
.con a5636_out a5824_in3

.clb a5832 #LUT
pinlist:  a5832_in0 a5832_in1 a5832_in2 a5832_in3 a5832_out a5832_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5832_in0
.con a5610_out a5832_in1
.con a5628_out a5832_in2
.con a5700_out a5832_in3

.clb a5840 #LUT
pinlist:  a5840_in0 a5840_in1 a5840_in2 a5840_in3 a5840_out a5840_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5840_in0
.con a5610_out a5840_in1
.con a5650_out a5840_in2
.con a5678_out a5840_in3

.clb a5848 #LUT
pinlist:  a5848_in0 a5848_in1 a5848_in2 a5848_in3 a5848_out a5848_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5848_in0
.con a5610_out a5848_in1
.con a5616_out a5848_in2
.con a5670_out a5848_in3

.clb a5852 #LUT
pinlist:  a5852_in0 a5852_in1 a5852_in2 a5852_in3 a5852_out a5852_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5852_in0
.con a6248_not_ff a5852_in1
.con a6280_ff a5852_in2
.con a6458_not_ff a5852_in3

.clb a5856 #LUT
pinlist:  a5856_in0 a5856_in1 a5856_in2 a5856_in3 a5856_out a5856_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5856_in0
.con a5610_out a5856_in1
.con a5692_out a5856_in2
.con a5852_out a5856_in3

.clb a5864 #LUT
pinlist:  a5864_in0 a5864_in1 a5864_in2 a5864_in3 a5864_out a5864_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5864_in0
.con a5610_out a5864_in1
.con a5722_out a5864_in2
.con a5750_out a5864_in3

.clb a5872 #LUT
pinlist:  a5872_in0 a5872_in1 a5872_in2 a5872_in3 a5872_out a5872_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5872_in0
.con a5610_out a5872_in1
.con a5742_out a5872_in2
.con a5802_out a5872_in3

.clb a5880 #LUT
pinlist:  a5880_in0 a5880_in1 a5880_in2 a5880_in3 a5880_out a5880_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5880_in0
.con a5610_out a5880_in1
.con a5762_out a5880_in2
.con a5790_out a5880_in3

.clb a5888 #LUT
pinlist:  a5888_in0 a5888_in1 a5888_in2 a5888_in3 a5888_out a5888_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5888_in0
.con a5610_out a5888_in1
.con a5730_out a5888_in2
.con a5782_out a5888_in3

.clb a5890 #LUT
pinlist:  a5890_in0 a5890_in1 open open a5890_out a5890_ff open
subblock: subb 0 1 2 3 4 5
.con a5710_out a5890_in0
.con a5810_out a5890_in1

.clb a5898 #LUT
pinlist:  a5898_in0 a5898_in1 a5898_in2 a5898_in3 a5898_out a5898_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5898_in0
.con a6248_not_ff a5898_in1
.con a6464_not_ff a5898_in2
.con a6470_not_ff a5898_in3

.clb a5902 #LUT
pinlist:  a5902_in0 a5902_in1 a5902_in2 a5902_in3 a5902_out a5902_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5902_in0
.con a5610_out a5902_in1
.con a6248_not_ff a5902_in2
.con a6280_ff a5902_in3

.clb a5904 #LUT
pinlist:  a5904_in0 a5904_in1 a5904_in2 a5904_in3 a5904_out a5904_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5904_in0
.con a5898_out a5904_in1
.con a5902_out a5904_in2
.con a6280_ff a5904_in3

.clb a5912 #LUT
pinlist:  a5912_in0 a5912_in1 a5912_in2 a5912_in3 a5912_out a5912_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5912_in0
.con a6248_not_ff a5912_in1
.con a6398_not_ff a5912_in2
.con a6470_not_ff a5912_in3

.clb a5916 #LUT
pinlist:  a5916_in0 a5916_in1 a5916_in2 open a5916_out a5916_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5916_in0
.con a6248_not_ff a5916_in1
.con a6464_not_ff a5916_in2

.clb a5920_not #LUT
pinlist:  a5920_not_in0 a5920_not_in1 a5920_not_in2 a5920_not_in3 a5920_not_out a5920_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5920_not_in0
.con a5610_out a5920_not_in1
.con a5912_out a5920_not_in2
.con a5916_out a5920_not_in3

.clb a5922 #LUT
pinlist:  a5922_in0 a5922_in1 a5922_in2 a5922_in3 a5922_out a5922_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5922_in0
.con a5610_out a5922_in1
.con a6248_not_ff a5922_in2
.con a6280_ff a5922_in3

.clb a5930 #LUT
pinlist:  a5930_in0 a5930_in1 a5930_in2 a5930_in3 a5930_out a5930_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5930_in0
.con a5610_out a5930_in1
.con a5658_out a5930_in2
.con a5898_out a5930_in3

.clb a5932 #LUT
pinlist:  a5932_in0 a5932_in1 a5932_in2 a5932_in3 a5932_out a5932_ff open
subblock: subb 0 1 2 3 4 5
.con a5596_out a5932_in0
.con a5610_out a5932_in1
.con a5916_out a5932_in2
.con a6280_ff a5932_in3

.clb a5940 #LUT
pinlist:  a5940_in0 a5940_in1 a5940_in2 a5940_in3 a5940_out a5940_ff open
subblock: subb 0 1 2 3 4 5
.con a5598_out a5940_in0
.con a5610_out a5940_in1
.con a5770_out a5940_in2
.con a5912_out a5940_in3

.clb a5942_not #LUT
pinlist:  a5942_not_in0 a5942_not_in1 open open a5942_not_out a5942_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6234_ff a5942_not_in0
.con a6656_not_ff a5942_not_in1

.clb a5946 #LUT
pinlist:  a5946_in0 a5946_in1 a5946_in2 open a5946_out a5946_ff open
subblock: subb 0 1 2 3 4 5
.con a6232_not_ff a5946_in0
.con a6648_not_ff a5946_in1
.con a6654_not_ff a5946_in2

.clb a5950 #LUT
pinlist:  a5950_in0 a5950_in1 a5950_in2 open a5950_out a5950_ff open
subblock: subb 0 1 2 3 4 5
.con a5942_not_out a5950_in0
.con a5946_out a5950_in1
.con a6642_not_ff a5950_in2

.clb a5966 #LUT
pinlist:  a5966_in0 a5966_in1 a5966_in2 a5966_in3 a5966_out a5966_ff open
subblock: subb 0 1 2 3 4 5
.con a6234_ff a5966_in0
.con a6642_not_ff a5966_in1
.con a6648_not_ff a5966_in2
.con a6654_not_ff a5966_in3

.clb a5970_not #LUT
pinlist:  a5970_not_in0 a5970_not_in1 a5970_not_in2 a5970_not_in3 a5970_not_out a5970_not_ff open
subblock: subb 0 1 2 3 4 5
.con a5966_out a5970_not_in0
.con a6232_not_ff a5970_not_in1
.con a6234_ff a5970_not_in2
.con a6656_not_ff a5970_not_in3

.clb a5976 #LUT
pinlist:  a5976_in0 a5976_in1 open open a5976_out a5976_ff open
subblock: subb 0 1 2 3 4 5
.con a2488_not_ff a5976_in0
.con a6668_not_ff a5976_in1

.clb a6010 #LUT
pinlist:  a6010_in0 a6010_in1 a6010_in2 a6010_in3 a6010_out a6010_ff open
subblock: subb 0 1 2 3 4 5
.con a2452_not_ff a6010_in0
.con a2458_not_ff a6010_in1
.con a6812_not_ff a6010_in2
.con a6822_not_ff a6010_in3

.clb a6014 #LUT
pinlist:  a6014_in0 a6014_in1 a6014_in2 open a6014_out a6014_ff open
subblock: subb 0 1 2 3 4 5
.con a6010_out a6014_in0
.con a2464_not_ff a6014_in1
.con a6802_not_ff a6014_in2

.clb a6018 #LUT
pinlist:  a6018_in0 a6018_in1 a6018_in2 open a6018_out a6018_ff open
subblock: subb 0 1 2 3 4 5
.con a6014_out a6018_in0
.con a2470_not_ff a6018_in1
.con a6792_not_ff a6018_in2

.clb a6022 #LUT
pinlist:  a6022_in0 a6022_in1 a6022_in2 open a6022_out a6022_ff open
subblock: subb 0 1 2 3 4 5
.con a6018_out a6022_in0
.con a2476_not_ff a6022_in1
.con a6782_not_ff a6022_in2

.clb a6036 #LUT
pinlist:  a6036_in0 a6036_in1 open open a6036_out a6036_ff open
subblock: subb 0 1 2 3 4 5
.con a2434_not_ff a6036_in0
.con a6852_not_ff a6036_in1

.clb a6112 #LUT
pinlist:  a6112_in0 a6112_in1 a6112_in2 a6112_in3 a6112_out a6112_ff open
subblock: subb 0 1 2 3 4 5
.con a2310_not_ff a6112_in0
.con a2320_not_ff a6112_in1
.con a7088_not_ff a6112_in2
.con a7098_not_ff a6112_in3

.clb a6116 #LUT
pinlist:  a6116_in0 a6116_in1 a6116_in2 a6116_in3 a6116_out a6116_ff open
subblock: subb 0 1 2 3 4 5
.con a2320_not_ff a6116_in0
.con a2326_not_ff a6116_in1
.con a7032_not_ff a6116_in2
.con a7098_not_ff a6116_in3

.clb a6122 #LUT
pinlist:  a6122_in0 a6122_in1 a6122_in2 a6122_in3 a6122_out a6122_ff open
subblock: subb 0 1 2 3 4 5
.con a6112_out a6122_in0
.con a6116_out a6122_in1
.con a2326_not_ff a6122_in2
.con a7032_not_ff a6122_in3

.clb a6126 #LUT
pinlist:  a6126_in0 a6126_in1 a6126_in2 open a6126_out a6126_ff open
subblock: subb 0 1 2 3 4 5
.con a6122_out a6126_in0
.con a2332_not_ff a6126_in1
.con a7022_not_ff a6126_in2

.clb a6130 #LUT
pinlist:  a6130_in0 a6130_in1 a6130_in2 open a6130_out a6130_ff open
subblock: subb 0 1 2 3 4 5
.con a6126_out a6130_in0
.con a2338_not_ff a6130_in1
.con a7012_not_ff a6130_in2

.clb a6134 #LUT
pinlist:  a6134_in0 a6134_in1 a6134_in2 open a6134_out a6134_ff open
subblock: subb 0 1 2 3 4 5
.con a6130_out a6134_in0
.con a2344_not_ff a6134_in1
.con a7002_not_ff a6134_in2

.clb a6138 #LUT
pinlist:  a6138_in0 a6138_in1 a6138_in2 open a6138_out a6138_ff open
subblock: subb 0 1 2 3 4 5
.con a6134_out a6138_in0
.con a2350_not_ff a6138_in1
.con a6992_not_ff a6138_in2

.clb a6142 #LUT
pinlist:  a6142_in0 a6142_in1 a6142_in2 open a6142_out a6142_ff open
subblock: subb 0 1 2 3 4 5
.con a6138_out a6142_in0
.con a2356_not_ff a6142_in1
.con a6982_not_ff a6142_in2

.clb a6146 #LUT
pinlist:  a6146_in0 a6146_in1 a6146_in2 open a6146_out a6146_ff open
subblock: subb 0 1 2 3 4 5
.con a6142_out a6146_in0
.con a2362_not_ff a6146_in1
.con a6972_not_ff a6146_in2

.clb a6150 #LUT
pinlist:  a6150_in0 a6150_in1 a6150_in2 open a6150_out a6150_ff open
subblock: subb 0 1 2 3 4 5
.con a6146_out a6150_in0
.con a2368_not_ff a6150_in1
.con a6962_not_ff a6150_in2

.clb a6154 #LUT
pinlist:  a6154_in0 a6154_in1 a6154_in2 open a6154_out a6154_ff open
subblock: subb 0 1 2 3 4 5
.con a6150_out a6154_in0
.con a2374_not_ff a6154_in1
.con a6952_not_ff a6154_in2

.clb a6158 #LUT
pinlist:  a6158_in0 a6158_in1 a6158_in2 open a6158_out a6158_ff open
subblock: subb 0 1 2 3 4 5
.con a6154_out a6158_in0
.con a2380_not_ff a6158_in1
.con a6942_not_ff a6158_in2

.clb a6162 #LUT
pinlist:  a6162_in0 a6162_in1 a6162_in2 open a6162_out a6162_ff open
subblock: subb 0 1 2 3 4 5
.con a6158_out a6162_in0
.con a2386_not_ff a6162_in1
.con a6932_not_ff a6162_in2

.clb a6166 #LUT
pinlist:  a6166_in0 a6166_in1 a6166_in2 open a6166_out a6166_ff open
subblock: subb 0 1 2 3 4 5
.con a6162_out a6166_in0
.con a2392_not_ff a6166_in1
.con a6922_not_ff a6166_in2

.clb a6170 #LUT
pinlist:  a6170_in0 a6170_in1 a6170_in2 open a6170_out a6170_ff open
subblock: subb 0 1 2 3 4 5
.con a6166_out a6170_in0
.con a2398_not_ff a6170_in1
.con a6912_not_ff a6170_in2

.clb a6174 #LUT
pinlist:  a6174_in0 a6174_in1 a6174_in2 open a6174_out a6174_ff open
subblock: subb 0 1 2 3 4 5
.con a6170_out a6174_in0
.con a2404_not_ff a6174_in1
.con a6902_not_ff a6174_in2

.clb a6178 #LUT
pinlist:  a6178_in0 a6178_in1 a6178_in2 open a6178_out a6178_ff open
subblock: subb 0 1 2 3 4 5
.con a6174_out a6178_in0
.con a2410_not_ff a6178_in1
.con a6892_not_ff a6178_in2

.clb a6182 #LUT
pinlist:  a6182_in0 a6182_in1 a6182_in2 open a6182_out a6182_ff open
subblock: subb 0 1 2 3 4 5
.con a6178_out a6182_in0
.con a2416_not_ff a6182_in1
.con a6882_not_ff a6182_in2

.clb a6186 #LUT
pinlist:  a6186_in0 a6186_in1 a6186_in2 open a6186_out a6186_ff open
subblock: subb 0 1 2 3 4 5
.con a6182_out a6186_in0
.con a2422_not_ff a6186_in1
.con a6872_not_ff a6186_in2

.clb a6192 #LUT
pinlist:  a6192_in0 a6192_in1 a6192_in2 a6192_in3 a6192_out a6192_ff open
subblock: subb 0 1 2 3 4 5
.con a6036_out a6192_in0
.con a6186_out a6192_in1
.con a2428_not_ff a6192_in2
.con a6862_not_ff a6192_in3

.clb a6194 #LUT
pinlist:  a6194_in0 a6194_in1 a6194_in2 a6194_in3 a6194_out a6194_ff open
subblock: subb 0 1 2 3 4 5
.con a2434_not_ff a6194_in0
.con a2440_not_ff a6194_in1
.con a6842_not_ff a6194_in2
.con a6852_not_ff a6194_in3

.clb a6198 #LUT
pinlist:  a6198_in0 a6198_in1 a6198_in2 a6198_in3 a6198_out a6198_ff open
subblock: subb 0 1 2 3 4 5
.con a2440_not_ff a6198_in0
.con a2446_not_ff a6198_in1
.con a6832_not_ff a6198_in2
.con a6842_not_ff a6198_in3

.clb a6026 #LUT
pinlist:  a6026_in0 a6026_in1 a6026_in2 a6026_in3 a6026_out a6026_ff open
subblock: subb 0 1 2 3 4 5
.con a2452_not_ff a6026_in0
.con a2458_not_ff a6026_in1
.con a6812_not_ff a6026_in2
.con a6822_not_ff a6026_in3

.clb a6204 #LUT
pinlist:  a6204_in0 a6204_in1 a6204_in2 a6204_in3 a6204_out a6204_ff open
subblock: subb 0 1 2 3 4 5
.con a2470_not_ff a6204_in0
.con a2476_not_ff a6204_in1
.con a6782_not_ff a6204_in2
.con a6792_not_ff a6204_in3

.clb a6206 #LUT
pinlist:  a6206_in0 a6206_in1 a6206_in2 a6206_in3 a6206_out a6206_ff open
subblock: subb 0 1 2 3 4 5
.con a2446_not_ff a6206_in0
.con a2464_not_ff a6206_in1
.con a6802_not_ff a6206_in2
.con a6832_not_ff a6206_in3

.clb a6210 #LUT
pinlist:  a6210_in0 a6210_in1 a6210_in2 open a6210_out a6210_ff open
subblock: subb 0 1 2 3 4 5
.con a6026_out a6210_in0
.con a6204_out a6210_in1
.con a6206_out a6210_in2

.clb a6212 #LUT
pinlist:  a6212_in0 a6212_in1 a6212_in2 a6212_in3 a6212_out a6212_ff open
subblock: subb 0 1 2 3 4 5
.con a6192_out a6212_in0
.con a6194_out a6212_in1
.con a6198_out a6212_in2
.con a6210_out a6212_in3

.clb a6218 #LUT
pinlist:  a6218_in0 a6218_in1 a6218_in2 a6218_in3 a6218_out a6218_ff open
subblock: subb 0 1 2 3 4 5
.con a6022_out a6218_in0
.con a6212_out a6218_in1
.con a2482_not_ff a6218_in2
.con a6772_not_ff a6218_in3

.clb a6222 #LUT
pinlist:  a6222_in0 a6222_in1 a6222_in2 open a6222_out a6222_ff open
subblock: subb 0 1 2 3 4 5
.con a6218_out a6222_in0
.con a2494_not_ff a6222_in1
.con a6750_not_ff a6222_in2

.clb a6226 #LUT
pinlist:  a6226_in0 a6226_in1 a6226_in2 open a6226_out a6226_ff open
subblock: subb 0 1 2 3 4 5
.con a6222_out a6226_in0
.con a2500_not_ff a6226_in1
.con a6762_not_ff a6226_in2

.clb a6232_not #LUT
pinlist:  a6232_not_in0 a6232_not_in1 a6232_not_in2 open a6232_not_out a6232_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6232_not_in0
.con a2494_not_ff a6232_not_in1
.con a6750_not_ff a6232_not_in2

.clb a6234 #LUT
pinlist:  a6234_in0 a6234_in1 open open a6234_out a6234_ff open
subblock: subb 0 1 2 3 4 5
.con a2500_not_ff a6234_in0
.con a6762_not_ff a6234_in1

.clb a6240_not #LUT
pinlist:  a6240_not_in0 a6240_not_in1 a6240_not_in2 open a6240_not_out a6240_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6240_not_in0
.con a2374_not_ff a6240_not_in1
.con a6952_not_ff a6240_not_in2

.clb a6246_not #LUT
pinlist:  a6246_not_in0 a6246_not_in1 a6246_not_in2 open a6246_not_out a6246_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6246_not_in0
.con a2368_not_ff a6246_not_in1
.con a6962_not_ff a6246_not_in2

.clb a6248_not #LUT
pinlist:  a6248_not_in0 a6248_not_in1 open open a6248_not_out a6248_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2452_not_ff a6248_not_in0
.con a6822_not_ff a6248_not_in1

.clb a6250 #LUT
pinlist:  a6250_in0 a6250_in1 open open a6250_out a6250_ff open
subblock: subb 0 1 2 3 4 5
.con a2464_not_ff a6250_in0
.con a6802_not_ff a6250_in1

.clb a6252 #LUT
pinlist:  a6252_in0 a6252_in1 a6252_in2 a6252_in3 a6252_out a6252_ff open
subblock: subb 0 1 2 3 4 5
.con a2452_not_ff a6252_in0
.con a2458_not_ff a6252_in1
.con a6812_not_ff a6252_in2
.con a6822_not_ff a6252_in3

.clb a6264_not #LUT
pinlist:  a6264_not_in0 a6264_not_in1 a6264_not_in2 a6264_not_in3 a6264_not_out a6264_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6010_out a6264_not_in0
.con a6226_out a6264_not_in1
.con a6250_out a6264_not_in2
.con a6252_out a6264_not_in3

.clb a6272_not #LUT
pinlist:  a6272_not_in0 a6272_not_in1 a6272_not_in2 open a6272_not_out a6272_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6272_not_in0
.con a2452_not_ff a6272_not_in1
.con a6822_not_ff a6272_not_in2

.clb a6280 #LUT
pinlist:  a6280_in0 a6280_in1 a6280_in2 a6280_in3 a6280_out a6280_ff open
subblock: subb 0 1 2 3 4 5
.con a6248_not_out a6280_in0
.con a6272_not_out a6280_in1
.con a2458_not_ff a6280_in2
.con a6812_not_ff a6280_in3

.clb a6282 #LUT
pinlist:  a6282_in0 a6282_in1 open open a6282_out a6282_ff open
subblock: subb 0 1 2 3 4 5
.con a2470_not_ff a6282_in0
.con a6792_not_ff a6282_in1

.clb a6286 #LUT
pinlist:  a6286_in0 a6286_in1 a6286_in2 open a6286_out a6286_ff open
subblock: subb 0 1 2 3 4 5
.con a6252_out a6286_in0
.con a2464_not_ff a6286_in1
.con a6802_not_ff a6286_in2

.clb a6298_not #LUT
pinlist:  a6298_not_in0 a6298_not_in1 a6298_not_in2 a6298_not_in3 a6298_not_out a6298_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6014_out a6298_not_in0
.con a6226_out a6298_not_in1
.con a6282_out a6298_not_in2
.con a6286_out a6298_not_in3

.clb a6300 #LUT
pinlist:  a6300_in0 a6300_in1 open open a6300_out a6300_ff open
subblock: subb 0 1 2 3 4 5
.con a2476_not_ff a6300_in0
.con a6782_not_ff a6300_in1

.clb a6304 #LUT
pinlist:  a6304_in0 a6304_in1 a6304_in2 open a6304_out a6304_ff open
subblock: subb 0 1 2 3 4 5
.con a6286_out a6304_in0
.con a2470_not_ff a6304_in1
.con a6792_not_ff a6304_in2

.clb a6316_not #LUT
pinlist:  a6316_not_in0 a6316_not_in1 a6316_not_in2 a6316_not_in3 a6316_not_out a6316_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6018_out a6316_not_in0
.con a6226_out a6316_not_in1
.con a6300_out a6316_not_in2
.con a6304_out a6316_not_in3

.clb a6324 #LUT
pinlist:  a6324_in0 a6324_in1 a6324_in2 open a6324_out a6324_ff open
subblock: subb 0 1 2 3 4 5
.con a6304_out a6324_in0
.con a2476_not_ff a6324_in1
.con a6782_not_ff a6324_in2

.clb a6328 #LUT
pinlist:  a6328_in0 a6328_in1 a6328_in2 open a6328_out a6328_ff open
subblock: subb 0 1 2 3 4 5
.con a6022_out a6328_in0
.con a6226_out a6328_in1
.con a6324_out a6328_in2

.clb a6334_not #LUT
pinlist:  a6334_not_in0 a6334_not_in1 a6334_not_in2 open a6334_not_out a6334_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6328_out a6334_not_in0
.con a2482_not_ff a6334_not_in1
.con a6772_not_ff a6334_not_in2

.clb a6344_not #LUT
pinlist:  a6344_not_in0 a6344_not_in1 a6344_not_in2 a6344_not_in3 a6344_not_out a6344_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6344_not_in0
.con a6328_out a6344_not_in1
.con a2482_not_ff a6344_not_in2
.con a6772_not_ff a6344_not_in3

.clb a6350_not #LUT
pinlist:  a6350_not_in0 a6350_not_in1 a6350_not_in2 open a6350_not_out a6350_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6350_not_in0
.con a2386_not_ff a6350_not_in1
.con a6932_not_ff a6350_not_in2

.clb a6356_not #LUT
pinlist:  a6356_not_in0 a6356_not_in1 a6356_not_in2 open a6356_not_out a6356_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6356_not_in0
.con a2380_not_ff a6356_not_in1
.con a6942_not_ff a6356_not_in2

.clb a6362_not #LUT
pinlist:  a6362_not_in0 a6362_not_in1 a6362_not_in2 open a6362_not_out a6362_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6362_not_in0
.con a2350_not_ff a6362_not_in1
.con a6992_not_ff a6362_not_in2

.clb a6368_not #LUT
pinlist:  a6368_not_in0 a6368_not_in1 a6368_not_in2 open a6368_not_out a6368_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6368_not_in0
.con a2344_not_ff a6368_not_in1
.con a7002_not_ff a6368_not_in2

.clb a6374_not #LUT
pinlist:  a6374_not_in0 a6374_not_in1 a6374_not_in2 open a6374_not_out a6374_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6374_not_in0
.con a2362_not_ff a6374_not_in1
.con a6972_not_ff a6374_not_in2

.clb a6380_not #LUT
pinlist:  a6380_not_in0 a6380_not_in1 a6380_not_in2 open a6380_not_out a6380_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6380_not_in0
.con a2356_not_ff a6380_not_in1
.con a6982_not_ff a6380_not_in2

.clb a6386_not #LUT
pinlist:  a6386_not_in0 a6386_not_in1 a6386_not_in2 open a6386_not_out a6386_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6386_not_in0
.con a2422_not_ff a6386_not_in1
.con a6872_not_ff a6386_not_in2

.clb a6392_not #LUT
pinlist:  a6392_not_in0 a6392_not_in1 a6392_not_in2 open a6392_not_out a6392_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6392_not_in0
.con a2416_not_ff a6392_not_in1
.con a6882_not_ff a6392_not_in2

.clb a6398_not #LUT
pinlist:  a6398_not_in0 a6398_not_in1 a6398_not_in2 open a6398_not_out a6398_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6398_not_in0
.con a2434_not_ff a6398_not_in1
.con a6852_not_ff a6398_not_in2

.clb a6404_not #LUT
pinlist:  a6404_not_in0 a6404_not_in1 a6404_not_in2 open a6404_not_out a6404_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6404_not_in0
.con a2428_not_ff a6404_not_in1
.con a6862_not_ff a6404_not_in2

.clb a6410_not #LUT
pinlist:  a6410_not_in0 a6410_not_in1 a6410_not_in2 open a6410_not_out a6410_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6410_not_in0
.con a2398_not_ff a6410_not_in1
.con a6912_not_ff a6410_not_in2

.clb a6416_not #LUT
pinlist:  a6416_not_in0 a6416_not_in1 a6416_not_in2 open a6416_not_out a6416_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6416_not_in0
.con a2392_not_ff a6416_not_in1
.con a6922_not_ff a6416_not_in2

.clb a6422_not #LUT
pinlist:  a6422_not_in0 a6422_not_in1 a6422_not_in2 open a6422_not_out a6422_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6422_not_in0
.con a2410_not_ff a6422_not_in1
.con a6892_not_ff a6422_not_in2

.clb a6428_not #LUT
pinlist:  a6428_not_in0 a6428_not_in1 a6428_not_in2 open a6428_not_out a6428_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6428_not_in0
.con a2404_not_ff a6428_not_in1
.con a6902_not_ff a6428_not_in2

.clb a6434_not #LUT
pinlist:  a6434_not_in0 a6434_not_in1 a6434_not_in2 open a6434_not_out a6434_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6434_not_in0
.con a2326_not_ff a6434_not_in1
.con a7032_not_ff a6434_not_in2

.clb a6440_not #LUT
pinlist:  a6440_not_in0 a6440_not_in1 a6440_not_in2 open a6440_not_out a6440_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6440_not_in0
.con a2320_not_ff a6440_not_in1
.con a7098_not_ff a6440_not_in2

.clb a6446_not #LUT
pinlist:  a6446_not_in0 a6446_not_in1 a6446_not_in2 open a6446_not_out a6446_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6446_not_in0
.con a2338_not_ff a6446_not_in1
.con a7012_not_ff a6446_not_in2

.clb a6452_not #LUT
pinlist:  a6452_not_in0 a6452_not_in1 a6452_not_in2 open a6452_not_out a6452_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6452_not_in0
.con a2332_not_ff a6452_not_in1
.con a7022_not_ff a6452_not_in2

.clb a6458_not #LUT
pinlist:  a6458_not_in0 a6458_not_in1 a6458_not_in2 open a6458_not_out a6458_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6458_not_in0
.con a2310_not_ff a6458_not_in1
.con a7088_not_ff a6458_not_in2

.clb a6464_not #LUT
pinlist:  a6464_not_in0 a6464_not_in1 a6464_not_in2 open a6464_not_out a6464_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6464_not_in0
.con a2446_not_ff a6464_not_in1
.con a6832_not_ff a6464_not_in2

.clb a6470_not #LUT
pinlist:  a6470_not_in0 a6470_not_in1 a6470_not_in2 open a6470_not_out a6470_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6470_not_in0
.con a2440_not_ff a6470_not_in1
.con a6842_not_ff a6470_not_in2

.clb a6476_not #LUT
pinlist:  a6476_not_in0 a6476_not_in1 a6476_not_in2 open a6476_not_out a6476_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6476_not_in0
.con a2310_not_ff a6476_not_in1
.con a7088_not_ff a6476_not_in2

.clb a6482_not #LUT
pinlist:  a6482_not_in0 a6482_not_in1 a6482_not_in2 open a6482_not_out a6482_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6482_not_in0
.con a2320_not_ff a6482_not_in1
.con a7098_not_ff a6482_not_in2

.clb a6488_not #LUT
pinlist:  a6488_not_in0 a6488_not_in1 a6488_not_in2 open a6488_not_out a6488_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6488_not_in0
.con a2428_not_ff a6488_not_in1
.con a6862_not_ff a6488_not_in2

.clb a6494_not #LUT
pinlist:  a6494_not_in0 a6494_not_in1 a6494_not_in2 open a6494_not_out a6494_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6494_not_in0
.con a2422_not_ff a6494_not_in1
.con a6872_not_ff a6494_not_in2

.clb a6500_not #LUT
pinlist:  a6500_not_in0 a6500_not_in1 a6500_not_in2 open a6500_not_out a6500_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6500_not_in0
.con a2416_not_ff a6500_not_in1
.con a6882_not_ff a6500_not_in2

.clb a6506_not #LUT
pinlist:  a6506_not_in0 a6506_not_in1 a6506_not_in2 open a6506_not_out a6506_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6506_not_in0
.con a2410_not_ff a6506_not_in1
.con a6892_not_ff a6506_not_in2

.clb a6512_not #LUT
pinlist:  a6512_not_in0 a6512_not_in1 a6512_not_in2 open a6512_not_out a6512_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6512_not_in0
.con a2404_not_ff a6512_not_in1
.con a6902_not_ff a6512_not_in2

.clb a6518_not #LUT
pinlist:  a6518_not_in0 a6518_not_in1 a6518_not_in2 open a6518_not_out a6518_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6518_not_in0
.con a2398_not_ff a6518_not_in1
.con a6912_not_ff a6518_not_in2

.clb a6524_not #LUT
pinlist:  a6524_not_in0 a6524_not_in1 a6524_not_in2 open a6524_not_out a6524_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6524_not_in0
.con a2326_not_ff a6524_not_in1
.con a7032_not_ff a6524_not_in2

.clb a6530_not #LUT
pinlist:  a6530_not_in0 a6530_not_in1 a6530_not_in2 open a6530_not_out a6530_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6530_not_in0
.con a2332_not_ff a6530_not_in1
.con a7022_not_ff a6530_not_in2

.clb a6536_not #LUT
pinlist:  a6536_not_in0 a6536_not_in1 a6536_not_in2 open a6536_not_out a6536_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6536_not_in0
.con a2338_not_ff a6536_not_in1
.con a7012_not_ff a6536_not_in2

.clb a6542_not #LUT
pinlist:  a6542_not_in0 a6542_not_in1 a6542_not_in2 open a6542_not_out a6542_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6542_not_in0
.con a2344_not_ff a6542_not_in1
.con a7002_not_ff a6542_not_in2

.clb a6548_not #LUT
pinlist:  a6548_not_in0 a6548_not_in1 a6548_not_in2 open a6548_not_out a6548_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6548_not_in0
.con a2350_not_ff a6548_not_in1
.con a6992_not_ff a6548_not_in2

.clb a6554_not #LUT
pinlist:  a6554_not_in0 a6554_not_in1 a6554_not_in2 open a6554_not_out a6554_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6554_not_in0
.con a2356_not_ff a6554_not_in1
.con a6982_not_ff a6554_not_in2

.clb a6560_not #LUT
pinlist:  a6560_not_in0 a6560_not_in1 a6560_not_in2 open a6560_not_out a6560_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6560_not_in0
.con a2362_not_ff a6560_not_in1
.con a6972_not_ff a6560_not_in2

.clb a6566_not #LUT
pinlist:  a6566_not_in0 a6566_not_in1 a6566_not_in2 open a6566_not_out a6566_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6566_not_in0
.con a2368_not_ff a6566_not_in1
.con a6962_not_ff a6566_not_in2

.clb a6572_not #LUT
pinlist:  a6572_not_in0 a6572_not_in1 a6572_not_in2 open a6572_not_out a6572_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6572_not_in0
.con a2374_not_ff a6572_not_in1
.con a6952_not_ff a6572_not_in2

.clb a6578_not #LUT
pinlist:  a6578_not_in0 a6578_not_in1 a6578_not_in2 open a6578_not_out a6578_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6578_not_in0
.con a2380_not_ff a6578_not_in1
.con a6942_not_ff a6578_not_in2

.clb a6584_not #LUT
pinlist:  a6584_not_in0 a6584_not_in1 a6584_not_in2 open a6584_not_out a6584_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6584_not_in0
.con a2386_not_ff a6584_not_in1
.con a6932_not_ff a6584_not_in2

.clb a6590_not #LUT
pinlist:  a6590_not_in0 a6590_not_in1 a6590_not_in2 open a6590_not_out a6590_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6590_not_in0
.con a2392_not_ff a6590_not_in1
.con a6922_not_ff a6590_not_in2

.clb a6596_not #LUT
pinlist:  a6596_not_in0 a6596_not_in1 a6596_not_in2 open a6596_not_out a6596_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6596_not_in0
.con a2434_not_ff a6596_not_in1
.con a6852_not_ff a6596_not_in2

.clb a6602_not #LUT
pinlist:  a6602_not_in0 a6602_not_in1 a6602_not_in2 open a6602_not_out a6602_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6602_not_in0
.con a2440_not_ff a6602_not_in1
.con a6842_not_ff a6602_not_in2

.clb a6608_not #LUT
pinlist:  a6608_not_in0 a6608_not_in1 a6608_not_in2 open a6608_not_out a6608_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6608_not_in0
.con a2446_not_ff a6608_not_in1
.con a6832_not_ff a6608_not_in2

.clb a6614_not #LUT
pinlist:  a6614_not_in0 a6614_not_in1 a6614_not_in2 open a6614_not_out a6614_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6614_not_in0
.con a2458_not_ff a6614_not_in1
.con a6812_not_ff a6614_not_in2

.clb a6620_not #LUT
pinlist:  a6620_not_in0 a6620_not_in1 a6620_not_in2 open a6620_not_out a6620_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6620_not_in0
.con a2464_not_ff a6620_not_in1
.con a6802_not_ff a6620_not_in2

.clb a6626_not #LUT
pinlist:  a6626_not_in0 a6626_not_in1 a6626_not_in2 open a6626_not_out a6626_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6626_not_in0
.con a2470_not_ff a6626_not_in1
.con a6792_not_ff a6626_not_in2

.clb a6632_not #LUT
pinlist:  a6632_not_in0 a6632_not_in1 a6632_not_in2 open a6632_not_out a6632_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6632_not_in0
.con a2476_not_ff a6632_not_in1
.con a6782_not_ff a6632_not_in2

.clb a6636_not #LUT
pinlist:  a6636_not_in0 a6636_not_in1 a6636_not_in2 open a6636_not_out a6636_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6636_not_in0
.con a2482_not_ff a6636_not_in1
.con a6772_not_ff a6636_not_in2

.clb a6642_not #LUT
pinlist:  a6642_not_in0 a6642_not_in1 a6642_not_in2 open a6642_not_out a6642_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6642_not_in0
.con a2488_not_ff a6642_not_in1
.con a6668_not_ff a6642_not_in2

.clb a6648_not #LUT
pinlist:  a6648_not_in0 a6648_not_in1 a6648_not_in2 open a6648_not_out a6648_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6648_not_in0
.con a2488_not_ff a6648_not_in1
.con a6668_not_ff a6648_not_in2

.clb a6654_not #LUT
pinlist:  a6654_not_in0 a6654_not_in1 a6654_not_in2 open a6654_not_out a6654_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6226_out a6654_not_in0
.con a2494_not_ff a6654_not_in1
.con a6750_not_ff a6654_not_in2

.clb a6656_not #LUT
pinlist:  a6656_not_in0 a6656_not_in1 open open a6656_not_out a6656_not_ff open
subblock: subb 0 1 2 3 4 5
.con a2500_not_ff a6656_not_in0
.con a6762_not_ff a6656_not_in1

.clb a6660 #LUT
pinlist:  a6660_in0 a6660_in1 a6660_in2 open a6660_out a6660_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6660_in0
.con a2302_not_ff a6660_in1
.con a3472_not_ff a6660_in2

.clb a6664 #LUT
pinlist:  a6664_in0 a6664_in1 open open a6664_out a6664_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6664_in0
.con a3472_not_ff a6664_in1

.clb a6668_not #LUT
pinlist:  a6668_not_in0 a6668_not_in1 a6668_not_in2 a6668_not_in3 a6668_not_out a6668_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6668_not_in0
.con a6664_out a6668_not_in1
.con a6668_not_ff a6668_not_in2
.con g1275_ble_ff a6668_not_in3

.clb a6670 #LUT
pinlist:  a6670_in0 a6670_in1 a6670_in2 a6670_in3 a6670_out a6670_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6670_in0
.con a2302_not_ff a6670_in1
.con a3472_not_ff a6670_in2
.con a6750_not_ff a6670_in3

.clb a6676 #LUT
pinlist:  a6676_in0 a6676_in1 a6676_in2 a6676_in3 a6676_out a6676_ff open
subblock: subb 0 1 2 3 4 5
.con a7310_not_ff a6676_in0
.con a7316_not_ff a6676_in1
.con a7322_not_ff a6676_in2
.con a7328_not_ff a6676_in3

.clb a6682 #LUT
pinlist:  a6682_in0 a6682_in1 a6682_in2 a6682_in3 a6682_out a6682_ff open
subblock: subb 0 1 2 3 4 5
.con a6676_out a6682_in0
.con a7292_not_ff a6682_in1
.con a7298_not_ff a6682_in2
.con a7304_not_ff a6682_in3

.clb a6688 #LUT
pinlist:  a6688_in0 a6688_in1 a6688_in2 a6688_in3 a6688_out a6688_ff open
subblock: subb 0 1 2 3 4 5
.con a6682_out a6688_in0
.con a7274_not_ff a6688_in1
.con a7280_not_ff a6688_in2
.con a7286_not_ff a6688_in3

.clb a6694 #LUT
pinlist:  a6694_in0 a6694_in1 a6694_in2 a6694_in3 a6694_out a6694_ff open
subblock: subb 0 1 2 3 4 5
.con a6688_out a6694_in0
.con a7256_not_ff a6694_in1
.con a7262_not_ff a6694_in2
.con a7268_not_ff a6694_in3

.clb a6700 #LUT
pinlist:  a6700_in0 a6700_in1 a6700_in2 a6700_in3 a6700_out a6700_ff open
subblock: subb 0 1 2 3 4 5
.con a6694_out a6700_in0
.con a7238_not_ff a6700_in1
.con a7244_not_ff a6700_in2
.con a7250_not_ff a6700_in3

.clb a6706 #LUT
pinlist:  a6706_in0 a6706_in1 a6706_in2 a6706_in3 a6706_out a6706_ff open
subblock: subb 0 1 2 3 4 5
.con a6700_out a6706_in0
.con a7220_not_ff a6706_in1
.con a7226_not_ff a6706_in2
.con a7232_not_ff a6706_in3

.clb a6712 #LUT
pinlist:  a6712_in0 a6712_in1 a6712_in2 a6712_in3 a6712_out a6712_ff open
subblock: subb 0 1 2 3 4 5
.con a6706_out a6712_in0
.con a7202_ff a6712_in1
.con a7208_not_ff a6712_in2
.con a7214_not_ff a6712_in3

.clb a6718 #LUT
pinlist:  a6718_in0 a6718_in1 a6718_in2 a6718_in3 a6718_out a6718_ff open
subblock: subb 0 1 2 3 4 5
.con a6712_out a6718_in0
.con a7154_ff a6718_in1
.con a7174_not_ff a6718_in2
.con a7190_not_ff a6718_in3

.clb a6724 #LUT
pinlist:  a6724_in0 a6724_in1 a6724_in2 a6724_in3 a6724_out a6724_ff open
subblock: subb 0 1 2 3 4 5
.con a6718_out a6724_in0
.con a7144_ff a6724_in1
.con a7150_not_ff a6724_in2
.con a7336_ff a6724_in3

.clb a6734 #LUT
pinlist:  a6734_in0 a6734_in1 a6734_in2 a6734_in3 a6734_out a6734_ff open
subblock: subb 0 1 2 3 4 5
.con a6724_out a6734_in0
.con a7130_ff a6734_in1
.con a7140_ff a6734_in2
.con a7332_ff a6734_in3

.clb a6744 #LUT
pinlist:  a6744_in0 a6744_in1 a6744_in2 a6744_in3 a6744_out a6744_ff open
subblock: subb 0 1 2 3 4 5
.con a6734_out a6744_in0
.con a7130_ff a6744_in1
.con a7136_ff a6744_in2
.con g1321_ble_ff a6744_in3

.clb a6750_not #LUT
pinlist:  a6750_not_in0 a6750_not_in1 a6750_not_in2 a6750_not_in3 a6750_not_out a6750_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6750_not_in0
.con a6670_out a6750_not_in1
.con a6744_out a6750_not_in2
.con g1277_ble_ff a6750_not_in3

.clb a6758 #LUT
pinlist:  a6758_in0 a6758_in1 a6758_in2 a6758_in3 a6758_out a6758_ff open
subblock: subb 0 1 2 3 4 5
.con a6734_out a6758_in0
.con g1277_ble_ff a6758_in1
.con a7136_ff a6758_in2
.con g1321_ble_ff a6758_in3

.clb a6762_not #LUT
pinlist:  a6762_not_in0 a6762_not_in1 a6762_not_in2 a6762_not_in3 a6762_not_out a6762_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6762_not_in0
.con a6664_out a6762_not_in1
.con a6758_out a6762_not_in2
.con a6762_not_ff a6762_not_in3

.clb a6770 #LUT
pinlist:  a6770_in0 a6770_in1 a6770_in2 a6770_in3 a6770_out a6770_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6770_in0
.con a6724_out a6770_in1
.con a7140_ff a6770_in2
.con a7332_ff a6770_in3

.clb a6772_not #LUT
pinlist:  a6772_not_in0 a6772_not_in1 a6772_not_in2 open a6772_not_out a6772_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6772_not_in0
.con a6770_out a6772_not_in1
.con a6772_not_ff a6772_not_in2

.clb a6774 #LUT
pinlist:  a6774_in0 a6774_in1 a6774_in2 a6774_in3 a6774_out a6774_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6774_in0
.con a2302_not_ff a6774_in1
.con a3472_not_ff a6774_in2
.con a6782_not_ff a6774_in3

.clb a6782_not #LUT
pinlist:  a6782_not_in0 a6782_not_in1 a6782_not_in2 a6782_not_in3 a6782_not_out a6782_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6782_not_in0
.con a6724_out a6782_not_in1
.con a6774_out a6782_not_in2
.con a7332_ff a6782_not_in3

.clb a6784 #LUT
pinlist:  a6784_in0 a6784_in1 a6784_in2 a6784_in3 a6784_out a6784_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6784_in0
.con a2302_not_ff a6784_in1
.con a3472_not_ff a6784_in2
.con a6792_not_ff a6784_in3

.clb a6786 #LUT
pinlist:  a6786_in0 a6786_in1 a6786_in2 a6786_in3 a6786_out a6786_ff open
subblock: subb 0 1 2 3 4 5
.con a6718_out a6786_in0
.con a7144_ff a6786_in1
.con a7150_not_ff a6786_in2
.con a7336_ff a6786_in3

.clb a6792_not #LUT
pinlist:  a6792_not_in0 a6792_not_in1 a6792_not_in2 a6792_not_in3 a6792_not_out a6792_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6792_not_in0
.con a6724_out a6792_not_in1
.con a6784_out a6792_not_in2
.con a6786_out a6792_not_in3

.clb a6800 #LUT
pinlist:  a6800_in0 a6800_in1 a6800_in2 a6800_in3 a6800_out a6800_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6800_in0
.con a6718_out a6800_in1
.con a7144_ff a6800_in2
.con a7150_not_ff a6800_in3

.clb a6802_not #LUT
pinlist:  a6802_not_in0 a6802_not_in1 a6802_not_in2 open a6802_not_out a6802_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6802_not_in0
.con a6800_out a6802_not_in1
.con a6802_not_ff a6802_not_in2

.clb a6804 #LUT
pinlist:  a6804_in0 a6804_in1 a6804_in2 a6804_in3 a6804_out a6804_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6804_in0
.con a2302_not_ff a6804_in1
.con a3472_not_ff a6804_in2
.con a6812_not_ff a6804_in3

.clb a6812_not #LUT
pinlist:  a6812_not_in0 a6812_not_in1 a6812_not_in2 a6812_not_in3 a6812_not_out a6812_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6812_not_in0
.con a6718_out a6812_not_in1
.con a6804_out a6812_not_in2
.con a7150_not_ff a6812_not_in3

.clb a6716 #LUT
pinlist:  a6716_in0 a6716_in1 a6716_in2 open a6716_out a6716_ff open
subblock: subb 0 1 2 3 4 5
.con a6712_out a6716_in0
.con a7174_not_ff a6716_in1
.con a7190_not_ff a6716_in2

.clb a6814 #LUT
pinlist:  a6814_in0 a6814_in1 a6814_in2 a6814_in3 a6814_out a6814_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6814_in0
.con a2302_not_ff a6814_in1
.con a3472_not_ff a6814_in2
.con a6822_not_ff a6814_in3

.clb a6822_not #LUT
pinlist:  a6822_not_in0 a6822_not_in1 a6822_not_in2 a6822_not_in3 a6822_not_out a6822_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6822_not_in0
.con a6716_out a6822_not_in1
.con a6814_out a6822_not_in2
.con a7154_ff a6822_not_in3

.clb a6830 #LUT
pinlist:  a6830_in0 a6830_in1 a6830_in2 a6830_in3 a6830_out a6830_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6830_in0
.con a6712_out a6830_in1
.con a7174_not_ff a6830_in2
.con a7190_not_ff a6830_in3

.clb a6832_not #LUT
pinlist:  a6832_not_in0 a6832_not_in1 a6832_not_in2 open a6832_not_out a6832_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6832_not_in0
.con a6830_out a6832_not_in1
.con a6832_not_ff a6832_not_in2

.clb a6834 #LUT
pinlist:  a6834_in0 a6834_in1 a6834_in2 a6834_in3 a6834_out a6834_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6834_in0
.con a2302_not_ff a6834_in1
.con a3472_not_ff a6834_in2
.con a6842_not_ff a6834_in3

.clb a6842_not #LUT
pinlist:  a6842_not_in0 a6842_not_in1 a6842_not_in2 a6842_not_in3 a6842_not_out a6842_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6842_not_in0
.con a6712_out a6842_not_in1
.con a6834_out a6842_not_in2
.con a7190_not_ff a6842_not_in3

.clb a6844 #LUT
pinlist:  a6844_in0 a6844_in1 a6844_in2 a6844_in3 a6844_out a6844_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6844_in0
.con a2302_not_ff a6844_in1
.con a3472_not_ff a6844_in2
.con a6852_not_ff a6844_in3

.clb a6846 #LUT
pinlist:  a6846_in0 a6846_in1 a6846_in2 a6846_in3 a6846_out a6846_ff open
subblock: subb 0 1 2 3 4 5
.con a6706_out a6846_in0
.con a7202_ff a6846_in1
.con a7208_not_ff a6846_in2
.con a7214_not_ff a6846_in3

.clb a6852_not #LUT
pinlist:  a6852_not_in0 a6852_not_in1 a6852_not_in2 a6852_not_in3 a6852_not_out a6852_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6852_not_in0
.con a6712_out a6852_not_in1
.con a6844_out a6852_not_in2
.con a6846_out a6852_not_in3

.clb a6860 #LUT
pinlist:  a6860_in0 a6860_in1 a6860_in2 a6860_in3 a6860_out a6860_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6860_in0
.con a6706_out a6860_in1
.con a7208_not_ff a6860_in2
.con a7214_not_ff a6860_in3

.clb a6862_not #LUT
pinlist:  a6862_not_in0 a6862_not_in1 a6862_not_in2 open a6862_not_out a6862_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6862_not_in0
.con a6860_out a6862_not_in1
.con a6862_not_ff a6862_not_in2

.clb a6864 #LUT
pinlist:  a6864_in0 a6864_in1 a6864_in2 a6864_in3 a6864_out a6864_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6864_in0
.con a2302_not_ff a6864_in1
.con a3472_not_ff a6864_in2
.con a6872_not_ff a6864_in3

.clb a6872_not #LUT
pinlist:  a6872_not_in0 a6872_not_in1 a6872_not_in2 a6872_not_in3 a6872_not_out a6872_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6872_not_in0
.con a6706_out a6872_not_in1
.con a6864_out a6872_not_in2
.con a7214_not_ff a6872_not_in3

.clb a6698 #LUT
pinlist:  a6698_in0 a6698_in1 a6698_in2 open a6698_out a6698_ff open
subblock: subb 0 1 2 3 4 5
.con a6694_out a6698_in0
.con a7244_not_ff a6698_in1
.con a7250_not_ff a6698_in2

.clb a6704 #LUT
pinlist:  a6704_in0 a6704_in1 a6704_in2 a6704_in3 a6704_out a6704_ff open
subblock: subb 0 1 2 3 4 5
.con a6698_out a6704_in0
.con a7226_not_ff a6704_in1
.con a7232_not_ff a6704_in2
.con a7238_not_ff a6704_in3

.clb a6874 #LUT
pinlist:  a6874_in0 a6874_in1 a6874_in2 a6874_in3 a6874_out a6874_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6874_in0
.con a2302_not_ff a6874_in1
.con a3472_not_ff a6874_in2
.con a6882_not_ff a6874_in3

.clb a6882_not #LUT
pinlist:  a6882_not_in0 a6882_not_in1 a6882_not_in2 a6882_not_in3 a6882_not_out a6882_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6882_not_in0
.con a6704_out a6882_not_in1
.con a6874_out a6882_not_in2
.con a7220_not_ff a6882_not_in3

.clb a6890 #LUT
pinlist:  a6890_in0 a6890_in1 a6890_in2 a6890_in3 a6890_out a6890_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6890_in0
.con a6700_out a6890_in1
.con a7226_not_ff a6890_in2
.con a7232_not_ff a6890_in3

.clb a6892_not #LUT
pinlist:  a6892_not_in0 a6892_not_in1 a6892_not_in2 open a6892_not_out a6892_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6892_not_in0
.con a6890_out a6892_not_in1
.con a6892_not_ff a6892_not_in2

.clb a6894 #LUT
pinlist:  a6894_in0 a6894_in1 a6894_in2 a6894_in3 a6894_out a6894_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6894_in0
.con a2302_not_ff a6894_in1
.con a3472_not_ff a6894_in2
.con a6902_not_ff a6894_in3

.clb a6902_not #LUT
pinlist:  a6902_not_in0 a6902_not_in1 a6902_not_in2 a6902_not_in3 a6902_not_out a6902_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6902_not_in0
.con a6700_out a6902_not_in1
.con a6894_out a6902_not_in2
.con a7232_not_ff a6902_not_in3

.clb a6904 #LUT
pinlist:  a6904_in0 a6904_in1 a6904_in2 a6904_in3 a6904_out a6904_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6904_in0
.con a2302_not_ff a6904_in1
.con a3472_not_ff a6904_in2
.con a6912_not_ff a6904_in3

.clb a6912_not #LUT
pinlist:  a6912_not_in0 a6912_not_in1 a6912_not_in2 a6912_not_in3 a6912_not_out a6912_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6912_not_in0
.con a6698_out a6912_not_in1
.con a6904_out a6912_not_in2
.con a7238_not_ff a6912_not_in3

.clb a6920 #LUT
pinlist:  a6920_in0 a6920_in1 a6920_in2 a6920_in3 a6920_out a6920_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6920_in0
.con a6694_out a6920_in1
.con a7244_not_ff a6920_in2
.con a7250_not_ff a6920_in3

.clb a6922_not #LUT
pinlist:  a6922_not_in0 a6922_not_in1 a6922_not_in2 open a6922_not_out a6922_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6922_not_in0
.con a6920_out a6922_not_in1
.con a6922_not_ff a6922_not_in2

.clb a6924 #LUT
pinlist:  a6924_in0 a6924_in1 a6924_in2 a6924_in3 a6924_out a6924_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6924_in0
.con a2302_not_ff a6924_in1
.con a3472_not_ff a6924_in2
.con a6932_not_ff a6924_in3

.clb a6932_not #LUT
pinlist:  a6932_not_in0 a6932_not_in1 a6932_not_in2 a6932_not_in3 a6932_not_out a6932_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6932_not_in0
.con a6694_out a6932_not_in1
.con a6924_out a6932_not_in2
.con a7250_not_ff a6932_not_in3

.clb a6686 #LUT
pinlist:  a6686_in0 a6686_in1 a6686_in2 open a6686_out a6686_ff open
subblock: subb 0 1 2 3 4 5
.con a6682_out a6686_in0
.con a7280_not_ff a6686_in1
.con a7286_not_ff a6686_in2

.clb a6692 #LUT
pinlist:  a6692_in0 a6692_in1 a6692_in2 a6692_in3 a6692_out a6692_ff open
subblock: subb 0 1 2 3 4 5
.con a6686_out a6692_in0
.con a7262_not_ff a6692_in1
.con a7268_not_ff a6692_in2
.con a7274_not_ff a6692_in3

.clb a6934 #LUT
pinlist:  a6934_in0 a6934_in1 a6934_in2 a6934_in3 a6934_out a6934_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6934_in0
.con a2302_not_ff a6934_in1
.con a3472_not_ff a6934_in2
.con a6942_not_ff a6934_in3

.clb a6942_not #LUT
pinlist:  a6942_not_in0 a6942_not_in1 a6942_not_in2 a6942_not_in3 a6942_not_out a6942_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6942_not_in0
.con a6692_out a6942_not_in1
.con a6934_out a6942_not_in2
.con a7256_not_ff a6942_not_in3

.clb a6950 #LUT
pinlist:  a6950_in0 a6950_in1 a6950_in2 a6950_in3 a6950_out a6950_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6950_in0
.con a6688_out a6950_in1
.con a7262_not_ff a6950_in2
.con a7268_not_ff a6950_in3

.clb a6952_not #LUT
pinlist:  a6952_not_in0 a6952_not_in1 a6952_not_in2 open a6952_not_out a6952_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6952_not_in0
.con a6950_out a6952_not_in1
.con a6952_not_ff a6952_not_in2

.clb a6954 #LUT
pinlist:  a6954_in0 a6954_in1 a6954_in2 a6954_in3 a6954_out a6954_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6954_in0
.con a2302_not_ff a6954_in1
.con a3472_not_ff a6954_in2
.con a6962_not_ff a6954_in3

.clb a6962_not #LUT
pinlist:  a6962_not_in0 a6962_not_in1 a6962_not_in2 a6962_not_in3 a6962_not_out a6962_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6962_not_in0
.con a6688_out a6962_not_in1
.con a6954_out a6962_not_in2
.con a7268_not_ff a6962_not_in3

.clb a6964 #LUT
pinlist:  a6964_in0 a6964_in1 a6964_in2 a6964_in3 a6964_out a6964_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6964_in0
.con a2302_not_ff a6964_in1
.con a3472_not_ff a6964_in2
.con a6972_not_ff a6964_in3

.clb a6972_not #LUT
pinlist:  a6972_not_in0 a6972_not_in1 a6972_not_in2 a6972_not_in3 a6972_not_out a6972_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6972_not_in0
.con a6686_out a6972_not_in1
.con a6964_out a6972_not_in2
.con a7274_not_ff a6972_not_in3

.clb a6980 #LUT
pinlist:  a6980_in0 a6980_in1 a6980_in2 a6980_in3 a6980_out a6980_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6980_in0
.con a6682_out a6980_in1
.con a7280_not_ff a6980_in2
.con a7286_not_ff a6980_in3

.clb a6982_not #LUT
pinlist:  a6982_not_in0 a6982_not_in1 a6982_not_in2 open a6982_not_out a6982_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a6982_not_in0
.con a6980_out a6982_not_in1
.con a6982_not_ff a6982_not_in2

.clb a6984 #LUT
pinlist:  a6984_in0 a6984_in1 a6984_in2 a6984_in3 a6984_out a6984_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6984_in0
.con a2302_not_ff a6984_in1
.con a3472_not_ff a6984_in2
.con a6992_not_ff a6984_in3

.clb a6992_not #LUT
pinlist:  a6992_not_in0 a6992_not_in1 a6992_not_in2 a6992_not_in3 a6992_not_out a6992_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a6992_not_in0
.con a6682_out a6992_not_in1
.con a6984_out a6992_not_in2
.con a7286_not_ff a6992_not_in3

.clb a6994 #LUT
pinlist:  a6994_in0 a6994_in1 a6994_in2 a6994_in3 a6994_out a6994_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a6994_in0
.con a2302_not_ff a6994_in1
.con a3472_not_ff a6994_in2
.con a7002_not_ff a6994_in3

.clb a6996 #LUT
pinlist:  a6996_in0 a6996_in1 a6996_in2 a6996_in3 a6996_out a6996_ff open
subblock: subb 0 1 2 3 4 5
.con a6676_out a6996_in0
.con a7292_not_ff a6996_in1
.con a7298_not_ff a6996_in2
.con a7304_not_ff a6996_in3

.clb a7002_not #LUT
pinlist:  a7002_not_in0 a7002_not_in1 a7002_not_in2 a7002_not_in3 a7002_not_out a7002_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7002_not_in0
.con a6682_out a7002_not_in1
.con a6994_out a7002_not_in2
.con a6996_out a7002_not_in3

.clb a7010 #LUT
pinlist:  a7010_in0 a7010_in1 a7010_in2 a7010_in3 a7010_out a7010_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7010_in0
.con a6676_out a7010_in1
.con a7298_not_ff a7010_in2
.con a7304_not_ff a7010_in3

.clb a7012_not #LUT
pinlist:  a7012_not_in0 a7012_not_in1 a7012_not_in2 open a7012_not_out a7012_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a7012_not_in0
.con a7010_out a7012_not_in1
.con a7012_not_ff a7012_not_in2

.clb a7014 #LUT
pinlist:  a7014_in0 a7014_in1 a7014_in2 a7014_in3 a7014_out a7014_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a7014_in0
.con a2302_not_ff a7014_in1
.con a3472_not_ff a7014_in2
.con a7022_not_ff a7014_in3

.clb a7022_not #LUT
pinlist:  a7022_not_in0 a7022_not_in1 a7022_not_in2 a7022_not_in3 a7022_not_out a7022_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7022_not_in0
.con a6676_out a7022_not_in1
.con a7014_out a7022_not_in2
.con a7304_not_ff a7022_not_in3

.clb a6674 #LUT
pinlist:  a6674_in0 a6674_in1 a6674_in2 open a6674_out a6674_ff open
subblock: subb 0 1 2 3 4 5
.con a7316_not_ff a6674_in0
.con a7322_not_ff a6674_in1
.con a7328_not_ff a6674_in2

.clb a7024 #LUT
pinlist:  a7024_in0 a7024_in1 a7024_in2 a7024_in3 a7024_out a7024_ff open
subblock: subb 0 1 2 3 4 5
.con reset_ipin_out a7024_in0
.con a2302_not_ff a7024_in1
.con a3472_not_ff a7024_in2
.con a7032_not_ff a7024_in3

.clb a7032_not #LUT
pinlist:  a7032_not_in0 a7032_not_in1 a7032_not_in2 a7032_not_in3 a7032_not_out a7032_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7032_not_in0
.con a6674_out a7032_not_in1
.con a7024_out a7032_not_in2
.con a7310_not_ff a7032_not_in3

.clb a7062 #LUT
pinlist:  a7062_in0 a7062_in1 a7062_in2 a7062_in3 a7062_out a7062_ff open
subblock: subb 0 1 2 3 4 5
.con a7414_not_ff a7062_in0
.con a7420_not_ff a7062_in1
.con a7422_ff a7062_in2
.con a7428_not_ff a7062_in3

.clb a7064 #LUT
pinlist:  a7064_in0 a7064_in1 a7064_in2 a7064_in3 a7064_out a7064_ff open
subblock: subb 0 1 2 3 4 5
.con a7390_not_ff a7064_in0
.con a7396_not_ff a7064_in1
.con a7402_not_ff a7064_in2
.con a7408_not_ff a7064_in3

.clb a7036 #LUT
pinlist:  a7036_in0 a7036_in1 open open a7036_out a7036_ff open
subblock: subb 0 1 2 3 4 5
.con a7342_not_ff a7036_in0
.con a7348_not_ff a7036_in1

.clb a7066 #LUT
pinlist:  a7066_in0 a7066_in1 a7066_in2 a7066_in3 a7066_out a7066_ff open
subblock: subb 0 1 2 3 4 5
.con a7366_not_ff a7066_in0
.con a7372_not_ff a7066_in1
.con a7378_not_ff a7066_in2
.con a7384_not_ff a7066_in3

.clb a7070 #LUT
pinlist:  a7070_in0 a7070_in1 a7070_in2 a7070_in3 a7070_out a7070_ff open
subblock: subb 0 1 2 3 4 5
.con a7036_out a7070_in0
.con a7066_out a7070_in1
.con a7354_not_ff a7070_in2
.con a7360_not_ff a7070_in3

.clb a7060 #LUT
pinlist:  a7060_in0 a7060_in1 a7060_in2 a7060_in3 a7060_out a7060_ff open
subblock: subb 0 1 2 3 4 5
.con a7434_not_ff a7060_in0
.con a7440_not_ff a7060_in1
.con a7446_not_ff a7060_in2
.con a7452_not_ff a7060_in3

.clb a7074 #LUT
pinlist:  a7074_in0 a7074_in1 a7074_in2 a7074_in3 a7074_out a7074_ff open
subblock: subb 0 1 2 3 4 5
.con a7060_out a7074_in0
.con a7458_not_ff a7074_in1
.con a7464_not_ff a7074_in2
.con a7470_not_ff a7074_in3

.clb a7078 #LUT
pinlist:  a7078_in0 a7078_in1 a7078_in2 a7078_in3 a7078_out a7078_ff open
subblock: subb 0 1 2 3 4 5
.con a7062_out a7078_in0
.con a7064_out a7078_in1
.con a7070_out a7078_in2
.con a7074_out a7078_in3

.clb a7086 #LUT
pinlist:  a7086_in0 a7086_in1 a7086_in2 a7086_in3 a7086_out a7086_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7086_in0
.con a7078_out a7086_in1
.con a7322_not_ff a7086_in2
.con a7328_not_ff a7086_in3

.clb a7088_not #LUT
pinlist:  a7088_not_in0 a7088_not_in1 a7088_not_in2 open a7088_not_out a7088_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a7088_not_in0
.con a7086_out a7088_not_in1
.con a7088_not_ff a7088_not_in2

.clb a7096 #LUT
pinlist:  a7096_in0 a7096_in1 a7096_in2 a7096_in3 a7096_out a7096_ff open
subblock: subb 0 1 2 3 4 5
.con a6664_out a7096_in0
.con a7316_not_ff a7096_in1
.con a7322_not_ff a7096_in2
.con a7328_not_ff a7096_in3

.clb a7098_not #LUT
pinlist:  a7098_not_in0 a7098_not_in1 a7098_not_in2 open a7098_not_out a7098_not_ff open
subblock: subb 0 1 2 3 4 5
.con a6660_out a7098_not_in0
.con a7096_out a7098_not_in1
.con a7098_not_ff a7098_not_in2

.clb a7102 #LUT
pinlist:  a7102_in0 a7102_in1 a7102_in2 open a7102_out a7102_ff open
subblock: subb 0 1 2 3 4 5
.con g1423_ble_ff a7102_in0
.con a7644_ff a7102_in1
.con g1425_ble_ff a7102_in2

.clb a7112 #LUT
pinlist:  a7112_in0 a7112_in1 a7112_in2 a7112_in3 a7112_out a7112_ff open
subblock: subb 0 1 2 3 4 5
.con a7102_out a7112_in0
.con g1420_ble_ff a7112_in1
.con g1421_ble_ff a7112_in2
.con g1422_ble_ff a7112_in3

.clb a7118 #LUT
pinlist:  a7118_in0 a7118_in1 a7118_in2 a7118_in3 a7118_out a7118_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7118_in0
.con g1417_ble_ff a7118_in1
.con g1418_ble_ff a7118_in2
.con g1419_ble_ff a7118_in3

.clb a7124 #LUT
pinlist:  a7124_in0 a7124_in1 a7124_in2 a7124_in3 a7124_out a7124_ff open
subblock: subb 0 1 2 3 4 5
.con a7118_out a7124_in0
.con g1416_ble_ff a7124_in1
.con g1429_ble_ff a7124_in2
.con g1430_ble_ff a7124_in3

.clb a7130 #LUT
pinlist:  a7130_in0 a7130_in1 open open a7130_out a7130_ff open
subblock: subb 0 1 2 3 4 5
.con a7124_out a7130_in0
.con g1415_ble_ff a7130_in1

.clb a7136 #LUT
pinlist:  a7136_in0 a7136_in1 a7136_in2 open a7136_out a7136_ff open
subblock: subb 0 1 2 3 4 5
.con a7124_out a7136_in0
.con g1415_ble_ff a7136_in1
.con g1433_ble_ff a7136_in2

.clb a7140 #LUT
pinlist:  a7140_in0 a7140_in1 a7140_in2 a7140_in3 a7140_out a7140_ff open
subblock: subb 0 1 2 3 4 5
.con a7118_out a7140_in0
.con g1416_ble_ff a7140_in1
.con g1429_ble_ff a7140_in2
.con g1430_ble_ff a7140_in3

.clb a7144 #LUT
pinlist:  a7144_in0 a7144_in1 a7144_in2 a7144_in3 a7144_out a7144_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7144_in0
.con g1417_ble_ff a7144_in1
.con g1418_ble_ff a7144_in2
.con g1419_ble_ff a7144_in3

.clb a7150_not #LUT
pinlist:  a7150_not_in0 a7150_not_in1 a7150_not_in2 open a7150_not_out a7150_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7150_not_in0
.con g1418_ble_ff a7150_not_in1
.con g1419_ble_ff a7150_not_in2

.clb a7154 #LUT
pinlist:  a7154_in0 a7154_in1 open open a7154_out a7154_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7154_in0
.con g1419_ble_ff a7154_in1

.clb a7174_not #LUT
pinlist:  a7174_not_in0 a7174_not_in1 a7174_not_in2 a7174_not_in3 a7174_not_out a7174_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7102_out a7174_not_in0
.con g1420_ble_ff a7174_not_in1
.con g1421_ble_ff a7174_not_in2
.con g1422_ble_ff a7174_not_in3

.clb a7176 #LUT
pinlist:  a7176_in0 a7176_in1 a7176_in2 open a7176_out a7176_ff open
subblock: subb 0 1 2 3 4 5
.con g1423_ble_ff a7176_in0
.con a7644_ff a7176_in1
.con g1425_ble_ff a7176_in2

.clb a7180 #LUT
pinlist:  a7180_in0 a7180_in1 a7180_in2 a7180_in3 a7180_out a7180_ff open
subblock: subb 0 1 2 3 4 5
.con g1422_ble_ff a7180_in0
.con g1423_ble_ff a7180_in1
.con a7644_ff a7180_in2
.con g1425_ble_ff a7180_in3

.clb a7186 #LUT
pinlist:  a7186_in0 a7186_in1 a7186_in2 open a7186_out a7186_ff open
subblock: subb 0 1 2 3 4 5
.con a7102_out a7186_in0
.con g1420_ble_ff a7186_in1
.con g1422_ble_ff a7186_in2

.clb a7190_not #LUT
pinlist:  a7190_not_in0 a7190_not_in1 a7190_not_in2 a7190_not_in3 a7190_not_out a7190_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7190_not_in0
.con a7176_out a7190_not_in1
.con a7180_out a7190_not_in2
.con a7186_out a7190_not_in3

.clb a7202 #LUT
pinlist:  a7202_in0 a7202_in1 a7202_in2 a7202_in3 a7202_out a7202_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7202_in0
.con g1423_ble_ff a7202_in1
.con a7644_ff a7202_in2
.con g1425_ble_ff a7202_in3

.clb a7208_not #LUT
pinlist:  a7208_not_in0 a7208_not_in1 a7208_not_in2 a7208_not_in3 a7208_not_out a7208_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7208_not_in0
.con a7644_ff a7208_not_in1
.con g1425_ble_ff a7208_not_in2
.con a7648_ff a7208_not_in3

.clb a7214_not #LUT
pinlist:  a7214_not_in0 a7214_not_in1 a7214_not_in2 open a7214_not_out a7214_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7214_not_in0
.con a7648_ff a7214_not_in1
.con a7652_ff a7214_not_in2

.clb a7220_not #LUT
pinlist:  a7220_not_in0 a7220_not_in1 a7220_not_in2 open a7220_not_out a7220_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7220_not_in0
.con a7652_ff a7220_not_in1
.con a7656_ff a7220_not_in2

.clb a7226_not #LUT
pinlist:  a7226_not_in0 a7226_not_in1 a7226_not_in2 open a7226_not_out a7226_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7226_not_in0
.con a7656_ff a7226_not_in1
.con a7660_ff a7226_not_in2

.clb a7232_not #LUT
pinlist:  a7232_not_in0 a7232_not_in1 a7232_not_in2 open a7232_not_out a7232_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7232_not_in0
.con a7660_ff a7232_not_in1
.con a7664_ff a7232_not_in2

.clb a7238_not #LUT
pinlist:  a7238_not_in0 a7238_not_in1 a7238_not_in2 open a7238_not_out a7238_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7238_not_in0
.con a7664_ff a7238_not_in1
.con a7670_not_ff a7238_not_in2

.clb a7244_not #LUT
pinlist:  a7244_not_in0 a7244_not_in1 a7244_not_in2 open a7244_not_out a7244_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7244_not_in0
.con a7670_not_ff a7244_not_in1
.con a7674_ff a7244_not_in2

.clb a7250_not #LUT
pinlist:  a7250_not_in0 a7250_not_in1 a7250_not_in2 open a7250_not_out a7250_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7250_not_in0
.con a7674_ff a7250_not_in1
.con a7678_ff a7250_not_in2

.clb a7256_not #LUT
pinlist:  a7256_not_in0 a7256_not_in1 a7256_not_in2 open a7256_not_out a7256_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7256_not_in0
.con a7678_ff a7256_not_in1
.con a7682_ff a7256_not_in2

.clb a7262_not #LUT
pinlist:  a7262_not_in0 a7262_not_in1 a7262_not_in2 open a7262_not_out a7262_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7262_not_in0
.con a7682_ff a7262_not_in1
.con a7686_ff a7262_not_in2

.clb a7268_not #LUT
pinlist:  a7268_not_in0 a7268_not_in1 a7268_not_in2 open a7268_not_out a7268_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7268_not_in0
.con a7686_ff a7268_not_in1
.con a7692_not_ff a7268_not_in2

.clb a7274_not #LUT
pinlist:  a7274_not_in0 a7274_not_in1 a7274_not_in2 open a7274_not_out a7274_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7274_not_in0
.con a7692_not_ff a7274_not_in1
.con a7700_ff a7274_not_in2

.clb a7280_not #LUT
pinlist:  a7280_not_in0 a7280_not_in1 a7280_not_in2 open a7280_not_out a7280_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7280_not_in0
.con a7700_ff a7280_not_in1
.con a7708_not_ff a7280_not_in2

.clb a7286_not #LUT
pinlist:  a7286_not_in0 a7286_not_in1 a7286_not_in2 open a7286_not_out a7286_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7286_not_in0
.con a7708_not_ff a7286_not_in1
.con a7712_ff a7286_not_in2

.clb a7292_not #LUT
pinlist:  a7292_not_in0 a7292_not_in1 a7292_not_in2 open a7292_not_out a7292_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7292_not_in0
.con a7712_ff a7292_not_in1
.con a7718_not_ff a7292_not_in2

.clb a7298_not #LUT
pinlist:  a7298_not_in0 a7298_not_in1 a7298_not_in2 open a7298_not_out a7298_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7298_not_in0
.con a7718_not_ff a7298_not_in1
.con a7726_ff a7298_not_in2

.clb a7304_not #LUT
pinlist:  a7304_not_in0 a7304_not_in1 a7304_not_in2 open a7304_not_out a7304_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7304_not_in0
.con a7726_ff a7304_not_in1
.con a7734_not_ff a7304_not_in2

.clb a7310_not #LUT
pinlist:  a7310_not_in0 a7310_not_in1 a7310_not_in2 open a7310_not_out a7310_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7310_not_in0
.con a7734_not_ff a7310_not_in1
.con a7742_not_ff a7310_not_in2

.clb a7316_not #LUT
pinlist:  a7316_not_in0 a7316_not_in1 a7316_not_in2 open a7316_not_out a7316_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7316_not_in0
.con a7742_not_ff a7316_not_in1
.con a7746_ff a7316_not_in2

.clb a7322_not #LUT
pinlist:  a7322_not_in0 a7322_not_in1 a7322_not_in2 open a7322_not_out a7322_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7322_not_in0
.con a7746_ff a7322_not_in1
.con a7752_not_ff a7322_not_in2

.clb a7328_not #LUT
pinlist:  a7328_not_in0 a7328_not_in1 a7328_not_in2 open a7328_not_out a7328_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7328_not_in0
.con a7752_not_ff a7328_not_in1
.con a7760_not_ff a7328_not_in2

.clb a7332 #LUT
pinlist:  a7332_in0 a7332_in1 a7332_in2 open a7332_out a7332_ff open
subblock: subb 0 1 2 3 4 5
.con a7118_out a7332_in0
.con g1429_ble_ff a7332_in1
.con g1430_ble_ff a7332_in2

.clb a7336 #LUT
pinlist:  a7336_in0 a7336_in1 open open a7336_out a7336_ff open
subblock: subb 0 1 2 3 4 5
.con a7118_out a7336_in0
.con g1430_ble_ff a7336_in1

.clb a7342_not #LUT
pinlist:  a7342_not_in0 a7342_not_in1 a7342_not_in2 open a7342_not_out a7342_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7342_not_in0
.con a7768_not_ff a7342_not_in1
.con a7776_not_ff a7342_not_in2

.clb a7348_not #LUT
pinlist:  a7348_not_in0 a7348_not_in1 a7348_not_in2 open a7348_not_out a7348_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7348_not_in0
.con a7776_not_ff a7348_not_in1
.con a7780_ff a7348_not_in2

.clb a7354_not #LUT
pinlist:  a7354_not_in0 a7354_not_in1 a7354_not_in2 open a7354_not_out a7354_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7354_not_in0
.con a7780_ff a7354_not_in1
.con a7786_not_ff a7354_not_in2

.clb a7360_not #LUT
pinlist:  a7360_not_in0 a7360_not_in1 a7360_not_in2 open a7360_not_out a7360_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7360_not_in0
.con a7786_not_ff a7360_not_in1
.con a7794_ff a7360_not_in2

.clb a7366_not #LUT
pinlist:  a7366_not_in0 a7366_not_in1 a7366_not_in2 open a7366_not_out a7366_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7366_not_in0
.con a7794_ff a7366_not_in1
.con a7802_not_ff a7366_not_in2

.clb a7372_not #LUT
pinlist:  a7372_not_in0 a7372_not_in1 a7372_not_in2 open a7372_not_out a7372_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7372_not_in0
.con a7802_not_ff a7372_not_in1
.con a7810_not_ff a7372_not_in2

.clb a7378_not #LUT
pinlist:  a7378_not_in0 a7378_not_in1 a7378_not_in2 open a7378_not_out a7378_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7378_not_in0
.con a7810_not_ff a7378_not_in1
.con a7814_ff a7378_not_in2

.clb a7384_not #LUT
pinlist:  a7384_not_in0 a7384_not_in1 a7384_not_in2 open a7384_not_out a7384_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7384_not_in0
.con a7814_ff a7384_not_in1
.con a7820_not_ff a7384_not_in2

.clb a7390_not #LUT
pinlist:  a7390_not_in0 a7390_not_in1 a7390_not_in2 open a7390_not_out a7390_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7390_not_in0
.con a7820_not_ff a7390_not_in1
.con a7828_ff a7390_not_in2

.clb a7396_not #LUT
pinlist:  a7396_not_in0 a7396_not_in1 a7396_not_in2 open a7396_not_out a7396_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7396_not_in0
.con a7828_ff a7396_not_in1
.con a7836_not_ff a7396_not_in2

.clb a7402_not #LUT
pinlist:  a7402_not_in0 a7402_not_in1 a7402_not_in2 open a7402_not_out a7402_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7402_not_in0
.con a7836_not_ff a7402_not_in1
.con a7840_ff a7402_not_in2

.clb a7408_not #LUT
pinlist:  a7408_not_in0 a7408_not_in1 a7408_not_in2 open a7408_not_out a7408_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7408_not_in0
.con a7840_ff a7408_not_in1
.con a7848_not_ff a7408_not_in2

.clb a7414_not #LUT
pinlist:  a7414_not_in0 a7414_not_in1 a7414_not_in2 open a7414_not_out a7414_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7414_not_in0
.con a7848_not_ff a7414_not_in1
.con a7852_ff a7414_not_in2

.clb a7420_not #LUT
pinlist:  a7420_not_in0 a7420_not_in1 a7420_not_in2 open a7420_not_out a7420_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7420_not_in0
.con a7852_ff a7420_not_in1
.con g1515_ble_ff a7420_not_in2

.clb a7422 #LUT
pinlist:  a7422_in0 a7422_in1 open open a7422_out a7422_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7422_in0
.con g1515_ble_ff a7422_in1

.clb a7428_not #LUT
pinlist:  a7428_not_in0 a7428_not_in1 a7428_not_in2 open a7428_not_out a7428_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7428_not_in0
.con a7768_not_ff a7428_not_in1
.con a7856_ff a7428_not_in2

.clb a7434_not #LUT
pinlist:  a7434_not_in0 a7434_not_in1 a7434_not_in2 open a7434_not_out a7434_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7434_not_in0
.con a7862_not_ff a7434_not_in1
.con a7870_ff a7434_not_in2

.clb a7440_not #LUT
pinlist:  a7440_not_in0 a7440_not_in1 a7440_not_in2 open a7440_not_out a7440_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7440_not_in0
.con a7862_not_ff a7440_not_in1
.con a7874_ff a7440_not_in2

.clb a7446_not #LUT
pinlist:  a7446_not_in0 a7446_not_in1 a7446_not_in2 open a7446_not_out a7446_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7446_not_in0
.con a7760_not_ff a7446_not_in1
.con a7874_ff a7446_not_in2

.clb a7452_not #LUT
pinlist:  a7452_not_in0 a7452_not_in1 a7452_not_in2 open a7452_not_out a7452_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7452_not_in0
.con a7856_ff a7452_not_in1
.con a7878_ff a7452_not_in2

.clb a7458_not #LUT
pinlist:  a7458_not_in0 a7458_not_in1 a7458_not_in2 open a7458_not_out a7458_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7458_not_in0
.con a7878_ff a7458_not_in1
.con a7882_ff a7458_not_in2

.clb a7464_not #LUT
pinlist:  a7464_not_in0 a7464_not_in1 a7464_not_in2 open a7464_not_out a7464_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7464_not_in0
.con a7882_ff a7464_not_in1
.con a7886_ff a7464_not_in2

.clb a7470_not #LUT
pinlist:  a7470_not_in0 a7470_not_in1 a7470_not_in2 open a7470_not_out a7470_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7112_out a7470_not_in0
.con a7870_ff a7470_not_in1
.con a7886_ff a7470_not_in2

.clb a7500 #LUT
pinlist:  a7500_in0 a7500_in1 a7500_in2 a7500_in3 a7500_out a7500_ff open
subblock: subb 0 1 2 3 4 5
.con g1598_ble_ff a7500_in0
.con g1599_ble_ff a7500_in1
.con g1600_ble_ff a7500_in2
.con g1601_ble_ff a7500_in3

.clb a7506 #LUT
pinlist:  a7506_in0 a7506_in1 a7506_in2 a7506_in3 a7506_out a7506_ff open
subblock: subb 0 1 2 3 4 5
.con a7500_out a7506_in0
.con g1595_ble_ff a7506_in1
.con g1596_ble_ff a7506_in2
.con g1597_ble_ff a7506_in3

.clb a7514 #LUT
pinlist:  a7514_in0 a7514_in1 a7514_in2 open a7514_out a7514_ff open
subblock: subb 0 1 2 3 4 5
.con a7506_out a7514_in0
.con g1593_ble_ff a7514_in1
.con g1594_ble_ff a7514_in2

.clb a7518 #LUT
pinlist:  a7518_in0 a7518_in1 a7518_in2 open a7518_out a7518_ff open
subblock: subb 0 1 2 3 4 5
.con a7514_out a7518_in0
.con a8754_not_ff a7518_in1
.con g1592_ble_ff a7518_in2

.clb a7522 #LUT
pinlist:  a7522_in0 a7522_in1 a7522_in2 open a7522_out a7522_ff open
subblock: subb 0 1 2 3 4 5
.con a7518_out a7522_in0
.con a8746_ff a7522_in1
.con g1590_ble_ff a7522_in2

.clb a7530 #LUT
pinlist:  a7530_in0 a7530_in1 a7530_in2 open a7530_out a7530_ff open
subblock: subb 0 1 2 3 4 5
.con a7522_out a7530_in0
.con a8722_not_ff a7530_in1
.con a8738_not_ff a7530_in2

.clb a7538 #LUT
pinlist:  a7538_in0 a7538_in1 a7538_in2 open a7538_out a7538_ff open
subblock: subb 0 1 2 3 4 5
.con a7530_out a7538_in0
.con a8714_ff a7538_in1
.con g1586_ble_ff a7538_in2

.clb a7542 #LUT
pinlist:  a7542_in0 a7542_in1 a7542_in2 open a7542_out a7542_ff open
subblock: subb 0 1 2 3 4 5
.con a7538_out a7542_in0
.con a8698_not_ff a7542_in1
.con a8706_not_ff a7542_in2

.clb a7546 #LUT
pinlist:  a7546_in0 a7546_in1 a7546_in2 open a7546_out a7546_ff open
subblock: subb 0 1 2 3 4 5
.con a7542_out a7546_in0
.con a8674_not_ff a7546_in1
.con a8686_ff a7546_in2

.clb a7556 #LUT
pinlist:  a7556_in0 a7556_in1 a7556_in2 a7556_in3 a7556_out a7556_ff open
subblock: subb 0 1 2 3 4 5
.con a7546_out a7556_in0
.con a8592_not_ff a7556_in1
.con a8610_not_ff a7556_in2
.con a8622_not_ff a7556_in3

.clb a7562 #LUT
pinlist:  a7562_in0 a7562_in1 a7562_in2 a7562_in3 a7562_out a7562_ff open
subblock: subb 0 1 2 3 4 5
.con a7556_out a7562_in0
.con a8572_ff a7562_in1
.con a8580_ff a7562_in2
.con a8584_ff a7562_in3

.clb a7570 #LUT
pinlist:  a7570_in0 a7570_in1 a7570_in2 open a7570_out a7570_ff open
subblock: subb 0 1 2 3 4 5
.con a7562_out a7570_in0
.con a8446_ff a7570_in1
.con a8568_ff a7570_in2

.clb a7574 #LUT
pinlist:  a7574_in0 a7574_in1 a7574_in2 open a7574_out a7574_ff open
subblock: subb 0 1 2 3 4 5
.con a7570_out a7574_in0
.con a8434_ff a7574_in1
.con a8442_ff a7574_in2

.clb a7582 #LUT
pinlist:  a7582_in0 a7582_in1 a7582_in2 open a7582_out a7582_ff open
subblock: subb 0 1 2 3 4 5
.con a7574_out a7582_in0
.con a8308_ff a7582_in1
.con a8430_ff a7582_in2

.clb a7586 #LUT
pinlist:  a7586_in0 a7586_in1 a7586_in2 open a7586_out a7586_ff open
subblock: subb 0 1 2 3 4 5
.con a7582_out a7586_in0
.con a8296_ff a7586_in1
.con a8304_not_ff a7586_in2

.clb a7590 #LUT
pinlist:  a7590_in0 a7590_in1 a7590_in2 open a7590_out a7590_ff open
subblock: subb 0 1 2 3 4 5
.con a7586_out a7590_in0
.con a8170_ff a7590_in1
.con a8292_ff a7590_in2

.clb a7598 #LUT
pinlist:  a7598_in0 a7598_in1 a7598_in2 open a7598_out a7598_ff open
subblock: subb 0 1 2 3 4 5
.con a7590_out a7598_in0
.con a8158_ff a7598_in1
.con a8166_ff a7598_in2

.clb a7606 #LUT
pinlist:  a7606_in0 a7606_in1 a7606_in2 open a7606_out a7606_ff open
subblock: subb 0 1 2 3 4 5
.con a7598_out a7606_in0
.con a8072_ff a7606_in1
.con a8086_not_ff a7606_in2

.clb a7610 #LUT
pinlist:  a7610_in0 a7610_in1 a7610_in2 open a7610_out a7610_ff open
subblock: subb 0 1 2 3 4 5
.con a7606_out a7610_in0
.con a8056_ff a7610_in1
.con a8064_ff a7610_in2

.clb a7614 #LUT
pinlist:  a7614_in0 a7614_in1 a7614_in2 open a7614_out a7614_ff open
subblock: subb 0 1 2 3 4 5
.con a7610_out a7614_in0
.con a8044_ff a7614_in1
.con a8052_ff a7614_in2

.clb a7622 #LUT
pinlist:  a7622_in0 a7622_in1 a7622_in2 open a7622_out a7622_ff open
subblock: subb 0 1 2 3 4 5
.con a7614_out a7622_in0
.con a7946_not_ff a7622_in1
.con g1556_ble_ff a7622_in2

.clb a7628 #LUT
pinlist:  a7628_in0 a7628_in1 a7628_in2 a7628_in3 a7628_out a7628_ff open
subblock: subb 0 1 2 3 4 5
.con a7622_out a7628_in0
.con g1552_ble_ff a7628_in1
.con g1553_ble_ff a7628_in2
.con g1554_ble_ff a7628_in3

.clb a7632 #LUT
pinlist:  a7632_in0 a7632_in1 a7632_in2 open a7632_out a7632_ff open
subblock: subb 0 1 2 3 4 5
.con a7628_out a7632_in0
.con g1550_ble_ff a7632_in1
.con g1551_ble_ff a7632_in2

.clb a7638 #LUT
pinlist:  a7638_in0 a7638_in1 a7638_in2 a7638_in3 a7638_out a7638_ff open
subblock: subb 0 1 2 3 4 5
.con a7632_out a7638_in0
.con g1547_ble_ff a7638_in1
.con g1548_ble_ff a7638_in2
.con g1549_ble_ff a7638_in3

.clb a7644 #LUT
pinlist:  a7644_in0 a7644_in1 a7644_in2 a7644_in3 a7644_out a7644_ff open
subblock: subb 0 1 2 3 4 5
.con a7638_out a7644_in0
.con g1544_ble_ff a7644_in1
.con g1545_ble_ff a7644_in2
.con g1546_ble_ff a7644_in3

.clb a7648 #LUT
pinlist:  a7648_in0 a7648_in1 a7648_in2 a7648_in3 a7648_out a7648_ff open
subblock: subb 0 1 2 3 4 5
.con a7638_out a7648_in0
.con g1544_ble_ff a7648_in1
.con g1545_ble_ff a7648_in2
.con g1546_ble_ff a7648_in3

.clb a7652 #LUT
pinlist:  a7652_in0 a7652_in1 a7652_in2 open a7652_out a7652_ff open
subblock: subb 0 1 2 3 4 5
.con a7638_out a7652_in0
.con g1545_ble_ff a7652_in1
.con g1546_ble_ff a7652_in2

.clb a7656 #LUT
pinlist:  a7656_in0 a7656_in1 open open a7656_out a7656_ff open
subblock: subb 0 1 2 3 4 5
.con a7638_out a7656_in0
.con g1546_ble_ff a7656_in1

.clb a7660 #LUT
pinlist:  a7660_in0 a7660_in1 a7660_in2 a7660_in3 a7660_out a7660_ff open
subblock: subb 0 1 2 3 4 5
.con a7632_out a7660_in0
.con g1547_ble_ff a7660_in1
.con g1548_ble_ff a7660_in2
.con g1549_ble_ff a7660_in3

.clb a7664 #LUT
pinlist:  a7664_in0 a7664_in1 a7664_in2 open a7664_out a7664_ff open
subblock: subb 0 1 2 3 4 5
.con a7632_out a7664_in0
.con g1548_ble_ff a7664_in1
.con g1549_ble_ff a7664_in2

.clb a7670_not #LUT
pinlist:  a7670_not_in0 a7670_not_in1 a7670_not_in2 a7670_not_in3 a7670_not_out a7670_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7628_out a7670_not_in0
.con g1549_ble_ff a7670_not_in1
.con g1550_ble_ff a7670_not_in2
.con g1551_ble_ff a7670_not_in3

.clb a7674 #LUT
pinlist:  a7674_in0 a7674_in1 a7674_in2 open a7674_out a7674_ff open
subblock: subb 0 1 2 3 4 5
.con a7628_out a7674_in0
.con g1550_ble_ff a7674_in1
.con g1551_ble_ff a7674_in2

.clb a7678 #LUT
pinlist:  a7678_in0 a7678_in1 open open a7678_out a7678_ff open
subblock: subb 0 1 2 3 4 5
.con a7628_out a7678_in0
.con g1551_ble_ff a7678_in1

.clb a7682 #LUT
pinlist:  a7682_in0 a7682_in1 a7682_in2 a7682_in3 a7682_out a7682_ff open
subblock: subb 0 1 2 3 4 5
.con a7622_out a7682_in0
.con g1552_ble_ff a7682_in1
.con g1553_ble_ff a7682_in2
.con g1554_ble_ff a7682_in3

.clb a7686 #LUT
pinlist:  a7686_in0 a7686_in1 a7686_in2 open a7686_out a7686_ff open
subblock: subb 0 1 2 3 4 5
.con a7622_out a7686_in0
.con g1553_ble_ff a7686_in1
.con g1554_ble_ff a7686_in2

.clb a7692_not #LUT
pinlist:  a7692_not_in0 a7692_not_in1 a7692_not_in2 a7692_not_in3 a7692_not_out a7692_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7614_out a7692_not_in0
.con g1554_ble_ff a7692_not_in1
.con a7946_not_ff a7692_not_in2
.con g1556_ble_ff a7692_not_in3

.clb a7700 #LUT
pinlist:  a7700_in0 a7700_in1 a7700_in2 open a7700_out a7700_ff open
subblock: subb 0 1 2 3 4 5
.con a7614_out a7700_in0
.con a7946_not_ff a7700_in1
.con g1556_ble_ff a7700_in2

.clb a7708_not #LUT
pinlist:  a7708_not_in0 a7708_not_in1 a7708_not_in2 open a7708_not_out a7708_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7610_out a7708_not_in0
.con a8044_ff a7708_not_in1
.con a8052_ff a7708_not_in2

.clb a7712 #LUT
pinlist:  a7712_in0 a7712_in1 a7712_in2 open a7712_out a7712_ff open
subblock: subb 0 1 2 3 4 5
.con a7606_out a7712_in0
.con a8056_ff a7712_in1
.con a8064_ff a7712_in2

.clb a7718_not #LUT
pinlist:  a7718_not_in0 a7718_not_in1 a7718_not_in2 a7718_not_in3 a7718_not_out a7718_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7598_out a7718_not_in0
.con a8064_ff a7718_not_in1
.con a8072_ff a7718_not_in2
.con a8086_not_ff a7718_not_in3

.clb a7726 #LUT
pinlist:  a7726_in0 a7726_in1 a7726_in2 open a7726_out a7726_ff open
subblock: subb 0 1 2 3 4 5
.con a7598_out a7726_in0
.con a8072_ff a7726_in1
.con a8086_not_ff a7726_in2

.clb a7734_not #LUT
pinlist:  a7734_not_in0 a7734_not_in1 a7734_not_in2 open a7734_not_out a7734_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7590_out a7734_not_in0
.con a8158_ff a7734_not_in1
.con a8166_ff a7734_not_in2

.clb a7742_not #LUT
pinlist:  a7742_not_in0 a7742_not_in1 a7742_not_in2 open a7742_not_out a7742_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7586_out a7742_not_in0
.con a8170_ff a7742_not_in1
.con a8292_ff a7742_not_in2

.clb a7746 #LUT
pinlist:  a7746_in0 a7746_in1 a7746_in2 open a7746_out a7746_ff open
subblock: subb 0 1 2 3 4 5
.con a7582_out a7746_in0
.con a8296_ff a7746_in1
.con a8304_not_ff a7746_in2

.clb a7752_not #LUT
pinlist:  a7752_not_in0 a7752_not_in1 a7752_not_in2 a7752_not_in3 a7752_not_out a7752_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7574_out a7752_not_in0
.con a8304_not_ff a7752_not_in1
.con a8308_ff a7752_not_in2
.con a8430_ff a7752_not_in3

.clb a7760_not #LUT
pinlist:  a7760_not_in0 a7760_not_in1 a7760_not_in2 open a7760_not_out a7760_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7574_out a7760_not_in0
.con a8308_ff a7760_not_in1
.con a8430_ff a7760_not_in2

.clb a7768_not #LUT
pinlist:  a7768_not_in0 a7768_not_in1 a7768_not_in2 open a7768_not_out a7768_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7546_out a7768_not_in0
.con a8610_not_ff a7768_not_in1
.con a8622_not_ff a7768_not_in2

.clb a7776_not #LUT
pinlist:  a7776_not_in0 a7776_not_in1 a7776_not_in2 open a7776_not_out a7776_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7542_out a7776_not_in0
.con a8674_not_ff a7776_not_in1
.con a8686_ff a7776_not_in2

.clb a7780 #LUT
pinlist:  a7780_in0 a7780_in1 a7780_in2 open a7780_out a7780_ff open
subblock: subb 0 1 2 3 4 5
.con a7538_out a7780_in0
.con a8698_not_ff a7780_in1
.con a8706_not_ff a7780_in2

.clb a7786_not #LUT
pinlist:  a7786_not_in0 a7786_not_in1 a7786_not_in2 a7786_not_in3 a7786_not_out a7786_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7530_out a7786_not_in0
.con a8706_not_ff a7786_not_in1
.con a8714_ff a7786_not_in2
.con g1586_ble_ff a7786_not_in3

.clb a7794 #LUT
pinlist:  a7794_in0 a7794_in1 a7794_in2 open a7794_out a7794_ff open
subblock: subb 0 1 2 3 4 5
.con a7530_out a7794_in0
.con a8714_ff a7794_in1
.con g1586_ble_ff a7794_in2

.clb a7802_not #LUT
pinlist:  a7802_not_in0 a7802_not_in1 a7802_not_in2 open a7802_not_out a7802_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7522_out a7802_not_in0
.con a8722_not_ff a7802_not_in1
.con a8738_not_ff a7802_not_in2

.clb a7810_not #LUT
pinlist:  a7810_not_in0 a7810_not_in1 a7810_not_in2 open a7810_not_out a7810_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7518_out a7810_not_in0
.con a8746_ff a7810_not_in1
.con g1590_ble_ff a7810_not_in2

.clb a7814 #LUT
pinlist:  a7814_in0 a7814_in1 a7814_in2 open a7814_out a7814_ff open
subblock: subb 0 1 2 3 4 5
.con a7514_out a7814_in0
.con a8754_not_ff a7814_in1
.con g1592_ble_ff a7814_in2

.clb a7820_not #LUT
pinlist:  a7820_not_in0 a7820_not_in1 a7820_not_in2 a7820_not_in3 a7820_not_out a7820_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7506_out a7820_not_in0
.con g1592_ble_ff a7820_not_in1
.con g1593_ble_ff a7820_not_in2
.con g1594_ble_ff a7820_not_in3

.clb a7828 #LUT
pinlist:  a7828_in0 a7828_in1 a7828_in2 open a7828_out a7828_ff open
subblock: subb 0 1 2 3 4 5
.con a7506_out a7828_in0
.con g1593_ble_ff a7828_in1
.con g1594_ble_ff a7828_in2

.clb a7836_not #LUT
pinlist:  a7836_not_in0 a7836_not_in1 a7836_not_in2 a7836_not_in3 a7836_not_out a7836_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7500_out a7836_not_in0
.con g1595_ble_ff a7836_not_in1
.con g1596_ble_ff a7836_not_in2
.con g1597_ble_ff a7836_not_in3

.clb a7840 #LUT
pinlist:  a7840_in0 a7840_in1 open open a7840_out a7840_ff open
subblock: subb 0 1 2 3 4 5
.con a7500_out a7840_in0
.con g1597_ble_ff a7840_in1

.clb a7848_not #LUT
pinlist:  a7848_not_in0 a7848_not_in1 a7848_not_in2 a7848_not_in3 a7848_not_out a7848_not_ff open
subblock: subb 0 1 2 3 4 5
.con g1598_ble_ff a7848_not_in0
.con g1599_ble_ff a7848_not_in1
.con g1600_ble_ff a7848_not_in2
.con g1601_ble_ff a7848_not_in3

.clb a7852 #LUT
pinlist:  a7852_in0 a7852_in1 open open a7852_out a7852_ff open
subblock: subb 0 1 2 3 4 5
.con g1600_ble_ff a7852_in0
.con g1601_ble_ff a7852_in1

.clb a7856 #LUT
pinlist:  a7856_in0 a7856_in1 a7856_in2 a7856_in3 a7856_out a7856_ff open
subblock: subb 0 1 2 3 4 5
.con a7546_out a7856_in0
.con a8592_not_ff a7856_in1
.con a8610_not_ff a7856_in2
.con a8622_not_ff a7856_in3

.clb a7862_not #LUT
pinlist:  a7862_not_in0 a7862_not_in1 a7862_not_in2 a7862_not_in3 a7862_not_out a7862_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7562_out a7862_not_in0
.con a8442_ff a7862_not_in1
.con a8446_ff a7862_not_in2
.con a8568_ff a7862_not_in3

.clb a7870 #LUT
pinlist:  a7870_in0 a7870_in1 a7870_in2 open a7870_out a7870_ff open
subblock: subb 0 1 2 3 4 5
.con a7562_out a7870_in0
.con a8446_ff a7870_in1
.con a8568_ff a7870_in2

.clb a7874 #LUT
pinlist:  a7874_in0 a7874_in1 a7874_in2 open a7874_out a7874_ff open
subblock: subb 0 1 2 3 4 5
.con a7570_out a7874_in0
.con a8434_ff a7874_in1
.con a8442_ff a7874_in2

.clb a7878 #LUT
pinlist:  a7878_in0 a7878_in1 open open a7878_out a7878_ff open
subblock: subb 0 1 2 3 4 5
.con a7556_out a7878_in0
.con a8584_ff a7878_in1

.clb a7882 #LUT
pinlist:  a7882_in0 a7882_in1 a7882_in2 open a7882_out a7882_ff open
subblock: subb 0 1 2 3 4 5
.con a7556_out a7882_in0
.con a8580_ff a7882_in1
.con a8584_ff a7882_in2

.clb a7886 #LUT
pinlist:  a7886_in0 a7886_in1 a7886_in2 a7886_in3 a7886_out a7886_ff open
subblock: subb 0 1 2 3 4 5
.con a7556_out a7886_in0
.con a8572_ff a7886_in1
.con a8580_ff a7886_in2
.con a8584_ff a7886_in3

.clb a7892 #LUT
pinlist:  a7892_in0 a7892_in1 a7892_in2 a7892_in3 a7892_out a7892_ff open
subblock: subb 0 1 2 3 4 5
.con a8824_ff a7892_in0
.con a8832_not_ff a7892_in1
.con a8840_not_ff a7892_in2
.con a8848_not_ff a7892_in3

.clb a7902_not #LUT
pinlist:  a7902_not_in0 a7902_not_in1 a7902_not_in2 a7902_not_in3 a7902_not_out a7902_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7892_out a7902_not_in0
.con a8820_not_ff a7902_not_in1
.con a8868_not_ff a7902_not_in2
.con a8876_ff a7902_not_in3

.clb a7906_not #LUT
pinlist:  a7906_not_in0 a7906_not_in1 a7906_not_in2 open a7906_not_out a7906_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7892_out a7906_not_in0
.con a8820_not_ff a7906_not_in1
.con a8868_not_ff a7906_not_in2

.clb a7910 #LUT
pinlist:  a7910_in0 a7910_in1 a7910_in2 open a7910_out a7910_ff open
subblock: subb 0 1 2 3 4 5
.con a8824_ff a7910_in0
.con a8832_not_ff a7910_in1
.con a8840_not_ff a7910_in2

.clb a7914 #LUT
pinlist:  a7914_in0 a7914_in1 open open a7914_out a7914_ff open
subblock: subb 0 1 2 3 4 5
.con a8824_ff a7914_in0
.con a8832_not_ff a7914_in1

.clb g1674_not #LUT
pinlist:  g1674_not_in0 open open open g1674_not_out g1674_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8824_ff g1674_not_in0

.clb a7934 #LUT
pinlist:  a7934_in0 a7934_in1 a7934_in2 open a7934_out a7934_ff open
subblock: subb 0 1 2 3 4 5
.con a14936_not_ff a7934_in0
.con a14944_not_ff a7934_in1
.con a14948_ff a7934_in2

.clb a7938 #LUT
pinlist:  a7938_in0 a7938_in1 a7938_in2 open a7938_out a7938_ff open
subblock: subb 0 1 2 3 4 5
.con a7934_out a7938_in0
.con a14670_ff a7938_in1
.con a14690_ff a7938_in2

.clb a7942 #LUT
pinlist:  a7942_in0 a7942_in1 a7942_in2 open a7942_out a7942_ff open
subblock: subb 0 1 2 3 4 5
.con a7938_out a7942_in0
.con a14956_not_ff a7942_in1
.con a14970_not_ff a7942_in2

.clb a7946_not #LUT
pinlist:  a7946_not_in0 a7946_not_in1 a7946_not_in2 open a7946_not_out a7946_not_ff open
subblock: subb 0 1 2 3 4 5
.con a7942_out a7946_not_in0
.con a14562_ff a7946_not_in1
.con a14574_ff a7946_not_in2

.clb a7954 #LUT
pinlist:  a7954_in0 a7954_in1 a7954_in2 open a7954_out a7954_ff open
subblock: subb 0 1 2 3 4 5
.con a7938_out a7954_in0
.con a14956_not_ff a7954_in1
.con a14970_not_ff a7954_in2

.clb a7962 #LUT
pinlist:  a7962_in0 a7962_in1 a7962_in2 open a7962_out a7962_ff open
subblock: subb 0 1 2 3 4 5
.con a14936_not_ff a7962_in0
.con a14944_not_ff a7962_in1
.con a14948_ff a7962_in2

.clb a7984 #LUT
pinlist:  a7984_in0 a7984_in1 a7984_in2 open a7984_out a7984_ff open
subblock: subb 0 1 2 3 4 5
.con a15300_not_ff a7984_in0
.con a15318_not_ff a7984_in1
.con a15350_not_ff a7984_in2

.clb a7994 #LUT
pinlist:  a7994_in0 a7994_in1 a7994_in2 open a7994_out a7994_ff open
subblock: subb 0 1 2 3 4 5
.con a7984_out a7994_in0
.con a15364_not_ff a7994_in1
.con a15412_ff a7994_in2

.clb a8012 #LUT
pinlist:  a8012_in0 a8012_in1 a8012_in2 a8012_in3 a8012_out a8012_ff open
subblock: subb 0 1 2 3 4 5
.con a7994_out a8012_in0
.con a15420_not_ff a8012_in1
.con a15428_not_ff a8012_in2
.con a15432_not_ff a8012_in3

.clb a8022 #LUT
pinlist:  a8022_in0 a8022_in1 a8022_in2 a8022_in3 a8022_out a8022_ff open
subblock: subb 0 1 2 3 4 5
.con a8012_out a8022_in0
.con a14916_ff a8022_in1
.con a15440_not_ff a8022_in2
.con a15466_ff a8022_in3

.clb a8026 #LUT
pinlist:  a8026_in0 a8026_in1 a8026_in2 open a8026_out a8026_ff open
subblock: subb 0 1 2 3 4 5
.con a7962_out a8026_in0
.con a8022_out a8026_in1
.con a14992_not_ff a8026_in2

.clb a8036 #LUT
pinlist:  a8036_in0 a8036_in1 a8036_in2 open a8036_out a8036_ff open
subblock: subb 0 1 2 3 4 5
.con a7934_out a8036_in0
.con a14670_ff a8036_in1
.con a14690_ff a8036_in2

.clb a8044 #LUT
pinlist:  a8044_in0 a8044_in1 a8044_in2 a8044_in3 a8044_out a8044_ff open
subblock: subb 0 1 2 3 4 5
.con a7954_out a8044_in0
.con a8026_out a8044_in1
.con a8036_out a8044_in2
.con a15474_not_ff a8044_in3

.clb a8052 #LUT
pinlist:  a8052_in0 a8052_in1 a8052_in2 open a8052_out a8052_ff open
subblock: subb 0 1 2 3 4 5
.con a7942_out a8052_in0
.con a14562_ff a8052_in1
.con a14574_ff a8052_in2

.clb a8056 #LUT
pinlist:  a8056_in0 a8056_in1 a8056_in2 a8056_in3 a8056_out a8056_ff open
subblock: subb 0 1 2 3 4 5
.con a7954_out a8056_in0
.con a8026_out a8056_in1
.con a8036_out a8056_in2
.con a15474_not_ff a8056_in3

.clb a8064 #LUT
pinlist:  a8064_in0 a8064_in1 a8064_in2 open a8064_out a8064_ff open
subblock: subb 0 1 2 3 4 5
.con a8026_out a8064_in0
.con a8036_out a8064_in1
.con a15474_not_ff a8064_in2

.clb a8072 #LUT
pinlist:  a8072_in0 a8072_in1 a8072_in2 open a8072_out a8072_ff open
subblock: subb 0 1 2 3 4 5
.con a7962_out a8072_in0
.con a8022_out a8072_in1
.con a14992_not_ff a8072_in2

.clb a8074 #LUT
pinlist:  a8074_in0 a8074_in1 a8074_in2 a8074_in3 a8074_out a8074_ff open
subblock: subb 0 1 2 3 4 5
.con a7984_out a8074_in0
.con a15364_not_ff a8074_in1
.con a15412_ff a8074_in2
.con a15432_not_ff a8074_in3

.clb a8076 #LUT
pinlist:  a8076_in0 a8076_in1 open open a8076_out a8076_ff open
subblock: subb 0 1 2 3 4 5
.con a8074_out a8076_in0
.con a14916_ff a8076_in1

.clb a8002 #LUT
pinlist:  a8002_in0 a8002_in1 open open a8002_out a8002_ff open
subblock: subb 0 1 2 3 4 5
.con a15420_not_ff a8002_in0
.con a15428_not_ff a8002_in1

.clb a8084 #LUT
pinlist:  a8084_in0 a8084_in1 a8084_in2 a8084_in3 a8084_out a8084_ff open
subblock: subb 0 1 2 3 4 5
.con a7994_out a8084_in0
.con a8002_out a8084_in1
.con a14916_ff a8084_in2
.con a15432_not_ff a8084_in3

.clb a8086_not #LUT
pinlist:  a8086_not_in0 a8086_not_in1 a8086_not_in2 a8086_not_in3 a8086_not_out a8086_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8076_out a8086_not_in0
.con a8084_out a8086_not_in1
.con a15420_not_ff a8086_not_in2
.con a15428_not_ff a8086_not_in3

.clb a8096 #LUT
pinlist:  a8096_in0 a8096_in1 a8096_in2 a8096_in3 a8096_out a8096_ff open
subblock: subb 0 1 2 3 4 5
.con a7994_out a8096_in0
.con a15420_not_ff a8096_in1
.con a15428_not_ff a8096_in2
.con a15432_not_ff a8096_in3

.clb a8104 #LUT
pinlist:  a8104_in0 a8104_in1 a8104_in2 open a8104_out a8104_ff open
subblock: subb 0 1 2 3 4 5
.con a15624_not_ff a8104_in0
.con a15918_ff a8104_in1
.con a15928_not_ff a8104_in2

.clb a8114 #LUT
pinlist:  a8114_in0 a8114_in1 a8114_in2 open a8114_out a8114_ff open
subblock: subb 0 1 2 3 4 5
.con a15844_ff a8114_in0
.con a15864_not_ff a8114_in1
.con a15884_ff a8114_in2

.clb a8124 #LUT
pinlist:  a8124_in0 a8124_in1 a8124_in2 open a8124_out a8124_ff open
subblock: subb 0 1 2 3 4 5
.con a8114_out a8124_in0
.con a15898_not_ff a8124_in1
.con a15906_ff a8124_in2

.clb a8136 #LUT
pinlist:  a8136_in0 a8136_in1 a8136_in2 a8136_in3 a8136_out a8136_ff open
subblock: subb 0 1 2 3 4 5
.con a15482_ff a8136_in0
.con a15624_not_ff a8136_in1
.con a15918_ff a8136_in2
.con a15928_not_ff a8136_in3

.clb a8140 #LUT
pinlist:  a8140_in0 a8140_in1 a8140_in2 a8140_in3 a8140_out a8140_ff open
subblock: subb 0 1 2 3 4 5
.con a8104_out a8140_in0
.con a8124_out a8140_in1
.con a8136_out a8140_in2
.con a15482_ff a8140_in3

.clb a8152 #LUT
pinlist:  a8152_in0 a8152_in1 a8152_in2 open a8152_out a8152_ff open
subblock: subb 0 1 2 3 4 5
.con a7984_out a8152_in0
.con a15364_not_ff a8152_in1
.con a15412_ff a8152_in2

.clb a8158 #LUT
pinlist:  a8158_in0 a8158_in1 a8158_in2 a8158_in3 a8158_out a8158_ff open
subblock: subb 0 1 2 3 4 5
.con a8096_out a8158_in0
.con a8140_out a8158_in1
.con a8152_out a8158_in2
.con a15936_not_ff a8158_in3

.clb a8166 #LUT
pinlist:  a8166_in0 a8166_in1 a8166_in2 a8166_in3 a8166_out a8166_ff open
subblock: subb 0 1 2 3 4 5
.con a8012_out a8166_in0
.con a14916_ff a8166_in1
.con a15440_not_ff a8166_in2
.con a15466_ff a8166_in3

.clb a8170 #LUT
pinlist:  a8170_in0 a8170_in1 a8170_in2 a8170_in3 a8170_out a8170_ff open
subblock: subb 0 1 2 3 4 5
.con a8096_out a8170_in0
.con a8140_out a8170_in1
.con a8152_out a8170_in2
.con a15936_not_ff a8170_in3

.clb a8186 #LUT
pinlist:  a8186_in0 a8186_in1 a8186_in2 open a8186_out a8186_ff open
subblock: subb 0 1 2 3 4 5
.con a16086_ff a8186_in0
.con a16376_ff a8186_in1
.con a16386_ff a8186_in2

.clb a8196 #LUT
pinlist:  a8196_in0 a8196_in1 a8196_in2 open a8196_out a8196_ff open
subblock: subb 0 1 2 3 4 5
.con a16308_ff a8196_in0
.con a16326_not_ff a8196_in1
.con a16346_ff a8196_in2

.clb a8206 #LUT
pinlist:  a8206_in0 a8206_in1 a8206_in2 open a8206_out a8206_ff open
subblock: subb 0 1 2 3 4 5
.con a8196_out a8206_in0
.con a16360_not_ff a8206_in1
.con a16368_not_ff a8206_in2

.clb a8218 #LUT
pinlist:  a8218_in0 a8218_in1 a8218_in2 a8218_in3 a8218_out a8218_ff open
subblock: subb 0 1 2 3 4 5
.con a15944_ff a8218_in0
.con a16086_ff a8218_in1
.con a16376_ff a8218_in2
.con a16386_ff a8218_in3

.clb a8222 #LUT
pinlist:  a8222_in0 a8222_in1 a8222_in2 a8222_in3 a8222_out a8222_ff open
subblock: subb 0 1 2 3 4 5
.con a8186_out a8222_in0
.con a8206_out a8222_in1
.con a8218_out a8222_in2
.con a15944_ff a8222_in3

.clb a8234 #LUT
pinlist:  a8234_in0 a8234_in1 a8234_in2 open a8234_out a8234_ff open
subblock: subb 0 1 2 3 4 5
.con a8114_out a8234_in0
.con a15898_not_ff a8234_in1
.con a15906_ff a8234_in2

.clb a8252 #LUT
pinlist:  a8252_in0 a8252_in1 a8252_in2 a8252_in3 a8252_out a8252_ff open
subblock: subb 0 1 2 3 4 5
.con a8124_out a8252_in0
.con a15624_not_ff a8252_in1
.con a15918_ff a8252_in2
.con a15928_not_ff a8252_in3

.clb a8254 #LUT
pinlist:  a8254_in0 a8254_in1 a8254_in2 a8254_in3 a8254_out a8254_ff open
subblock: subb 0 1 2 3 4 5
.con a8222_out a8254_in0
.con a8234_out a8254_in1
.con a8252_out a8254_in2
.con a16394_not_ff a8254_in3

.clb a8258 #LUT
pinlist:  a8258_in0 a8258_in1 a8258_in2 open a8258_out a8258_ff open
subblock: subb 0 1 2 3 4 5
.con a15624_not_ff a8258_in0
.con a15918_ff a8258_in1
.con a15928_not_ff a8258_in2

.clb a8270 #LUT
pinlist:  a8270_in0 a8270_in1 a8270_in2 a8270_in3 a8270_out a8270_ff open
subblock: subb 0 1 2 3 4 5
.con a8104_out a8270_in0
.con a8124_out a8270_in1
.con a8258_out a8270_in2
.con a15482_ff a8270_in3

.clb a8280 #LUT
pinlist:  a8280_in0 a8280_in1 open open a8280_out a8280_ff open
subblock: subb 0 1 2 3 4 5
.con a15318_not_ff a8280_in0
.con a15350_not_ff a8280_in1

.clb a8290 #LUT
pinlist:  a8290_in0 a8290_in1 a8290_in2 a8290_in3 a8290_out a8290_ff open
subblock: subb 0 1 2 3 4 5
.con a8254_out a8290_in0
.con a8270_out a8290_in1
.con a8280_out a8290_in2
.con a15300_not_ff a8290_in3

.clb a8292 #LUT
pinlist:  a8292_in0 a8292_in1 a8292_in2 a8292_in3 a8292_out a8292_ff open
subblock: subb 0 1 2 3 4 5
.con a8140_out a8292_in0
.con a8152_out a8292_in1
.con a8290_out a8292_in2
.con a15936_not_ff a8292_in3

.clb a8296 #LUT
pinlist:  a8296_in0 a8296_in1 a8296_in2 a8296_in3 a8296_out a8296_ff open
subblock: subb 0 1 2 3 4 5
.con a8140_out a8296_in0
.con a8152_out a8296_in1
.con a8290_out a8296_in2
.con a15936_not_ff a8296_in3

.clb a8304_not #LUT
pinlist:  a8304_not_in0 a8304_not_in1 a8304_not_in2 a8304_not_in3 a8304_not_out a8304_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8254_out a8304_not_in0
.con a8270_out a8304_not_in1
.con a8280_out a8304_not_in2
.con a15300_not_ff a8304_not_in3

.clb a8308 #LUT
pinlist:  a8308_in0 a8308_in1 a8308_in2 a8308_in3 a8308_out a8308_ff open
subblock: subb 0 1 2 3 4 5
.con a8222_out a8308_in0
.con a8234_out a8308_in1
.con a8252_out a8308_in2
.con a16394_not_ff a8308_in3

.clb a8326 #LUT
pinlist:  a8326_in0 a8326_in1 a8326_in2 a8326_in3 a8326_out a8326_ff open
subblock: subb 0 1 2 3 4 5
.con a16402_not_ff a8326_in0
.con a16544_not_ff a8326_in1
.con a16834_ff a8326_in2
.con a16844_ff a8326_in3

.clb a8334 #LUT
pinlist:  a8334_in0 a8334_in1 a8334_in2 open a8334_out a8334_ff open
subblock: subb 0 1 2 3 4 5
.con a16766_ff a8334_in0
.con a16784_not_ff a8334_in1
.con a16804_ff a8334_in2

.clb a8344 #LUT
pinlist:  a8344_in0 a8344_in1 a8344_in2 open a8344_out a8344_ff open
subblock: subb 0 1 2 3 4 5
.con a8334_out a8344_in0
.con a16818_not_ff a8344_in1
.con a16826_ff a8344_in2

.clb a8356 #LUT
pinlist:  a8356_in0 a8356_in1 a8356_in2 a8356_in3 a8356_out a8356_ff open
subblock: subb 0 1 2 3 4 5
.con a16402_not_ff a8356_in0
.con a16544_not_ff a8356_in1
.con a16834_ff a8356_in2
.con a16844_ff a8356_in3

.clb a8360 #LUT
pinlist:  a8360_in0 a8360_in1 a8360_in2 open a8360_out a8360_ff open
subblock: subb 0 1 2 3 4 5
.con a8326_out a8360_in0
.con a8344_out a8360_in1
.con a8356_out a8360_in2

.clb a8372 #LUT
pinlist:  a8372_in0 a8372_in1 a8372_in2 open a8372_out a8372_ff open
subblock: subb 0 1 2 3 4 5
.con a8196_out a8372_in0
.con a16360_not_ff a8372_in1
.con a16368_not_ff a8372_in2

.clb a8390 #LUT
pinlist:  a8390_in0 a8390_in1 a8390_in2 a8390_in3 a8390_out a8390_ff open
subblock: subb 0 1 2 3 4 5
.con a8206_out a8390_in0
.con a16086_ff a8390_in1
.con a16376_ff a8390_in2
.con a16386_ff a8390_in3

.clb a8392 #LUT
pinlist:  a8392_in0 a8392_in1 a8392_in2 a8392_in3 a8392_out a8392_ff open
subblock: subb 0 1 2 3 4 5
.con a8360_out a8392_in0
.con a8372_out a8392_in1
.con a8390_out a8392_in2
.con a16852_not_ff a8392_in3

.clb a8398 #LUT
pinlist:  a8398_in0 a8398_in1 open open a8398_out a8398_ff open
subblock: subb 0 1 2 3 4 5
.con a15864_not_ff a8398_in0
.con a15884_ff a8398_in1

.clb a8412 #LUT
pinlist:  a8412_in0 a8412_in1 a8412_in2 open a8412_out a8412_ff open
subblock: subb 0 1 2 3 4 5
.con a16086_ff a8412_in0
.con a16376_ff a8412_in1
.con a16386_ff a8412_in2

.clb a8424 #LUT
pinlist:  a8424_in0 a8424_in1 a8424_in2 a8424_in3 a8424_out a8424_ff open
subblock: subb 0 1 2 3 4 5
.con a8186_out a8424_in0
.con a8206_out a8424_in1
.con a8412_out a8424_in2
.con a15944_ff a8424_in3

.clb a8428 #LUT
pinlist:  a8428_in0 a8428_in1 a8428_in2 a8428_in3 a8428_out a8428_ff open
subblock: subb 0 1 2 3 4 5
.con a8392_out a8428_in0
.con a8398_out a8428_in1
.con a8424_out a8428_in2
.con a15844_ff a8428_in3

.clb a8430 #LUT
pinlist:  a8430_in0 a8430_in1 a8430_in2 a8430_in3 a8430_out a8430_ff open
subblock: subb 0 1 2 3 4 5
.con a8222_out a8430_in0
.con a8234_out a8430_in1
.con a8428_out a8430_in2
.con a16394_not_ff a8430_in3

.clb a8434 #LUT
pinlist:  a8434_in0 a8434_in1 a8434_in2 a8434_in3 a8434_out a8434_ff open
subblock: subb 0 1 2 3 4 5
.con a8222_out a8434_in0
.con a8234_out a8434_in1
.con a8428_out a8434_in2
.con a16394_not_ff a8434_in3

.clb a8442 #LUT
pinlist:  a8442_in0 a8442_in1 a8442_in2 a8442_in3 a8442_out a8442_ff open
subblock: subb 0 1 2 3 4 5
.con a8392_out a8442_in0
.con a8398_out a8442_in1
.con a8424_out a8442_in2
.con a15844_ff a8442_in3

.clb a8446 #LUT
pinlist:  a8446_in0 a8446_in1 a8446_in2 a8446_in3 a8446_out a8446_ff open
subblock: subb 0 1 2 3 4 5
.con a8360_out a8446_in0
.con a8372_out a8446_in1
.con a8390_out a8446_in2
.con a16852_not_ff a8446_in3

.clb a8464 #LUT
pinlist:  a8464_in0 a8464_in1 a8464_in2 a8464_in3 a8464_out a8464_ff open
subblock: subb 0 1 2 3 4 5
.con a16860_ff a8464_in0
.con a17002_not_ff a8464_in1
.con a17292_not_ff a8464_in2
.con a17302_ff a8464_in3

.clb a8472 #LUT
pinlist:  a8472_in0 a8472_in1 a8472_in2 open a8472_out a8472_ff open
subblock: subb 0 1 2 3 4 5
.con a17224_ff a8472_in0
.con a17242_not_ff a8472_in1
.con a17262_ff a8472_in2

.clb a8482 #LUT
pinlist:  a8482_in0 a8482_in1 a8482_in2 open a8482_out a8482_ff open
subblock: subb 0 1 2 3 4 5
.con a8472_out a8482_in0
.con a17276_not_ff a8482_in1
.con a17284_ff a8482_in2

.clb a8494 #LUT
pinlist:  a8494_in0 a8494_in1 a8494_in2 a8494_in3 a8494_out a8494_ff open
subblock: subb 0 1 2 3 4 5
.con a16860_ff a8494_in0
.con a17002_not_ff a8494_in1
.con a17292_not_ff a8494_in2
.con a17302_ff a8494_in3

.clb a8498 #LUT
pinlist:  a8498_in0 a8498_in1 a8498_in2 open a8498_out a8498_ff open
subblock: subb 0 1 2 3 4 5
.con a8464_out a8498_in0
.con a8482_out a8498_in1
.con a8494_out a8498_in2

.clb a8510 #LUT
pinlist:  a8510_in0 a8510_in1 a8510_in2 open a8510_out a8510_ff open
subblock: subb 0 1 2 3 4 5
.con a8334_out a8510_in0
.con a16818_not_ff a8510_in1
.con a16826_ff a8510_in2

.clb a8528 #LUT
pinlist:  a8528_in0 a8528_in1 a8528_in2 a8528_in3 a8528_out a8528_ff open
subblock: subb 0 1 2 3 4 5
.con a8344_out a8528_in0
.con a16544_not_ff a8528_in1
.con a16834_ff a8528_in2
.con a16844_ff a8528_in3

.clb a8530 #LUT
pinlist:  a8530_in0 a8530_in1 a8530_in2 a8530_in3 a8530_out a8530_ff open
subblock: subb 0 1 2 3 4 5
.con a8498_out a8530_in0
.con a8510_out a8530_in1
.con a8528_out a8530_in2
.con a17310_not_ff a8530_in3

.clb a8536 #LUT
pinlist:  a8536_in0 a8536_in1 open open a8536_out a8536_ff open
subblock: subb 0 1 2 3 4 5
.con a16326_not_ff a8536_in0
.con a16346_ff a8536_in1

.clb a8556 #LUT
pinlist:  a8556_in0 a8556_in1 a8556_in2 a8556_in3 a8556_out a8556_ff open
subblock: subb 0 1 2 3 4 5
.con a8344_out a8556_in0
.con a16544_not_ff a8556_in1
.con a16834_ff a8556_in2
.con a16844_ff a8556_in3

.clb a8562 #LUT
pinlist:  a8562_in0 a8562_in1 open open a8562_out a8562_ff open
subblock: subb 0 1 2 3 4 5
.con a8556_out a8562_in0
.con a16402_not_ff a8562_in1

.clb a8566 #LUT
pinlist:  a8566_in0 a8566_in1 a8566_in2 a8566_in3 a8566_out a8566_ff open
subblock: subb 0 1 2 3 4 5
.con a8530_out a8566_in0
.con a8536_out a8566_in1
.con a8562_out a8566_in2
.con a16308_ff a8566_in3

.clb a8568 #LUT
pinlist:  a8568_in0 a8568_in1 a8568_in2 a8568_in3 a8568_out a8568_ff open
subblock: subb 0 1 2 3 4 5
.con a8360_out a8568_in0
.con a8372_out a8568_in1
.con a8566_out a8568_in2
.con a16852_not_ff a8568_in3

.clb a8572 #LUT
pinlist:  a8572_in0 a8572_in1 a8572_in2 a8572_in3 a8572_out a8572_ff open
subblock: subb 0 1 2 3 4 5
.con a8360_out a8572_in0
.con a8372_out a8572_in1
.con a8566_out a8572_in2
.con a16852_not_ff a8572_in3

.clb a8580 #LUT
pinlist:  a8580_in0 a8580_in1 a8580_in2 a8580_in3 a8580_out a8580_ff open
subblock: subb 0 1 2 3 4 5
.con a8530_out a8580_in0
.con a8536_out a8580_in1
.con a8562_out a8580_in2
.con a16308_ff a8580_in3

.clb a8584 #LUT
pinlist:  a8584_in0 a8584_in1 a8584_in2 a8584_in3 a8584_out a8584_ff open
subblock: subb 0 1 2 3 4 5
.con a8498_out a8584_in0
.con a8510_out a8584_in1
.con a8528_out a8584_in2
.con a17310_not_ff a8584_in3

.clb a8592_not #LUT
pinlist:  a8592_not_in0 a8592_not_in1 a8592_not_in2 open a8592_not_out a8592_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8498_out a8592_not_in0
.con a8510_out a8592_not_in1
.con a17310_not_ff a8592_not_in2

.clb a8604 #LUT
pinlist:  a8604_in0 a8604_in1 a8604_in2 a8604_in3 a8604_out a8604_ff open
subblock: subb 0 1 2 3 4 5
.con a8482_out a8604_in0
.con a17002_not_ff a8604_in1
.con a17292_not_ff a8604_in2
.con a17302_ff a8604_in3

.clb a8610_not #LUT
pinlist:  a8610_not_in0 a8610_not_in1 open open a8610_not_out a8610_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8604_out a8610_not_in0
.con a16860_ff a8610_not_in1

.clb a8622_not #LUT
pinlist:  a8622_not_in0 a8622_not_in1 a8622_not_in2 open a8622_not_out a8622_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16766_ff a8622_not_in0
.con a16784_not_ff a8622_not_in1
.con a16804_ff a8622_not_in2

.clb a8630 #LUT
pinlist:  a8630_in0 a8630_in1 a8630_in2 open a8630_out a8630_ff open
subblock: subb 0 1 2 3 4 5
.con a17578_ff a8630_in0
.con a17586_ff a8630_in1
.con a17600_not_ff a8630_in2

.clb a8638 #LUT
pinlist:  a8638_in0 a8638_in1 a8638_in2 open a8638_out a8638_ff open
subblock: subb 0 1 2 3 4 5
.con a8630_out a8638_in0
.con a17328_ff a8638_in1
.con a17570_not_ff a8638_in2

.clb a8646 #LUT
pinlist:  a8646_in0 a8646_in1 open open a8646_out a8646_ff open
subblock: subb 0 1 2 3 4 5
.con a17242_not_ff a8646_in0
.con a17262_ff a8646_in1

.clb a8658 #LUT
pinlist:  a8658_in0 a8658_in1 a8658_in2 a8658_in3 a8658_out a8658_ff open
subblock: subb 0 1 2 3 4 5
.con a8638_out a8658_in0
.con a8646_out a8658_in1
.con a17224_ff a8658_in2
.con a17608_not_ff a8658_in3

.clb a8670 #LUT
pinlist:  a8670_in0 a8670_in1 a8670_in2 open a8670_out a8670_ff open
subblock: subb 0 1 2 3 4 5
.con a8472_out a8670_in0
.con a17276_not_ff a8670_in1
.con a17284_ff a8670_in2

.clb a8674_not #LUT
pinlist:  a8674_not_in0 a8674_not_in1 a8674_not_in2 open a8674_not_out a8674_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8658_out a8674_not_in0
.con a8670_out a8674_not_in1
.con a17318_not_ff a8674_not_in2

.clb a8686 #LUT
pinlist:  a8686_in0 a8686_in1 a8686_in2 a8686_in3 a8686_out a8686_ff open
subblock: subb 0 1 2 3 4 5
.con a8482_out a8686_in0
.con a17002_not_ff a8686_in1
.con a17292_not_ff a8686_in2
.con a17302_ff a8686_in3

.clb a8698_not #LUT
pinlist:  a8698_not_in0 a8698_not_in1 a8698_not_in2 open a8698_not_out a8698_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8658_out a8698_not_in0
.con a8670_out a8698_not_in1
.con a17318_not_ff a8698_not_in2

.clb a8706_not #LUT
pinlist:  a8706_not_in0 a8706_not_in1 a8706_not_in2 a8706_not_in3 a8706_not_out a8706_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8638_out a8706_not_in0
.con a8646_out a8706_not_in1
.con a17224_ff a8706_not_in2
.con a17608_not_ff a8706_not_in3

.clb a8714 #LUT
pinlist:  a8714_in0 a8714_in1 a8714_in2 open a8714_out a8714_ff open
subblock: subb 0 1 2 3 4 5
.con a8630_out a8714_in0
.con a17328_ff a8714_in1
.con a17570_not_ff a8714_in2

.clb a8722_not #LUT
pinlist:  a8722_not_in0 a8722_not_in1 a8722_not_in2 open a8722_not_out a8722_not_ff open
subblock: subb 0 1 2 3 4 5
.con a17578_ff a8722_not_in0
.con a17586_ff a8722_not_in1
.con a17600_not_ff a8722_not_in2

.clb a8730 #LUT
pinlist:  a8730_in0 a8730_in1 a8730_in2 open a8730_out a8730_ff open
subblock: subb 0 1 2 3 4 5
.con g1872_ble_ff a8730_in0
.con a17766_ff a8730_in1
.con a17790_not_ff a8730_in2

.clb a8738_not #LUT
pinlist:  a8738_not_in0 a8738_not_in1 a8738_not_in2 open a8738_not_out a8738_not_ff open
subblock: subb 0 1 2 3 4 5
.con a8730_out a8738_not_in0
.con a17754_ff a8738_not_in1
.con a17762_ff a8738_not_in2

.clb a8746 #LUT
pinlist:  a8746_in0 a8746_in1 a8746_in2 open a8746_out a8746_ff open
subblock: subb 0 1 2 3 4 5
.con a8730_out a8746_in0
.con a17754_ff a8746_in1
.con a17762_ff a8746_in2

.clb a8754_not #LUT
pinlist:  a8754_not_in0 a8754_not_in1 a8754_not_in2 open a8754_not_out a8754_not_ff open
subblock: subb 0 1 2 3 4 5
.con g1872_ble_ff a8754_not_in0
.con a17766_ff a8754_not_in1
.con a17790_not_ff a8754_not_in2

.clb a8758 #LUT
pinlist:  a8758_in0 a8758_in1 open open a8758_out a8758_ff open
subblock: subb 0 1 2 3 4 5
.con a7892_out a8758_in0
.con a8820_not_ff a8758_in1

.clb a8762 #LUT
pinlist:  a8762_in0 a8762_in1 a8762_in2 a8762_in3 a8762_out a8762_ff open
subblock: subb 0 1 2 3 4 5
.con a8824_ff a8762_in0
.con a8832_not_ff a8762_in1
.con a8840_not_ff a8762_in2
.con a8848_not_ff a8762_in3

.clb a7898 #LUT
pinlist:  a7898_in0 a7898_in1 a7898_in2 a7898_in3 a7898_out a7898_ff open
subblock: subb 0 1 2 3 4 5
.con a7892_out a7898_in0
.con a8820_not_ff a7898_in1
.con a8868_not_ff a7898_in2
.con a8876_ff a7898_in3

.clb a8768 #TLUT; TCON inversion
pinlist:  a8768_in0 open open open a8768_out a8768_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[29]_ipin_out a8768_in0

.clb a8782_not #TLUT
pinlist:  a8782_not_in0 a8782_not_in1 open open a8782_not_out a8782_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[30]_ipin_out a8782_not_in0
.con sample_in[31]_ipin_out a8782_not_in1

.clb a8808 #TLUT
pinlist:  a8808_in0 a8808_in1 a8808_in2 a8808_in3 a8808_out a8808_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[26]_ipin_out a8808_in0
.con sample_in[24]_ipin_out a8808_in1
.con sample_in[23]_ipin_out a8808_in2
.con sample_in[25]_ipin_out a8808_in3

.clb a8820_not #TLUT
pinlist:  a8820_not_in0 a8820_not_in1 open open a8820_not_out a8820_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[27]_ipin_out a8820_not_in0
.con a8808_out a8820_not_in1

.clb a8824 #TLUT; TCON inversion
pinlist:  a8824_in0 open open open a8824_out a8824_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[23]_ipin_out a8824_in0

.clb a8832_not #TLUT
pinlist:  a8832_not_in0 a8832_not_in1 open open a8832_not_out a8832_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[24]_ipin_out a8832_not_in0
.con sample_in[23]_ipin_out a8832_not_in1



.clb a8840_not #TLUT
pinlist:  a8840_not_in0 a8840_not_in1 a8840_not_in2 open a8840_not_out a8840_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[24]_ipin_out a8840_not_in0
.con sample_in[25]_ipin_out a8840_not_in0
.con sample_in[23]_ipin_out a8840_not_in1
.con sample_in[25]_ipin_out a8840_not_in1
.con sample_in[25]_ipin_out a8840_not_in2

.clb a8848_not #TLUT
pinlist:  a8848_not_in0 a8848_not_in1 a8848_not_in2 a8848_not_in3 a8848_not_out a8848_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[26]_ipin_out a8848_not_in0
.con sample_in[24]_ipin_out a8848_not_in1
.con sample_in[23]_ipin_out a8848_not_in2
.con sample_in[25]_ipin_out a8848_not_in3

.clb a8868_not #TLUT
pinlist:  a8868_not_in0 a8868_not_in1 a8868_not_in2 open a8868_not_out a8868_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[27]_ipin_out a8868_not_in0
.con sample_in[28]_ipin_out a8868_not_in1
.con a8808_out a8868_not_in2

.clb a8876 #TLUT
pinlist:  a8876_in0 a8876_in1 a8876_in2 open a8876_out a8876_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[27]_ipin_out a8876_in0
.con sample_in[28]_ipin_out a8876_in1
.con a8808_out a8876_in2























.clb a9416 #TLUT
pinlist:  a9416_in0 a9416_in1 a9416_in2 a9416_in3 a9416_out a9416_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a9416_in0
.con sample_in[13]_ipin_out a9416_in1
.con sample_in[14]_ipin_out a9416_in2
.con sample_in[11]_ipin_out a9416_in3


.clb a9460 #TLUT
pinlist:  a9460_in0 a9460_in1 a9460_in2 a9460_in3 a9460_out a9460_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a9460_in0
.con sample_in[15]_ipin_out a9460_in0
.con sample_in[15]_ipin_out a9460_in1
.con sample_in[13]_ipin_out a9460_in1
.con sample_in[14]_ipin_out a9460_in1
.con sample_in[13]_ipin_out a9460_in2
.con sample_in[14]_ipin_out a9460_in2
.con a9416_out a9460_in2
.con a9416_out a9460_in3

.clb a9464 #TLUT
pinlist:  a9464_in0 a9464_in1 a9464_in2 open a9464_out a9464_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a9464_in0
.con sample_in[15]_ipin_out a9464_in0
.con sample_in[17]_ipin_out a9464_in0
.con sample_in[15]_ipin_out a9464_in1
.con sample_in[17]_ipin_out a9464_in1
.con sample_in[14]_ipin_out a9464_in1
.con a9460_out a9464_in2

.clb a9468 #TLUT
pinlist:  a9468_in0 a9468_in1 a9468_in2 open a9468_out a9468_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a9468_in0
.con sample_in[16]_ipin_out a9468_in0
.con sample_in[15]_ipin_out a9468_in0
.con sample_in[16]_ipin_out a9468_in1
.con sample_in[15]_ipin_out a9468_in1
.con sample_in[17]_ipin_out a9468_in1
.con a9464_out a9468_in2

.clb a9472 #TLUT
pinlist:  a9472_in0 a9472_in1 a9472_in2 open a9472_out a9472_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a9472_in0
.con sample_in[19]_ipin_out a9472_in0
.con sample_in[16]_ipin_out a9472_in1
.con sample_in[17]_ipin_out a9472_in1
.con a9468_out a9472_in2

.clb a9476 #TLUT
pinlist:  a9476_in0 a9476_in1 a9476_in2 open a9476_out a9476_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a9476_in0
.con sample_in[18]_ipin_out a9476_in0
.con sample_in[19]_ipin_out a9476_in0
.con sample_in[18]_ipin_out a9476_in1
.con sample_in[19]_ipin_out a9476_in1
.con sample_in[17]_ipin_out a9476_in1
.con a9472_out a9476_in2

.clb a9480 #TLUT
pinlist:  a9480_in0 a9480_in1 a9480_in2 open a9480_out a9480_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9480_in0
.con sample_in[20]_ipin_out a9480_in0
.con sample_in[18]_ipin_out a9480_in1
.con sample_in[19]_ipin_out a9480_in1
.con a9476_out a9480_in2

.clb a9484 #TLUT
pinlist:  a9484_in0 a9484_in1 a9484_in2 open a9484_out a9484_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9484_in0
.con sample_in[22]_ipin_out a9484_in0
.con sample_in[20]_ipin_out a9484_in1
.con sample_in[19]_ipin_out a9484_in1
.con a9480_out a9484_in2

.clb a9500 #TLUT
pinlist:  a9500_in0 a9500_in1 a9500_in2 a9500_in3 a9500_out a9500_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9500_in0
.con sample_in[22]_ipin_out a9500_in1
.con sample_in[20]_ipin_out a9500_in2
.con a9484_out a9500_in3



.clb a9496 #TLUT
pinlist:  a9496_in0 a9496_in1 a9496_in2 a9496_in3 a9496_out a9496_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9496_in0
.con sample_in[22]_ipin_out a9496_in1
.con sample_in[20]_ipin_out a9496_in2
.con a9484_out a9496_in3

.clb a9552 #TLUT
pinlist:  a9552_in0 a9552_in1 a9552_in2 a9552_in3 a9552_out a9552_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9552_in0
.con sample_in[22]_ipin_out a9552_in1
.con sample_in[20]_ipin_out a9552_in2
.con a9484_out a9552_in3





.clb a9570 #TLUT
pinlist:  a9570_in0 a9570_in1 a9570_in2 a9570_in3 a9570_out a9570_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9570_in0
.con sample_in[22]_ipin_out a9570_in0
.con sample_in[22]_ipin_out a9570_in1
.con sample_in[20]_ipin_out a9570_in1
.con sample_in[20]_ipin_out a9570_in2
.con a9484_out a9570_in2
.con a9484_out a9570_in3




.clb a9582 #TLUT
pinlist:  a9582_in0 a9582_in1 open open a9582_out a9582_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9582_in0
.con sample_in[22]_ipin_out a9582_in0
.con sample_in[20]_ipin_out a9582_in0
.con sample_in[22]_ipin_out a9582_in1
.con sample_in[20]_ipin_out a9582_in1



.clb a9606 #TLUT
pinlist:  a9606_in0 a9606_in1 a9606_in2 open a9606_out a9606_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9606_in0
.con sample_in[22]_ipin_out a9606_in0
.con sample_in[20]_ipin_out a9606_in0
.con sample_in[19]_ipin_out a9606_in0
.con sample_in[20]_ipin_out a9606_in1
.con sample_in[19]_ipin_out a9606_in1
.con a9480_out a9606_in2



.clb a9624 #TLUT
pinlist:  a9624_in0 a9624_in1 a9624_in2 open a9624_out a9624_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a9624_in0
.con sample_in[20]_ipin_out a9624_in0
.con sample_in[18]_ipin_out a9624_in0
.con sample_in[19]_ipin_out a9624_in0
.con sample_in[18]_ipin_out a9624_in1
.con sample_in[19]_ipin_out a9624_in1
.con a9476_out a9624_in2




.clb a9642 #TLUT
pinlist:  a9642_in0 a9642_in1 a9642_in2 open a9642_out a9642_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a9642_in0
.con sample_in[18]_ipin_out a9642_in0
.con sample_in[19]_ipin_out a9642_in0
.con sample_in[17]_ipin_out a9642_in0
.con sample_in[18]_ipin_out a9642_in1
.con sample_in[19]_ipin_out a9642_in1
.con sample_in[17]_ipin_out a9642_in1
.con a9472_out a9642_in2




.clb a9660 #TLUT
pinlist:  a9660_in0 a9660_in1 a9660_in2 open a9660_out a9660_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a9660_in0
.con sample_in[19]_ipin_out a9660_in0
.con sample_in[16]_ipin_out a9660_in0
.con sample_in[17]_ipin_out a9660_in0
.con sample_in[16]_ipin_out a9660_in1
.con sample_in[17]_ipin_out a9660_in1
.con a9468_out a9660_in2



.clb a9678 #TLUT
pinlist:  a9678_in0 a9678_in1 a9678_in2 open a9678_out a9678_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a9678_in0
.con sample_in[16]_ipin_out a9678_in0
.con sample_in[15]_ipin_out a9678_in0
.con sample_in[17]_ipin_out a9678_in0
.con sample_in[16]_ipin_out a9678_in1
.con sample_in[15]_ipin_out a9678_in1
.con sample_in[17]_ipin_out a9678_in1
.con a9464_out a9678_in2




.clb a9696 #TLUT
pinlist:  a9696_in0 a9696_in1 a9696_in2 open a9696_out a9696_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a9696_in0
.con sample_in[15]_ipin_out a9696_in0
.con sample_in[17]_ipin_out a9696_in0
.con sample_in[14]_ipin_out a9696_in0
.con sample_in[15]_ipin_out a9696_in1
.con sample_in[17]_ipin_out a9696_in1
.con sample_in[14]_ipin_out a9696_in1
.con a9460_out a9696_in2




.clb a9710 #TLUT
pinlist:  a9710_in0 a9710_in1 a9710_in2 a9710_in3 a9710_out a9710_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a9710_in0
.con sample_in[12]_ipin_out a9710_in0
.con sample_in[13]_ipin_out a9710_in0
.con sample_in[14]_ipin_out a9710_in0
.con sample_in[12]_ipin_out a9710_in1
.con sample_in[13]_ipin_out a9710_in1
.con sample_in[14]_ipin_out a9710_in1
.con sample_in[14]_ipin_out a9710_in2
.con sample_in[11]_ipin_out a9710_in2
.con sample_in[11]_ipin_out a9710_in3





.clb a9736 #TLUT
pinlist:  a9736_in0 a9736_in1 a9736_in2 open a9736_out a9736_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a9736_in0
.con sample_in[12]_ipin_out a9736_in0
.con sample_in[13]_ipin_out a9736_in0
.con sample_in[14]_ipin_out a9736_in0
.con sample_in[12]_ipin_out a9736_in1
.con sample_in[13]_ipin_out a9736_in1
.con sample_in[14]_ipin_out a9736_in1
.con sample_in[14]_ipin_out a9736_in2
.con sample_in[11]_ipin_out a9736_in2





.clb a9858 #TLUT
pinlist:  a9858_in0 a9858_in1 open open a9858_out a9858_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a9858_in0
.con sample_in[4]_ipin_out a9858_in0
.con sample_in[5]_ipin_out a9858_in0
.con sample_in[2]_ipin_out a9858_in0
.con sample_in[4]_ipin_out a9858_in1
.con sample_in[5]_ipin_out a9858_in1
.con sample_in[2]_ipin_out a9858_in1







.clb a9962 #TLUT
pinlist:  a9962_in0 a9962_in1 a9962_in2 a9962_in3 a9962_out a9962_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a9962_in0
.con sample_in[3]_ipin_out a9962_in0
.con sample_in[4]_ipin_out a9962_in0
.con sample_in[7]_ipin_out a9962_in1
.con sample_in[3]_ipin_out a9962_in1
.con sample_in[4]_ipin_out a9962_in1
.con sample_in[5]_ipin_out a9962_in1
.con sample_in[3]_ipin_out a9962_in2
.con sample_in[4]_ipin_out a9962_in2
.con sample_in[5]_ipin_out a9962_in2
.con sample_in[5]_ipin_out a9962_in3


.clb a9966 #TLUT
pinlist:  a9966_in0 a9966_in1 a9966_in2 open a9966_out a9966_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a9966_in0
.con sample_in[7]_ipin_out a9966_in0
.con sample_in[4]_ipin_out a9966_in0
.con sample_in[5]_ipin_out a9966_in0
.con sample_in[4]_ipin_out a9966_in1
.con sample_in[5]_ipin_out a9966_in1
.con a9962_out a9966_in1
.con a9962_out a9966_in2




.clb a9860 #TLUT
pinlist:  a9860_in0 a9860_in1 open open a9860_out a9860_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a9860_in0
.con sample_in[4]_ipin_out a9860_in0
.con sample_in[5]_ipin_out a9860_in0
.con sample_in[4]_ipin_out a9860_in1
.con sample_in[5]_ipin_out a9860_in1
.con sample_in[2]_ipin_out a9860_in1

.clb a9988 #TLUT
pinlist:  a9988_in0 a9988_in1 a9988_in2 a9988_in3 a9988_out a9988_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a9988_in0
.con sample_in[4]_ipin_out a9988_in0
.con sample_in[1]_ipin_out a9988_in0
.con sample_in[2]_ipin_out a9988_in0
.con sample_in[1]_ipin_out a9988_in1
.con sample_in[2]_ipin_out a9988_in1
.con a9966_out a9988_in1
.con a9860_out a9988_in2
.con a9966_out a9988_in3



.clb a9994 #TLUT
pinlist:  a9994_in0 a9994_in1 a9994_in2 a9994_in3 a9994_out a9994_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a9994_in0
.con sample_in[1]_ipin_out a9994_in0
.con sample_in[2]_ipin_out a9994_in0
.con a9858_out a9994_in0
.con sample_in[1]_ipin_out a9994_in1
.con sample_in[2]_ipin_out a9994_in1
.con a9858_out a9994_in1
.con a9988_out a9994_in1
.con a9858_out a9994_in2
.con a9988_out a9994_in2
.con a9988_out a9994_in3


.clb a9998 #TLUT
pinlist:  a9998_in0 a9998_in1 a9998_in2 open a9998_out a9998_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a9998_in0
.con sample_in[0]_ipin_out a9998_in0
.con sample_in[1]_ipin_out a9998_in0
.con sample_in[2]_ipin_out a9998_in0
.con sample_in[0]_ipin_out a9998_in1
.con sample_in[1]_ipin_out a9998_in1
.con sample_in[2]_ipin_out a9998_in1
.con a9994_out a9998_in1
.con a9994_out a9998_in2




.clb a10002 #TLUT
pinlist:  a10002_in0 a10002_in1 a10002_in2 a10002_in3 a10002_out a10002_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10002_in0
.con sample_in[13]_ipin_out a10002_in0
.con sample_in[14]_ipin_out a10002_in0
.con sample_in[11]_ipin_out a10002_in0
.con sample_in[0]_ipin_out a10002_in0
.con a9998_out a10002_in0
.con sample_in[13]_ipin_out a10002_in1
.con sample_in[14]_ipin_out a10002_in1
.con sample_in[11]_ipin_out a10002_in1
.con sample_in[0]_ipin_out a10002_in1
.con a9998_out a10002_in1
.con sample_in[0]_ipin_out a10002_in2
.con a9998_out a10002_in2
.con a9998_out a10002_in3


.clb a10010 #TLUT
pinlist:  a10010_in0 a10010_in1 a10010_in2 open a10010_out a10010_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a10010_in0
.con sample_in[1]_ipin_out a10010_in0
.con a9736_out a10010_in0
.con a9736_out a10010_in1
.con a10002_out a10010_in1
.con a10002_out a10010_in2



.clb a10014 #TLUT
pinlist:  a10014_in0 a10014_in1 a10014_in2 a10014_in3 a10014_out a10014_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a10014_in0
.con sample_in[15]_ipin_out a10014_in0
.con sample_in[0]_ipin_out a10014_in0
.con a9710_out a10014_in0
.con sample_in[0]_ipin_out a10014_in1
.con a9710_out a10014_in1
.con a10010_out a10014_in1
.con a9710_out a10014_in2
.con a10010_out a10014_in2
.con a10010_out a10014_in3


.clb a10018 #TLUT
pinlist:  a10018_in0 a10018_in1 a10018_in2 open a10018_out a10018_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a10018_in0
.con sample_in[1]_ipin_out a10018_in0
.con a9696_out a10018_in1
.con a10014_out a10018_in1
.con a10014_out a10018_in2

.clb a10022 #TLUT
pinlist:  a10022_in0 a10022_in1 a10022_in2 a10022_in3 a10022_out a10022_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[1]_ipin_out a10022_in0
.con sample_in[2]_ipin_out a10022_in1
.con a9678_out a10022_in2
.con a10018_out a10022_in3


.clb a10026 #TLUT
pinlist:  a10026_in0 a10026_in1 a10026_in2 open a10026_out a10026_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10026_in0
.con sample_in[2]_ipin_out a10026_in0
.con a9660_out a10026_in1
.con a10022_out a10026_in1
.con a10022_out a10026_in2


.clb a10030 #TLUT
pinlist:  a10030_in0 a10030_in1 a10030_in2 open a10030_out a10030_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10030_in0
.con sample_in[4]_ipin_out a10030_in0
.con a9642_out a10030_in1
.con a10026_out a10030_in1
.con a10026_out a10030_in2

.clb a10034 #TLUT
pinlist:  a10034_in0 a10034_in1 a10034_in2 a10034_in3 a10034_out a10034_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[4]_ipin_out a10034_in0
.con sample_in[5]_ipin_out a10034_in1
.con a9624_out a10034_in2
.con a10030_out a10034_in3

.clb a10038 #TLUT
pinlist:  a10038_in0 a10038_in1 a10038_in2 a10038_in3 a10038_out a10038_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a10038_in0
.con sample_in[5]_ipin_out a10038_in1
.con a9606_out a10038_in2
.con a10034_out a10038_in3



.clb a10042 #TLUT
pinlist:  a10042_in0 a10042_in1 a10042_in2 a10042_in3 a10042_out a10042_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a10042_in0
.con sample_in[7]_ipin_out a10042_in0
.con a9484_out a10042_in1
.con a9582_out a10042_in1
.con a10038_out a10042_in1
.con a9582_out a10042_in2
.con a10038_out a10042_in2
.con a10038_out a10042_in3


.clb a10046 #TLUT
pinlist:  a10046_in0 a10046_in1 a10046_in2 open a10046_out a10046_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a10046_in0
.con sample_in[8]_ipin_out a10046_in0
.con a9570_out a10046_in1
.con a10042_out a10046_in1
.con a10042_out a10046_in2

.clb a10050 #TLUT
pinlist:  a10050_in0 a10050_in1 a10050_in2 a10050_in3 a10050_out a10050_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a10050_in0
.con sample_in[8]_ipin_out a10050_in1
.con a9552_out a10050_in2
.con a10046_out a10050_in3



.clb a10054 #TLUT
pinlist:  a10054_in0 a10054_in1 a10054_in2 a10054_in3 a10054_out a10054_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10054_in0
.con sample_in[22]_ipin_out a10054_in0
.con sample_in[9]_ipin_out a10054_in0
.con sample_in[10]_ipin_out a10054_in0
.con sample_in[9]_ipin_out a10054_in1
.con sample_in[10]_ipin_out a10054_in1
.con a9496_out a10054_in1
.con a10050_out a10054_in1
.con a9496_out a10054_in2
.con a10050_out a10054_in2
.con a10050_out a10054_in3



.clb a10058 #TLUT
pinlist:  a10058_in0 a10058_in1 a10058_in2 a10058_in3 a10058_out a10058_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a10058_in0
.con sample_in[10]_ipin_out a10058_in0
.con sample_in[11]_ipin_out a10058_in0
.con sample_in[10]_ipin_out a10058_in1
.con sample_in[11]_ipin_out a10058_in1
.con a9500_out a10058_in1
.con a10054_out a10058_in1
.con a9500_out a10058_in2
.con a10054_out a10058_in2
.con a10054_out a10058_in3



.clb a10062 #TLUT
pinlist:  a10062_in0 a10062_in1 a10062_in2 a10062_in3 a10062_out a10062_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a10062_in0
.con sample_in[12]_ipin_out a10062_in0
.con sample_in[11]_ipin_out a10062_in0
.con sample_in[12]_ipin_out a10062_in1
.con sample_in[11]_ipin_out a10062_in1
.con a9500_out a10062_in1
.con a10058_out a10062_in1
.con a9500_out a10062_in2
.con a10058_out a10062_in2
.con a10058_out a10062_in3


.clb a10066 #TLUT
pinlist:  a10066_in0 a10066_in1 a10066_in2 open a10066_out a10066_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a10066_in0
.con sample_in[12]_ipin_out a10066_in0
.con sample_in[13]_ipin_out a10066_in0
.con sample_in[12]_ipin_out a10066_in1
.con sample_in[13]_ipin_out a10066_in1
.con sample_in[14]_ipin_out a10066_in1
.con a10062_out a10066_in1
.con a10062_out a10066_in2


.clb a10070 #TLUT
pinlist:  a10070_in0 a10070_in1 a10070_in2 open a10070_out a10070_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a10070_in0
.con sample_in[15]_ipin_out a10070_in0
.con sample_in[13]_ipin_out a10070_in0
.con sample_in[14]_ipin_out a10070_in0
.con sample_in[13]_ipin_out a10070_in1
.con sample_in[14]_ipin_out a10070_in1
.con a10066_out a10070_in1
.con a10066_out a10070_in2


.clb a10074 #TLUT
pinlist:  a10074_in0 a10074_in1 a10074_in2 open a10074_out a10074_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a10074_in0
.con sample_in[15]_ipin_out a10074_in0
.con sample_in[17]_ipin_out a10074_in0
.con sample_in[14]_ipin_out a10074_in0
.con sample_in[17]_ipin_out a10074_in1
.con sample_in[14]_ipin_out a10074_in1
.con a10070_out a10074_in1
.con a10070_out a10074_in2


.clb a10078 #TLUT
pinlist:  a10078_in0 a10078_in1 a10078_in2 open a10078_out a10078_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a10078_in0
.con sample_in[18]_ipin_out a10078_in0
.con sample_in[19]_ipin_out a10078_in0
.con sample_in[17]_ipin_out a10078_in0
.con sample_in[18]_ipin_out a10078_in1
.con sample_in[19]_ipin_out a10078_in1
.con sample_in[17]_ipin_out a10078_in1
.con a10074_out a10078_in1
.con a10074_out a10078_in2


.clb a10082 #TLUT
pinlist:  a10082_in0 a10082_in1 a10082_in2 open a10082_out a10082_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10082_in0
.con sample_in[20]_ipin_out a10082_in0
.con sample_in[18]_ipin_out a10082_in0
.con sample_in[19]_ipin_out a10082_in0
.con sample_in[18]_ipin_out a10082_in1
.con sample_in[19]_ipin_out a10082_in1
.con a10078_out a10082_in1
.con a10078_out a10082_in2


.clb a10090 #TLUT
pinlist:  a10090_in0 a10090_in1 a10090_in2 open a10090_out a10090_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10090_in0
.con sample_in[22]_ipin_out a10090_in0
.con sample_in[22]_ipin_out a10090_in1
.con a10082_out a10090_in1
.con a10082_out a10090_in2





.clb a10086 #TLUT
pinlist:  a10086_in0 a10086_in1 a10086_in2 a10086_in3 a10086_out a10086_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10086_in0
.con sample_in[18]_ipin_out a10086_in0
.con sample_in[19]_ipin_out a10086_in0
.con sample_in[22]_ipin_out a10086_in1
.con sample_in[20]_ipin_out a10086_in1
.con a10078_out a10086_in1
.con sample_in[18]_ipin_out a10086_in2
.con sample_in[19]_ipin_out a10086_in2
.con a10078_out a10086_in2
.con a10078_out a10086_in3
















.clb a10400 #TLUT
pinlist:  a10400_in0 a10400_in1 a10400_in2 open a10400_out a10400_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10400_in0
.con sample_in[13]_ipin_out a10400_in1
.con sample_in[11]_ipin_out a10400_in2



.clb a10440 #TLUT
pinlist:  a10440_in0 a10440_in1 a10440_in2 a10440_in3 a10440_out a10440_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10440_in0
.con sample_in[13]_ipin_out a10440_in0
.con sample_in[9]_ipin_out a10440_in0
.con sample_in[10]_ipin_out a10440_in0
.con sample_in[9]_ipin_out a10440_in1
.con sample_in[10]_ipin_out a10440_in1
.con sample_in[11]_ipin_out a10440_in1
.con a10400_out a10440_in1
.con sample_in[10]_ipin_out a10440_in2
.con sample_in[11]_ipin_out a10440_in2
.con a10400_out a10440_in2
.con a10400_out a10440_in3


.clb a10460 #TLUT
pinlist:  a10460_in0 a10460_in1 a10460_in2 open a10460_out a10460_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10460_in0
.con sample_in[9]_ipin_out a10460_in0
.con sample_in[10]_ipin_out a10460_in0
.con sample_in[11]_ipin_out a10460_in0
.con sample_in[9]_ipin_out a10460_in1
.con sample_in[10]_ipin_out a10460_in1
.con sample_in[11]_ipin_out a10460_in1
.con a10440_out a10460_in1
.con a10440_out a10460_in2


.clb a10480 #TLUT
pinlist:  a10480_in0 a10480_in1 a10480_in2 open a10480_out a10480_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10480_in0
.con sample_in[13]_ipin_out a10480_in0
.con sample_in[10]_ipin_out a10480_in0
.con sample_in[11]_ipin_out a10480_in0
.con sample_in[10]_ipin_out a10480_in1
.con sample_in[11]_ipin_out a10480_in1
.con a10460_out a10480_in1
.con a10460_out a10480_in2


.clb a10500 #TLUT
pinlist:  a10500_in0 a10500_in1 a10500_in2 open a10500_out a10500_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a10500_in0
.con sample_in[13]_ipin_out a10500_in0
.con sample_in[14]_ipin_out a10500_in0
.con sample_in[11]_ipin_out a10500_in0
.con sample_in[13]_ipin_out a10500_in1
.con sample_in[14]_ipin_out a10500_in1
.con sample_in[11]_ipin_out a10500_in1
.con a10480_out a10500_in1
.con a10480_out a10500_in2


.clb a10520 #TLUT
pinlist:  a10520_in0 a10520_in1 a10520_in2 open a10520_out a10520_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a10520_in0
.con sample_in[12]_ipin_out a10520_in0
.con sample_in[13]_ipin_out a10520_in0
.con sample_in[14]_ipin_out a10520_in0
.con sample_in[12]_ipin_out a10520_in1
.con sample_in[13]_ipin_out a10520_in1
.con sample_in[14]_ipin_out a10520_in1
.con a10500_out a10520_in1
.con a10500_out a10520_in2


.clb a10540 #TLUT
pinlist:  a10540_in0 a10540_in1 a10540_in2 open a10540_out a10540_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a10540_in0
.con sample_in[15]_ipin_out a10540_in0
.con sample_in[13]_ipin_out a10540_in0
.con sample_in[14]_ipin_out a10540_in0
.con sample_in[13]_ipin_out a10540_in1
.con sample_in[14]_ipin_out a10540_in1
.con a10520_out a10540_in1
.con a10520_out a10540_in2


.clb a10560 #TLUT
pinlist:  a10560_in0 a10560_in1 a10560_in2 open a10560_out a10560_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a10560_in0
.con sample_in[15]_ipin_out a10560_in0
.con sample_in[17]_ipin_out a10560_in0
.con sample_in[14]_ipin_out a10560_in0
.con sample_in[15]_ipin_out a10560_in1
.con sample_in[17]_ipin_out a10560_in1
.con sample_in[14]_ipin_out a10560_in1
.con a10540_out a10560_in1
.con a10540_out a10560_in2


.clb a10580 #TLUT
pinlist:  a10580_in0 a10580_in1 a10580_in2 open a10580_out a10580_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a10580_in0
.con sample_in[16]_ipin_out a10580_in0
.con sample_in[15]_ipin_out a10580_in0
.con sample_in[17]_ipin_out a10580_in0
.con sample_in[16]_ipin_out a10580_in1
.con sample_in[15]_ipin_out a10580_in1
.con sample_in[17]_ipin_out a10580_in1
.con a10560_out a10580_in1
.con a10560_out a10580_in2


.clb a10600 #TLUT
pinlist:  a10600_in0 a10600_in1 a10600_in2 open a10600_out a10600_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a10600_in0
.con sample_in[19]_ipin_out a10600_in0
.con sample_in[16]_ipin_out a10600_in0
.con sample_in[17]_ipin_out a10600_in0
.con sample_in[16]_ipin_out a10600_in1
.con sample_in[17]_ipin_out a10600_in1
.con a10580_out a10600_in1
.con a10580_out a10600_in2


.clb a10618 #TLUT
pinlist:  a10618_in0 a10618_in1 a10618_in2 open a10618_out a10618_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a10618_in0
.con sample_in[18]_ipin_out a10618_in0
.con sample_in[19]_ipin_out a10618_in0
.con sample_in[17]_ipin_out a10618_in0
.con sample_in[18]_ipin_out a10618_in1
.con sample_in[19]_ipin_out a10618_in1
.con sample_in[17]_ipin_out a10618_in1
.con a10600_out a10618_in1
.con a10600_out a10618_in2


.clb a10636 #TLUT
pinlist:  a10636_in0 a10636_in1 a10636_in2 open a10636_out a10636_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a10636_in0
.con sample_in[19]_ipin_out a10636_in0
.con sample_in[16]_ipin_out a10636_in0
.con sample_in[17]_ipin_out a10636_in0
.con sample_in[16]_ipin_out a10636_in1
.con sample_in[17]_ipin_out a10636_in1
.con a10618_out a10636_in1
.con a10618_out a10636_in2


.clb a10640 #TLUT
pinlist:  a10640_in0 a10640_in1 a10640_in2 open a10640_out a10640_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a10640_in0
.con sample_in[18]_ipin_out a10640_in0
.con sample_in[19]_ipin_out a10640_in0
.con sample_in[17]_ipin_out a10640_in0
.con sample_in[18]_ipin_out a10640_in1
.con sample_in[19]_ipin_out a10640_in1
.con sample_in[17]_ipin_out a10640_in1
.con a10636_out a10640_in1
.con a10636_out a10640_in2


.clb a10644 #TLUT
pinlist:  a10644_in0 a10644_in1 a10644_in2 open a10644_out a10644_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10644_in0
.con sample_in[20]_ipin_out a10644_in0
.con sample_in[18]_ipin_out a10644_in0
.con sample_in[19]_ipin_out a10644_in0
.con sample_in[18]_ipin_out a10644_in1
.con sample_in[19]_ipin_out a10644_in1
.con a10640_out a10644_in1
.con a10640_out a10644_in2

.clb a10662 #TLUT
pinlist:  a10662_in0 a10662_in1 a10662_in2 a10662_in3 a10662_out a10662_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10662_in0
.con sample_in[22]_ipin_out a10662_in1
.con a9496_out a10662_in2
.con a10644_out a10662_in3



.clb a10688 #TLUT
pinlist:  a10688_in0 a10688_in1 a10688_in2 open a10688_out a10688_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10688_in0
.con sample_in[20]_ipin_out a10688_in0
.con sample_in[18]_ipin_out a10688_in0
.con sample_in[19]_ipin_out a10688_in0
.con a10662_out a10688_in0
.con sample_in[18]_ipin_out a10688_in1
.con sample_in[19]_ipin_out a10688_in1
.con a10662_out a10688_in1
.con a10662_out a10688_in2



.clb a10696 #TLUT
pinlist:  a10696_in0 a10696_in1 a10696_in2 open a10696_out a10696_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a10696_in0
.con sample_in[12]_ipin_out a10696_in0
.con sample_in[13]_ipin_out a10696_in0
.con sample_in[12]_ipin_out a10696_in1
.con sample_in[13]_ipin_out a10696_in1
.con sample_in[14]_ipin_out a10696_in1
.con a10062_out a10696_in1
.con a10062_out a10696_in2
























.clb a10780 #TLUT
pinlist:  a10780_in0 a10780_in1 a10780_in2 a10780_in3 a10780_out a10780_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a10780_in0
.con sample_in[6]_ipin_out a10780_in0
.con sample_in[7]_ipin_out a10780_in0
.con sample_in[8]_ipin_out a10780_in0
.con sample_in[6]_ipin_out a10780_in1
.con sample_in[7]_ipin_out a10780_in1
.con sample_in[8]_ipin_out a10780_in1
.con sample_in[5]_ipin_out a10780_in1
.con sample_in[7]_ipin_out a10780_in2
.con sample_in[8]_ipin_out a10780_in2
.con sample_in[5]_ipin_out a10780_in2
.con sample_in[8]_ipin_out a10780_in3
.con sample_in[5]_ipin_out a10780_in3


.clb a10808 #TLUT
pinlist:  a10808_in0 a10808_in1 a10808_in2 open a10808_out a10808_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a10808_in0
.con sample_in[6]_ipin_out a10808_in0
.con sample_in[7]_ipin_out a10808_in0
.con sample_in[8]_ipin_out a10808_in0
.con sample_in[6]_ipin_out a10808_in1
.con sample_in[7]_ipin_out a10808_in1
.con sample_in[8]_ipin_out a10808_in1
.con a10780_out a10808_in1
.con a10780_out a10808_in2


.clb a10838 #TLUT
pinlist:  a10838_in0 a10838_in1 a10838_in2 open a10838_out a10838_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a10838_in0
.con sample_in[3]_ipin_out a10838_in0
.con sample_in[4]_ipin_out a10838_in0
.con sample_in[5]_ipin_out a10838_in0
.con sample_in[3]_ipin_out a10838_in1
.con sample_in[4]_ipin_out a10838_in1
.con sample_in[5]_ipin_out a10838_in1
.con a10808_out a10838_in1
.con a10808_out a10838_in2


.clb a10868 #TLUT
pinlist:  a10868_in0 a10868_in1 a10868_in2 open a10868_out a10868_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a10868_in0
.con sample_in[7]_ipin_out a10868_in0
.con sample_in[4]_ipin_out a10868_in0
.con sample_in[5]_ipin_out a10868_in0
.con sample_in[4]_ipin_out a10868_in1
.con sample_in[5]_ipin_out a10868_in1
.con a10838_out a10868_in1
.con a10838_out a10868_in2


.clb a10900 #TLUT
pinlist:  a10900_in0 a10900_in1 a10900_in2 open a10900_out a10900_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10900_in0
.con sample_in[4]_ipin_out a10900_in0
.con sample_in[1]_ipin_out a10900_in0
.con sample_in[2]_ipin_out a10900_in0
.con sample_in[1]_ipin_out a10900_in1
.con sample_in[2]_ipin_out a10900_in1
.con a10868_out a10900_in1
.con a10868_out a10900_in2


.clb a10928 #TLUT
pinlist:  a10928_in0 a10928_in1 a10928_in2 open a10928_out a10928_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10928_in0
.con sample_in[4]_ipin_out a10928_in0
.con sample_in[5]_ipin_out a10928_in0
.con sample_in[2]_ipin_out a10928_in0
.con sample_in[4]_ipin_out a10928_in1
.con sample_in[5]_ipin_out a10928_in1
.con sample_in[2]_ipin_out a10928_in1
.con a10900_out a10928_in1
.con a10900_out a10928_in2


.clb a10950 #TLUT
pinlist:  a10950_in0 a10950_in1 a10950_in2 open a10950_out a10950_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10950_in0
.con sample_in[4]_ipin_out a10950_in0
.con sample_in[1]_ipin_out a10950_in0
.con sample_in[2]_ipin_out a10950_in0
.con sample_in[1]_ipin_out a10950_in1
.con sample_in[2]_ipin_out a10950_in1
.con a10928_out a10950_in1
.con a10928_out a10950_in2


.clb a10970 #TLUT
pinlist:  a10970_in0 a10970_in1 a10970_in2 open a10970_out a10970_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a10970_in0
.con sample_in[4]_ipin_out a10970_in0
.con sample_in[5]_ipin_out a10970_in0
.con sample_in[2]_ipin_out a10970_in0
.con sample_in[4]_ipin_out a10970_in1
.con sample_in[5]_ipin_out a10970_in1
.con sample_in[2]_ipin_out a10970_in1
.con a10950_out a10970_in1
.con a10950_out a10970_in2


.clb a11002 #TLUT
pinlist:  a11002_in0 a11002_in1 a11002_in2 open a11002_out a11002_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11002_in0
.con sample_in[3]_ipin_out a11002_in0
.con sample_in[4]_ipin_out a11002_in0
.con sample_in[5]_ipin_out a11002_in0
.con sample_in[3]_ipin_out a11002_in1
.con sample_in[4]_ipin_out a11002_in1
.con sample_in[5]_ipin_out a11002_in1
.con a10970_out a11002_in1
.con a10970_out a11002_in2


.clb a11034 #TLUT
pinlist:  a11034_in0 a11034_in1 a11034_in2 open a11034_out a11034_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11034_in0
.con sample_in[7]_ipin_out a11034_in0
.con sample_in[4]_ipin_out a11034_in0
.con sample_in[5]_ipin_out a11034_in0
.con sample_in[4]_ipin_out a11034_in1
.con sample_in[5]_ipin_out a11034_in1
.con a11002_out a11034_in1
.con a11002_out a11034_in2


.clb a11066 #TLUT
pinlist:  a11066_in0 a11066_in1 a11066_in2 open a11066_out a11066_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11066_in0
.con sample_in[7]_ipin_out a11066_in0
.con sample_in[8]_ipin_out a11066_in0
.con sample_in[5]_ipin_out a11066_in0
.con sample_in[7]_ipin_out a11066_in1
.con sample_in[8]_ipin_out a11066_in1
.con sample_in[5]_ipin_out a11066_in1
.con a11034_out a11066_in1
.con a11034_out a11066_in2


.clb a11098 #TLUT
pinlist:  a11098_in0 a11098_in1 a11098_in2 open a11098_out a11098_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11098_in0
.con sample_in[6]_ipin_out a11098_in0
.con sample_in[7]_ipin_out a11098_in0
.con sample_in[8]_ipin_out a11098_in0
.con sample_in[6]_ipin_out a11098_in1
.con sample_in[7]_ipin_out a11098_in1
.con sample_in[8]_ipin_out a11098_in1
.con a11066_out a11098_in1
.con a11066_out a11098_in2


.clb a11130 #TLUT
pinlist:  a11130_in0 a11130_in1 a11130_in2 open a11130_out a11130_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11130_in0
.con sample_in[10]_ipin_out a11130_in0
.con sample_in[7]_ipin_out a11130_in0
.con sample_in[8]_ipin_out a11130_in0
.con sample_in[7]_ipin_out a11130_in1
.con sample_in[8]_ipin_out a11130_in1
.con a11098_out a11130_in1
.con a11098_out a11130_in2


.clb a11162 #TLUT
pinlist:  a11162_in0 a11162_in1 a11162_in2 open a11162_out a11162_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11162_in0
.con sample_in[10]_ipin_out a11162_in0
.con sample_in[11]_ipin_out a11162_in0
.con sample_in[8]_ipin_out a11162_in0
.con sample_in[10]_ipin_out a11162_in1
.con sample_in[11]_ipin_out a11162_in1
.con sample_in[8]_ipin_out a11162_in1
.con a11130_out a11162_in1
.con a11130_out a11162_in2


.clb a11194 #TLUT
pinlist:  a11194_in0 a11194_in1 a11194_in2 open a11194_out a11194_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11194_in0
.con sample_in[9]_ipin_out a11194_in0
.con sample_in[10]_ipin_out a11194_in0
.con sample_in[11]_ipin_out a11194_in0
.con sample_in[9]_ipin_out a11194_in1
.con sample_in[10]_ipin_out a11194_in1
.con sample_in[11]_ipin_out a11194_in1
.con a11162_out a11194_in1
.con a11162_out a11194_in2


.clb a11226 #TLUT
pinlist:  a11226_in0 a11226_in1 a11226_in2 open a11226_out a11226_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11226_in0
.con sample_in[13]_ipin_out a11226_in0
.con sample_in[10]_ipin_out a11226_in0
.con sample_in[11]_ipin_out a11226_in0
.con sample_in[10]_ipin_out a11226_in1
.con sample_in[11]_ipin_out a11226_in1
.con a11194_out a11226_in1
.con a11194_out a11226_in2


.clb a11258 #TLUT
pinlist:  a11258_in0 a11258_in1 a11258_in2 open a11258_out a11258_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11258_in0
.con sample_in[13]_ipin_out a11258_in0
.con sample_in[14]_ipin_out a11258_in0
.con sample_in[11]_ipin_out a11258_in0
.con sample_in[13]_ipin_out a11258_in1
.con sample_in[14]_ipin_out a11258_in1
.con sample_in[11]_ipin_out a11258_in1
.con a11226_out a11258_in1
.con a11226_out a11258_in2


.clb a11290 #TLUT
pinlist:  a11290_in0 a11290_in1 a11290_in2 open a11290_out a11290_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a11290_in0
.con sample_in[12]_ipin_out a11290_in0
.con sample_in[13]_ipin_out a11290_in0
.con sample_in[14]_ipin_out a11290_in0
.con sample_in[12]_ipin_out a11290_in1
.con sample_in[13]_ipin_out a11290_in1
.con sample_in[14]_ipin_out a11290_in1
.con a11258_out a11290_in1
.con a11258_out a11290_in2



.clb a11338 #TLUT
pinlist:  a11338_in0 a11338_in1 a11338_in2 a11338_in3 a11338_out a11338_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a11338_in0
.con sample_in[17]_ipin_out a11338_in0
.con sample_in[13]_ipin_out a11338_in0
.con sample_in[14]_ipin_out a11338_in0
.con sample_in[15]_ipin_out a11338_in1
.con sample_in[17]_ipin_out a11338_in1
.con a11290_out a11338_in1
.con sample_in[13]_ipin_out a11338_in2
.con sample_in[14]_ipin_out a11338_in2
.con a11290_out a11338_in2
.con a11290_out a11338_in3



.clb a11368 #TLUT
pinlist:  a11368_in0 a11368_in1 a11368_in2 open a11368_out a11368_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a11368_in0
.con sample_in[15]_ipin_out a11368_in0
.con sample_in[13]_ipin_out a11368_in0
.con sample_in[14]_ipin_out a11368_in0
.con sample_in[13]_ipin_out a11368_in1
.con sample_in[14]_ipin_out a11368_in1
.con a11290_out a11368_in1
.con a11290_out a11368_in2




.clb a11370 #TLUT
pinlist:  a11370_in0 a11370_in1 a11370_in2 a11370_in3 a11370_out a11370_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a11370_in0
.con sample_in[12]_ipin_out a11370_in0
.con sample_in[13]_ipin_out a11370_in0
.con sample_in[14]_ipin_out a11370_in0
.con sample_in[11]_ipin_out a11370_in0
.con sample_in[12]_ipin_out a11370_in1
.con sample_in[13]_ipin_out a11370_in1
.con sample_in[14]_ipin_out a11370_in1
.con a11226_out a11370_in1
.con sample_in[14]_ipin_out a11370_in2
.con sample_in[11]_ipin_out a11370_in2
.con a11226_out a11370_in2
.con a11226_out a11370_in3

.clb a11376 #TLUT
pinlist:  a11376_in0 a11376_in1 a11376_in2 open a11376_out a11376_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11376_in0
.con sample_in[13]_ipin_out a11376_in1
.con a11370_out a11376_in2




.clb a11378 #TLUT
pinlist:  a11378_in0 a11378_in1 a11378_in2 a11378_in3 a11378_out a11378_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11378_in0
.con sample_in[13]_ipin_out a11378_in0
.con sample_in[14]_ipin_out a11378_in0
.con sample_in[10]_ipin_out a11378_in0
.con sample_in[11]_ipin_out a11378_in0
.con sample_in[13]_ipin_out a11378_in1
.con sample_in[14]_ipin_out a11378_in1
.con a11194_out a11378_in1
.con sample_in[10]_ipin_out a11378_in2
.con sample_in[11]_ipin_out a11378_in2
.con a11194_out a11378_in2
.con a11194_out a11378_in3




.clb a11386 #TLUT
pinlist:  a11386_in0 a11386_in1 a11386_in2 a11386_in3 a11386_out a11386_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11386_in0
.con sample_in[13]_ipin_out a11386_in0
.con sample_in[9]_ipin_out a11386_in0
.con sample_in[10]_ipin_out a11386_in0
.con sample_in[13]_ipin_out a11386_in1
.con sample_in[9]_ipin_out a11386_in1
.con sample_in[10]_ipin_out a11386_in1
.con sample_in[11]_ipin_out a11386_in1
.con a11162_out a11386_in1
.con sample_in[9]_ipin_out a11386_in2
.con sample_in[10]_ipin_out a11386_in2
.con sample_in[11]_ipin_out a11386_in2
.con a11162_out a11386_in2
.con a11162_out a11386_in3




.clb a11394 #TLUT
pinlist:  a11394_in0 a11394_in1 a11394_in2 a11394_in3 a11394_out a11394_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11394_in0
.con sample_in[9]_ipin_out a11394_in0
.con sample_in[10]_ipin_out a11394_in0
.con sample_in[11]_ipin_out a11394_in0
.con sample_in[8]_ipin_out a11394_in0
.con sample_in[9]_ipin_out a11394_in1
.con sample_in[10]_ipin_out a11394_in1
.con sample_in[11]_ipin_out a11394_in1
.con a11130_out a11394_in1
.con sample_in[11]_ipin_out a11394_in2
.con sample_in[8]_ipin_out a11394_in2
.con a11130_out a11394_in2
.con a11130_out a11394_in3




.clb a11402 #TLUT
pinlist:  a11402_in0 a11402_in1 a11402_in2 a11402_in3 a11402_out a11402_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11402_in0
.con sample_in[10]_ipin_out a11402_in0
.con sample_in[11]_ipin_out a11402_in0
.con sample_in[7]_ipin_out a11402_in0
.con sample_in[8]_ipin_out a11402_in0
.con sample_in[10]_ipin_out a11402_in1
.con sample_in[11]_ipin_out a11402_in1
.con a11098_out a11402_in1
.con sample_in[7]_ipin_out a11402_in2
.con sample_in[8]_ipin_out a11402_in2
.con a11098_out a11402_in2
.con a11098_out a11402_in3




.clb a11410 #TLUT
pinlist:  a11410_in0 a11410_in1 a11410_in2 a11410_in3 a11410_out a11410_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11410_in0
.con sample_in[10]_ipin_out a11410_in0
.con sample_in[6]_ipin_out a11410_in0
.con sample_in[7]_ipin_out a11410_in0
.con sample_in[10]_ipin_out a11410_in1
.con sample_in[6]_ipin_out a11410_in1
.con sample_in[7]_ipin_out a11410_in1
.con sample_in[8]_ipin_out a11410_in1
.con a11066_out a11410_in1
.con sample_in[6]_ipin_out a11410_in2
.con sample_in[7]_ipin_out a11410_in2
.con sample_in[8]_ipin_out a11410_in2
.con a11066_out a11410_in2
.con a11066_out a11410_in3




.clb a11418 #TLUT
pinlist:  a11418_in0 a11418_in1 a11418_in2 a11418_in3 a11418_out a11418_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11418_in0
.con sample_in[6]_ipin_out a11418_in0
.con sample_in[7]_ipin_out a11418_in0
.con sample_in[8]_ipin_out a11418_in0
.con sample_in[5]_ipin_out a11418_in0
.con sample_in[6]_ipin_out a11418_in1
.con sample_in[7]_ipin_out a11418_in1
.con sample_in[8]_ipin_out a11418_in1
.con a11034_out a11418_in1
.con sample_in[8]_ipin_out a11418_in2
.con sample_in[5]_ipin_out a11418_in2
.con a11034_out a11418_in2
.con a11034_out a11418_in3




.clb a11426 #TLUT
pinlist:  a11426_in0 a11426_in1 a11426_in2 a11426_in3 a11426_out a11426_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11426_in0
.con sample_in[7]_ipin_out a11426_in0
.con sample_in[8]_ipin_out a11426_in0
.con sample_in[4]_ipin_out a11426_in0
.con sample_in[5]_ipin_out a11426_in0
.con sample_in[7]_ipin_out a11426_in1
.con sample_in[8]_ipin_out a11426_in1
.con a11002_out a11426_in1
.con sample_in[4]_ipin_out a11426_in2
.con sample_in[5]_ipin_out a11426_in2
.con a11002_out a11426_in2
.con a11002_out a11426_in3




.clb a11434 #TLUT
pinlist:  a11434_in0 a11434_in1 a11434_in2 a11434_in3 a11434_out a11434_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11434_in0
.con sample_in[7]_ipin_out a11434_in0
.con sample_in[3]_ipin_out a11434_in0
.con sample_in[4]_ipin_out a11434_in0
.con sample_in[7]_ipin_out a11434_in1
.con sample_in[3]_ipin_out a11434_in1
.con sample_in[4]_ipin_out a11434_in1
.con sample_in[5]_ipin_out a11434_in1
.con a10970_out a11434_in1
.con sample_in[3]_ipin_out a11434_in2
.con sample_in[4]_ipin_out a11434_in2
.con sample_in[5]_ipin_out a11434_in2
.con a10970_out a11434_in2
.con a10970_out a11434_in3




.clb a11442 #TLUT
pinlist:  a11442_in0 a11442_in1 a11442_in2 a11442_in3 a11442_out a11442_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11442_in0
.con sample_in[4]_ipin_out a11442_in0
.con sample_in[5]_ipin_out a11442_in0
.con sample_in[1]_ipin_out a11442_in0
.con sample_in[2]_ipin_out a11442_in0
.con sample_in[4]_ipin_out a11442_in1
.con sample_in[5]_ipin_out a11442_in1
.con a10928_out a11442_in1
.con sample_in[1]_ipin_out a11442_in2
.con sample_in[2]_ipin_out a11442_in2
.con a10928_out a11442_in2
.con a10928_out a11442_in3



.clb a11456 #TLUT
pinlist:  a11456_in0 a11456_in1 a11456_in2 open a11456_out a11456_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11456_in0
.con sample_in[4]_ipin_out a11456_in0
.con sample_in[1]_ipin_out a11456_in0
.con sample_in[2]_ipin_out a11456_in0
.con a10928_out a11456_in0
.con sample_in[1]_ipin_out a11456_in1
.con sample_in[2]_ipin_out a11456_in1
.con a10928_out a11456_in1
.con a10928_out a11456_in2



.clb a11458 #TLUT
pinlist:  a11458_in0 a11458_in1 a11458_in2 open a11458_out a11458_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11458_in0
.con sample_in[13]_ipin_out a11458_in0
.con sample_in[14]_ipin_out a11458_in0
.con sample_in[11]_ipin_out a11458_in0
.con sample_in[0]_ipin_out a11458_in0
.con sample_in[13]_ipin_out a11458_in1
.con sample_in[14]_ipin_out a11458_in1
.con sample_in[11]_ipin_out a11458_in1
.con sample_in[0]_ipin_out a11458_in1
.con sample_in[0]_ipin_out a11458_in2




.clb a11464 #TLUT
pinlist:  a11464_in0 a11464_in1 a11464_in2 a11464_in3 a11464_out a11464_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11464_in0
.con sample_in[0]_ipin_out a11464_in0
.con sample_in[1]_ipin_out a11464_in0
.con sample_in[2]_ipin_out a11464_in0
.con a11458_out a11464_in0
.con sample_in[0]_ipin_out a11464_in1
.con sample_in[1]_ipin_out a11464_in1
.con sample_in[2]_ipin_out a11464_in1
.con a9994_out a11464_in1
.con a9994_out a11464_in2
.con a11458_out a11464_in2
.con a11458_out a11464_in3




.clb a11466 #TLUT
pinlist:  a11466_in0 a11466_in1 a11466_in2 a11466_in3 a11466_out a11466_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11466_in0
.con sample_in[7]_ipin_out a11466_in0
.con sample_in[4]_ipin_out a11466_in0
.con sample_in[5]_ipin_out a11466_in0
.con sample_in[1]_ipin_out a11466_in0
.con sample_in[2]_ipin_out a11466_in0
.con sample_in[4]_ipin_out a11466_in1
.con sample_in[5]_ipin_out a11466_in1
.con sample_in[1]_ipin_out a11466_in1
.con sample_in[2]_ipin_out a11466_in1
.con a10838_out a11466_in1
.con sample_in[1]_ipin_out a11466_in2
.con sample_in[2]_ipin_out a11466_in2
.con a10838_out a11466_in2
.con a10838_out a11466_in3



.clb a11474 #TLUT
pinlist:  a11474_in0 a11474_in1 a11474_in2 open a11474_out a11474_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11474_in0
.con sample_in[4]_ipin_out a11474_in0
.con a11464_out a11474_in0
.con a11466_out a11474_in0
.con a11464_out a11474_in1
.con a11466_out a11474_in1
.con a11466_out a11474_in2



.clb a11476 #TLUT
pinlist:  a11476_in0 a11476_in1 a11476_in2 open a11476_out a11476_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11476_in0
.con sample_in[4]_ipin_out a11476_in0
.con a11464_out a11476_in0
.con a11464_out a11476_in1
.con a11466_out a11476_in1
.con a11466_out a11476_in2



.clb a11484 #TLUT
pinlist:  a11484_in0 a11484_in1 a11484_in2 open a11484_out a11484_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11484_in0
.con sample_in[7]_ipin_out a11484_in0
.con sample_in[4]_ipin_out a11484_in0
.con sample_in[5]_ipin_out a11484_in0
.con sample_in[4]_ipin_out a11484_in1
.con sample_in[5]_ipin_out a11484_in1
.con a10838_out a11484_in1
.con a10838_out a11484_in2



.clb a11492 #TLUT
pinlist:  a11492_in0 a11492_in1 a11492_in2 open a11492_out a11492_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11492_in0
.con sample_in[0]_ipin_out a11492_in0
.con sample_in[1]_ipin_out a11492_in0
.con sample_in[2]_ipin_out a11492_in0
.con sample_in[0]_ipin_out a11492_in1
.con sample_in[1]_ipin_out a11492_in1
.con sample_in[2]_ipin_out a11492_in1
.con a9994_out a11492_in1
.con a9994_out a11492_in2



.clb a11504 #TLUT
pinlist:  a11504_in0 a11504_in1 a11504_in2 open a11504_out a11504_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11504_in0
.con sample_in[3]_ipin_out a11504_in0
.con sample_in[4]_ipin_out a11504_in0
.con sample_in[5]_ipin_out a11504_in0
.con a10808_out a11504_in0
.con sample_in[3]_ipin_out a11504_in1
.con sample_in[4]_ipin_out a11504_in1
.con sample_in[5]_ipin_out a11504_in1
.con a10808_out a11504_in1
.con a10808_out a11504_in2




.clb a11512 #TLUT
pinlist:  a11512_in0 a11512_in1 a11512_in2 a11512_in3 a11512_out a11512_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11512_in0
.con sample_in[1]_ipin_out a11512_in0
.con sample_in[2]_ipin_out a11512_in0
.con a9858_out a11512_in0
.con sample_in[1]_ipin_out a11512_in1
.con sample_in[2]_ipin_out a11512_in1
.con a9858_out a11512_in1
.con a9988_out a11512_in1
.con a9858_out a11512_in2
.con a9988_out a11512_in2
.con a9988_out a11512_in3





.clb a9986 #TLUT
pinlist:  a9986_in0 a9986_in1 a9986_in2 open a9986_out a9986_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a9986_in0
.con sample_in[4]_ipin_out a9986_in0
.con sample_in[1]_ipin_out a9986_in0
.con sample_in[2]_ipin_out a9986_in0
.con sample_in[1]_ipin_out a9986_in1
.con sample_in[2]_ipin_out a9986_in1
.con a9966_out a9986_in1
.con a9966_out a9986_in2


.clb a11538 #TLUT
pinlist:  a11538_in0 a11538_in1 a11538_in2 a11538_in3 a11538_out a11538_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11538_in0
.con sample_in[4]_ipin_out a11538_in0
.con sample_in[5]_ipin_out a11538_in0
.con sample_in[0]_ipin_out a11538_in0
.con sample_in[1]_ipin_out a11538_in0
.con sample_in[4]_ipin_out a11538_in1
.con sample_in[5]_ipin_out a11538_in1
.con sample_in[0]_ipin_out a11538_in1
.con sample_in[1]_ipin_out a11538_in1
.con sample_in[2]_ipin_out a11538_in1
.con sample_in[0]_ipin_out a11538_in2
.con sample_in[1]_ipin_out a11538_in2
.con sample_in[2]_ipin_out a11538_in2
.con a9986_out a11538_in2
.con a9986_out a11538_in3




.clb a11540 #TLUT
pinlist:  a11540_in0 a11540_in1 a11540_in2 a11540_in3 a11540_out a11540_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11540_in0
.con sample_in[4]_ipin_out a11540_in0
.con sample_in[5]_ipin_out a11540_in0
.con sample_in[0]_ipin_out a11540_in0
.con sample_in[1]_ipin_out a11540_in0
.con sample_in[2]_ipin_out a11540_in0
.con sample_in[4]_ipin_out a11540_in1
.con sample_in[5]_ipin_out a11540_in1
.con sample_in[0]_ipin_out a11540_in1
.con sample_in[1]_ipin_out a11540_in1
.con sample_in[2]_ipin_out a11540_in1
.con a9986_out a11540_in1
.con sample_in[0]_ipin_out a11540_in2
.con sample_in[1]_ipin_out a11540_in2
.con sample_in[2]_ipin_out a11540_in2
.con a9986_out a11540_in2
.con a9986_out a11540_in3





.clb a11548 #TLUT
pinlist:  a11548_in0 a11548_in1 a11548_in2 a11548_in3 a11548_out a11548_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11548_in0
.con sample_in[6]_ipin_out a11548_in0
.con sample_in[7]_ipin_out a11548_in0
.con sample_in[8]_ipin_out a11548_in0
.con sample_in[5]_ipin_out a11548_in0
.con sample_in[6]_ipin_out a11548_in1
.con sample_in[7]_ipin_out a11548_in1
.con sample_in[8]_ipin_out a11548_in1
.con sample_in[5]_ipin_out a11548_in1
.con sample_in[7]_ipin_out a11548_in2
.con sample_in[8]_ipin_out a11548_in2
.con sample_in[5]_ipin_out a11548_in2
.con sample_in[8]_ipin_out a11548_in3
.con sample_in[5]_ipin_out a11548_in3



.clb a11560 #TLUT
pinlist:  a11560_in0 a11560_in1 a11560_in2 open a11560_out a11560_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11560_in0
.con sample_in[4]_ipin_out a11560_in0
.con sample_in[1]_ipin_out a11560_in0
.con sample_in[2]_ipin_out a11560_in0
.con a9966_out a11560_in0
.con sample_in[1]_ipin_out a11560_in1
.con sample_in[2]_ipin_out a11560_in1
.con a9966_out a11560_in1
.con a9966_out a11560_in2



.clb a11584 #TLUT
pinlist:  a11584_in0 a11584_in1 a11584_in2 open a11584_out a11584_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11584_in0
.con sample_in[7]_ipin_out a11584_in0
.con sample_in[4]_ipin_out a11584_in0
.con sample_in[5]_ipin_out a11584_in0
.con sample_in[4]_ipin_out a11584_in1
.con sample_in[5]_ipin_out a11584_in1
.con a9962_out a11584_in1
.con a9962_out a11584_in2





.clb a11596 #TLUT
pinlist:  a11596_in0 a11596_in1 a11596_in2 a11596_in3 a11596_out a11596_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11596_in0
.con sample_in[3]_ipin_out a11596_in0
.con sample_in[4]_ipin_out a11596_in0
.con sample_in[5]_ipin_out a11596_in0
.con sample_in[7]_ipin_out a11596_in1
.con sample_in[3]_ipin_out a11596_in1
.con sample_in[4]_ipin_out a11596_in1
.con sample_in[5]_ipin_out a11596_in1
.con sample_in[3]_ipin_out a11596_in2
.con sample_in[4]_ipin_out a11596_in2
.con sample_in[5]_ipin_out a11596_in2
.con sample_in[5]_ipin_out a11596_in3

.clb a11606 #TLUT
pinlist:  a11606_in0 a11606_in1 open open a11606_out a11606_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11606_in0
.con a11596_out a11606_in1

.clb a11608 #TLUT
pinlist:  a11608_in0 a11608_in1 open open a11608_out a11608_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11608_in0
.con a11596_out a11608_in1



.clb a11612 #TLUT
pinlist:  a11612_in0 a11612_in1 open open a11612_out a11612_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11612_in0
.con sample_in[7]_ipin_out a11612_in0
.con sample_in[7]_ipin_out a11612_in1
.con sample_in[5]_ipin_out a11612_in1



.clb a11718 #TLUT
pinlist:  a11718_in0 a11718_in1 a11718_in2 a11718_in3 a11718_out a11718_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11718_in0
.con sample_in[0]_ipin_out a11718_in1
.con sample_in[1]_ipin_out a11718_in2
.con sample_in[2]_ipin_out a11718_in3


.clb a11738 #TLUT
pinlist:  a11738_in0 a11738_in1 a11738_in2 open a11738_out a11738_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11738_in0
.con sample_in[5]_ipin_out a11738_in0
.con sample_in[0]_ipin_out a11738_in0
.con sample_in[0]_ipin_out a11738_in1
.con a11718_out a11738_in1
.con a11718_out a11738_in2



.clb a11748 #TLUT
pinlist:  a11748_in0 a11748_in1 a11748_in2 a11748_in3 a11748_out a11748_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11748_in0
.con sample_in[1]_ipin_out a11748_in0
.con a11608_out a11748_in0
.con a11612_out a11748_in0
.con a11608_out a11748_in1
.con a11612_out a11748_in1
.con a11738_out a11748_in1
.con a11612_out a11748_in2
.con a11738_out a11748_in2
.con a11738_out a11748_in3



.clb a11754 #TLUT
pinlist:  a11754_in0 a11754_in1 a11754_in2 a11754_in3 a11754_out a11754_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11754_in0
.con sample_in[1]_ipin_out a11754_in0
.con a11584_out a11754_in0
.con a11584_out a11754_in1
.con a11606_out a11754_in1
.con a11748_out a11754_in1
.con a11606_out a11754_in2
.con a11748_out a11754_in2
.con a11748_out a11754_in3

.clb a11760 #LUT
pinlist:  a11760_in0 a11760_in1 a11760_in2 a11760_in3 a11760_out a11760_ff open
subblock: subb 0 1 2 3 4 5
.con a11540_out a11760_in0
.con a11548_out a11760_in1
.con a11560_out a11760_in2
.con a11754_out a11760_in3

.clb a11766 #LUT
pinlist:  a11766_in0 a11766_in1 a11766_in2 a11766_in3 a11766_out a11766_ff open
subblock: subb 0 1 2 3 4 5
.con a11504_out a11766_in0
.con a11512_out a11766_in1
.con a11538_out a11766_in2
.con a11760_out a11766_in3

.clb a11772 #LUT
pinlist:  a11772_in0 a11772_in1 a11772_in2 a11772_in3 a11772_out a11772_ff open
subblock: subb 0 1 2 3 4 5
.con a11476_out a11772_in0
.con a11484_out a11772_in1
.con a11492_out a11772_in2
.con a11766_out a11772_in3



.clb a11782 #TLUT
pinlist:  a11782_in0 a11782_in1 a11782_in2 open a11782_out a11782_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11782_in0
.con sample_in[4]_ipin_out a11782_in0
.con sample_in[5]_ipin_out a11782_in0
.con sample_in[2]_ipin_out a11782_in0
.con sample_in[4]_ipin_out a11782_in1
.con sample_in[5]_ipin_out a11782_in1
.con sample_in[2]_ipin_out a11782_in1
.con a10900_out a11782_in1
.con a10900_out a11782_in2



.clb a11794 #TLUT
pinlist:  a11794_in0 a11794_in1 a11794_in2 open a11794_out a11794_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11794_in0
.con sample_in[1]_ipin_out a11794_in0
.con a9736_out a11794_in0
.con a10002_out a11794_in0
.con a9736_out a11794_in1
.con a10002_out a11794_in1
.con a10002_out a11794_in2

.clb a11798 #LUT
pinlist:  a11798_in0 a11798_in1 a11798_in2 a11798_in3 a11798_out a11798_ff open
subblock: subb 0 1 2 3 4 5
.con a11474_out a11798_in0
.con a11772_out a11798_in1
.con a11782_out a11798_in2
.con a11794_out a11798_in3




.clb a11810 #TLUT
pinlist:  a11810_in0 a11810_in1 a11810_in2 a11810_in3 a11810_out a11810_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a11810_in0
.con sample_in[15]_ipin_out a11810_in0
.con sample_in[0]_ipin_out a11810_in0
.con a9710_out a11810_in0
.con a10010_out a11810_in0
.con sample_in[0]_ipin_out a11810_in1
.con a9710_out a11810_in1
.con a10010_out a11810_in1
.con a9710_out a11810_in2
.con a10010_out a11810_in2
.con a10010_out a11810_in3

.clb a11814 #LUT
pinlist:  a11814_in0 a11814_in1 a11814_in2 open a11814_out a11814_ff open
subblock: subb 0 1 2 3 4 5
.con a11456_out a11814_in0
.con a11798_out a11814_in1
.con a11810_out a11814_in2




.clb a11826 #TLUT
pinlist:  a11826_in0 a11826_in1 a11826_in2 open a11826_out a11826_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a11826_in0
.con sample_in[1]_ipin_out a11826_in0
.con a9696_out a11826_in1
.con a10014_out a11826_in1
.con a10014_out a11826_in2



.clb a11830 #TLUT
pinlist:  a11830_in0 a11830_in1 a11830_in2 a11830_in3 a11830_out a11830_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11830_in0
.con sample_in[2]_ipin_out a11830_in0
.con a11442_out a11830_in0
.con a11814_out a11830_in0
.con a11442_out a11830_in1
.con a11814_out a11830_in1
.con a11826_out a11830_in1
.con a11814_out a11830_in2
.con a11826_out a11830_in2
.con a11826_out a11830_in3





.clb a11832 #TLUT
pinlist:  a11832_in0 a11832_in1 a11832_in2 a11832_in3 a11832_out a11832_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11832_in0
.con sample_in[3]_ipin_out a11832_in0
.con sample_in[4]_ipin_out a11832_in0
.con sample_in[5]_ipin_out a11832_in0
.con sample_in[2]_ipin_out a11832_in0
.con sample_in[3]_ipin_out a11832_in1
.con sample_in[4]_ipin_out a11832_in1
.con sample_in[5]_ipin_out a11832_in1
.con a10950_out a11832_in1
.con sample_in[5]_ipin_out a11832_in2
.con sample_in[2]_ipin_out a11832_in2
.con a10950_out a11832_in2
.con a10950_out a11832_in3

.clb a11850 #TLUT
pinlist:  a11850_in0 a11850_in1 a11850_in2 a11850_in3 a11850_out a11850_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[1]_ipin_out a11850_in0
.con sample_in[2]_ipin_out a11850_in1
.con a9678_out a11850_in2
.con a10018_out a11850_in3



.clb a11854 #TLUT
pinlist:  a11854_in0 a11854_in1 a11854_in2 a11854_in3 a11854_out a11854_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11854_in0
.con sample_in[4]_ipin_out a11854_in0
.con a11830_out a11854_in0
.con a11830_out a11854_in1
.con a11832_out a11854_in1
.con a11850_out a11854_in1
.con a11832_out a11854_in2
.con a11850_out a11854_in2
.con a11850_out a11854_in3




.clb a11866 #TLUT
pinlist:  a11866_in0 a11866_in1 a11866_in2 open a11866_out a11866_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11866_in0
.con sample_in[2]_ipin_out a11866_in0
.con a9660_out a11866_in1
.con a10022_out a11866_in1
.con a10022_out a11866_in2



.clb a11870 #TLUT
pinlist:  a11870_in0 a11870_in1 a11870_in2 a11870_in3 a11870_out a11870_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[4]_ipin_out a11870_in0
.con sample_in[5]_ipin_out a11870_in0
.con a11434_out a11870_in0
.con a11854_out a11870_in0
.con a11434_out a11870_in1
.con a11854_out a11870_in1
.con a11866_out a11870_in1
.con a11854_out a11870_in2
.con a11866_out a11870_in2
.con a11866_out a11870_in3




.clb a11882 #TLUT
pinlist:  a11882_in0 a11882_in1 a11882_in2 open a11882_out a11882_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a11882_in0
.con sample_in[4]_ipin_out a11882_in0
.con a9642_out a11882_in1
.con a10026_out a11882_in1
.con a10026_out a11882_in2



.clb a11886 #TLUT
pinlist:  a11886_in0 a11886_in1 a11886_in2 a11886_in3 a11886_out a11886_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11886_in0
.con sample_in[5]_ipin_out a11886_in0
.con a11426_out a11886_in0
.con a11870_out a11886_in0
.con a11426_out a11886_in1
.con a11870_out a11886_in1
.con a11882_out a11886_in1
.con a11870_out a11886_in2
.con a11882_out a11886_in2
.con a11882_out a11886_in3


.clb a11898 #TLUT
pinlist:  a11898_in0 a11898_in1 a11898_in2 a11898_in3 a11898_out a11898_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[4]_ipin_out a11898_in0
.con sample_in[5]_ipin_out a11898_in1
.con a9624_out a11898_in2
.con a10030_out a11898_in3



.clb a11902 #TLUT
pinlist:  a11902_in0 a11902_in1 a11902_in2 a11902_in3 a11902_out a11902_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11902_in0
.con sample_in[7]_ipin_out a11902_in0
.con a11418_out a11902_in0
.con a11886_out a11902_in0
.con a11418_out a11902_in1
.con a11886_out a11902_in1
.con a11898_out a11902_in1
.con a11886_out a11902_in2
.con a11898_out a11902_in2
.con a11898_out a11902_in3


.clb a11914 #TLUT
pinlist:  a11914_in0 a11914_in1 a11914_in2 a11914_in3 a11914_out a11914_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11914_in0
.con sample_in[5]_ipin_out a11914_in1
.con a9606_out a11914_in2
.con a10034_out a11914_in3



.clb a11918 #TLUT
pinlist:  a11918_in0 a11918_in1 a11918_in2 a11918_in3 a11918_out a11918_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a11918_in0
.con sample_in[8]_ipin_out a11918_in0
.con a11410_out a11918_in0
.con a11902_out a11918_in0
.con a11410_out a11918_in1
.con a11902_out a11918_in1
.con a11914_out a11918_in1
.con a11902_out a11918_in2
.con a11914_out a11918_in2
.con a11914_out a11918_in3





.clb a11930 #TLUT
pinlist:  a11930_in0 a11930_in1 a11930_in2 a11930_in3 a11930_out a11930_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a11930_in0
.con sample_in[7]_ipin_out a11930_in0
.con a9484_out a11930_in1
.con a9582_out a11930_in1
.con a10038_out a11930_in1
.con a9582_out a11930_in2
.con a10038_out a11930_in2
.con a10038_out a11930_in3



.clb a11934 #TLUT
pinlist:  a11934_in0 a11934_in1 a11934_in2 a11934_in3 a11934_out a11934_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11934_in0
.con sample_in[8]_ipin_out a11934_in0
.con a11402_out a11934_in0
.con a11918_out a11934_in0
.con a11402_out a11934_in1
.con a11918_out a11934_in1
.con a11930_out a11934_in1
.con a11918_out a11934_in2
.con a11930_out a11934_in2
.con a11930_out a11934_in3




.clb a11946 #TLUT
pinlist:  a11946_in0 a11946_in1 a11946_in2 open a11946_out a11946_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a11946_in0
.con sample_in[8]_ipin_out a11946_in0
.con a9570_out a11946_in1
.con a10042_out a11946_in1
.con a10042_out a11946_in2



.clb a11950 #TLUT
pinlist:  a11950_in0 a11950_in1 a11950_in2 a11950_in3 a11950_out a11950_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11950_in0
.con sample_in[10]_ipin_out a11950_in0
.con a11394_out a11950_in0
.con a11934_out a11950_in0
.con a11394_out a11950_in1
.con a11934_out a11950_in1
.con a11946_out a11950_in1
.con a11934_out a11950_in2
.con a11946_out a11950_in2
.con a11946_out a11950_in3


.clb a11962 #TLUT
pinlist:  a11962_in0 a11962_in1 a11962_in2 a11962_in3 a11962_out a11962_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a11962_in0
.con sample_in[8]_ipin_out a11962_in1
.con a9552_out a11962_in2
.con a10046_out a11962_in3



.clb a11966 #TLUT
pinlist:  a11966_in0 a11966_in1 a11966_in2 a11966_in3 a11966_out a11966_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a11966_in0
.con sample_in[11]_ipin_out a11966_in0
.con a11386_out a11966_in0
.con a11950_out a11966_in0
.con a11386_out a11966_in1
.con a11950_out a11966_in1
.con a11962_out a11966_in1
.con a11950_out a11966_in2
.con a11962_out a11966_in2
.con a11962_out a11966_in3





.clb a11978 #TLUT
pinlist:  a11978_in0 a11978_in1 a11978_in2 a11978_in3 a11978_out a11978_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a11978_in0
.con sample_in[22]_ipin_out a11978_in0
.con sample_in[9]_ipin_out a11978_in0
.con sample_in[10]_ipin_out a11978_in0
.con sample_in[9]_ipin_out a11978_in1
.con sample_in[10]_ipin_out a11978_in1
.con a9496_out a11978_in1
.con a10050_out a11978_in1
.con a9496_out a11978_in2
.con a10050_out a11978_in2
.con a10050_out a11978_in3



.clb a11982 #TLUT
pinlist:  a11982_in0 a11982_in1 a11982_in2 a11982_in3 a11982_out a11982_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11982_in0
.con sample_in[11]_ipin_out a11982_in0
.con a11378_out a11982_in0
.con a11966_out a11982_in0
.con a11378_out a11982_in1
.con a11966_out a11982_in1
.con a11978_out a11982_in1
.con a11966_out a11982_in2
.con a11978_out a11982_in2
.con a11978_out a11982_in3




.clb a11994 #TLUT
pinlist:  a11994_in0 a11994_in1 a11994_in2 a11994_in3 a11994_out a11994_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a11994_in0
.con sample_in[10]_ipin_out a11994_in0
.con sample_in[11]_ipin_out a11994_in0
.con sample_in[10]_ipin_out a11994_in1
.con sample_in[11]_ipin_out a11994_in1
.con a9500_out a11994_in1
.con a10054_out a11994_in1
.con a9500_out a11994_in2
.con a10054_out a11994_in2
.con a10054_out a11994_in3

.clb a11998 #LUT
pinlist:  a11998_in0 a11998_in1 a11998_in2 open a11998_out a11998_ff open
subblock: subb 0 1 2 3 4 5
.con a11376_out a11998_in0
.con a11982_out a11998_in1
.con a11994_out a11998_in2




.clb a12010 #TLUT
pinlist:  a12010_in0 a12010_in1 a12010_in2 a12010_in3 a12010_out a12010_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a12010_in0
.con sample_in[12]_ipin_out a12010_in0
.con sample_in[11]_ipin_out a12010_in0
.con sample_in[12]_ipin_out a12010_in1
.con sample_in[11]_ipin_out a12010_in1
.con a9500_out a12010_in1
.con a10058_out a12010_in1
.con a9500_out a12010_in2
.con a10058_out a12010_in2
.con a10058_out a12010_in3

.clb a12014 #LUT
pinlist:  a12014_in0 a12014_in1 a12014_in2 open a12014_out a12014_ff open
subblock: subb 0 1 2 3 4 5
.con a11368_out a12014_in0
.con a11998_out a12014_in1
.con a12010_out a12014_in2



.clb a12020 #TLUT
pinlist:  a12020_in0 a12020_in1 a12020_in2 a12020_in3 a12020_out a12020_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12020_in0
.con sample_in[19]_ipin_out a12020_in0
.con a10696_out a12020_in0
.con a10696_out a12020_in1
.con a11338_out a12020_in1
.con a12014_out a12020_in1
.con a11338_out a12020_in2
.con a12014_out a12020_in2
.con a12014_out a12020_in3





.clb a11320 #TLUT
pinlist:  a11320_in0 a11320_in1 a11320_in2 open a11320_out a11320_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a11320_in0
.con sample_in[15]_ipin_out a11320_in0
.con sample_in[13]_ipin_out a11320_in0
.con sample_in[14]_ipin_out a11320_in0
.con sample_in[13]_ipin_out a11320_in1
.con sample_in[14]_ipin_out a11320_in1
.con a11290_out a11320_in1
.con a11290_out a11320_in2


.clb a12024 #TLUT
pinlist:  a12024_in0 a12024_in1 a12024_in2 open a12024_out a12024_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12024_in0
.con sample_in[19]_ipin_out a12024_in0
.con sample_in[16]_ipin_out a12024_in0
.con sample_in[17]_ipin_out a12024_in0
.con sample_in[16]_ipin_out a12024_in1
.con sample_in[17]_ipin_out a12024_in1
.con a11320_out a12024_in1
.con a11320_out a12024_in2


.clb a12056 #TLUT
pinlist:  a12056_in0 a12056_in1 a12056_in2 open a12056_out a12056_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12056_in0
.con sample_in[18]_ipin_out a12056_in0
.con sample_in[19]_ipin_out a12056_in0
.con sample_in[17]_ipin_out a12056_in0
.con sample_in[18]_ipin_out a12056_in1
.con sample_in[19]_ipin_out a12056_in1
.con sample_in[17]_ipin_out a12056_in1
.con a12024_out a12056_in1
.con a12024_out a12056_in2



.clb a12068 #TLUT
pinlist:  a12068_in0 a12068_in1 a12068_in2 open a12068_out a12068_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12068_in0
.con sample_in[15]_ipin_out a12068_in0
.con sample_in[13]_ipin_out a12068_in0
.con sample_in[14]_ipin_out a12068_in0
.con sample_in[13]_ipin_out a12068_in1
.con sample_in[14]_ipin_out a12068_in1
.con a10066_out a12068_in1
.con a10066_out a12068_in2

.clb a12072 #LUT
pinlist:  a12072_in0 a12072_in1 a12072_in2 open a12072_out a12072_ff open
subblock: subb 0 1 2 3 4 5
.con a12020_out a12072_in0
.con a12056_out a12072_in1
.con a12068_out a12072_in2



.clb a12084 #TLUT
pinlist:  a12084_in0 a12084_in1 a12084_in2 open a12084_out a12084_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12084_in0
.con sample_in[15]_ipin_out a12084_in0
.con sample_in[17]_ipin_out a12084_in0
.con sample_in[14]_ipin_out a12084_in0
.con sample_in[17]_ipin_out a12084_in1
.con sample_in[14]_ipin_out a12084_in1
.con a10070_out a12084_in1
.con a10070_out a12084_in2

.clb a12088 #LUT
pinlist:  a12088_in0 a12088_in1 a12088_in2 open a12088_out a12088_ff open
subblock: subb 0 1 2 3 4 5
.con a10688_out a12088_in0
.con a12072_out a12088_in1
.con a12084_out a12088_in2



.clb a12106 #TLUT
pinlist:  a12106_in0 a12106_in1 a12106_in2 open a12106_out a12106_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12106_in0
.con sample_in[18]_ipin_out a12106_in0
.con sample_in[19]_ipin_out a12106_in0
.con sample_in[17]_ipin_out a12106_in0
.con a10074_out a12106_in0
.con sample_in[18]_ipin_out a12106_in1
.con sample_in[19]_ipin_out a12106_in1
.con sample_in[17]_ipin_out a12106_in1
.con a10074_out a12106_in1
.con a10074_out a12106_in2

.clb a12110 #TLUT
pinlist:  a12110_in0 a12110_in1 a12110_in2 a12110_in3 a12110_out a12110_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12110_in0
.con sample_in[15]_ipin_out a12110_in1
.con a12088_out a12110_in2
.con a12106_out a12110_in3




.clb a10138 #TLUT
pinlist:  a10138_in0 a10138_in1 open open a10138_out a10138_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a10138_in0
.con sample_in[20]_ipin_out a10138_in0
.con sample_in[18]_ipin_out a10138_in0
.con sample_in[19]_ipin_out a10138_in0
.con sample_in[18]_ipin_out a10138_in1
.con sample_in[19]_ipin_out a10138_in1

.clb a12114 #TLUT
pinlist:  a12114_in0 a12114_in1 a12114_in2 a12114_in3 a12114_out a12114_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12114_in0
.con sample_in[17]_ipin_out a12114_in0
.con a10078_out a12114_in1
.con a12110_out a12114_in1
.con a10138_out a12114_in2
.con a12110_out a12114_in3



.clb a12118 #TLUT
pinlist:  a12118_in0 a12118_in1 a12118_in2 a12118_in3 a12118_out a12118_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12118_in0
.con sample_in[22]_ipin_out a12118_in0
.con sample_in[18]_ipin_out a12118_in0
.con sample_in[17]_ipin_out a12118_in0
.con sample_in[18]_ipin_out a12118_in1
.con sample_in[17]_ipin_out a12118_in1
.con a10082_out a12118_in1
.con a12114_out a12118_in1
.con a10082_out a12118_in2
.con a12114_out a12118_in2
.con a12114_out a12118_in3



.clb a12122 #TLUT
pinlist:  a12122_in0 a12122_in1 a12122_in2 a12122_in3 a12122_out a12122_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a12122_in0
.con sample_in[18]_ipin_out a12122_in0
.con sample_in[19]_ipin_out a12122_in0
.con sample_in[18]_ipin_out a12122_in1
.con sample_in[19]_ipin_out a12122_in1
.con a10086_out a12122_in1
.con a12118_out a12122_in1
.con a10086_out a12122_in2
.con a12118_out a12122_in2
.con a12118_out a12122_in3


.clb a12126 #TLUT
pinlist:  a12126_in0 a12126_in1 a12126_in2 open a12126_out a12126_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12126_in0
.con sample_in[19]_ipin_out a12126_in0
.con a10090_out a12126_in1
.con a12122_out a12126_in1
.con a12122_out a12126_in2


.clb a12160 #TLUT
pinlist:  a12160_in0 a12160_in1 a12160_in2 a12160_in3 a12160_out a12160_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12160_in0
.con a12126_out a12160_in0
.con sample_in[21]_ipin_out a12160_in1
.con sample_in[22]_ipin_out a12160_in2
.con a12126_out a12160_in3


.clb a12166 #TLUT
pinlist:  a12166_in0 a12166_in1 a12166_in2 a12166_in3 a12166_out a12166_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12166_in0
.con sample_in[22]_ipin_out a12166_in1
.con sample_in[20]_ipin_out a12166_in2
.con a12126_out a12166_in3



.clb a12170 #TLUT
pinlist:  a12170_in0 a12170_in1 a12170_in2 a12170_in3 a12170_out a12170_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a12170_in0
.con sample_in[20]_ipin_out a12170_in0
.con sample_in[20]_ipin_out a12170_in1
.con a12126_out a12170_in1
.con sample_in[21]_ipin_out a12170_in2
.con a12126_out a12170_in3






.clb a12198 #TLUT
pinlist:  a12198_in0 a12198_in1 a12198_in2 a12198_in3 a12198_out a12198_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12198_in0
.con sample_in[22]_ipin_out a12198_in0
.con sample_in[18]_ipin_out a12198_in0
.con sample_in[19]_ipin_out a12198_in0
.con sample_in[22]_ipin_out a12198_in1
.con sample_in[20]_ipin_out a12198_in1
.con a10662_out a12198_in1
.con sample_in[18]_ipin_out a12198_in2
.con sample_in[19]_ipin_out a12198_in2
.con a10662_out a12198_in2
.con a10662_out a12198_in3




.clb a12220 #TLUT
pinlist:  a12220_in0 a12220_in1 a12220_in2 a12220_in3 a12220_out a12220_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a12220_in0
.con sample_in[20]_ipin_out a12220_in0
.con sample_in[18]_ipin_out a12220_in0
.con sample_in[19]_ipin_out a12220_in0
.con sample_in[17]_ipin_out a12220_in0
.con sample_in[20]_ipin_out a12220_in1
.con sample_in[18]_ipin_out a12220_in1
.con sample_in[19]_ipin_out a12220_in1
.con sample_in[17]_ipin_out a12220_in1
.con a12024_out a12220_in1
.con sample_in[18]_ipin_out a12220_in2
.con sample_in[19]_ipin_out a12220_in2
.con sample_in[17]_ipin_out a12220_in2
.con a12024_out a12220_in2
.con a12024_out a12220_in3




















.clb a12650 #TLUT
pinlist:  a12650_in0 a12650_in1 a12650_in2 a12650_in3 a12650_out a12650_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12650_in0
.con sample_in[10]_ipin_out a12650_in0
.con sample_in[10]_ipin_out a12650_in1
.con sample_in[11]_ipin_out a12650_in1
.con sample_in[7]_ipin_out a12650_in1
.con sample_in[8]_ipin_out a12650_in1
.con sample_in[11]_ipin_out a12650_in2
.con sample_in[7]_ipin_out a12650_in2
.con sample_in[8]_ipin_out a12650_in2
.con sample_in[7]_ipin_out a12650_in3
.con sample_in[8]_ipin_out a12650_in3


.clb a12668 #TLUT
pinlist:  a12668_in0 a12668_in1 a12668_in2 open a12668_out a12668_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12668_in0
.con sample_in[10]_ipin_out a12668_in0
.con sample_in[11]_ipin_out a12668_in0
.con sample_in[8]_ipin_out a12668_in0
.con sample_in[10]_ipin_out a12668_in1
.con sample_in[11]_ipin_out a12668_in1
.con sample_in[8]_ipin_out a12668_in1
.con a12650_out a12668_in1
.con a12650_out a12668_in2


.clb a12686 #TLUT
pinlist:  a12686_in0 a12686_in1 a12686_in2 open a12686_out a12686_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a12686_in0
.con sample_in[7]_ipin_out a12686_in0
.con sample_in[8]_ipin_out a12686_in0
.con sample_in[5]_ipin_out a12686_in0
.con sample_in[7]_ipin_out a12686_in1
.con sample_in[8]_ipin_out a12686_in1
.con sample_in[5]_ipin_out a12686_in1
.con a12668_out a12686_in1
.con a12668_out a12686_in2


.clb a12690 #TLUT
pinlist:  a12690_in0 a12690_in1 a12690_in2 open a12690_out a12690_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12690_in0
.con sample_in[6]_ipin_out a12690_in0
.con sample_in[7]_ipin_out a12690_in0
.con sample_in[8]_ipin_out a12690_in0
.con sample_in[6]_ipin_out a12690_in1
.con sample_in[7]_ipin_out a12690_in1
.con sample_in[8]_ipin_out a12690_in1
.con a12686_out a12690_in1
.con a12686_out a12690_in2


.clb a12694 #TLUT
pinlist:  a12694_in0 a12694_in1 a12694_in2 open a12694_out a12694_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a12694_in0
.con sample_in[7]_ipin_out a12694_in0
.con sample_in[8]_ipin_out a12694_in0
.con sample_in[5]_ipin_out a12694_in0
.con sample_in[7]_ipin_out a12694_in1
.con sample_in[8]_ipin_out a12694_in1
.con sample_in[5]_ipin_out a12694_in1
.con a12690_out a12694_in1
.con a12690_out a12694_in2


.clb a12698 #TLUT
pinlist:  a12698_in0 a12698_in1 a12698_in2 open a12698_out a12698_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12698_in0
.con sample_in[6]_ipin_out a12698_in0
.con sample_in[7]_ipin_out a12698_in0
.con sample_in[8]_ipin_out a12698_in0
.con sample_in[6]_ipin_out a12698_in1
.con sample_in[7]_ipin_out a12698_in1
.con sample_in[8]_ipin_out a12698_in1
.con a12694_out a12698_in1
.con a12694_out a12698_in2


.clb a12702 #TLUT
pinlist:  a12702_in0 a12702_in1 a12702_in2 open a12702_out a12702_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12702_in0
.con sample_in[10]_ipin_out a12702_in0
.con sample_in[7]_ipin_out a12702_in0
.con sample_in[8]_ipin_out a12702_in0
.con sample_in[7]_ipin_out a12702_in1
.con sample_in[8]_ipin_out a12702_in1
.con a12698_out a12702_in1
.con a12698_out a12702_in2


.clb a12706 #TLUT
pinlist:  a12706_in0 a12706_in1 a12706_in2 open a12706_out a12706_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12706_in0
.con sample_in[10]_ipin_out a12706_in0
.con sample_in[11]_ipin_out a12706_in0
.con sample_in[8]_ipin_out a12706_in0
.con sample_in[10]_ipin_out a12706_in1
.con sample_in[11]_ipin_out a12706_in1
.con sample_in[8]_ipin_out a12706_in1
.con a12702_out a12706_in1
.con a12702_out a12706_in2


.clb a12710 #TLUT
pinlist:  a12710_in0 a12710_in1 a12710_in2 open a12710_out a12710_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12710_in0
.con sample_in[9]_ipin_out a12710_in0
.con sample_in[10]_ipin_out a12710_in0
.con sample_in[11]_ipin_out a12710_in0
.con sample_in[9]_ipin_out a12710_in1
.con sample_in[10]_ipin_out a12710_in1
.con sample_in[11]_ipin_out a12710_in1
.con a12706_out a12710_in1
.con a12706_out a12710_in2


.clb a12714 #TLUT
pinlist:  a12714_in0 a12714_in1 a12714_in2 open a12714_out a12714_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12714_in0
.con sample_in[13]_ipin_out a12714_in0
.con sample_in[10]_ipin_out a12714_in0
.con sample_in[11]_ipin_out a12714_in0
.con sample_in[10]_ipin_out a12714_in1
.con sample_in[11]_ipin_out a12714_in1
.con a12710_out a12714_in1
.con a12710_out a12714_in2


.clb a12718 #TLUT
pinlist:  a12718_in0 a12718_in1 a12718_in2 open a12718_out a12718_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12718_in0
.con sample_in[13]_ipin_out a12718_in0
.con sample_in[14]_ipin_out a12718_in0
.con sample_in[11]_ipin_out a12718_in0
.con sample_in[13]_ipin_out a12718_in1
.con sample_in[14]_ipin_out a12718_in1
.con sample_in[11]_ipin_out a12718_in1
.con a12714_out a12718_in1
.con a12714_out a12718_in2


.clb a12722 #TLUT
pinlist:  a12722_in0 a12722_in1 a12722_in2 open a12722_out a12722_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a12722_in0
.con sample_in[12]_ipin_out a12722_in0
.con sample_in[13]_ipin_out a12722_in0
.con sample_in[14]_ipin_out a12722_in0
.con sample_in[12]_ipin_out a12722_in1
.con sample_in[13]_ipin_out a12722_in1
.con sample_in[14]_ipin_out a12722_in1
.con a12718_out a12722_in1
.con a12718_out a12722_in2


.clb a12726 #TLUT
pinlist:  a12726_in0 a12726_in1 a12726_in2 open a12726_out a12726_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12726_in0
.con sample_in[15]_ipin_out a12726_in0
.con sample_in[13]_ipin_out a12726_in0
.con sample_in[14]_ipin_out a12726_in0
.con sample_in[13]_ipin_out a12726_in1
.con sample_in[14]_ipin_out a12726_in1
.con a12722_out a12726_in1
.con a12722_out a12726_in2

.clb a12762 #TLUT
pinlist:  a12762_in0 a12762_in1 a12762_in2 a12762_in3 a12762_out a12762_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12762_in0
.con sample_in[17]_ipin_out a12762_in0
.con sample_in[17]_ipin_out a12762_in1
.con sample_in[14]_ipin_out a12762_in1
.con sample_in[15]_ipin_out a12762_in2
.con a12726_out a12762_in3


.clb a12766 #TLUT
pinlist:  a12766_in0 a12766_in1 a12766_in2 open a12766_out a12766_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12766_in0
.con sample_in[18]_ipin_out a12766_in0
.con sample_in[19]_ipin_out a12766_in0
.con sample_in[17]_ipin_out a12766_in0
.con sample_in[18]_ipin_out a12766_in1
.con sample_in[19]_ipin_out a12766_in1
.con sample_in[17]_ipin_out a12766_in1
.con a12762_out a12766_in1
.con a12762_out a12766_in2




.clb a12784 #TLUT
pinlist:  a12784_in0 a12784_in1 a12784_in2 a12784_in3 a12784_out a12784_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12784_in0
.con sample_in[22]_ipin_out a12784_in0
.con a12766_out a12784_in0
.con sample_in[22]_ipin_out a12784_in1
.con sample_in[20]_ipin_out a12784_in1
.con a12766_out a12784_in1
.con sample_in[20]_ipin_out a12784_in2
.con a12766_out a12784_in2
.con a12766_out a12784_in3

.clb a12818 #TLUT
pinlist:  a12818_in0 a12818_in1 a12818_in2 a12818_in3 a12818_out a12818_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12818_in0
.con sample_in[22]_ipin_out a12818_in1
.con a9496_out a12818_in2
.con a10644_out a12818_in3



.clb a12826 #TLUT
pinlist:  a12826_in0 a12826_in1 a12826_in2 open a12826_out a12826_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12826_in0
.con sample_in[22]_ipin_out a12826_in0
.con sample_in[20]_ipin_out a12826_in0
.con a12766_out a12826_in0
.con sample_in[22]_ipin_out a12826_in1
.con sample_in[20]_ipin_out a12826_in1
.con a12766_out a12826_in1
.con a12766_out a12826_in2



.clb a12838 #TLUT
pinlist:  a12838_in0 a12838_in1 a12838_in2 open a12838_out a12838_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12838_in0
.con sample_in[18]_ipin_out a12838_in0
.con sample_in[19]_ipin_out a12838_in0
.con sample_in[17]_ipin_out a12838_in0
.con sample_in[18]_ipin_out a12838_in1
.con sample_in[19]_ipin_out a12838_in1
.con sample_in[17]_ipin_out a12838_in1
.con a12762_out a12838_in1
.con a12762_out a12838_in2




.clb a12840 #TLUT
pinlist:  a12840_in0 a12840_in1 a12840_in2 a12840_in3 a12840_out a12840_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12840_in0
.con sample_in[22]_ipin_out a12840_in0
.con sample_in[18]_ipin_out a12840_in0
.con sample_in[19]_ipin_out a12840_in0
.con sample_in[22]_ipin_out a12840_in1
.con sample_in[20]_ipin_out a12840_in1
.con a10640_out a12840_in1
.con sample_in[18]_ipin_out a12840_in2
.con sample_in[19]_ipin_out a12840_in2
.con a10640_out a12840_in2
.con a10640_out a12840_in3



.clb a12858 #TLUT
pinlist:  a12858_in0 a12858_in1 a12858_in2 a12858_in3 a12858_out a12858_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12858_in0
.con sample_in[17]_ipin_out a12858_in0
.con a12726_out a12858_in0
.con sample_in[17]_ipin_out a12858_in1
.con sample_in[14]_ipin_out a12858_in1
.con sample_in[15]_ipin_out a12858_in2
.con a12726_out a12858_in3



.clb a12866 #TLUT
pinlist:  a12866_in0 a12866_in1 a12866_in2 open a12866_out a12866_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a12866_in0
.con sample_in[20]_ipin_out a12866_in0
.con sample_in[18]_ipin_out a12866_in0
.con sample_in[19]_ipin_out a12866_in0
.con sample_in[18]_ipin_out a12866_in1
.con sample_in[19]_ipin_out a12866_in1
.con a10640_out a12866_in1
.con a10640_out a12866_in2

.clb a12876 #TLUT
pinlist:  a12876_in0 a12876_in1 a12876_in2 a12876_in3 a12876_out a12876_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12876_in0
.con sample_in[15]_ipin_out a12876_in1
.con sample_in[14]_ipin_out a12876_in2
.con a12726_out a12876_in3



.clb a12884 #TLUT
pinlist:  a12884_in0 a12884_in1 a12884_in2 open a12884_out a12884_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12884_in0
.con sample_in[18]_ipin_out a12884_in0
.con sample_in[19]_ipin_out a12884_in0
.con sample_in[17]_ipin_out a12884_in0
.con sample_in[18]_ipin_out a12884_in1
.con sample_in[19]_ipin_out a12884_in1
.con sample_in[17]_ipin_out a12884_in1
.con a10636_out a12884_in1
.con a10636_out a12884_in2




.clb a12890 #TLUT
pinlist:  a12890_in0 a12890_in1 a12890_in2 a12890_in3 a12890_out a12890_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12890_in0
.con sample_in[18]_ipin_out a12890_in0
.con sample_in[19]_ipin_out a12890_in0
.con sample_in[16]_ipin_out a12890_in0
.con sample_in[17]_ipin_out a12890_in0
.con sample_in[18]_ipin_out a12890_in1
.con sample_in[19]_ipin_out a12890_in1
.con sample_in[16]_ipin_out a12890_in1
.con sample_in[17]_ipin_out a12890_in1
.con a10600_out a12890_in1
.con sample_in[16]_ipin_out a12890_in2
.con sample_in[17]_ipin_out a12890_in2
.con a10600_out a12890_in2
.con a10600_out a12890_in3




.clb a12906 #TLUT
pinlist:  a12906_in0 a12906_in1 a12906_in2 a12906_in3 a12906_out a12906_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12906_in0
.con sample_in[19]_ipin_out a12906_in0
.con sample_in[15]_ipin_out a12906_in0
.con sample_in[14]_ipin_out a12906_in0
.con a12726_out a12906_in0
.con a12890_out a12906_in0
.con sample_in[15]_ipin_out a12906_in1
.con sample_in[14]_ipin_out a12906_in1
.con a12726_out a12906_in1
.con a12890_out a12906_in1
.con a12726_out a12906_in2
.con a12890_out a12906_in2
.con a12890_out a12906_in3




.clb a12908 #TLUT
pinlist:  a12908_in0 a12908_in1 a12908_in2 a12908_in3 a12908_out a12908_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12908_in0
.con sample_in[19]_ipin_out a12908_in0
.con sample_in[15]_ipin_out a12908_in0
.con sample_in[14]_ipin_out a12908_in0
.con a12726_out a12908_in0
.con a12890_out a12908_in0
.con sample_in[15]_ipin_out a12908_in1
.con sample_in[14]_ipin_out a12908_in1
.con a12726_out a12908_in1
.con a12890_out a12908_in1
.con a12726_out a12908_in2
.con a12890_out a12908_in2
.con a12890_out a12908_in3



.clb a12916 #TLUT
pinlist:  a12916_in0 a12916_in1 a12916_in2 open a12916_out a12916_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a12916_in0
.con sample_in[18]_ipin_out a12916_in0
.con sample_in[19]_ipin_out a12916_in0
.con sample_in[17]_ipin_out a12916_in0
.con sample_in[18]_ipin_out a12916_in1
.con sample_in[19]_ipin_out a12916_in1
.con sample_in[17]_ipin_out a12916_in1
.con a10600_out a12916_in1
.con a10600_out a12916_in2



.clb a12924 #TLUT
pinlist:  a12924_in0 a12924_in1 a12924_in2 open a12924_out a12924_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12924_in0
.con sample_in[19]_ipin_out a12924_in0
.con sample_in[16]_ipin_out a12924_in0
.con sample_in[17]_ipin_out a12924_in0
.con sample_in[16]_ipin_out a12924_in1
.con sample_in[17]_ipin_out a12924_in1
.con a10580_out a12924_in1
.con a10580_out a12924_in2



.clb a12932 #TLUT
pinlist:  a12932_in0 a12932_in1 a12932_in2 open a12932_out a12932_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12932_in0
.con sample_in[16]_ipin_out a12932_in0
.con sample_in[15]_ipin_out a12932_in0
.con sample_in[17]_ipin_out a12932_in0
.con sample_in[16]_ipin_out a12932_in1
.con sample_in[15]_ipin_out a12932_in1
.con sample_in[17]_ipin_out a12932_in1
.con a10560_out a12932_in1
.con a10560_out a12932_in2



.clb a12940 #TLUT
pinlist:  a12940_in0 a12940_in1 a12940_in2 open a12940_out a12940_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12940_in0
.con sample_in[15]_ipin_out a12940_in0
.con sample_in[17]_ipin_out a12940_in0
.con sample_in[14]_ipin_out a12940_in0
.con sample_in[15]_ipin_out a12940_in1
.con sample_in[17]_ipin_out a12940_in1
.con sample_in[14]_ipin_out a12940_in1
.con a10540_out a12940_in1
.con a10540_out a12940_in2



.clb a12948 #TLUT
pinlist:  a12948_in0 a12948_in1 a12948_in2 open a12948_out a12948_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a12948_in0
.con sample_in[15]_ipin_out a12948_in0
.con sample_in[13]_ipin_out a12948_in0
.con sample_in[14]_ipin_out a12948_in0
.con sample_in[13]_ipin_out a12948_in1
.con sample_in[14]_ipin_out a12948_in1
.con a10520_out a12948_in1
.con a10520_out a12948_in2



.clb a12956 #TLUT
pinlist:  a12956_in0 a12956_in1 a12956_in2 open a12956_out a12956_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a12956_in0
.con sample_in[12]_ipin_out a12956_in0
.con sample_in[13]_ipin_out a12956_in0
.con sample_in[14]_ipin_out a12956_in0
.con sample_in[12]_ipin_out a12956_in1
.con sample_in[13]_ipin_out a12956_in1
.con sample_in[14]_ipin_out a12956_in1
.con a10500_out a12956_in1
.con a10500_out a12956_in2



.clb a12964 #TLUT
pinlist:  a12964_in0 a12964_in1 a12964_in2 open a12964_out a12964_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12964_in0
.con sample_in[13]_ipin_out a12964_in0
.con sample_in[14]_ipin_out a12964_in0
.con sample_in[11]_ipin_out a12964_in0
.con sample_in[13]_ipin_out a12964_in1
.con sample_in[14]_ipin_out a12964_in1
.con sample_in[11]_ipin_out a12964_in1
.con a10480_out a12964_in1
.con a10480_out a12964_in2



.clb a12972 #TLUT
pinlist:  a12972_in0 a12972_in1 a12972_in2 open a12972_out a12972_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12972_in0
.con sample_in[13]_ipin_out a12972_in0
.con sample_in[10]_ipin_out a12972_in0
.con sample_in[11]_ipin_out a12972_in0
.con sample_in[10]_ipin_out a12972_in1
.con sample_in[11]_ipin_out a12972_in1
.con a10460_out a12972_in1
.con a10460_out a12972_in2



.clb a12980 #TLUT
pinlist:  a12980_in0 a12980_in1 a12980_in2 open a12980_out a12980_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12980_in0
.con sample_in[9]_ipin_out a12980_in0
.con sample_in[10]_ipin_out a12980_in0
.con sample_in[11]_ipin_out a12980_in0
.con a10440_out a12980_in0
.con sample_in[9]_ipin_out a12980_in1
.con sample_in[10]_ipin_out a12980_in1
.con sample_in[11]_ipin_out a12980_in1
.con a10440_out a12980_in1
.con a10440_out a12980_in2





.clb a12988 #TLUT
pinlist:  a12988_in0 a12988_in1 a12988_in2 a12988_in3 a12988_out a12988_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a12988_in0
.con sample_in[13]_ipin_out a12988_in0
.con sample_in[9]_ipin_out a12988_in0
.con sample_in[10]_ipin_out a12988_in0
.con sample_in[11]_ipin_out a12988_in0
.con a10400_out a12988_in0
.con sample_in[9]_ipin_out a12988_in1
.con sample_in[10]_ipin_out a12988_in1
.con sample_in[11]_ipin_out a12988_in1
.con a10400_out a12988_in1
.con sample_in[10]_ipin_out a12988_in2
.con sample_in[11]_ipin_out a12988_in2
.con a10400_out a12988_in2
.con a10400_out a12988_in3



.clb a12998 #TLUT
pinlist:  a12998_in0 a12998_in1 a12998_in2 a12998_in3 a12998_out a12998_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12998_in0
.con sample_in[6]_ipin_out a12998_in0
.con sample_in[7]_ipin_out a12998_in0
.con sample_in[8]_ipin_out a12998_in0
.con sample_in[6]_ipin_out a12998_in1
.con sample_in[7]_ipin_out a12998_in1
.con sample_in[8]_ipin_out a12998_in1
.con a12686_out a12998_in1
.con a12988_out a12998_in1
.con a12686_out a12998_in2
.con a12988_out a12998_in2
.con a12988_out a12998_in3




.clb a13000 #TLUT
pinlist:  a13000_in0 a13000_in1 a13000_in2 a13000_in3 a13000_out a13000_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13000_in0
.con sample_in[6]_ipin_out a13000_in0
.con sample_in[7]_ipin_out a13000_in0
.con sample_in[8]_ipin_out a13000_in0
.con a12988_out a13000_in0
.con sample_in[6]_ipin_out a13000_in1
.con sample_in[7]_ipin_out a13000_in1
.con sample_in[8]_ipin_out a13000_in1
.con a12686_out a13000_in1
.con a12988_out a13000_in1
.con a12686_out a13000_in2
.con a12988_out a13000_in2
.con a12988_out a13000_in3



.clb a13008 #TLUT
pinlist:  a13008_in0 a13008_in1 a13008_in2 open a13008_out a13008_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a13008_in0
.con sample_in[7]_ipin_out a13008_in0
.con sample_in[8]_ipin_out a13008_in0
.con sample_in[5]_ipin_out a13008_in0
.con a12668_out a13008_in0
.con sample_in[7]_ipin_out a13008_in1
.con sample_in[8]_ipin_out a13008_in1
.con sample_in[5]_ipin_out a13008_in1
.con a12668_out a13008_in1
.con a12668_out a13008_in2



.clb a13016 #TLUT
pinlist:  a13016_in0 a13016_in1 a13016_in2 open a13016_out a13016_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13016_in0
.con sample_in[10]_ipin_out a13016_in0
.con sample_in[11]_ipin_out a13016_in0
.con sample_in[8]_ipin_out a13016_in0
.con sample_in[10]_ipin_out a13016_in1
.con sample_in[11]_ipin_out a13016_in1
.con sample_in[8]_ipin_out a13016_in1
.con a12650_out a13016_in1
.con a12650_out a13016_in2




.clb a13018 #TLUT
pinlist:  a13018_in0 a13018_in1 open open a13018_out a13018_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13018_in0
.con sample_in[10]_ipin_out a13018_in0
.con sample_in[7]_ipin_out a13018_in0
.con sample_in[8]_ipin_out a13018_in0
.con sample_in[7]_ipin_out a13018_in1
.con sample_in[8]_ipin_out a13018_in1




.clb a12646 #TLUT
pinlist:  a12646_in0 a12646_in1 open open a12646_out a12646_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a12646_in0
.con sample_in[10]_ipin_out a12646_in0
.con sample_in[10]_ipin_out a12646_in1
.con sample_in[11]_ipin_out a12646_in1



.clb a13032 #TLUT
pinlist:  a13032_in0 a13032_in1 a13032_in2 open a13032_out a13032_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13032_in0
.con sample_in[6]_ipin_out a13032_in0
.con sample_in[7]_ipin_out a13032_in0
.con sample_in[8]_ipin_out a13032_in0
.con sample_in[6]_ipin_out a13032_in1
.con sample_in[7]_ipin_out a13032_in1
.con sample_in[8]_ipin_out a13032_in1
.con a10780_out a13032_in1
.con a10780_out a13032_in2









.clb a13132 #TLUT
pinlist:  a13132_in0 a13132_in1 a13132_in2 a13132_in3 a13132_out a13132_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13132_in0
.con sample_in[4]_ipin_out a13132_in0
.con sample_in[4]_ipin_out a13132_in1
.con sample_in[5]_ipin_out a13132_in1
.con sample_in[1]_ipin_out a13132_in1
.con sample_in[2]_ipin_out a13132_in1
.con sample_in[5]_ipin_out a13132_in2
.con sample_in[1]_ipin_out a13132_in2
.con sample_in[2]_ipin_out a13132_in2
.con sample_in[1]_ipin_out a13132_in3
.con sample_in[2]_ipin_out a13132_in3


.clb a13150 #TLUT
pinlist:  a13150_in0 a13150_in1 a13150_in2 open a13150_out a13150_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13150_in0
.con sample_in[4]_ipin_out a13150_in0
.con sample_in[5]_ipin_out a13150_in0
.con sample_in[2]_ipin_out a13150_in0
.con sample_in[4]_ipin_out a13150_in1
.con sample_in[5]_ipin_out a13150_in1
.con sample_in[2]_ipin_out a13150_in1
.con a13132_out a13150_in1
.con a13132_out a13150_in2



.clb a13162 #TLUT
pinlist:  a13162_in0 a13162_in1 a13162_in2 open a13162_out a13162_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a13162_in0
.con sample_in[8]_ipin_out a13162_in0
.con sample_in[1]_ipin_out a13162_in0
.con sample_in[2]_ipin_out a13162_in0
.con a13150_out a13162_in0
.con sample_in[1]_ipin_out a13162_in1
.con sample_in[2]_ipin_out a13162_in1
.con a13150_out a13162_in1
.con a13150_out a13162_in2



.clb a13174 #TLUT
pinlist:  a13174_in0 a13174_in1 a13174_in2 a13174_in3 a13174_out a13174_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13174_in0
.con sample_in[7]_ipin_out a13174_in0
.con sample_in[8]_ipin_out a13174_in0
.con sample_in[3]_ipin_out a13174_in0
.con sample_in[2]_ipin_out a13174_in0
.con sample_in[8]_ipin_out a13174_in1
.con sample_in[3]_ipin_out a13174_in1
.con sample_in[2]_ipin_out a13174_in1
.con a13162_out a13174_in1
.con sample_in[3]_ipin_out a13174_in2
.con sample_in[2]_ipin_out a13174_in2
.con a13162_out a13174_in2
.con a13162_out a13174_in3


.clb a13186 #TLUT
pinlist:  a13186_in0 a13186_in1 a13186_in2 open a13186_out a13186_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13186_in0
.con sample_in[10]_ipin_out a13186_in0
.con sample_in[0]_ipin_out a13186_in0
.con sample_in[0]_ipin_out a13186_in1
.con a13174_out a13186_in1
.con a13174_out a13186_in2



.clb a13198 #TLUT
pinlist:  a13198_in0 a13198_in1 a13198_in2 a13198_in3 a13198_out a13198_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13198_in0
.con sample_in[10]_ipin_out a13198_in0
.con sample_in[11]_ipin_out a13198_in0
.con a13032_out a13198_in0
.con sample_in[10]_ipin_out a13198_in1
.con sample_in[11]_ipin_out a13198_in1
.con a13032_out a13198_in1
.con a13186_out a13198_in1
.con a13032_out a13198_in2
.con a13186_out a13198_in2
.con a13186_out a13198_in3



.clb a13210 #TLUT
pinlist:  a13210_in0 a13210_in1 a13210_in2 a13210_in3 a13210_out a13210_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13210_in0
.con sample_in[11]_ipin_out a13210_in0
.con a13018_out a13210_in0
.con a12646_out a13210_in1
.con a13018_out a13210_in1
.con a13198_out a13210_in1
.con a13018_out a13210_in2
.con a13198_out a13210_in2
.con a13198_out a13210_in3



.clb a13222 #TLUT
pinlist:  a13222_in0 a13222_in1 a13222_in2 a13222_in3 a13222_out a13222_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13222_in0
.con sample_in[13]_ipin_out a13222_in0
.con a13016_out a13222_in0
.con sample_in[13]_ipin_out a13222_in1
.con sample_in[11]_ipin_out a13222_in1
.con a13016_out a13222_in1
.con a13210_out a13222_in1
.con a13016_out a13222_in2
.con a13210_out a13222_in2
.con a13210_out a13222_in3




.clb a13234 #TLUT
pinlist:  a13234_in0 a13234_in1 a13234_in2 open a13234_out a13234_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13234_in0
.con sample_in[9]_ipin_out a13234_in0
.con sample_in[10]_ipin_out a13234_in0
.con sample_in[13]_ipin_out a13234_in1
.con sample_in[9]_ipin_out a13234_in1
.con sample_in[10]_ipin_out a13234_in1
.con sample_in[11]_ipin_out a13234_in1
.con sample_in[9]_ipin_out a13234_in2
.con sample_in[10]_ipin_out a13234_in2
.con sample_in[11]_ipin_out a13234_in2

.clb a13240 #LUT
pinlist:  a13240_in0 a13240_in1 a13240_in2 a13240_in3 a13240_out a13240_ff open
subblock: subb 0 1 2 3 4 5
.con a13000_out a13240_in0
.con a13008_out a13240_in1
.con a13222_out a13240_in2
.con a13234_out a13240_in3



.clb a13254 #TLUT
pinlist:  a13254_in0 a13254_in1 a13254_in2 open a13254_out a13254_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a13254_in0
.con sample_in[7]_ipin_out a13254_in0
.con sample_in[8]_ipin_out a13254_in0
.con sample_in[5]_ipin_out a13254_in0
.con a12690_out a13254_in0
.con sample_in[7]_ipin_out a13254_in1
.con sample_in[8]_ipin_out a13254_in1
.con sample_in[5]_ipin_out a13254_in1
.con a12690_out a13254_in1
.con a12690_out a13254_in2

.clb a13258 #LUT
pinlist:  a13258_in0 a13258_in1 a13258_in2 a13258_in3 a13258_out a13258_ff open
subblock: subb 0 1 2 3 4 5
.con a12980_out a13258_in0
.con a12998_out a13258_in1
.con a13240_out a13258_in2
.con a13254_out a13258_in3



.clb a13266 #TLUT
pinlist:  a13266_in0 a13266_in1 a13266_in2 open a13266_out a13266_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13266_in0
.con sample_in[6]_ipin_out a13266_in0
.con sample_in[7]_ipin_out a13266_in0
.con sample_in[8]_ipin_out a13266_in0
.con sample_in[6]_ipin_out a13266_in1
.con sample_in[7]_ipin_out a13266_in1
.con sample_in[8]_ipin_out a13266_in1
.con a12694_out a13266_in1
.con a12694_out a13266_in2

.clb a13274 #LUT
pinlist:  a13274_in0 a13274_in1 a13274_in2 open a13274_out a13274_ff open
subblock: subb 0 1 2 3 4 5
.con a12972_out a13274_in0
.con a13258_out a13274_in1
.con a13266_out a13274_in2



.clb a13282 #TLUT
pinlist:  a13282_in0 a13282_in1 a13282_in2 open a13282_out a13282_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13282_in0
.con sample_in[10]_ipin_out a13282_in0
.con sample_in[7]_ipin_out a13282_in0
.con sample_in[8]_ipin_out a13282_in0
.con sample_in[7]_ipin_out a13282_in1
.con sample_in[8]_ipin_out a13282_in1
.con a12698_out a13282_in1
.con a12698_out a13282_in2

.clb a13290 #LUT
pinlist:  a13290_in0 a13290_in1 a13290_in2 open a13290_out a13290_ff open
subblock: subb 0 1 2 3 4 5
.con a12964_out a13290_in0
.con a13274_out a13290_in1
.con a13282_out a13290_in2



.clb a13298 #TLUT
pinlist:  a13298_in0 a13298_in1 a13298_in2 open a13298_out a13298_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13298_in0
.con sample_in[10]_ipin_out a13298_in0
.con sample_in[11]_ipin_out a13298_in0
.con sample_in[8]_ipin_out a13298_in0
.con sample_in[10]_ipin_out a13298_in1
.con sample_in[11]_ipin_out a13298_in1
.con sample_in[8]_ipin_out a13298_in1
.con a12702_out a13298_in1
.con a12702_out a13298_in2

.clb a13306 #LUT
pinlist:  a13306_in0 a13306_in1 a13306_in2 open a13306_out a13306_ff open
subblock: subb 0 1 2 3 4 5
.con a12956_out a13306_in0
.con a13290_out a13306_in1
.con a13298_out a13306_in2



.clb a13308 #TLUT
pinlist:  a13308_in0 a13308_in1 open open a13308_out a13308_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13308_in0
.con sample_in[9]_ipin_out a13308_in0
.con sample_in[10]_ipin_out a13308_in0
.con sample_in[11]_ipin_out a13308_in0
.con sample_in[9]_ipin_out a13308_in1
.con sample_in[10]_ipin_out a13308_in1
.con sample_in[11]_ipin_out a13308_in1

.clb a13322 #LUT
pinlist:  a13322_in0 a13322_in1 a13322_in2 a13322_in3 a13322_out a13322_ff open
subblock: subb 0 1 2 3 4 5
.con a12706_out a13322_in0
.con a12948_out a13322_in1
.con a13306_out a13322_in2
.con a13308_out a13322_in3



.clb a13324 #TLUT
pinlist:  a13324_in0 a13324_in1 open open a13324_out a13324_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13324_in0
.con sample_in[13]_ipin_out a13324_in0
.con sample_in[10]_ipin_out a13324_in0
.con sample_in[11]_ipin_out a13324_in0
.con sample_in[10]_ipin_out a13324_in1
.con sample_in[11]_ipin_out a13324_in1

.clb a13338 #LUT
pinlist:  a13338_in0 a13338_in1 a13338_in2 a13338_in3 a13338_out a13338_ff open
subblock: subb 0 1 2 3 4 5
.con a12710_out a13338_in0
.con a12940_out a13338_in1
.con a13322_out a13338_in2
.con a13324_out a13338_in3



.clb a13346 #TLUT
pinlist:  a13346_in0 a13346_in1 a13346_in2 open a13346_out a13346_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13346_in0
.con sample_in[13]_ipin_out a13346_in0
.con sample_in[14]_ipin_out a13346_in0
.con sample_in[11]_ipin_out a13346_in0
.con sample_in[13]_ipin_out a13346_in1
.con sample_in[14]_ipin_out a13346_in1
.con sample_in[11]_ipin_out a13346_in1
.con a12714_out a13346_in1
.con a12714_out a13346_in2

.clb a13354 #LUT
pinlist:  a13354_in0 a13354_in1 a13354_in2 open a13354_out a13354_ff open
subblock: subb 0 1 2 3 4 5
.con a12932_out a13354_in0
.con a13338_out a13354_in1
.con a13346_out a13354_in2



.clb a13362 #TLUT
pinlist:  a13362_in0 a13362_in1 a13362_in2 open a13362_out a13362_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a13362_in0
.con sample_in[12]_ipin_out a13362_in0
.con sample_in[13]_ipin_out a13362_in0
.con sample_in[14]_ipin_out a13362_in0
.con sample_in[12]_ipin_out a13362_in1
.con sample_in[13]_ipin_out a13362_in1
.con sample_in[14]_ipin_out a13362_in1
.con a12718_out a13362_in1
.con a12718_out a13362_in2

.clb a13370 #LUT
pinlist:  a13370_in0 a13370_in1 a13370_in2 open a13370_out a13370_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a13370_in0
.con a13354_out a13370_in1
.con a13362_out a13370_in2



.clb a13378 #TLUT
pinlist:  a13378_in0 a13378_in1 a13378_in2 open a13378_out a13378_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a13378_in0
.con sample_in[15]_ipin_out a13378_in0
.con sample_in[13]_ipin_out a13378_in0
.con sample_in[14]_ipin_out a13378_in0
.con sample_in[13]_ipin_out a13378_in1
.con sample_in[14]_ipin_out a13378_in1
.con a12722_out a13378_in1
.con a12722_out a13378_in2

.clb a13388 #LUT
pinlist:  a13388_in0 a13388_in1 a13388_in2 a13388_in3 a13388_out a13388_ff open
subblock: subb 0 1 2 3 4 5
.con a12908_out a13388_in0
.con a12916_out a13388_in1
.con a13370_out a13388_in2
.con a13378_out a13388_in3

.clb a13394 #LUT
pinlist:  a13394_in0 a13394_in1 a13394_in2 a13394_in3 a13394_out a13394_ff open
subblock: subb 0 1 2 3 4 5
.con a12876_out a13394_in0
.con a12884_out a13394_in1
.con a12906_out a13394_in2
.con a13388_out a13394_in3

.clb a13400 #LUT
pinlist:  a13400_in0 a13400_in1 a13400_in2 open a13400_out a13400_ff open
subblock: subb 0 1 2 3 4 5
.con a12858_out a13400_in0
.con a12866_out a13400_in1
.con a13394_out a13400_in2

.clb a13404 #TLUT
pinlist:  a13404_in0 a13404_in1 a13404_in2 open a13404_out a13404_ff open
subblock: subb 0 1 2 3 4 5
.con a12838_out a13404_in0
.con a12840_out a13404_in1
.con a13400_out a13404_in2

.clb a13408 #LUT
pinlist:  a13408_in0 a13408_in1 a13408_in2 open a13408_out a13408_ff open
subblock: subb 0 1 2 3 4 5
.con a12818_out a13408_in0
.con a12826_out a13408_in1
.con a13404_out a13408_in2

.clb a13416 #TLUT
pinlist:  a13416_in0 a13416_in1 a13416_in2 open a13416_out a13416_ff open
subblock: subb 0 1 2 3 4 5
.con a10662_out a13416_in0
.con a12784_out a13416_in1
.con a13408_out a13416_in2




.clb a13424 #TLUT
pinlist:  a13424_in0 a13424_in1 a13424_in2 a13424_in3 a13424_out a13424_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a13424_in0
.con sample_in[22]_ipin_out a13424_in0
.con sample_in[22]_ipin_out a13424_in1
.con sample_in[20]_ipin_out a13424_in1
.con sample_in[20]_ipin_out a13424_in2
.con a12766_out a13424_in2
.con a12766_out a13424_in3

.clb a13428 #TLUT
pinlist:  a13428_in0 a13428_in1 a13428_in2 open a13428_out a13428_ff open
subblock: subb 0 1 2 3 4 5
.con a12220_out a13428_in0
.con a13416_out a13428_in1
.con a13424_out a13428_in2




.clb a13434 #TLUT
pinlist:  a13434_in0 a13434_in1 a13434_in2 a13434_in3 a13434_out a13434_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a13434_in0
.con sample_in[20]_ipin_out a13434_in0
.con sample_in[18]_ipin_out a13434_in0
.con sample_in[19]_ipin_out a13434_in0
.con sample_in[17]_ipin_out a13434_in0
.con sample_in[20]_ipin_out a13434_in1
.con sample_in[18]_ipin_out a13434_in1
.con sample_in[19]_ipin_out a13434_in1
.con sample_in[17]_ipin_out a13434_in1
.con a12024_out a13434_in1
.con sample_in[18]_ipin_out a13434_in2
.con sample_in[19]_ipin_out a13434_in2
.con sample_in[17]_ipin_out a13434_in2
.con a12024_out a13434_in2
.con a12024_out a13434_in3




.clb a13448 #TLUT
pinlist:  a13448_in0 a13448_in1 a13448_in2 a13448_in3 a13448_out a13448_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a13448_in0
.con sample_in[22]_ipin_out a13448_in0
.con sample_in[18]_ipin_out a13448_in0
.con sample_in[19]_ipin_out a13448_in0
.con sample_in[22]_ipin_out a13448_in1
.con sample_in[20]_ipin_out a13448_in1
.con a10662_out a13448_in1
.con sample_in[18]_ipin_out a13448_in2
.con sample_in[19]_ipin_out a13448_in2
.con a10662_out a13448_in2
.con a10662_out a13448_in3

.clb a13454 #TLUT
pinlist:  a13454_in0 a13454_in1 open open a13454_out a13454_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a13454_in0
.con a13448_out a13454_in1

.clb a13464 #TLUT
pinlist:  a13464_in0 a13464_in1 a13464_in2 a13464_in3 a13464_out a13464_ff open
subblock: subb 0 1 2 3 4 5
.con a12198_out a13464_in0
.con a13428_out a13464_in1
.con a13434_out a13464_in2
.con a13454_out a13464_in3

.clb a13482 #TLUT
pinlist:  a13482_in0 a13482_in1 open open a13482_out a13482_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a13482_in0
.con a13448_out a13482_in1

.clb a13504 #TLUT
pinlist:  a13504_in0 a13504_in1 a13504_in2 a13504_in3 a13504_out a13504_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a13504_in0
.con sample_in[20]_ipin_out a13504_in0
.con sample_in[20]_ipin_out a13504_in1
.con sample_in[19]_ipin_out a13504_in1
.con a13464_out a13504_in2
.con a13482_out a13504_in3

.clb a13534 #TLUT
pinlist:  a13534_in0 a13534_in1 a13534_in2 a13534_in3 a13534_out a13534_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a13534_in0
.con sample_in[22]_ipin_out a13534_in1
.con a10082_out a13534_in2
.con a13504_out a13534_in3



.clb a13542 #TLUT
pinlist:  a13542_in0 a13542_in1 a13542_in2 a13542_in3 a13542_out a13542_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a13542_in0
.con sample_in[20]_ipin_out a13542_in0
.con a13464_out a13542_in0
.con sample_in[20]_ipin_out a13542_in1
.con sample_in[19]_ipin_out a13542_in1
.con a13482_out a13542_in1
.con a13464_out a13542_in2
.con a13482_out a13542_in3



.clb a13550 #TLUT
pinlist:  a13550_in0 a13550_in1 a13550_in2 open a13550_out a13550_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a13550_in0
.con sample_in[19]_ipin_out a13550_in0
.con a13464_out a13550_in0
.con a13464_out a13550_in1
.con a13482_out a13550_in1
.con a13482_out a13550_in2

.clb a13558 #TLUT
pinlist:  a13558_in0 a13558_in1 a13558_in2 a13558_in3 a13558_out a13558_ff open
subblock: subb 0 1 2 3 4 5
.con a12198_out a13558_in0
.con a13428_out a13558_in1
.con a13434_out a13558_in2
.con a13454_out a13558_in3

.clb a13566 #TLUT
pinlist:  a13566_in0 a13566_in1 a13566_in2 open a13566_out a13566_ff open
subblock: subb 0 1 2 3 4 5
.con a12198_out a13566_in0
.con a13428_out a13566_in1
.con a13434_out a13566_in2

.clb a13574 #TLUT
pinlist:  a13574_in0 a13574_in1 a13574_in2 open a13574_out a13574_ff open
subblock: subb 0 1 2 3 4 5
.con a12220_out a13574_in0
.con a13416_out a13574_in1
.con a13424_out a13574_in2

.clb a13576 #TLUT
pinlist:  a13576_in0 a13576_in1 a13576_in2 a13576_in3 a13576_out a13576_ff open
subblock: subb 0 1 2 3 4 5
.con a12784_out a13576_in0
.con a12818_out a13576_in1
.con a12826_out a13576_in2
.con a13404_out a13576_in3

.clb a13582 #LUT
pinlist:  a13582_in0 a13582_in1 open open a13582_out a13582_ff open
subblock: subb 0 1 2 3 4 5
.con a10662_out a13582_in0
.con a13576_out a13582_in1

.clb a13590 #LUT
pinlist:  a13590_in0 a13590_in1 a13590_in2 open a13590_out a13590_ff open
subblock: subb 0 1 2 3 4 5
.con a11368_out a13590_in0
.con a11998_out a13590_in1
.con a12010_out a13590_in2

.clb a13598 #TLUT
pinlist:  a13598_in0 a13598_in1 a13598_in2 open a13598_out a13598_ff open
subblock: subb 0 1 2 3 4 5
.con a12838_out a13598_in0
.con a12840_out a13598_in1
.con a13400_out a13598_in2


.clb a11384 #TLUT
pinlist:  a11384_in0 a11384_in1 open open a11384_out a11384_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a11384_in0
.con sample_in[11]_ipin_out a11384_in0
.con a11378_out a11384_in0
.con a11378_out a11384_in1

.clb a13604 #LUT
pinlist:  a13604_in0 a13604_in1 a13604_in2 a13604_in3 a13604_out a13604_ff open
subblock: subb 0 1 2 3 4 5
.con a11376_out a13604_in0
.con a11384_out a13604_in1
.con a11966_out a13604_in2
.con a11978_out a13604_in3

.clb a13612 #LUT
pinlist:  a13612_in0 a13612_in1 open open a13612_out a13612_ff open
subblock: subb 0 1 2 3 4 5
.con a12858_out a13612_in0
.con a12866_out a13612_in1

.clb a13620 #LUT
pinlist:  a13620_in0 a13620_in1 a13620_in2 a13620_in3 a13620_out a13620_ff open
subblock: subb 0 1 2 3 4 5
.con a11994_out a13620_in0
.con a13394_out a13620_in1
.con a13604_out a13620_in2
.con a13612_out a13620_in3

.clb a13622 #LUT
pinlist:  a13622_in0 a13622_in1 a13622_in2 a13622_in3 a13622_out a13622_ff open
subblock: subb 0 1 2 3 4 5
.con a11994_out a13622_in0
.con a13394_out a13622_in1
.con a13604_out a13622_in2
.con a13612_out a13622_in3




.clb a13630 #TLUT
pinlist:  a13630_in0 a13630_in1 a13630_in2 a13630_in3 a13630_out a13630_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13630_in0
.con sample_in[11]_ipin_out a13630_in0
.con a11378_out a13630_in0
.con a11966_out a13630_in0
.con a11978_out a13630_in0
.con a11378_out a13630_in1
.con a11966_out a13630_in1
.con a11978_out a13630_in1
.con a11966_out a13630_in2
.con a11978_out a13630_in2
.con a11978_out a13630_in3

.clb a13638 #LUT
pinlist:  a13638_in0 a13638_in1 a13638_in2 a13638_in3 a13638_out a13638_ff open
subblock: subb 0 1 2 3 4 5
.con a12876_out a13638_in0
.con a12884_out a13638_in1
.con a12906_out a13638_in2
.con a13388_out a13638_in3




.clb a13650 #TLUT
pinlist:  a13650_in0 a13650_in1 a13650_in2 a13650_in3 a13650_out a13650_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a13650_in0
.con sample_in[11]_ipin_out a13650_in0
.con a11386_out a13650_in0
.con a11950_out a13650_in0
.con a11962_out a13650_in0
.con a11386_out a13650_in1
.con a11950_out a13650_in1
.con a11962_out a13650_in1
.con a11950_out a13650_in2
.con a11962_out a13650_in2
.con a11962_out a13650_in3



.clb a12896 #TLUT
pinlist:  a12896_in0 a12896_in1 a12896_in2 open a12896_out a12896_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a12896_in0
.con sample_in[19]_ipin_out a12896_in0
.con sample_in[16]_ipin_out a12896_in0
.con sample_in[17]_ipin_out a12896_in0
.con a10618_out a12896_in0
.con sample_in[16]_ipin_out a12896_in1
.con sample_in[17]_ipin_out a12896_in1
.con a10618_out a12896_in1
.con a10618_out a12896_in2

.clb a13386 #LUT
pinlist:  a13386_in0 a13386_in1 a13386_in2 open a13386_out a13386_ff open
subblock: subb 0 1 2 3 4 5
.con a12916_out a13386_in0
.con a13370_out a13386_in1
.con a13378_out a13386_in2




.clb a13658 #TLUT
pinlist:  a13658_in0 a13658_in1 a13658_in2 a13658_in3 a13658_out a13658_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a13658_in0
.con sample_in[14]_ipin_out a13658_in0
.con a12726_out a13658_in0
.con a12896_out a13658_in0
.con a13386_out a13658_in0
.con a12726_out a13658_in1
.con a12896_out a13658_in1
.con a13386_out a13658_in1
.con a12896_out a13658_in2
.con a13386_out a13658_in2
.con a13386_out a13658_in3




.clb a13680 #TLUT
pinlist:  a13680_in0 a13680_in1 a13680_in2 a13680_in3 a13680_out a13680_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13680_in0
.con sample_in[10]_ipin_out a13680_in0
.con a11394_out a13680_in0
.con a11934_out a13680_in0
.con a11946_out a13680_in0
.con a11394_out a13680_in1
.con a11934_out a13680_in1
.con a11946_out a13680_in1
.con a11934_out a13680_in2
.con a11946_out a13680_in2
.con a11946_out a13680_in3




.clb a13688 #TLUT
pinlist:  a13688_in0 a13688_in1 a13688_in2 a13688_in3 a13688_out a13688_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13688_in0
.con sample_in[8]_ipin_out a13688_in0
.con a11402_out a13688_in0
.con a11918_out a13688_in0
.con a11930_out a13688_in0
.con a11402_out a13688_in1
.con a11918_out a13688_in1
.con a11930_out a13688_in1
.con a11918_out a13688_in2
.con a11930_out a13688_in2
.con a11930_out a13688_in3

.clb a13698 #LUT
pinlist:  a13698_in0 a13698_in1 a13698_in2 a13698_in3 a13698_out a13698_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a13698_in0
.con a13354_out a13698_in1
.con a13362_out a13698_in2
.con a13688_out a13698_in3

.clb a13700 #LUT
pinlist:  a13700_in0 a13700_in1 a13700_in2 a13700_in3 a13700_out a13700_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a13700_in0
.con a13354_out a13700_in1
.con a13362_out a13700_in2
.con a13688_out a13700_in3

.clb a13708 #LUT
pinlist:  a13708_in0 a13708_in1 a13708_in2 open a13708_out a13708_ff open
subblock: subb 0 1 2 3 4 5
.con a11456_out a13708_in0
.con a11798_out a13708_in1
.con a11810_out a13708_in2

.clb a13716 #LUT
pinlist:  a13716_in0 a13716_in1 a13716_in2 a13716_in3 a13716_out a13716_ff open
subblock: subb 0 1 2 3 4 5
.con a12980_out a13716_in0
.con a12998_out a13716_in1
.con a13240_out a13716_in2
.con a13254_out a13716_in3




.clb a13238 #TLUT
pinlist:  a13238_in0 a13238_in1 a13238_in2 a13238_in3 a13238_out a13238_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13238_in0
.con sample_in[10]_ipin_out a13238_in0
.con a10400_out a13238_in0
.con a13008_out a13238_in0
.con a13222_out a13238_in0
.con a10400_out a13238_in1
.con a13008_out a13238_in1
.con a13222_out a13238_in1
.con a13008_out a13238_in2
.con a13222_out a13238_in2
.con a13222_out a13238_in3

.clb a13728 #LUT
pinlist:  a13728_in0 a13728_in1 a13728_in2 a13728_in3 a13728_out a13728_ff open
subblock: subb 0 1 2 3 4 5
.con a11474_out a13728_in0
.con a11772_out a13728_in1
.con a11782_out a13728_in2
.con a11794_out a13728_in3




.clb a13730 #TLUT
pinlist:  a13730_in0 a13730_in1 a13730_in2 a13730_in3 a13730_out a13730_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13730_in0
.con sample_in[6]_ipin_out a13730_in0
.con sample_in[7]_ipin_out a13730_in0
.con sample_in[8]_ipin_out a13730_in0
.con a12988_out a13730_in0
.con sample_in[6]_ipin_out a13730_in1
.con sample_in[7]_ipin_out a13730_in1
.con sample_in[8]_ipin_out a13730_in1
.con a12686_out a13730_in1
.con a12988_out a13730_in1
.con a12686_out a13730_in2
.con a12988_out a13730_in2
.con a12988_out a13730_in3

.clb a13738 #LUT
pinlist:  a13738_in0 a13738_in1 a13738_in2 open a13738_out a13738_ff open
subblock: subb 0 1 2 3 4 5
.con a13238_out a13738_in0
.con a13728_out a13738_in1
.con a13730_out a13738_in2

.clb a13740 #LUT
pinlist:  a13740_in0 a13740_in1 a13740_in2 open a13740_out a13740_ff open
subblock: subb 0 1 2 3 4 5
.con a13238_out a13740_in0
.con a13728_out a13740_in1
.con a13730_out a13740_in2




.clb a13754 #TLUT
pinlist:  a13754_in0 a13754_in1 a13754_in2 a13754_in3 a13754_out a13754_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13754_in0
.con sample_in[10]_ipin_out a13754_in0
.con a10400_out a13754_in0
.con a13008_out a13754_in0
.con a13222_out a13754_in0
.con a10400_out a13754_in1
.con a13008_out a13754_in1
.con a13222_out a13754_in1
.con a13008_out a13754_in2
.con a13222_out a13754_in2
.con a13222_out a13754_in3




.clb a13762 #TLUT
pinlist:  a13762_in0 a13762_in1 a13762_in2 a13762_in3 a13762_out a13762_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13762_in0
.con sample_in[13]_ipin_out a13762_in0
.con a13016_out a13762_in0
.con sample_in[13]_ipin_out a13762_in1
.con sample_in[11]_ipin_out a13762_in1
.con a13016_out a13762_in1
.con a13210_out a13762_in1
.con a13016_out a13762_in2
.con a13210_out a13762_in2
.con a13210_out a13762_in3




.clb a13770 #TLUT
pinlist:  a13770_in0 a13770_in1 a13770_in2 a13770_in3 a13770_out a13770_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a13770_in0
.con sample_in[11]_ipin_out a13770_in0
.con a13018_out a13770_in0
.con a12646_out a13770_in1
.con a13018_out a13770_in1
.con a13198_out a13770_in1
.con a13018_out a13770_in2
.con a13198_out a13770_in2
.con a13198_out a13770_in3




.clb a13778 #TLUT
pinlist:  a13778_in0 a13778_in1 a13778_in2 a13778_in3 a13778_out a13778_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13778_in0
.con sample_in[10]_ipin_out a13778_in0
.con sample_in[11]_ipin_out a13778_in0
.con a13032_out a13778_in0
.con a13186_out a13778_in0
.con sample_in[10]_ipin_out a13778_in1
.con sample_in[11]_ipin_out a13778_in1
.con a13032_out a13778_in1
.con a13186_out a13778_in1
.con a13032_out a13778_in2
.con a13186_out a13778_in2
.con a13186_out a13778_in3



.clb a13786 #TLUT
pinlist:  a13786_in0 a13786_in1 a13786_in2 open a13786_out a13786_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13786_in0
.con sample_in[10]_ipin_out a13786_in0
.con sample_in[0]_ipin_out a13786_in0
.con a13174_out a13786_in0
.con sample_in[0]_ipin_out a13786_in1
.con a13174_out a13786_in1
.con a13174_out a13786_in2




.clb a13794 #TLUT
pinlist:  a13794_in0 a13794_in1 a13794_in2 a13794_in3 a13794_out a13794_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a13794_in0
.con sample_in[7]_ipin_out a13794_in0
.con sample_in[8]_ipin_out a13794_in0
.con sample_in[3]_ipin_out a13794_in0
.con sample_in[2]_ipin_out a13794_in0
.con a13162_out a13794_in0
.con sample_in[8]_ipin_out a13794_in1
.con sample_in[3]_ipin_out a13794_in1
.con sample_in[2]_ipin_out a13794_in1
.con a13162_out a13794_in1
.con sample_in[3]_ipin_out a13794_in2
.con sample_in[2]_ipin_out a13794_in2
.con a13162_out a13794_in2
.con a13162_out a13794_in3




.clb a13796 #TLUT
pinlist:  a13796_in0 a13796_in1 a13796_in2 a13796_in3 a13796_out a13796_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13796_in0
.con sample_in[4]_ipin_out a13796_in0
.con sample_in[5]_ipin_out a13796_in0
.con sample_in[1]_ipin_out a13796_in0
.con sample_in[2]_ipin_out a13796_in0
.con sample_in[4]_ipin_out a13796_in1
.con sample_in[5]_ipin_out a13796_in1
.con sample_in[1]_ipin_out a13796_in1
.con sample_in[2]_ipin_out a13796_in1
.con a13132_out a13796_in1
.con sample_in[1]_ipin_out a13796_in2
.con sample_in[2]_ipin_out a13796_in2
.con a13132_out a13796_in2
.con a13132_out a13796_in3





.clb a13818 #TLUT
pinlist:  a13818_in0 a13818_in1 a13818_in2 a13818_in3 a13818_out a13818_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13818_in0
.con sample_in[4]_ipin_out a13818_in0
.con sample_in[1]_ipin_out a13818_in0
.con sample_in[2]_ipin_out a13818_in0
.con sample_in[4]_ipin_out a13818_in1
.con sample_in[5]_ipin_out a13818_in1
.con sample_in[1]_ipin_out a13818_in1
.con sample_in[2]_ipin_out a13818_in1
.con sample_in[5]_ipin_out a13818_in2
.con sample_in[1]_ipin_out a13818_in2
.con sample_in[2]_ipin_out a13818_in2
.con sample_in[1]_ipin_out a13818_in3
.con sample_in[2]_ipin_out a13818_in3




.clb a13820 #TLUT
pinlist:  a13820_in0 a13820_in1 a13820_in2 a13820_in3 a13820_out a13820_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a13820_in0
.con sample_in[5]_ipin_out a13820_in0
.con sample_in[0]_ipin_out a13820_in0
.con a11718_out a13820_in0
.con a13818_out a13820_in0
.con sample_in[0]_ipin_out a13820_in1
.con a11718_out a13820_in1
.con a13818_out a13820_in1
.con a11718_out a13820_in2
.con a13818_out a13820_in2
.con a13818_out a13820_in3




.clb a13822 #TLUT
pinlist:  a13822_in0 a13822_in1 a13822_in2 a13822_in3 a13822_out a13822_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a13822_in0
.con sample_in[5]_ipin_out a13822_in0
.con sample_in[0]_ipin_out a13822_in0
.con a11718_out a13822_in0
.con sample_in[0]_ipin_out a13822_in1
.con a11718_out a13822_in1
.con a13818_out a13822_in1
.con a11718_out a13822_in2
.con a13818_out a13822_in2
.con a13818_out a13822_in3

.clb a13830 #TLUT
pinlist:  a13830_in0 a13830_in1 a13830_in2 a13830_in3 a13830_out a13830_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13830_in0
.con sample_in[0]_ipin_out a13830_in1
.con sample_in[1]_ipin_out a13830_in2
.con sample_in[2]_ipin_out a13830_in3




.clb a13838 #TLUT
pinlist:  a13838_in0 a13838_in1 a13838_in2 a13838_in3 a13838_out a13838_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13838_in0
.con sample_in[0]_ipin_out a13838_in0
.con sample_in[1]_ipin_out a13838_in0
.con sample_in[2]_ipin_out a13838_in0
.con sample_in[0]_ipin_out a13838_in1
.con sample_in[1]_ipin_out a13838_in1
.con sample_in[2]_ipin_out a13838_in1
.con sample_in[1]_ipin_out a13838_in2
.con sample_in[2]_ipin_out a13838_in2
.con sample_in[2]_ipin_out a13838_in3




.clb a13900 #TLUT
pinlist:  a13900_in0 a13900_in1 a13900_in2 a13900_in3 a13900_out a13900_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13900_in0
.con sample_in[0]_ipin_out a13900_in0
.con sample_in[2]_ipin_out a13900_in0
.con sample_in[0]_ipin_out a13900_in1
.con sample_in[1]_ipin_out a13900_in1
.con sample_in[1]_ipin_out a13900_in2
.con sample_in[2]_ipin_out a13900_in2
.con sample_in[2]_ipin_out a13900_in3

.clb a13912 #TLUT
pinlist:  a13912_in0 a13912_in1 a13912_in2 a13912_in3 a13912_out a13912_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13912_in0
.con sample_in[4]_ipin_out a13912_in1
.con a13838_out a13912_in2
.con a13900_out a13912_in3



.clb a13920 #TLUT
pinlist:  a13920_in0 a13920_in1 open open a13920_out a13920_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13920_in0
.con sample_in[4]_ipin_out a13920_in0
.con sample_in[5]_ipin_out a13920_in0
.con sample_in[4]_ipin_out a13920_in1
.con sample_in[5]_ipin_out a13920_in1

.clb a13926 #LUT
pinlist:  a13926_in0 a13926_in1 a13926_in2 a13926_in3 a13926_out a13926_ff open
subblock: subb 0 1 2 3 4 5
.con a13822_out a13926_in0
.con a13830_out a13926_in1
.con a13912_out a13926_in2
.con a13920_out a13926_in3



.clb a13936 #TLUT
pinlist:  a13936_in0 a13936_in1 a13936_in2 open a13936_out a13936_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a13936_in0
.con sample_in[4]_ipin_out a13936_in0
.con sample_in[5]_ipin_out a13936_in0
.con sample_in[2]_ipin_out a13936_in0
.con sample_in[4]_ipin_out a13936_in1
.con sample_in[5]_ipin_out a13936_in1
.con sample_in[2]_ipin_out a13936_in1
.con a13132_out a13936_in1
.con a13132_out a13936_in2



.clb a13952 #TLUT
pinlist:  a13952_in0 a13952_in1 a13952_in2 open a13952_out a13952_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a13952_in0
.con sample_in[1]_ipin_out a13952_in0
.con a11612_out a13952_in0
.con a11612_out a13952_in1
.con a11738_out a13952_in1
.con a11738_out a13952_in2

.clb a13956 #LUT
pinlist:  a13956_in0 a13956_in1 a13956_in2 a13956_in3 a13956_out a13956_ff open
subblock: subb 0 1 2 3 4 5
.con a13820_out a13956_in0
.con a13926_out a13956_in1
.con a13936_out a13956_in2
.con a13952_out a13956_in3

.clb a13962 #TLUT
pinlist:  a13962_in0 a13962_in1 open open a13962_out a13962_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a13962_in0
.con a11596_out a13962_in1




.clb a13968 #TLUT
pinlist:  a13968_in0 a13968_in1 a13968_in2 a13968_in3 a13968_out a13968_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a13968_in0
.con sample_in[1]_ipin_out a13968_in0
.con a11612_out a13968_in0
.con a13962_out a13968_in0
.con a11612_out a13968_in1
.con a11738_out a13968_in1
.con a13962_out a13968_in1
.con a11738_out a13968_in2
.con a13962_out a13968_in2
.con a13962_out a13968_in3




.clb a13972 #TLUT
pinlist:  a13972_in0 a13972_in1 a13972_in2 a13972_in3 a13972_out a13972_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a13972_in0
.con sample_in[8]_ipin_out a13972_in0
.con a13796_out a13972_in0
.con a13956_out a13972_in0
.con a13968_out a13972_in0
.con a13796_out a13972_in1
.con a13956_out a13972_in1
.con a13968_out a13972_in1
.con a13956_out a13972_in2
.con a13968_out a13972_in2
.con a13968_out a13972_in3




.clb a13984 #TLUT
pinlist:  a13984_in0 a13984_in1 a13984_in2 a13984_in3 a13984_out a13984_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a13984_in0
.con sample_in[1]_ipin_out a13984_in0
.con a11584_out a13984_in0
.con a11606_out a13984_in0
.con a11584_out a13984_in1
.con a11606_out a13984_in1
.con a11748_out a13984_in1
.con a11606_out a13984_in2
.con a11748_out a13984_in2
.con a11748_out a13984_in3

.clb a13988 #LUT
pinlist:  a13988_in0 a13988_in1 a13988_in2 open a13988_out a13988_ff open
subblock: subb 0 1 2 3 4 5
.con a13794_out a13988_in0
.con a13972_out a13988_in1
.con a13984_out a13988_in2

.clb a14000 #LUT
pinlist:  a14000_in0 a14000_in1 a14000_in2 open a14000_out a14000_ff open
subblock: subb 0 1 2 3 4 5
.con a11548_out a14000_in0
.con a11560_out a14000_in1
.con a11754_out a14000_in2

.clb a14004 #LUT
pinlist:  a14004_in0 a14004_in1 a14004_in2 open a14004_out a14004_ff open
subblock: subb 0 1 2 3 4 5
.con a13786_out a14004_in0
.con a13988_out a14004_in1
.con a14000_out a14004_in2




.clb a14010 #TLUT
pinlist:  a14010_in0 a14010_in1 a14010_in2 a14010_in3 a14010_out a14010_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a14010_in0
.con sample_in[4]_ipin_out a14010_in0
.con sample_in[5]_ipin_out a14010_in0
.con sample_in[0]_ipin_out a14010_in0
.con sample_in[1]_ipin_out a14010_in0
.con sample_in[2]_ipin_out a14010_in0
.con sample_in[4]_ipin_out a14010_in1
.con sample_in[5]_ipin_out a14010_in1
.con sample_in[0]_ipin_out a14010_in1
.con sample_in[1]_ipin_out a14010_in1
.con sample_in[2]_ipin_out a14010_in1
.con a9986_out a14010_in1
.con sample_in[0]_ipin_out a14010_in2
.con sample_in[1]_ipin_out a14010_in2
.con sample_in[2]_ipin_out a14010_in2
.con a9986_out a14010_in2
.con a9986_out a14010_in3

.clb a14016 #LUT
pinlist:  a14016_in0 a14016_in1 a14016_in2 a14016_in3 a14016_out a14016_ff open
subblock: subb 0 1 2 3 4 5
.con a11548_out a14016_in0
.con a11560_out a14016_in1
.con a11754_out a14016_in2
.con a14010_out a14016_in3

.clb a14020 #LUT
pinlist:  a14020_in0 a14020_in1 a14020_in2 open a14020_out a14020_ff open
subblock: subb 0 1 2 3 4 5
.con a13778_out a14020_in0
.con a14004_out a14020_in1
.con a14016_out a14020_in2

.clb a14032 #LUT
pinlist:  a14032_in0 a14032_in1 a14032_in2 a14032_in3 a14032_out a14032_ff open
subblock: subb 0 1 2 3 4 5
.con a11504_out a14032_in0
.con a11512_out a14032_in1
.con a11538_out a14032_in2
.con a11760_out a14032_in3

.clb a14036 #LUT
pinlist:  a14036_in0 a14036_in1 a14036_in2 open a14036_out a14036_ff open
subblock: subb 0 1 2 3 4 5
.con a13770_out a14036_in0
.con a14020_out a14036_in1
.con a14032_out a14036_in2

.clb a14048 #LUT
pinlist:  a14048_in0 a14048_in1 a14048_in2 open a14048_out a14048_ff open
subblock: subb 0 1 2 3 4 5
.con a11484_out a14048_in0
.con a11492_out a14048_in1
.con a11766_out a14048_in2

.clb a14052 #LUT
pinlist:  a14052_in0 a14052_in1 a14052_in2 open a14052_out a14052_ff open
subblock: subb 0 1 2 3 4 5
.con a13762_out a14052_in0
.con a14036_out a14052_in1
.con a14048_out a14052_in2

.clb a11770 #LUT
pinlist:  a11770_in0 a11770_in1 a11770_in2 open a11770_out a11770_ff open
subblock: subb 0 1 2 3 4 5
.con a11484_out a11770_in0
.con a11492_out a11770_in1
.con a11766_out a11770_in2




.clb a14064 #TLUT
pinlist:  a14064_in0 a14064_in1 a14064_in2 a14064_in3 a14064_out a14064_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a14064_in0
.con sample_in[4]_ipin_out a14064_in0
.con a11464_out a14064_in0
.con a11466_out a14064_in0
.con a11770_out a14064_in0
.con a11464_out a14064_in1
.con a11466_out a14064_in1
.con a11770_out a14064_in1
.con a11466_out a14064_in2
.con a11770_out a14064_in2
.con a11770_out a14064_in3

.clb a14070 #LUT
pinlist:  a14070_in0 a14070_in1 a14070_in2 a14070_in3 a14070_out a14070_ff open
subblock: subb 0 1 2 3 4 5
.con a13740_out a14070_in0
.con a13754_out a14070_in1
.con a14052_out a14070_in2
.con a14064_out a14070_in3

.clb a14076 #LUT
pinlist:  a14076_in0 a14076_in1 a14076_in2 a14076_in3 a14076_out a14076_ff open
subblock: subb 0 1 2 3 4 5
.con a13708_out a14076_in0
.con a13716_out a14076_in1
.con a13738_out a14076_in2
.con a14070_out a14076_in3




.clb a14084 #TLUT
pinlist:  a14084_in0 a14084_in1 a14084_in2 a14084_in3 a14084_out a14084_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a14084_in0
.con sample_in[2]_ipin_out a14084_in0
.con a11442_out a14084_in0
.con a11814_out a14084_in0
.con a11826_out a14084_in0
.con a11442_out a14084_in1
.con a11814_out a14084_in1
.con a11826_out a14084_in1
.con a11814_out a14084_in2
.con a11826_out a14084_in2
.con a11826_out a14084_in3

.clb a14096 #LUT
pinlist:  a14096_in0 a14096_in1 a14096_in2 open a14096_out a14096_ff open
subblock: subb 0 1 2 3 4 5
.con a12972_out a14096_in0
.con a13258_out a14096_in1
.con a13266_out a14096_in2

.clb a14100 #LUT
pinlist:  a14100_in0 a14100_in1 a14100_in2 open a14100_out a14100_ff open
subblock: subb 0 1 2 3 4 5
.con a14076_out a14100_in0
.con a14084_out a14100_in1
.con a14096_out a14100_in2

.clb a14108 #LUT
pinlist:  a14108_in0 a14108_in1 a14108_in2 open a14108_out a14108_ff open
subblock: subb 0 1 2 3 4 5
.con a12964_out a14108_in0
.con a13274_out a14108_in1
.con a13282_out a14108_in2




.clb a14120 #TLUT
pinlist:  a14120_in0 a14120_in1 a14120_in2 a14120_in3 a14120_out a14120_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a14120_in0
.con sample_in[4]_ipin_out a14120_in0
.con a11830_out a14120_in0
.con a11850_out a14120_in0
.con a11830_out a14120_in1
.con a11832_out a14120_in1
.con a11850_out a14120_in1
.con a11832_out a14120_in2
.con a11850_out a14120_in2
.con a11850_out a14120_in3

.clb a14124 #LUT
pinlist:  a14124_in0 a14124_in1 a14124_in2 open a14124_out a14124_ff open
subblock: subb 0 1 2 3 4 5
.con a14100_out a14124_in0
.con a14108_out a14124_in1
.con a14120_out a14124_in2

.clb a14132 #LUT
pinlist:  a14132_in0 a14132_in1 a14132_in2 open a14132_out a14132_ff open
subblock: subb 0 1 2 3 4 5
.con a12956_out a14132_in0
.con a13290_out a14132_in1
.con a13298_out a14132_in2




.clb a14144 #TLUT
pinlist:  a14144_in0 a14144_in1 a14144_in2 a14144_in3 a14144_out a14144_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[4]_ipin_out a14144_in0
.con sample_in[5]_ipin_out a14144_in0
.con a11434_out a14144_in0
.con a11854_out a14144_in0
.con a11866_out a14144_in0
.con a11434_out a14144_in1
.con a11854_out a14144_in1
.con a11866_out a14144_in1
.con a11854_out a14144_in2
.con a11866_out a14144_in2
.con a11866_out a14144_in3

.clb a14148 #LUT
pinlist:  a14148_in0 a14148_in1 a14148_in2 open a14148_out a14148_ff open
subblock: subb 0 1 2 3 4 5
.con a14124_out a14148_in0
.con a14132_out a14148_in1
.con a14144_out a14148_in2

.clb a14156 #LUT
pinlist:  a14156_in0 a14156_in1 a14156_in2 a14156_in3 a14156_out a14156_ff open
subblock: subb 0 1 2 3 4 5
.con a12706_out a14156_in0
.con a12948_out a14156_in1
.con a13306_out a14156_in2
.con a13308_out a14156_in3




.clb a14168 #TLUT
pinlist:  a14168_in0 a14168_in1 a14168_in2 a14168_in3 a14168_out a14168_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a14168_in0
.con sample_in[5]_ipin_out a14168_in0
.con a11426_out a14168_in0
.con a11870_out a14168_in0
.con a11882_out a14168_in0
.con a11426_out a14168_in1
.con a11870_out a14168_in1
.con a11882_out a14168_in1
.con a11870_out a14168_in2
.con a11882_out a14168_in2
.con a11882_out a14168_in3

.clb a14172 #LUT
pinlist:  a14172_in0 a14172_in1 a14172_in2 open a14172_out a14172_ff open
subblock: subb 0 1 2 3 4 5
.con a14148_out a14172_in0
.con a14156_out a14172_in1
.con a14168_out a14172_in2

.clb a14180 #LUT
pinlist:  a14180_in0 a14180_in1 a14180_in2 a14180_in3 a14180_out a14180_ff open
subblock: subb 0 1 2 3 4 5
.con a12710_out a14180_in0
.con a12940_out a14180_in1
.con a13322_out a14180_in2
.con a13324_out a14180_in3




.clb a14192 #TLUT
pinlist:  a14192_in0 a14192_in1 a14192_in2 a14192_in3 a14192_out a14192_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a14192_in0
.con sample_in[7]_ipin_out a14192_in0
.con a11418_out a14192_in0
.con a11886_out a14192_in0
.con a11898_out a14192_in0
.con a11418_out a14192_in1
.con a11886_out a14192_in1
.con a11898_out a14192_in1
.con a11886_out a14192_in2
.con a11898_out a14192_in2
.con a11898_out a14192_in3

.clb a14196 #LUT
pinlist:  a14196_in0 a14196_in1 a14196_in2 open a14196_out a14196_ff open
subblock: subb 0 1 2 3 4 5
.con a14172_out a14196_in0
.con a14180_out a14196_in1
.con a14192_out a14196_in2

.clb a14204 #LUT
pinlist:  a14204_in0 a14204_in1 a14204_in2 open a14204_out a14204_ff open
subblock: subb 0 1 2 3 4 5
.con a12932_out a14204_in0
.con a13338_out a14204_in1
.con a13346_out a14204_in2




.clb a14216 #TLUT
pinlist:  a14216_in0 a14216_in1 a14216_in2 a14216_in3 a14216_out a14216_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a14216_in0
.con sample_in[8]_ipin_out a14216_in0
.con a11410_out a14216_in0
.con a11902_out a14216_in0
.con a11914_out a14216_in0
.con a11410_out a14216_in1
.con a11902_out a14216_in1
.con a11914_out a14216_in1
.con a11902_out a14216_in2
.con a11914_out a14216_in2
.con a11914_out a14216_in3

.clb a14222 #LUT
pinlist:  a14222_in0 a14222_in1 a14222_in2 a14222_in3 a14222_out a14222_ff open
subblock: subb 0 1 2 3 4 5
.con a13700_out a14222_in0
.con a14196_out a14222_in1
.con a14204_out a14222_in2
.con a14216_out a14222_in3




.clb a13668 #TLUT
pinlist:  a13668_in0 a13668_in1 a13668_in2 a13668_in3 a13668_out a13668_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a13668_in0
.con sample_in[15]_ipin_out a13668_in0
.con sample_in[13]_ipin_out a13668_in0
.con sample_in[14]_ipin_out a13668_in0
.con a12916_out a13668_in0
.con sample_in[13]_ipin_out a13668_in1
.con sample_in[14]_ipin_out a13668_in1
.con a12722_out a13668_in1
.con a12916_out a13668_in1
.con a12722_out a13668_in2
.con a12916_out a13668_in2
.con a12916_out a13668_in3

.clb a14228 #LUT
pinlist:  a14228_in0 a14228_in1 a14228_in2 a14228_in3 a14228_out a14228_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a14228_in0
.con a13354_out a14228_in1
.con a13362_out a14228_in2
.con a13668_out a14228_in3

.clb a14234 #LUT
pinlist:  a14234_in0 a14234_in1 a14234_in2 a14234_in3 a14234_out a14234_ff open
subblock: subb 0 1 2 3 4 5
.con a13680_out a14234_in0
.con a13698_out a14234_in1
.con a14222_out a14234_in2
.con a14228_out a14234_in3

.clb a14238 #LUT
pinlist:  a14238_in0 a14238_in1 a14238_in2 open a14238_out a14238_ff open
subblock: subb 0 1 2 3 4 5
.con a13650_out a14238_in0
.con a13658_out a14238_in1
.con a14234_out a14238_in2

.clb a14244 #LUT
pinlist:  a14244_in0 a14244_in1 a14244_in2 a14244_in3 a14244_out a14244_ff open
subblock: subb 0 1 2 3 4 5
.con a13622_out a14244_in0
.con a13630_out a14244_in1
.con a13638_out a14244_in2
.con a14238_out a14244_in3

.clb a14250 #LUT
pinlist:  a14250_in0 a14250_in1 a14250_in2 a14250_in3 a14250_out a14250_ff open
subblock: subb 0 1 2 3 4 5
.con a13590_out a14250_in0
.con a13598_out a14250_in1
.con a13620_out a14250_in2
.con a14244_out a14250_in3

.clb a14258 #LUT
pinlist:  a14258_in0 a14258_in1 a14258_in2 open a14258_out a14258_ff open
subblock: subb 0 1 2 3 4 5
.con a12818_out a14258_in0
.con a12826_out a14258_in1
.con a13404_out a14258_in2




.clb a14270 #TLUT
pinlist:  a14270_in0 a14270_in1 a14270_in2 a14270_in3 a14270_out a14270_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a14270_in0
.con sample_in[19]_ipin_out a14270_in0
.con a10696_out a14270_in0
.con a10696_out a14270_in1
.con a11338_out a14270_in1
.con a12014_out a14270_in1
.con a11338_out a14270_in2
.con a12014_out a14270_in2
.con a12014_out a14270_in3

.clb a14274 #LUT
pinlist:  a14274_in0 a14274_in1 a14274_in2 open a14274_out a14274_ff open
subblock: subb 0 1 2 3 4 5
.con a14250_out a14274_in0
.con a14258_out a14274_in1
.con a14270_out a14274_in2

.clb a14286 #LUT
pinlist:  a14286_in0 a14286_in1 a14286_in2 open a14286_out a14286_ff open
subblock: subb 0 1 2 3 4 5
.con a12020_out a14286_in0
.con a12056_out a14286_in1
.con a12068_out a14286_in2

.clb a14290 #LUT
pinlist:  a14290_in0 a14290_in1 a14290_in2 open a14290_out a14290_ff open
subblock: subb 0 1 2 3 4 5
.con a13582_out a14290_in0
.con a14274_out a14290_in1
.con a14286_out a14290_in2

.clb a14302 #LUT
pinlist:  a14302_in0 a14302_in1 a14302_in2 open a14302_out a14302_ff open
subblock: subb 0 1 2 3 4 5
.con a10688_out a14302_in0
.con a12072_out a14302_in1
.con a12084_out a14302_in2

.clb a14306 #LUT
pinlist:  a14306_in0 a14306_in1 a14306_in2 open a14306_out a14306_ff open
subblock: subb 0 1 2 3 4 5
.con a13574_out a14306_in0
.con a14290_out a14306_in1
.con a14302_out a14306_in2

.clb a14318 #TLUT
pinlist:  a14318_in0 a14318_in1 a14318_in2 a14318_in3 a14318_out a14318_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a14318_in0
.con sample_in[15]_ipin_out a14318_in1
.con a12088_out a14318_in2
.con a12106_out a14318_in3

.clb a14322 #LUT
pinlist:  a14322_in0 a14322_in1 a14322_in2 open a14322_out a14322_ff open
subblock: subb 0 1 2 3 4 5
.con a13566_out a14322_in0
.con a14306_out a14322_in1
.con a14318_out a14322_in2



.clb a14334 #TLUT
pinlist:  a14334_in0 a14334_in1 a14334_in2 a14334_in3 a14334_out a14334_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a14334_in0
.con sample_in[17]_ipin_out a14334_in0
.con a10078_out a14334_in1
.con a12110_out a14334_in1
.con a10138_out a14334_in2
.con a12110_out a14334_in3

.clb a14338 #LUT
pinlist:  a14338_in0 a14338_in1 a14338_in2 open a14338_out a14338_ff open
subblock: subb 0 1 2 3 4 5
.con a13558_out a14338_in0
.con a14322_out a14338_in1
.con a14334_out a14338_in2




.clb a14350 #TLUT
pinlist:  a14350_in0 a14350_in1 a14350_in2 a14350_in3 a14350_out a14350_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14350_in0
.con sample_in[22]_ipin_out a14350_in0
.con sample_in[18]_ipin_out a14350_in0
.con sample_in[17]_ipin_out a14350_in0
.con sample_in[18]_ipin_out a14350_in1
.con sample_in[17]_ipin_out a14350_in1
.con a10082_out a14350_in1
.con a12114_out a14350_in1
.con a10082_out a14350_in2
.con a12114_out a14350_in2
.con a12114_out a14350_in3

.clb a14354 #LUT
pinlist:  a14354_in0 a14354_in1 a14354_in2 open a14354_out a14354_ff open
subblock: subb 0 1 2 3 4 5
.con a13550_out a14354_in0
.con a14338_out a14354_in1
.con a14350_out a14354_in2




.clb a14366 #TLUT
pinlist:  a14366_in0 a14366_in1 a14366_in2 a14366_in3 a14366_out a14366_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a14366_in0
.con sample_in[18]_ipin_out a14366_in0
.con sample_in[19]_ipin_out a14366_in0
.con sample_in[18]_ipin_out a14366_in1
.con sample_in[19]_ipin_out a14366_in1
.con a10086_out a14366_in1
.con a12118_out a14366_in1
.con a10086_out a14366_in2
.con a12118_out a14366_in2
.con a12118_out a14366_in3

.clb a14370 #LUT
pinlist:  a14370_in0 a14370_in1 a14370_in2 open a14370_out a14370_ff open
subblock: subb 0 1 2 3 4 5
.con a13542_out a14370_in0
.con a14354_out a14370_in1
.con a14366_out a14370_in2


.clb a14378 #TLUT
pinlist:  a14378_in0 a14378_in1 open open a14378_out a14378_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14378_in0
.con sample_in[22]_ipin_out a14378_in0
.con a13504_out a14378_in1



.clb a14390 #TLUT
pinlist:  a14390_in0 a14390_in1 a14390_in2 open a14390_out a14390_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14390_in0
.con sample_in[19]_ipin_out a14390_in0
.con a10090_out a14390_in1
.con a12122_out a14390_in1
.con a12122_out a14390_in2

.clb a14394 #LUT
pinlist:  a14394_in0 a14394_in1 a14394_in2 open a14394_out a14394_ff open
subblock: subb 0 1 2 3 4 5
.con a14370_out a14394_in0
.con a14378_out a14394_in1
.con a14390_out a14394_in2



.clb a14410 #TLUT
pinlist:  a14410_in0 a14410_in1 a14410_in2 open a14410_out a14410_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14410_in0
.con sample_in[22]_ipin_out a14410_in0
.con sample_in[20]_ipin_out a14410_in0
.con sample_in[20]_ipin_out a14410_in1
.con a12126_out a14410_in1
.con a12126_out a14410_in2

.clb a14414 #LUT
pinlist:  a14414_in0 a14414_in1 a14414_in2 open a14414_out a14414_ff open
subblock: subb 0 1 2 3 4 5
.con a13534_out a14414_in0
.con a14394_out a14414_in1
.con a14410_out a14414_in2

.clb a14420 #TLUT
pinlist:  a14420_in0 a14420_in1 a14420_in2 a14420_in3 a14420_out a14420_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14420_in0
.con sample_in[22]_ipin_out a14420_in1
.con a10082_out a14420_in2
.con a13504_out a14420_in3

.clb a14436 #TLUT
pinlist:  a14436_in0 a14436_in1 a14436_in2 a14436_in3 a14436_out a14436_ff open
subblock: subb 0 1 2 3 4 5
.con a12160_out a14436_in0
.con a12170_out a14436_in1
.con a14414_out a14436_in2
.con a14420_out a14436_in3

.clb a14442_not #TLUT
pinlist:  a14442_not_in0 a14442_not_in1 a14442_not_in2 open a14442_not_out a14442_not_ff open
subblock: subb 0 1 2 3 4 5
.con a12160_out a14442_not_in0
.con a12166_out a14442_not_in1
.con a14436_out a14442_not_in2

.clb a14450_not #TLUT
pinlist:  a14450_not_in0 a14450_not_in1 a14450_not_in2 a14450_not_in3 a14450_not_out a14450_not_ff open
subblock: subb 0 1 2 3 4 5
.con a12160_out a14450_not_in0
.con a12170_out a14450_not_in1
.con a14414_out a14450_not_in2
.con a14420_out a14450_not_in3

.clb a14458_not #TLUT
pinlist:  a14458_not_in0 a14458_not_in1 a14458_not_in2 open a14458_not_out a14458_not_ff open
subblock: subb 0 1 2 3 4 5
.con a12170_out a14458_not_in0
.con a14414_out a14458_not_in1
.con a14420_out a14458_not_in2

.clb a14466_not #LUT
pinlist:  a14466_not_in0 a14466_not_in1 a14466_not_in2 open a14466_not_out a14466_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13534_out a14466_not_in0
.con a14394_out a14466_not_in1
.con a14410_out a14466_not_in2

.clb a14474 #LUT
pinlist:  a14474_in0 a14474_in1 a14474_in2 open a14474_out a14474_ff open
subblock: subb 0 1 2 3 4 5
.con a13542_out a14474_in0
.con a14354_out a14474_in1
.con a14366_out a14474_in2

.clb a14482 #LUT
pinlist:  a14482_in0 a14482_in1 a14482_in2 open a14482_out a14482_ff open
subblock: subb 0 1 2 3 4 5
.con a13550_out a14482_in0
.con a14338_out a14482_in1
.con a14350_out a14482_in2

.clb a14490 #LUT
pinlist:  a14490_in0 a14490_in1 a14490_in2 open a14490_out a14490_ff open
subblock: subb 0 1 2 3 4 5
.con a13558_out a14490_in0
.con a14322_out a14490_in1
.con a14334_out a14490_in2

.clb a14498 #LUT
pinlist:  a14498_in0 a14498_in1 a14498_in2 open a14498_out a14498_ff open
subblock: subb 0 1 2 3 4 5
.con a13566_out a14498_in0
.con a14306_out a14498_in1
.con a14318_out a14498_in2

.clb a14506 #LUT
pinlist:  a14506_in0 a14506_in1 a14506_in2 open a14506_out a14506_ff open
subblock: subb 0 1 2 3 4 5
.con a13574_out a14506_in0
.con a14290_out a14506_in1
.con a14302_out a14506_in2

.clb a14514 #LUT
pinlist:  a14514_in0 a14514_in1 a14514_in2 open a14514_out a14514_ff open
subblock: subb 0 1 2 3 4 5
.con a13582_out a14514_in0
.con a14274_out a14514_in1
.con a14286_out a14514_in2

.clb a14522 #LUT
pinlist:  a14522_in0 a14522_in1 a14522_in2 open a14522_out a14522_ff open
subblock: subb 0 1 2 3 4 5
.con a14250_out a14522_in0
.con a14258_out a14522_in1
.con a14270_out a14522_in2

.clb a14530 #LUT
pinlist:  a14530_in0 a14530_in1 a14530_in2 a14530_in3 a14530_out a14530_ff open
subblock: subb 0 1 2 3 4 5
.con a13590_out a14530_in0
.con a13598_out a14530_in1
.con a13620_out a14530_in2
.con a14244_out a14530_in3

.clb a14532 #LUT
pinlist:  a14532_in0 a14532_in1 a14532_in2 a14532_in3 a14532_out a14532_ff open
subblock: subb 0 1 2 3 4 5
.con a11994_out a14532_in0
.con a13394_out a14532_in1
.con a13604_out a14532_in2
.con a13612_out a14532_in3

.clb a14538_not #LUT
pinlist:  a14538_not_in0 a14538_not_in1 a14538_not_in2 a14538_not_in3 a14538_not_out a14538_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13630_out a14538_not_in0
.con a13638_out a14538_not_in1
.con a14238_out a14538_not_in2
.con a14532_out a14538_not_in3

.clb a14546_not #LUT
pinlist:  a14546_not_in0 a14546_not_in1 a14546_not_in2 open a14546_not_out a14546_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13630_out a14546_not_in0
.con a13638_out a14546_not_in1
.con a14238_out a14546_not_in2

.clb a14554_not #LUT
pinlist:  a14554_not_in0 a14554_not_in1 a14554_not_in2 open a14554_not_out a14554_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13650_out a14554_not_in0
.con a13658_out a14554_not_in1
.con a14234_out a14554_not_in2

.clb a13690 #LUT
pinlist:  a13690_in0 a13690_in1 a13690_in2 a13690_in3 a13690_out a13690_ff open
subblock: subb 0 1 2 3 4 5
.con a12932_out a13690_in0
.con a13338_out a13690_in1
.con a13346_out a13690_in2
.con a13362_out a13690_in3

.clb a14220 #LUT
pinlist:  a14220_in0 a14220_in1 a14220_in2 open a14220_out a14220_ff open
subblock: subb 0 1 2 3 4 5
.con a14196_out a14220_in0
.con a14204_out a14220_in1
.con a14216_out a14220_in2

.clb a14562 #LUT
pinlist:  a14562_in0 a14562_in1 a14562_in2 a14562_in3 a14562_out a14562_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a14562_in0
.con a13688_out a14562_in1
.con a13690_out a14562_in2
.con a14220_out a14562_in3

.clb a14574 #TLUT
pinlist:  a14574_in0 a14574_in1 open open a14574_out a14574_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14574_in0
.con sample_in[22]_ipin_out a14574_in1

.clb a14606 #TLUT
pinlist:  a14606_in0 a14606_in1 a14606_in2 open a14606_out a14606_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14606_in0
.con sample_in[18]_ipin_out a14606_in1
.con sample_in[19]_ipin_out a14606_in2

.clb a14662 #TLUT
pinlist:  a14662_in0 a14662_in1 a14662_in2 open a14662_out a14662_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14662_in0
.con sample_in[18]_ipin_out a14662_in1
.con sample_in[19]_ipin_out a14662_in2

.clb a14670 #TLUT
pinlist:  a14670_in0 a14670_in1 a14670_in2 a14670_in3 a14670_out a14670_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14670_in0
.con sample_in[22]_ipin_out a14670_in1
.con a14606_out a14670_in2
.con a14662_out a14670_in3

.clb a14690 #TLUT
pinlist:  a14690_in0 a14690_in1 open open a14690_out a14690_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14690_in0
.con sample_in[22]_ipin_out a14690_in1

.clb a14716 #TLUT
pinlist:  a14716_in0 a14716_in1 open open a14716_out a14716_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14716_in0
.con sample_in[22]_ipin_out a14716_in1

.clb a14756 #TLUT
pinlist:  a14756_in0 a14756_in1 a14756_in2 open a14756_out a14756_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14756_in0
.con sample_in[18]_ipin_out a14756_in1
.con sample_in[19]_ipin_out a14756_in2

.clb a14766 #TLUT
pinlist:  a14766_in0 a14766_in1 a14766_in2 open a14766_out a14766_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14766_in0
.con sample_in[22]_ipin_out a14766_in1
.con a14662_out a14766_in2

.clb a14780 #TLUT
pinlist:  a14780_in0 a14780_in1 open open a14780_out a14780_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14780_in0
.con sample_in[22]_ipin_out a14780_in1

.clb a14806 #TLUT
pinlist:  a14806_in0 a14806_in1 a14806_in2 open a14806_out a14806_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14806_in0
.con sample_in[18]_ipin_out a14806_in1
.con sample_in[19]_ipin_out a14806_in2

.clb a14834 #TLUT
pinlist:  a14834_in0 a14834_in1 a14834_in2 open a14834_out a14834_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a14834_in0
.con sample_in[15]_ipin_out a14834_in1
.con sample_in[17]_ipin_out a14834_in2

.clb a14860 #TLUT
pinlist:  a14860_in0 a14860_in1 a14860_in2 open a14860_out a14860_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14860_in0
.con sample_in[18]_ipin_out a14860_in1
.con sample_in[19]_ipin_out a14860_in2

.clb a14876 #TLUT
pinlist:  a14876_in0 a14876_in1 a14876_in2 a14876_in3 a14876_out a14876_ff open
subblock: subb 0 1 2 3 4 5
.con a14780_out a14876_in0
.con a14806_out a14876_in1
.con a14834_out a14876_in2
.con a14860_out a14876_in3

.clb a14884 #TLUT
pinlist:  a14884_in0 a14884_in1 a14884_in2 open a14884_out a14884_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a14884_in0
.con sample_in[15]_ipin_out a14884_in1
.con sample_in[17]_ipin_out a14884_in2

.clb a14910 #TLUT
pinlist:  a14910_in0 a14910_in1 a14910_in2 open a14910_out a14910_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a14910_in0
.con sample_in[18]_ipin_out a14910_in1
.con sample_in[19]_ipin_out a14910_in2

.clb a14920 #TLUT
pinlist:  a14920_in0 a14920_in1 a14920_in2 a14920_in3 a14920_out a14920_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14920_in0
.con sample_in[22]_ipin_out a14920_in1
.con a14884_out a14920_in2
.con a14910_out a14920_in3

.clb a14932 #LUT
pinlist:  a14932_in0 a14932_in1 a14932_in2 a14932_in3 a14932_out a14932_ff open
subblock: subb 0 1 2 3 4 5
.con a14716_out a14932_in0
.con a14756_out a14932_in1
.con a14876_out a14932_in2
.con a14920_out a14932_in3

.clb a14936_not #LUT
pinlist:  a14936_not_in0 a14936_not_in1 a14936_not_in2 a14936_not_in3 a14936_not_out a14936_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14716_out a14936_not_in0
.con a14756_out a14936_not_in1
.con a14766_out a14936_not_in2
.con a14932_out a14936_not_in3

.clb a14944_not #TLUT
pinlist:  a14944_not_in0 a14944_not_in1 a14944_not_in2 a14944_not_in3 a14944_not_out a14944_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14944_not_in0
.con sample_in[22]_ipin_out a14944_not_in1
.con a14606_out a14944_not_in2
.con a14662_out a14944_not_in3

.clb a14948 #TLUT
pinlist:  a14948_in0 a14948_in1 open open a14948_out a14948_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14948_in0
.con sample_in[22]_ipin_out a14948_in1

.clb a14956_not #LUT
pinlist:  a14956_not_in0 a14956_not_in1 a14956_not_in2 open a14956_not_out a14956_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14196_out a14956_not_in0
.con a14204_out a14956_not_in1
.con a14216_out a14956_not_in2

.clb a14970_not #TLUT
pinlist:  a14970_not_in0 a14970_not_in1 open open a14970_not_out a14970_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14970_not_in0
.con sample_in[22]_ipin_out a14970_not_in1

.clb a14976 #LUT
pinlist:  a14976_in0 a14976_in1 a14976_in2 a14976_in3 a14976_out a14976_ff open
subblock: subb 0 1 2 3 4 5
.con a12924_out a14976_in0
.con a13354_out a14976_in1
.con a13362_out a14976_in2
.con a13668_out a14976_in3

.clb a14984 #LUT
pinlist:  a14984_in0 a14984_in1 a14984_in2 a14984_in3 a14984_out a14984_ff open
subblock: subb 0 1 2 3 4 5
.con a13680_out a14984_in0
.con a13698_out a14984_in1
.con a14222_out a14984_in2
.con a14976_out a14984_in3

.clb a14992_not #LUT
pinlist:  a14992_not_in0 a14992_not_in1 a14992_not_in2 open a14992_not_out a14992_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14148_out a14992_not_in0
.con a14156_out a14992_not_in1
.con a14168_out a14992_not_in2

.clb a14916 #TLUT
pinlist:  a14916_in0 a14916_in1 a14916_in2 a14916_in3 a14916_out a14916_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a14916_in0
.con sample_in[22]_ipin_out a14916_in1
.con a14884_out a14916_in2
.con a14910_out a14916_in3

.clb a15034 #TLUT
pinlist:  a15034_in0 a15034_in1 a15034_in2 open a15034_out a15034_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a15034_in0
.con sample_in[18]_ipin_out a15034_in1
.con sample_in[19]_ipin_out a15034_in2

.clb a15074 #TLUT
pinlist:  a15074_in0 a15074_in1 a15074_in2 a15074_in3 a15074_out a15074_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15074_in0
.con sample_in[16]_ipin_out a15074_in1
.con sample_in[15]_ipin_out a15074_in2
.con sample_in[17]_ipin_out a15074_in3

.clb a15086 #TLUT
pinlist:  a15086_in0 a15086_in1 a15086_in2 open a15086_out a15086_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15086_in0
.con a15034_out a15086_in1
.con a15074_out a15086_in2

.clb a15112 #TLUT
pinlist:  a15112_in0 a15112_in1 a15112_in2 open a15112_out a15112_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a15112_in0
.con sample_in[18]_ipin_out a15112_in1
.con sample_in[19]_ipin_out a15112_in2

.clb a15126 #TLUT
pinlist:  a15126_in0 a15126_in1 a15126_in2 open a15126_out a15126_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15126_in0
.con sample_in[15]_ipin_out a15126_in1
.con sample_in[17]_ipin_out a15126_in2

.clb a15138 #TLUT
pinlist:  a15138_in0 a15138_in1 a15138_in2 open a15138_out a15138_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15138_in0
.con a15112_out a15138_in1
.con a15126_out a15138_in2

.clb a15152 #TLUT
pinlist:  a15152_in0 a15152_in1 a15152_in2 open a15152_out a15152_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15152_in0
.con sample_in[13]_ipin_out a15152_in1
.con sample_in[14]_ipin_out a15152_in2

.clb a15168 #TLUT
pinlist:  a15168_in0 a15168_in1 a15168_in2 a15168_in3 a15168_out a15168_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15168_in0
.con a15112_out a15168_in1
.con a15126_out a15168_in2
.con a15152_out a15168_in3

.clb a15188 #TLUT
pinlist:  a15188_in0 a15188_in1 a15188_in2 a15188_in3 a15188_out a15188_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15188_in0
.con sample_in[15]_ipin_out a15188_in1
.con sample_in[17]_ipin_out a15188_in2
.con a15168_out a15188_in3

.clb a15186 #TLUT
pinlist:  a15186_in0 a15186_in1 a15186_in2 open a15186_out a15186_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15186_in0
.con sample_in[15]_ipin_out a15186_in1
.con sample_in[17]_ipin_out a15186_in2

.clb a15194 #TLUT
pinlist:  a15194_in0 a15194_in1 a15194_in2 a15194_in3 a15194_out a15194_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15194_in0
.con a15112_out a15194_in1
.con a15126_out a15194_in2
.con a15152_out a15194_in3

.clb a15200 #TLUT
pinlist:  a15200_in0 a15200_in1 a15200_in2 a15200_in3 a15200_out a15200_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15200_in0
.con a15112_out a15200_in1
.con a15126_out a15200_in2
.con a15152_out a15200_in3

.clb a15206 #LUT
pinlist:  a15206_in0 a15206_in1 a15206_in2 a15206_in3 a15206_out a15206_ff open
subblock: subb 0 1 2 3 4 5
.con a15138_out a15206_in0
.con a15186_out a15206_in1
.con a15194_out a15206_in2
.con a15200_out a15206_in3

.clb a15208 #LUT
pinlist:  a15208_in0 a15208_in1 a15208_in2 a15208_in3 a15208_out a15208_ff open
subblock: subb 0 1 2 3 4 5
.con a15138_out a15208_in0
.con a15152_out a15208_in1
.con a15188_out a15208_in2
.con a15206_out a15208_in3

.clb a15228 #TLUT
pinlist:  a15228_in0 a15228_in1 a15228_in2 open a15228_out a15228_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15228_in0
.con sample_in[13]_ipin_out a15228_in1
.con sample_in[14]_ipin_out a15228_in2

.clb a15236 #TLUT
pinlist:  a15236_in0 a15236_in1 open open a15236_out a15236_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15236_in0
.con sample_in[19]_ipin_out a15236_in1

.clb a15258 #TLUT
pinlist:  a15258_in0 a15258_in1 a15258_in2 open a15258_out a15258_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15258_in0
.con sample_in[15]_ipin_out a15258_in1
.con sample_in[17]_ipin_out a15258_in2

.clb a15264 #TLUT
pinlist:  a15264_in0 a15264_in1 a15264_in2 a15264_in3 a15264_out a15264_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a15264_in0
.con a15228_out a15264_in1
.con a15236_out a15264_in2
.con a15258_out a15264_in3

.clb a15282 #TLUT
pinlist:  a15282_in0 a15282_in1 a15282_in2 a15282_in3 a15282_out a15282_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a15282_in0
.con a15086_out a15282_in1
.con a15208_out a15282_in2
.con a15264_out a15282_in3

.clb a15294 #TLUT
pinlist:  a15294_in0 a15294_in1 a15294_in2 open a15294_out a15294_ff open
subblock: subb 0 1 2 3 4 5
.con a14780_out a15294_in0
.con a14806_out a15294_in1
.con a14834_out a15294_in2

.clb a15300_not #LUT
pinlist:  a15300_not_in0 a15300_not_in1 open open a15300_not_out a15300_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15282_out a15300_not_in0
.con a15294_out a15300_not_in1

.clb a15306 #TLUT
pinlist:  a15306_in0 a15306_in1 a15306_in2 open a15306_out a15306_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15306_in0
.con a15126_out a15306_in1
.con a15152_out a15306_in2

.clb a15314 #TLUT
pinlist:  a15314_in0 a15314_in1 a15314_in2 open a15314_out a15314_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15314_in0
.con a15126_out a15314_in1
.con a15152_out a15314_in2

.clb a15318_not #LUT
pinlist:  a15318_not_in0 a15318_not_in1 a15318_not_in2 a15318_not_in3 a15318_not_out a15318_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15112_out a15318_not_in0
.con a15186_out a15318_not_in1
.con a15306_out a15318_not_in2
.con a15314_out a15318_not_in3

.clb a15068 #TLUT
pinlist:  a15068_in0 a15068_in1 a15068_in2 open a15068_out a15068_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15068_in0
.con sample_in[15]_ipin_out a15068_in1
.con sample_in[17]_ipin_out a15068_in2

.clb a15344 #TLUT
pinlist:  a15344_in0 a15344_in1 a15344_in2 a15344_in3 a15344_out a15344_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15344_in0
.con sample_in[18]_ipin_out a15344_in1
.con a15034_out a15344_in2
.con a15068_out a15344_in3

.clb a15350_not #TLUT
pinlist:  a15350_not_in0 a15350_not_in1 a15350_not_in2 open a15350_not_out a15350_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15350_not_in0
.con sample_in[19]_ipin_out a15350_not_in1
.con a15344_out a15350_not_in2

.clb a15088 #TLUT
pinlist:  a15088_in0 a15088_in1 a15088_in2 a15088_in3 a15088_out a15088_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15088_in0
.con sample_in[22]_ipin_out a15088_in1
.con a15034_out a15088_in2
.con a15074_out a15088_in3

.clb a15270 #LUT
pinlist:  a15270_in0 a15270_in1 open open a15270_out a15270_ff open
subblock: subb 0 1 2 3 4 5
.con a15208_out a15270_in0
.con a15264_out a15270_in1

.clb a15358 #TLUT
pinlist:  a15358_in0 a15358_in1 a15358_in2 a15358_in3 a15358_out a15358_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a15358_in0
.con a15086_out a15358_in1
.con a15208_out a15358_in2
.con a15264_out a15358_in3

.clb a15364_not #LUT
pinlist:  a15364_not_in0 a15364_not_in1 a15364_not_in2 a15364_not_in3 a15364_not_out a15364_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15088_out a15364_not_in0
.con a15270_out a15364_not_in1
.con a15294_out a15364_not_in2
.con a15358_out a15364_not_in3

.clb a15370 #TLUT
pinlist:  a15370_in0 a15370_in1 a15370_in2 open a15370_out a15370_ff open
subblock: subb 0 1 2 3 4 5
.con a14780_out a15370_in0
.con a14806_out a15370_in1
.con a14834_out a15370_in2

.clb a15384 #TLUT
pinlist:  a15384_in0 a15384_in1 a15384_in2 a15384_in3 a15384_out a15384_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15384_in0
.con sample_in[22]_ipin_out a15384_in1
.con a14884_out a15384_in2
.con a14910_out a15384_in3

.clb a15396 #TLUT
pinlist:  a15396_in0 a15396_in1 a15396_in2 a15396_in3 a15396_out a15396_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15396_in0
.con sample_in[18]_ipin_out a15396_in1
.con a15034_out a15396_in2
.con a15068_out a15396_in3

.clb a15330 #TLUT
pinlist:  a15330_in0 a15330_in1 a15330_in2 a15330_in3 a15330_out a15330_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15330_in0
.con sample_in[16]_ipin_out a15330_in1
.con sample_in[15]_ipin_out a15330_in2
.con sample_in[17]_ipin_out a15330_in3

.clb a15404 #TLUT
pinlist:  a15404_in0 a15404_in1 a15404_in2 a15404_in3 a15404_out a15404_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15404_in0
.con sample_in[19]_ipin_out a15404_in1
.con a15034_out a15404_in2
.con a15330_out a15404_in3

.clb a15406 #TLUT
pinlist:  a15406_in0 a15406_in1 a15406_in2 a15406_in3 a15406_out a15406_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15406_in0
.con sample_in[19]_ipin_out a15406_in1
.con a15396_out a15406_in2
.con a15404_out a15406_in3

.clb a15412 #LUT
pinlist:  a15412_in0 a15412_in1 a15412_in2 a15412_in3 a15412_out a15412_ff open
subblock: subb 0 1 2 3 4 5
.con a14860_out a15412_in0
.con a15370_out a15412_in1
.con a15384_out a15412_in2
.con a15406_out a15412_in3

.clb a15420_not #LUT
pinlist:  a15420_not_in0 a15420_not_in1 a15420_not_in2 open a15420_not_out a15420_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14100_out a15420_not_in0
.con a14108_out a15420_not_in1
.con a14120_out a15420_not_in2

.clb a15428_not #LUT
pinlist:  a15428_not_in0 a15428_not_in1 a15428_not_in2 a15428_not_in3 a15428_not_out a15428_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14716_out a15428_not_in0
.con a14756_out a15428_not_in1
.con a14876_out a15428_not_in2
.con a14920_out a15428_not_in3

.clb a15432_not #LUT
pinlist:  a15432_not_in0 a15432_not_in1 a15432_not_in2 a15432_not_in3 a15432_not_out a15432_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14860_out a15432_not_in0
.con a15370_out a15432_not_in1
.con a15384_out a15432_not_in2
.con a15406_out a15432_not_in3

.clb a15440_not #LUT
pinlist:  a15440_not_in0 a15440_not_in1 a15440_not_in2 open a15440_not_out a15440_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14124_out a15440_not_in0
.con a14132_out a15440_not_in1
.con a14144_out a15440_not_in2

.clb a15460 #LUT
pinlist:  a15460_in0 a15460_in1 a15460_in2 a15460_in3 a15460_out a15460_ff open
subblock: subb 0 1 2 3 4 5
.con a14716_out a15460_in0
.con a14756_out a15460_in1
.con a14876_out a15460_in2
.con a14920_out a15460_in3

.clb a15466 #LUT
pinlist:  a15466_in0 a15466_in1 open open a15466_out a15466_ff open
subblock: subb 0 1 2 3 4 5
.con a14766_out a15466_in0
.con a15460_out a15466_in1

.clb a15474_not #LUT
pinlist:  a15474_not_in0 a15474_not_in1 a15474_not_in2 open a15474_not_out a15474_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14172_out a15474_not_in0
.con a14180_out a15474_not_in1
.con a14192_out a15474_not_in2

.clb a15482 #LUT
pinlist:  a15482_in0 a15482_in1 a15482_in2 a15482_in3 a15482_out a15482_ff open
subblock: subb 0 1 2 3 4 5
.con a13708_out a15482_in0
.con a13716_out a15482_in1
.con a13738_out a15482_in2
.con a14070_out a15482_in3

.clb a15490 #TLUT
pinlist:  a15490_in0 a15490_in1 a15490_in2 a15490_in3 a15490_out a15490_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[21]_ipin_out a15490_in0
.con a15112_out a15490_in1
.con a15126_out a15490_in2
.con a15152_out a15490_in3

.clb a15516 #TLUT
pinlist:  a15516_in0 a15516_in1 a15516_in2 a15516_in3 a15516_out a15516_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a15516_in0
.con a15228_out a15516_in1
.con a15236_out a15516_in2
.con a15258_out a15516_in3

.clb a15554 #TLUT
pinlist:  a15554_in0 a15554_in1 a15554_in2 open a15554_out a15554_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15554_in0
.con sample_in[15]_ipin_out a15554_in1
.con sample_in[17]_ipin_out a15554_in2

.clb a15590 #TLUT
pinlist:  a15590_in0 a15590_in1 a15590_in2 open a15590_out a15590_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15590_in0
.con sample_in[13]_ipin_out a15590_in1
.con sample_in[14]_ipin_out a15590_in2

.clb a15594 #TLUT
pinlist:  a15594_in0 a15594_in1 a15594_in2 a15594_in3 a15594_out a15594_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15594_in0
.con sample_in[15]_ipin_out a15594_in1
.con a15554_out a15594_in2
.con a15590_out a15594_in3

.clb a15616 #TLUT
pinlist:  a15616_in0 a15616_in1 a15616_in2 a15616_in3 a15616_out a15616_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15616_in0
.con sample_in[15]_ipin_out a15616_in1
.con a15554_out a15616_in2
.con a15590_out a15616_in3

.clb a15620 #TLUT
pinlist:  a15620_in0 a15620_in1 a15620_in2 a15620_in3 a15620_out a15620_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15620_in0
.con sample_in[15]_ipin_out a15620_in1
.con a15594_out a15620_in2
.con a15616_out a15620_in3

.clb a15624_not #LUT
pinlist:  a15624_not_in0 a15624_not_in1 a15624_not_in2 a15624_not_in3 a15624_not_out a15624_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15186_out a15624_not_in0
.con a15490_out a15624_not_in1
.con a15516_out a15624_not_in2
.con a15620_out a15624_not_in3

.clb a15634 #TLUT
pinlist:  a15634_in0 a15634_in1 a15634_in2 a15634_in3 a15634_out a15634_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[20]_ipin_out a15634_in0
.con a15228_out a15634_in1
.con a15236_out a15634_in2
.con a15258_out a15634_in3

.clb a15644 #TLUT
pinlist:  a15644_in0 a15644_in1 a15644_in2 a15644_in3 a15644_out a15644_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a15644_in0
.con sample_in[12]_ipin_out a15644_in1
.con sample_in[13]_ipin_out a15644_in2
.con sample_in[14]_ipin_out a15644_in3

.clb a15650 #TLUT
pinlist:  a15650_in0 a15650_in1 a15650_in2 open a15650_out a15650_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15650_in0
.con a15554_out a15650_in1
.con a15644_out a15650_in2

.clb a15670 #TLUT
pinlist:  a15670_in0 a15670_in1 a15670_in2 open a15670_out a15670_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15670_in0
.con sample_in[15]_ipin_out a15670_in1
.con sample_in[17]_ipin_out a15670_in2

.clb a15706 #TLUT
pinlist:  a15706_in0 a15706_in1 a15706_in2 open a15706_out a15706_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15706_in0
.con sample_in[13]_ipin_out a15706_in1
.con sample_in[14]_ipin_out a15706_in2

.clb a15714 #TLUT
pinlist:  a15714_in0 a15714_in1 a15714_in2 open a15714_out a15714_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15714_in0
.con a15670_out a15714_in1
.con a15706_out a15714_in2

.clb a15722 #TLUT
pinlist:  a15722_in0 a15722_in1 a15722_in2 open a15722_out a15722_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15722_in0
.con a15670_out a15722_in1
.con a15706_out a15722_in2

.clb a15684 #TLUT
pinlist:  a15684_in0 a15684_in1 a15684_in2 open a15684_out a15684_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a15684_in0
.con sample_in[10]_ipin_out a15684_in1
.con sample_in[11]_ipin_out a15684_in2

.clb a15718 #TLUT
pinlist:  a15718_in0 a15718_in1 a15718_in2 a15718_in3 a15718_out a15718_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15718_in0
.con sample_in[9]_ipin_out a15718_in1
.con sample_in[10]_ipin_out a15718_in2
.con sample_in[11]_ipin_out a15718_in3

.clb a15742 #TLUT
pinlist:  a15742_in0 a15742_in1 a15742_in2 open a15742_out a15742_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15742_in0
.con sample_in[13]_ipin_out a15742_in1
.con sample_in[14]_ipin_out a15742_in2

.clb a15744 #LUT
pinlist:  a15744_in0 a15744_in1 a15744_in2 a15744_in3 a15744_out a15744_ff open
subblock: subb 0 1 2 3 4 5
.con a15670_out a15744_in0
.con a15706_out a15744_in1
.con a15718_out a15744_in2
.con a15742_out a15744_in3

.clb a15746 #LUT
pinlist:  a15746_in0 a15746_in1 a15746_in2 a15746_in3 a15746_out a15746_ff open
subblock: subb 0 1 2 3 4 5
.con a15670_out a15746_in0
.con a15684_out a15746_in1
.con a15714_out a15746_in2
.con a15744_out a15746_in3

.clb a15750 #TLUT
pinlist:  a15750_in0 a15750_in1 a15750_in2 a15750_in3 a15750_out a15750_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15750_in0
.con a15670_out a15750_in1
.con a15684_out a15750_in2
.con a15706_out a15750_in3

.clb a15752 #LUT
pinlist:  a15752_in0 a15752_in1 a15752_in2 open a15752_out a15752_ff open
subblock: subb 0 1 2 3 4 5
.con a15670_out a15752_in0
.con a15706_out a15752_in1
.con a15718_out a15752_in2

.clb a15762 #LUT
pinlist:  a15762_in0 a15762_in1 a15762_in2 a15762_in3 a15762_out a15762_ff open
subblock: subb 0 1 2 3 4 5
.con a15722_out a15762_in0
.con a15742_out a15762_in1
.con a15750_out a15762_in2
.con a15752_out a15762_in3

.clb a15764 #LUT
pinlist:  a15764_in0 a15764_in1 a15764_in2 a15764_in3 a15764_out a15764_ff open
subblock: subb 0 1 2 3 4 5
.con a15714_out a15764_in0
.con a15722_out a15764_in1
.con a15746_out a15764_in2
.con a15762_out a15764_in3

.clb a15784 #TLUT
pinlist:  a15784_in0 a15784_in1 a15784_in2 open a15784_out a15784_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a15784_in0
.con sample_in[10]_ipin_out a15784_in1
.con sample_in[11]_ipin_out a15784_in2

.clb a15792 #TLUT
pinlist:  a15792_in0 a15792_in1 open open a15792_out a15792_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15792_in0
.con sample_in[15]_ipin_out a15792_in1

.clb a15814 #TLUT
pinlist:  a15814_in0 a15814_in1 a15814_in2 open a15814_out a15814_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15814_in0
.con sample_in[13]_ipin_out a15814_in1
.con sample_in[14]_ipin_out a15814_in2

.clb a15820 #TLUT
pinlist:  a15820_in0 a15820_in1 a15820_in2 a15820_in3 a15820_out a15820_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[17]_ipin_out a15820_in0
.con a15784_out a15820_in1
.con a15792_out a15820_in2
.con a15814_out a15820_in3

.clb a15838 #TLUT
pinlist:  a15838_in0 a15838_in1 a15838_in2 a15838_in3 a15838_out a15838_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[19]_ipin_out a15838_in0
.con a15650_out a15838_in1
.con a15764_out a15838_in2
.con a15820_out a15838_in3

.clb a15844 #LUT
pinlist:  a15844_in0 a15844_in1 open open a15844_out a15844_ff open
subblock: subb 0 1 2 3 4 5
.con a15634_out a15844_in0
.con a15838_out a15844_in1

.clb a15852 #TLUT
pinlist:  a15852_in0 a15852_in1 a15852_in2 open a15852_out a15852_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15852_in0
.con a15684_out a15852_in1
.con a15706_out a15852_in2

.clb a15860 #TLUT
pinlist:  a15860_in0 a15860_in1 a15860_in2 open a15860_out a15860_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15860_in0
.con a15684_out a15860_in1
.con a15706_out a15860_in2

.clb a15864_not #LUT
pinlist:  a15864_not_in0 a15864_not_in1 a15864_not_in2 a15864_not_in3 a15864_not_out a15864_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15670_out a15864_not_in0
.con a15742_out a15864_not_in1
.con a15852_out a15864_not_in2
.con a15860_out a15864_not_in3

.clb a15878 #TLUT
pinlist:  a15878_in0 a15878_in1 a15878_in2 a15878_in3 a15878_out a15878_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15878_in0
.con sample_in[15]_ipin_out a15878_in1
.con a15554_out a15878_in2
.con a15590_out a15878_in3

.clb a15884 #TLUT
pinlist:  a15884_in0 a15884_in1 a15884_in2 open a15884_out a15884_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a15884_in0
.con sample_in[15]_ipin_out a15884_in1
.con a15878_out a15884_in2

.clb a15652 #TLUT
pinlist:  a15652_in0 a15652_in1 a15652_in2 a15652_in3 a15652_out a15652_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a15652_in0
.con sample_in[19]_ipin_out a15652_in1
.con a15554_out a15652_in2
.con a15644_out a15652_in3

.clb a15826 #LUT
pinlist:  a15826_in0 a15826_in1 open open a15826_out a15826_ff open
subblock: subb 0 1 2 3 4 5
.con a15764_out a15826_in0
.con a15820_out a15826_in1

.clb a15892 #TLUT
pinlist:  a15892_in0 a15892_in1 a15892_in2 a15892_in3 a15892_out a15892_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[19]_ipin_out a15892_in0
.con a15650_out a15892_in1
.con a15764_out a15892_in2
.con a15820_out a15892_in3

.clb a15898_not #LUT
pinlist:  a15898_not_in0 a15898_not_in1 a15898_not_in2 a15898_not_in3 a15898_not_out a15898_not_ff open
subblock: subb 0 1 2 3 4 5
.con a15634_out a15898_not_in0
.con a15652_out a15898_not_in1
.con a15826_out a15898_not_in2
.con a15892_out a15898_not_in3

.clb a15906 #LUT
pinlist:  a15906_in0 a15906_in1 a15906_in2 a15906_in3 a15906_out a15906_ff open
subblock: subb 0 1 2 3 4 5
.con a15186_out a15906_in0
.con a15490_out a15906_in1
.con a15516_out a15906_in2
.con a15620_out a15906_in3

.clb a15912 #LUT
pinlist:  a15912_in0 a15912_in1 a15912_in2 a15912_in3 a15912_out a15912_ff open
subblock: subb 0 1 2 3 4 5
.con a13728_out a15912_in0
.con a13754_out a15912_in1
.con a14052_out a15912_in2
.con a14064_out a15912_in3

.clb a15918 #LUT
pinlist:  a15918_in0 a15918_in1 a15918_in2 open a15918_out a15918_ff open
subblock: subb 0 1 2 3 4 5
.con a13238_out a15918_in0
.con a13730_out a15918_in1
.con a15912_out a15918_in2

.clb a15928_not #TLUT
pinlist:  a15928_not_in0 a15928_not_in1 a15928_not_in2 a15928_not_in3 a15928_not_out a15928_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[22]_ipin_out a15928_not_in0
.con a15086_out a15928_not_in1
.con a15208_out a15928_not_in2
.con a15264_out a15928_not_in3

.clb a15936_not #LUT
pinlist:  a15936_not_in0 a15936_not_in1 a15936_not_in2 open a15936_not_out a15936_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14076_out a15936_not_in0
.con a14084_out a15936_not_in1
.con a14096_out a15936_not_in2

.clb a15944 #LUT
pinlist:  a15944_in0 a15944_in1 a15944_in2 open a15944_out a15944_ff open
subblock: subb 0 1 2 3 4 5
.con a13762_out a15944_in0
.con a14036_out a15944_in1
.con a14048_out a15944_in2

.clb a15978 #TLUT
pinlist:  a15978_in0 a15978_in1 a15978_in2 open a15978_out a15978_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a15978_in0
.con sample_in[13]_ipin_out a15978_in1
.con sample_in[14]_ipin_out a15978_in2

.clb a16014 #TLUT
pinlist:  a16014_in0 a16014_in1 a16014_in2 open a16014_out a16014_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16014_in0
.con sample_in[10]_ipin_out a16014_in1
.con sample_in[11]_ipin_out a16014_in2

.clb a16018 #TLUT
pinlist:  a16018_in0 a16018_in1 a16018_in2 a16018_in3 a16018_out a16018_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16018_in0
.con sample_in[12]_ipin_out a16018_in1
.con a15978_out a16018_in2
.con a16014_out a16018_in3

.clb a16040 #TLUT
pinlist:  a16040_in0 a16040_in1 a16040_in2 a16040_in3 a16040_out a16040_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16040_in0
.con sample_in[12]_ipin_out a16040_in1
.con a15978_out a16040_in2
.con a16014_out a16040_in3

.clb a16044 #TLUT
pinlist:  a16044_in0 a16044_in1 a16044_in2 a16044_in3 a16044_out a16044_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16044_in0
.con sample_in[13]_ipin_out a16044_in1
.con a16018_out a16044_in2
.con a16040_out a16044_in3

.clb a16064 #TLUT
pinlist:  a16064_in0 a16064_in1 a16064_in2 a16064_in3 a16064_out a16064_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[17]_ipin_out a16064_in0
.con a15784_out a16064_in1
.con a15792_out a16064_in2
.con a15814_out a16064_in3

.clb a16070 #TLUT
pinlist:  a16070_in0 a16070_in1 a16070_in2 a16070_in3 a16070_out a16070_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[18]_ipin_out a16070_in0
.con sample_in[12]_ipin_out a16070_in1
.con sample_in[13]_ipin_out a16070_in2
.con sample_in[14]_ipin_out a16070_in3

.clb a16082 #LUT
pinlist:  a16082_in0 a16082_in1 a16082_in2 a16082_in3 a16082_out a16082_ff open
subblock: subb 0 1 2 3 4 5
.con a15670_out a16082_in0
.con a15684_out a16082_in1
.con a15742_out a16082_in2
.con a16070_out a16082_in3

.clb a16086 #LUT
pinlist:  a16086_in0 a16086_in1 a16086_in2 open a16086_out a16086_ff open
subblock: subb 0 1 2 3 4 5
.con a16044_out a16086_in0
.con a16064_out a16086_in1
.con a16082_out a16086_in2

.clb a16096 #TLUT
pinlist:  a16096_in0 a16096_in1 a16096_in2 a16096_in3 a16096_out a16096_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[17]_ipin_out a16096_in0
.con a15784_out a16096_in1
.con a15792_out a16096_in2
.con a15814_out a16096_in3

.clb a16106 #TLUT
pinlist:  a16106_in0 a16106_in1 a16106_in2 a16106_in3 a16106_out a16106_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16106_in0
.con sample_in[9]_ipin_out a16106_in1
.con sample_in[10]_ipin_out a16106_in2
.con sample_in[11]_ipin_out a16106_in3

.clb a16112 #TLUT
pinlist:  a16112_in0 a16112_in1 a16112_in2 open a16112_out a16112_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16112_in0
.con a15978_out a16112_in1
.con a16106_out a16112_in2

.clb a16130 #TLUT
pinlist:  a16130_in0 a16130_in1 a16130_in2 open a16130_out a16130_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16130_in0
.con sample_in[10]_ipin_out a16130_in1
.con sample_in[11]_ipin_out a16130_in2

.clb a16146 #TLUT
pinlist:  a16146_in0 a16146_in1 a16146_in2 open a16146_out a16146_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16146_in0
.con sample_in[13]_ipin_out a16146_in1
.con sample_in[14]_ipin_out a16146_in2

.clb a16184 #TLUT
pinlist:  a16184_in0 a16184_in1 a16184_in2 open a16184_out a16184_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16184_in0
.con a16130_out a16184_in1
.con a16146_out a16184_in2

.clb a16170 #TLUT
pinlist:  a16170_in0 a16170_in1 a16170_in2 open a16170_out a16170_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16170_in0
.con sample_in[7]_ipin_out a16170_in1
.con sample_in[8]_ipin_out a16170_in2

.clb a16178 #TLUT
pinlist:  a16178_in0 a16178_in1 a16178_in2 a16178_in3 a16178_out a16178_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16178_in0
.con a16130_out a16178_in1
.con a16146_out a16178_in2
.con a16170_out a16178_in3

.clb a16204 #TLUT
pinlist:  a16204_in0 a16204_in1 a16204_in2 open a16204_out a16204_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16204_in0
.con sample_in[10]_ipin_out a16204_in1
.con sample_in[11]_ipin_out a16204_in2

.clb a16208 #LUT
pinlist:  a16208_in0 a16208_in1 a16208_in2 a16208_in3 a16208_out a16208_ff open
subblock: subb 0 1 2 3 4 5
.con a16170_out a16208_in0
.con a16178_out a16208_in1
.con a16184_out a16208_in2
.con a16204_out a16208_in3

.clb a16214 #TLUT
pinlist:  a16214_in0 a16214_in1 a16214_in2 a16214_in3 a16214_out a16214_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16214_in0
.con a16130_out a16214_in1
.con a16146_out a16214_in2
.con a16170_out a16214_in3

.clb a16218 #TLUT
pinlist:  a16218_in0 a16218_in1 a16218_in2 a16218_in3 a16218_out a16218_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16218_in0
.con a16130_out a16218_in1
.con a16146_out a16218_in2
.con a16170_out a16218_in3

.clb a16220 #TLUT
pinlist:  a16220_in0 a16220_in1 a16220_in2 a16220_in3 a16220_out a16220_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16220_in0
.con sample_in[10]_ipin_out a16220_in1
.con sample_in[11]_ipin_out a16220_in2
.con a16218_out a16220_in3

.clb a16226 #LUT
pinlist:  a16226_in0 a16226_in1 a16226_in2 a16226_in3 a16226_out a16226_ff open
subblock: subb 0 1 2 3 4 5
.con a16184_out a16226_in0
.con a16208_out a16226_in1
.con a16214_out a16226_in2
.con a16220_out a16226_in3

.clb a16246 #TLUT
pinlist:  a16246_in0 a16246_in1 a16246_in2 open a16246_out a16246_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16246_in0
.con sample_in[7]_ipin_out a16246_in1
.con sample_in[8]_ipin_out a16246_in2

.clb a16256 #TLUT
pinlist:  a16256_in0 a16256_in1 open open a16256_out a16256_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16256_in0
.con sample_in[13]_ipin_out a16256_in1

.clb a16278 #TLUT
pinlist:  a16278_in0 a16278_in1 a16278_in2 open a16278_out a16278_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16278_in0
.con sample_in[10]_ipin_out a16278_in1
.con sample_in[11]_ipin_out a16278_in2

.clb a16284 #TLUT
pinlist:  a16284_in0 a16284_in1 a16284_in2 a16284_in3 a16284_out a16284_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[14]_ipin_out a16284_in0
.con a16246_out a16284_in1
.con a16256_out a16284_in2
.con a16278_out a16284_in3

.clb a16302 #TLUT
pinlist:  a16302_in0 a16302_in1 a16302_in2 a16302_in3 a16302_out a16302_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a16302_in0
.con a16112_out a16302_in1
.con a16226_out a16302_in2
.con a16284_out a16302_in3

.clb a16308 #LUT
pinlist:  a16308_in0 a16308_in1 open open a16308_out a16308_ff open
subblock: subb 0 1 2 3 4 5
.con a16096_out a16308_in0
.con a16302_out a16308_in1

.clb a16314 #TLUT
pinlist:  a16314_in0 a16314_in1 a16314_in2 open a16314_out a16314_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16314_in0
.con a16130_out a16314_in1
.con a16170_out a16314_in2

.clb a16322 #TLUT
pinlist:  a16322_in0 a16322_in1 a16322_in2 open a16322_out a16322_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16322_in0
.con a16130_out a16322_in1
.con a16170_out a16322_in2

.clb a16326_not #LUT
pinlist:  a16326_not_in0 a16326_not_in1 a16326_not_in2 a16326_not_in3 a16326_not_out a16326_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16146_out a16326_not_in0
.con a16204_out a16326_not_in1
.con a16314_out a16326_not_in2
.con a16322_out a16326_not_in3

.clb a16340 #TLUT
pinlist:  a16340_in0 a16340_in1 a16340_in2 a16340_in3 a16340_out a16340_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16340_in0
.con sample_in[12]_ipin_out a16340_in1
.con a15978_out a16340_in2
.con a16014_out a16340_in3

.clb a16346 #TLUT
pinlist:  a16346_in0 a16346_in1 a16346_in2 open a16346_out a16346_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16346_in0
.con sample_in[13]_ipin_out a16346_in1
.con a16340_out a16346_in2

.clb a16114 #TLUT
pinlist:  a16114_in0 a16114_in1 a16114_in2 a16114_in3 a16114_out a16114_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a16114_in0
.con sample_in[15]_ipin_out a16114_in1
.con a15978_out a16114_in2
.con a16106_out a16114_in3

.clb a16290 #LUT
pinlist:  a16290_in0 a16290_in1 open open a16290_out a16290_ff open
subblock: subb 0 1 2 3 4 5
.con a16226_out a16290_in0
.con a16284_out a16290_in1

.clb a16356 #TLUT
pinlist:  a16356_in0 a16356_in1 a16356_in2 a16356_in3 a16356_out a16356_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a16356_in0
.con a16112_out a16356_in1
.con a16226_out a16356_in2
.con a16284_out a16356_in3

.clb a16360_not #LUT
pinlist:  a16360_not_in0 a16360_not_in1 a16360_not_in2 a16360_not_in3 a16360_not_out a16360_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16096_out a16360_not_in0
.con a16114_out a16360_not_in1
.con a16290_out a16360_not_in2
.con a16356_out a16360_not_in3

.clb a16368_not #LUT
pinlist:  a16368_not_in0 a16368_not_in1 a16368_not_in2 open a16368_not_out a16368_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16044_out a16368_not_in0
.con a16064_out a16368_not_in1
.con a16082_out a16368_not_in2

.clb a16376 #LUT
pinlist:  a16376_in0 a16376_in1 a16376_in2 open a16376_out a16376_ff open
subblock: subb 0 1 2 3 4 5
.con a13770_out a16376_in0
.con a14020_out a16376_in1
.con a14032_out a16376_in2

.clb a16386 #TLUT
pinlist:  a16386_in0 a16386_in1 a16386_in2 a16386_in3 a16386_out a16386_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[19]_ipin_out a16386_in0
.con a15650_out a16386_in1
.con a15764_out a16386_in2
.con a15820_out a16386_in3

.clb a16394_not #LUT
pinlist:  a16394_not_in0 a16394_not_in1 a16394_not_in2 open a16394_not_out a16394_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13754_out a16394_not_in0
.con a14052_out a16394_not_in1
.con a14064_out a16394_not_in2

.clb a16402_not #LUT
pinlist:  a16402_not_in0 a16402_not_in1 a16402_not_in2 open a16402_not_out a16402_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13786_out a16402_not_in0
.con a13988_out a16402_not_in1
.con a14000_out a16402_not_in2

.clb a16436 #TLUT
pinlist:  a16436_in0 a16436_in1 a16436_in2 open a16436_out a16436_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16436_in0
.con sample_in[10]_ipin_out a16436_in1
.con sample_in[11]_ipin_out a16436_in2

.clb a16472 #TLUT
pinlist:  a16472_in0 a16472_in1 a16472_in2 open a16472_out a16472_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16472_in0
.con sample_in[7]_ipin_out a16472_in1
.con sample_in[8]_ipin_out a16472_in2

.clb a16476 #TLUT
pinlist:  a16476_in0 a16476_in1 a16476_in2 a16476_in3 a16476_out a16476_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16476_in0
.con sample_in[9]_ipin_out a16476_in1
.con a16436_out a16476_in2
.con a16472_out a16476_in3

.clb a16498 #TLUT
pinlist:  a16498_in0 a16498_in1 a16498_in2 a16498_in3 a16498_out a16498_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16498_in0
.con sample_in[9]_ipin_out a16498_in1
.con a16436_out a16498_in2
.con a16472_out a16498_in3

.clb a16502 #TLUT
pinlist:  a16502_in0 a16502_in1 a16502_in2 a16502_in3 a16502_out a16502_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16502_in0
.con sample_in[10]_ipin_out a16502_in1
.con a16476_out a16502_in2
.con a16498_out a16502_in3

.clb a16522 #TLUT
pinlist:  a16522_in0 a16522_in1 a16522_in2 a16522_in3 a16522_out a16522_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[14]_ipin_out a16522_in0
.con a16246_out a16522_in1
.con a16256_out a16522_in2
.con a16278_out a16522_in3

.clb a16528 #TLUT
pinlist:  a16528_in0 a16528_in1 a16528_in2 a16528_in3 a16528_out a16528_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[15]_ipin_out a16528_in0
.con sample_in[9]_ipin_out a16528_in1
.con sample_in[10]_ipin_out a16528_in2
.con sample_in[11]_ipin_out a16528_in3

.clb a16540 #LUT
pinlist:  a16540_in0 a16540_in1 a16540_in2 a16540_in3 a16540_out a16540_ff open
subblock: subb 0 1 2 3 4 5
.con a16146_out a16540_in0
.con a16170_out a16540_in1
.con a16204_out a16540_in2
.con a16528_out a16540_in3

.clb a16544_not #LUT
pinlist:  a16544_not_in0 a16544_not_in1 a16544_not_in2 open a16544_not_out a16544_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16502_out a16544_not_in0
.con a16522_out a16544_not_in1
.con a16540_out a16544_not_in2

.clb a16554 #TLUT
pinlist:  a16554_in0 a16554_in1 a16554_in2 a16554_in3 a16554_out a16554_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[14]_ipin_out a16554_in0
.con a16246_out a16554_in1
.con a16256_out a16554_in2
.con a16278_out a16554_in3

.clb a16564 #TLUT
pinlist:  a16564_in0 a16564_in1 a16564_in2 a16564_in3 a16564_out a16564_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16564_in0
.con sample_in[6]_ipin_out a16564_in1
.con sample_in[7]_ipin_out a16564_in2
.con sample_in[8]_ipin_out a16564_in3

.clb a16570 #TLUT
pinlist:  a16570_in0 a16570_in1 a16570_in2 open a16570_out a16570_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16570_in0
.con a16436_out a16570_in1
.con a16564_out a16570_in2

.clb a16588 #TLUT
pinlist:  a16588_in0 a16588_in1 a16588_in2 open a16588_out a16588_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16588_in0
.con sample_in[7]_ipin_out a16588_in1
.con sample_in[8]_ipin_out a16588_in2

.clb a16604 #TLUT
pinlist:  a16604_in0 a16604_in1 a16604_in2 open a16604_out a16604_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16604_in0
.con sample_in[10]_ipin_out a16604_in1
.con sample_in[11]_ipin_out a16604_in2

.clb a16628 #TLUT
pinlist:  a16628_in0 a16628_in1 a16628_in2 open a16628_out a16628_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a16628_in0
.con sample_in[4]_ipin_out a16628_in1
.con sample_in[5]_ipin_out a16628_in2

.clb a16636 #TLUT
pinlist:  a16636_in0 a16636_in1 a16636_in2 a16636_in3 a16636_out a16636_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16636_in0
.con a16588_out a16636_in1
.con a16604_out a16636_in2
.con a16628_out a16636_in3

.clb a16644 #TLUT
pinlist:  a16644_in0 a16644_in1 a16644_in2 a16644_in3 a16644_out a16644_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16644_in0
.con a16588_out a16644_in1
.con a16604_out a16644_in2
.con a16628_out a16644_in3

.clb a16662 #TLUT
pinlist:  a16662_in0 a16662_in1 a16662_in2 open a16662_out a16662_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16662_in0
.con sample_in[7]_ipin_out a16662_in1
.con sample_in[8]_ipin_out a16662_in2

.clb a16642 #TLUT
pinlist:  a16642_in0 a16642_in1 a16642_in2 open a16642_out a16642_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16642_in0
.con a16588_out a16642_in1
.con a16604_out a16642_in2

.clb a16672 #TLUT
pinlist:  a16672_in0 a16672_in1 a16672_in2 a16672_in3 a16672_out a16672_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16672_in0
.con a16588_out a16672_in1
.con a16604_out a16672_in2
.con a16628_out a16672_in3

.clb a16676 #TLUT
pinlist:  a16676_in0 a16676_in1 a16676_in2 a16676_in3 a16676_out a16676_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16676_in0
.con a16588_out a16676_in1
.con a16604_out a16676_in2
.con a16628_out a16676_in3

.clb a16682 #LUT
pinlist:  a16682_in0 a16682_in1 a16682_in2 a16682_in3 a16682_out a16682_ff open
subblock: subb 0 1 2 3 4 5
.con a16642_out a16682_in0
.con a16662_out a16682_in1
.con a16672_out a16682_in2
.con a16676_out a16682_in3

.clb a16684 #LUT
pinlist:  a16684_in0 a16684_in1 a16684_in2 a16684_in3 a16684_out a16684_ff open
subblock: subb 0 1 2 3 4 5
.con a16636_out a16684_in0
.con a16644_out a16684_in1
.con a16662_out a16684_in2
.con a16682_out a16684_in3

.clb a16704 #TLUT
pinlist:  a16704_in0 a16704_in1 a16704_in2 open a16704_out a16704_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a16704_in0
.con sample_in[4]_ipin_out a16704_in1
.con sample_in[5]_ipin_out a16704_in2

.clb a16714 #TLUT
pinlist:  a16714_in0 a16714_in1 open open a16714_out a16714_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16714_in0
.con sample_in[10]_ipin_out a16714_in1

.clb a16736 #TLUT
pinlist:  a16736_in0 a16736_in1 a16736_in2 open a16736_out a16736_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16736_in0
.con sample_in[7]_ipin_out a16736_in1
.con sample_in[8]_ipin_out a16736_in2

.clb a16742 #TLUT
pinlist:  a16742_in0 a16742_in1 a16742_in2 a16742_in3 a16742_out a16742_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[11]_ipin_out a16742_in0
.con a16704_out a16742_in1
.con a16714_out a16742_in2
.con a16736_out a16742_in3

.clb a16760 #TLUT
pinlist:  a16760_in0 a16760_in1 a16760_in2 a16760_in3 a16760_out a16760_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[13]_ipin_out a16760_in0
.con a16570_out a16760_in1
.con a16684_out a16760_in2
.con a16742_out a16760_in3

.clb a16766 #LUT
pinlist:  a16766_in0 a16766_in1 open open a16766_out a16766_ff open
subblock: subb 0 1 2 3 4 5
.con a16554_out a16766_in0
.con a16760_out a16766_in1

.clb a16772 #TLUT
pinlist:  a16772_in0 a16772_in1 a16772_in2 open a16772_out a16772_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16772_in0
.con a16588_out a16772_in1
.con a16628_out a16772_in2

.clb a16780 #TLUT
pinlist:  a16780_in0 a16780_in1 a16780_in2 open a16780_out a16780_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16780_in0
.con a16588_out a16780_in1
.con a16628_out a16780_in2

.clb a16784_not #LUT
pinlist:  a16784_not_in0 a16784_not_in1 a16784_not_in2 a16784_not_in3 a16784_not_out a16784_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16604_out a16784_not_in0
.con a16662_out a16784_not_in1
.con a16772_out a16784_not_in2
.con a16780_out a16784_not_in3

.clb a16798 #TLUT
pinlist:  a16798_in0 a16798_in1 a16798_in2 a16798_in3 a16798_out a16798_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16798_in0
.con sample_in[9]_ipin_out a16798_in1
.con a16436_out a16798_in2
.con a16472_out a16798_in3

.clb a16804 #TLUT
pinlist:  a16804_in0 a16804_in1 a16804_in2 open a16804_out a16804_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16804_in0
.con sample_in[10]_ipin_out a16804_in1
.con a16798_out a16804_in2

.clb a16748 #LUT
pinlist:  a16748_in0 a16748_in1 open open a16748_out a16748_ff open
subblock: subb 0 1 2 3 4 5
.con a16684_out a16748_in0
.con a16742_out a16748_in1

.clb a16806 #TLUT
pinlist:  a16806_in0 a16806_in1 a16806_in2 open a16806_out a16806_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[13]_ipin_out a16806_in0
.con a16554_out a16806_in1
.con a16570_out a16806_in2

.clb a16814 #TLUT
pinlist:  a16814_in0 a16814_in1 a16814_in2 a16814_in3 a16814_out a16814_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[13]_ipin_out a16814_in0
.con a16570_out a16814_in1
.con a16684_out a16814_in2
.con a16742_out a16814_in3

.clb a16818_not #LUT
pinlist:  a16818_not_in0 a16818_not_in1 a16818_not_in2 a16818_not_in3 a16818_not_out a16818_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16554_out a16818_not_in0
.con a16748_out a16818_not_in1
.con a16806_out a16818_not_in2
.con a16814_out a16818_not_in3

.clb a16826 #LUT
pinlist:  a16826_in0 a16826_in1 a16826_in2 open a16826_out a16826_ff open
subblock: subb 0 1 2 3 4 5
.con a16502_out a16826_in0
.con a16522_out a16826_in1
.con a16540_out a16826_in2

.clb a16834 #LUT
pinlist:  a16834_in0 a16834_in1 a16834_in2 open a16834_out a16834_ff open
subblock: subb 0 1 2 3 4 5
.con a13794_out a16834_in0
.con a13972_out a16834_in1
.con a13984_out a16834_in2

.clb a16844 #TLUT
pinlist:  a16844_in0 a16844_in1 a16844_in2 a16844_in3 a16844_out a16844_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[16]_ipin_out a16844_in0
.con a16112_out a16844_in1
.con a16226_out a16844_in2
.con a16284_out a16844_in3

.clb a16852_not #LUT
pinlist:  a16852_not_in0 a16852_not_in1 a16852_not_in2 open a16852_not_out a16852_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13778_out a16852_not_in0
.con a14004_out a16852_not_in1
.con a14016_out a16852_not_in2

.clb a16860 #LUT
pinlist:  a16860_in0 a16860_in1 a16860_in2 a16860_in3 a16860_out a16860_ff open
subblock: subb 0 1 2 3 4 5
.con a13820_out a16860_in0
.con a13926_out a16860_in1
.con a13936_out a16860_in2
.con a13952_out a16860_in3

.clb a16894 #TLUT
pinlist:  a16894_in0 a16894_in1 a16894_in2 open a16894_out a16894_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16894_in0
.con sample_in[7]_ipin_out a16894_in1
.con sample_in[8]_ipin_out a16894_in2

.clb a16930 #TLUT
pinlist:  a16930_in0 a16930_in1 a16930_in2 open a16930_out a16930_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a16930_in0
.con sample_in[4]_ipin_out a16930_in1
.con sample_in[5]_ipin_out a16930_in2

.clb a16934 #TLUT
pinlist:  a16934_in0 a16934_in1 a16934_in2 a16934_in3 a16934_out a16934_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16934_in0
.con sample_in[6]_ipin_out a16934_in1
.con a16894_out a16934_in2
.con a16930_out a16934_in3

.clb a16956 #TLUT
pinlist:  a16956_in0 a16956_in1 a16956_in2 a16956_in3 a16956_out a16956_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a16956_in0
.con sample_in[6]_ipin_out a16956_in1
.con a16894_out a16956_in2
.con a16930_out a16956_in3

.clb a16960 #TLUT
pinlist:  a16960_in0 a16960_in1 a16960_in2 a16960_in3 a16960_out a16960_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a16960_in0
.con sample_in[7]_ipin_out a16960_in1
.con a16934_out a16960_in2
.con a16956_out a16960_in3

.clb a16980 #TLUT
pinlist:  a16980_in0 a16980_in1 a16980_in2 a16980_in3 a16980_out a16980_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[11]_ipin_out a16980_in0
.con a16704_out a16980_in1
.con a16714_out a16980_in2
.con a16736_out a16980_in3

.clb a16986 #TLUT
pinlist:  a16986_in0 a16986_in1 a16986_in2 a16986_in3 a16986_out a16986_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[12]_ipin_out a16986_in0
.con sample_in[6]_ipin_out a16986_in1
.con sample_in[7]_ipin_out a16986_in2
.con sample_in[8]_ipin_out a16986_in3

.clb a16998 #LUT
pinlist:  a16998_in0 a16998_in1 a16998_in2 a16998_in3 a16998_out a16998_ff open
subblock: subb 0 1 2 3 4 5
.con a16604_out a16998_in0
.con a16628_out a16998_in1
.con a16662_out a16998_in2
.con a16986_out a16998_in3

.clb a17002_not #LUT
pinlist:  a17002_not_in0 a17002_not_in1 a17002_not_in2 open a17002_not_out a17002_not_ff open
subblock: subb 0 1 2 3 4 5
.con a16960_out a17002_not_in0
.con a16980_out a17002_not_in1
.con a16998_out a17002_not_in2

.clb a17012 #TLUT
pinlist:  a17012_in0 a17012_in1 a17012_in2 a17012_in3 a17012_out a17012_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[11]_ipin_out a17012_in0
.con a16704_out a17012_in1
.con a16714_out a17012_in2
.con a16736_out a17012_in3

.clb a17028 #TLUT
pinlist:  a17028_in0 a17028_in1 a17028_in2 a17028_in3 a17028_out a17028_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17028_in0
.con sample_in[6]_ipin_out a17028_in1
.con a16894_out a17028_in2
.con a16930_out a17028_in3

.clb a17058 #TLUT
pinlist:  a17058_in0 a17058_in1 a17058_in2 open a17058_out a17058_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17058_in0
.con sample_in[1]_ipin_out a17058_in1
.con sample_in[2]_ipin_out a17058_in2

.clb a17070 #TLUT
pinlist:  a17070_in0 a17070_in1 open open a17070_out a17070_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17070_in0
.con sample_in[7]_ipin_out a17070_in1

.clb a17096 #TLUT
pinlist:  a17096_in0 a17096_in1 a17096_in2 open a17096_out a17096_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17096_in0
.con sample_in[4]_ipin_out a17096_in1
.con sample_in[5]_ipin_out a17096_in2

.clb a17100 #TLUT
pinlist:  a17100_in0 a17100_in1 a17100_in2 a17100_in3 a17100_out a17100_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[8]_ipin_out a17100_in0
.con a17058_out a17100_in1
.con a17070_out a17100_in2
.con a17096_out a17100_in3

.clb a17110 #TLUT
pinlist:  a17110_in0 a17110_in1 a17110_in2 open a17110_out a17110_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17110_in0
.con sample_in[4]_ipin_out a17110_in1
.con sample_in[5]_ipin_out a17110_in2

.clb a17126 #TLUT
pinlist:  a17126_in0 a17126_in1 a17126_in2 open a17126_out a17126_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17126_in0
.con sample_in[7]_ipin_out a17126_in1
.con sample_in[8]_ipin_out a17126_in2

.clb a17144 #TLUT
pinlist:  a17144_in0 a17144_in1 a17144_in2 open a17144_out a17144_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17144_in0
.con sample_in[1]_ipin_out a17144_in1
.con sample_in[2]_ipin_out a17144_in2

.clb a17152 #TLUT
pinlist:  a17152_in0 a17152_in1 a17152_in2 a17152_in3 a17152_out a17152_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17152_in0
.con a17110_out a17152_in1
.con a17126_out a17152_in2
.con a17144_out a17152_in3

.clb a17160 #TLUT
pinlist:  a17160_in0 a17160_in1 a17160_in2 a17160_in3 a17160_out a17160_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17160_in0
.con a17110_out a17160_in1
.con a17126_out a17160_in2
.con a17144_out a17160_in3

.clb a17178 #TLUT
pinlist:  a17178_in0 a17178_in1 a17178_in2 open a17178_out a17178_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17178_in0
.con sample_in[4]_ipin_out a17178_in1
.con sample_in[5]_ipin_out a17178_in2

.clb a17158 #TLUT
pinlist:  a17158_in0 a17158_in1 a17158_in2 open a17158_out a17158_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17158_in0
.con a17110_out a17158_in1
.con a17126_out a17158_in2

.clb a17188 #TLUT
pinlist:  a17188_in0 a17188_in1 a17188_in2 a17188_in3 a17188_out a17188_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17188_in0
.con a17110_out a17188_in1
.con a17126_out a17188_in2
.con a17144_out a17188_in3

.clb a17192 #TLUT
pinlist:  a17192_in0 a17192_in1 a17192_in2 a17192_in3 a17192_out a17192_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17192_in0
.con a17110_out a17192_in1
.con a17126_out a17192_in2
.con a17144_out a17192_in3

.clb a17198 #LUT
pinlist:  a17198_in0 a17198_in1 a17198_in2 a17198_in3 a17198_out a17198_ff open
subblock: subb 0 1 2 3 4 5
.con a17158_out a17198_in0
.con a17178_out a17198_in1
.con a17188_out a17198_in2
.con a17192_out a17198_in3

.clb a17200 #LUT
pinlist:  a17200_in0 a17200_in1 a17200_in2 a17200_in3 a17200_out a17200_ff open
subblock: subb 0 1 2 3 4 5
.con a17152_out a17200_in0
.con a17160_out a17200_in1
.con a17178_out a17200_in2
.con a17198_out a17200_in3

.clb a17218 #TLUT
pinlist:  a17218_in0 a17218_in1 a17218_in2 a17218_in3 a17218_out a17218_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a17218_in0
.con a17028_out a17218_in1
.con a17100_out a17218_in2
.con a17200_out a17218_in3

.clb a17224 #LUT
pinlist:  a17224_in0 a17224_in1 open open a17224_out a17224_ff open
subblock: subb 0 1 2 3 4 5
.con a17012_out a17224_in0
.con a17218_out a17224_in1

.clb a17230 #TLUT
pinlist:  a17230_in0 a17230_in1 a17230_in2 open a17230_out a17230_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17230_in0
.con a17110_out a17230_in1
.con a17144_out a17230_in2

.clb a17238 #TLUT
pinlist:  a17238_in0 a17238_in1 a17238_in2 open a17238_out a17238_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17238_in0
.con a17110_out a17238_in1
.con a17144_out a17238_in2

.clb a17242_not #LUT
pinlist:  a17242_not_in0 a17242_not_in1 a17242_not_in2 a17242_not_in3 a17242_not_out a17242_not_ff open
subblock: subb 0 1 2 3 4 5
.con a17126_out a17242_not_in0
.con a17178_out a17242_not_in1
.con a17230_out a17242_not_in2
.con a17238_out a17242_not_in3

.clb a17256 #TLUT
pinlist:  a17256_in0 a17256_in1 a17256_in2 a17256_in3 a17256_out a17256_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17256_in0
.con sample_in[6]_ipin_out a17256_in1
.con a16894_out a17256_in2
.con a16930_out a17256_in3

.clb a17262 #TLUT
pinlist:  a17262_in0 a17262_in1 a17262_in2 open a17262_out a17262_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17262_in0
.con sample_in[7]_ipin_out a17262_in1
.con a17256_out a17262_in2

.clb a17206 #LUT
pinlist:  a17206_in0 a17206_in1 open open a17206_out a17206_ff open
subblock: subb 0 1 2 3 4 5
.con a17100_out a17206_in0
.con a17200_out a17206_in1

.clb a17264 #TLUT
pinlist:  a17264_in0 a17264_in1 a17264_in2 open a17264_out a17264_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a17264_in0
.con a17012_out a17264_in1
.con a17028_out a17264_in2

.clb a17272 #TLUT
pinlist:  a17272_in0 a17272_in1 a17272_in2 a17272_in3 a17272_out a17272_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a17272_in0
.con a17028_out a17272_in1
.con a17100_out a17272_in2
.con a17200_out a17272_in3

.clb a17276_not #LUT
pinlist:  a17276_not_in0 a17276_not_in1 a17276_not_in2 a17276_not_in3 a17276_not_out a17276_not_ff open
subblock: subb 0 1 2 3 4 5
.con a17012_out a17276_not_in0
.con a17206_out a17276_not_in1
.con a17264_out a17276_not_in2
.con a17272_out a17276_not_in3

.clb a17284 #LUT
pinlist:  a17284_in0 a17284_in1 a17284_in2 open a17284_out a17284_ff open
subblock: subb 0 1 2 3 4 5
.con a16960_out a17284_in0
.con a16980_out a17284_in1
.con a16998_out a17284_in2




.clb a17286 #TLUT
pinlist:  a17286_in0 a17286_in1 a17286_in2 a17286_in3 a17286_out a17286_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17286_in0
.con sample_in[5]_ipin_out a17286_in0
.con sample_in[0]_ipin_out a17286_in0
.con a11718_out a17286_in0
.con a13818_out a17286_in0
.con sample_in[0]_ipin_out a17286_in1
.con a11718_out a17286_in1
.con a13818_out a17286_in1
.con a11718_out a17286_in2
.con a13818_out a17286_in2
.con a13818_out a17286_in3

.clb a17292_not #LUT
pinlist:  a17292_not_in0 a17292_not_in1 a17292_not_in2 a17292_not_in3 a17292_not_out a17292_not_ff open
subblock: subb 0 1 2 3 4 5
.con a13830_out a17292_not_in0
.con a13912_out a17292_not_in1
.con a13920_out a17292_not_in2
.con a17286_out a17292_not_in3

.clb a17302 #TLUT
pinlist:  a17302_in0 a17302_in1 a17302_in2 a17302_in3 a17302_out a17302_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[13]_ipin_out a17302_in0
.con a16570_out a17302_in1
.con a16684_out a17302_in2
.con a16742_out a17302_in3




.clb a17310_not #TLUT
pinlist:  a17310_not_in0 a17310_not_in1 a17310_not_in2 a17310_not_in3 a17310_not_out a17310_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a17310_not_in0
.con sample_in[8]_ipin_out a17310_not_in0
.con a13796_out a17310_not_in0
.con a13956_out a17310_not_in0
.con a13968_out a17310_not_in0
.con a13796_out a17310_not_in1
.con a13956_out a17310_not_in1
.con a13968_out a17310_not_in1
.con a13956_out a17310_not_in2
.con a13968_out a17310_not_in2
.con a13968_out a17310_not_in3




.clb a17318_not #TLUT
pinlist:  a17318_not_in0 a17318_not_in1 a17318_not_in2 a17318_not_in3 a17318_not_out a17318_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17318_not_in0
.con sample_in[4]_ipin_out a17318_not_in0
.con sample_in[5]_ipin_out a17318_not_in0
.con a13830_out a17318_not_in0
.con sample_in[4]_ipin_out a17318_not_in1
.con sample_in[5]_ipin_out a17318_not_in1
.con a13830_out a17318_not_in1
.con a13912_out a17318_not_in1
.con a13830_out a17318_not_in2
.con a13912_out a17318_not_in2
.con a13912_out a17318_not_in3

.clb a17328 #TLUT
pinlist:  a17328_in0 a17328_in1 a17328_in2 a17328_in3 a17328_out a17328_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[10]_ipin_out a17328_in0
.con a17028_out a17328_in1
.con a17100_out a17328_in2
.con a17200_out a17328_in3

.clb a17342 #TLUT
pinlist:  a17342_in0 a17342_in1 a17342_in2 a17342_in3 a17342_out a17342_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[8]_ipin_out a17342_in0
.con a17058_out a17342_in1
.con a17070_out a17342_in2
.con a17096_out a17342_in3

.clb a17360 #TLUT
pinlist:  a17360_in0 a17360_in1 a17360_in2 open a17360_out a17360_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17360_in0
.con sample_in[1]_ipin_out a17360_in1
.con sample_in[2]_ipin_out a17360_in2

.clb a17378 #TLUT
pinlist:  a17378_in0 a17378_in1 a17378_in2 open a17378_out a17378_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17378_in0
.con sample_in[4]_ipin_out a17378_in1
.con sample_in[5]_ipin_out a17378_in2



.clb a17400 #TLUT
pinlist:  a17400_in0 a17400_in1 a17400_in2 open a17400_out a17400_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17400_in0
.con sample_in[1]_ipin_out a17400_in0
.con sample_in[1]_ipin_out a17400_in1
.con sample_in[2]_ipin_out a17400_in1
.con sample_in[2]_ipin_out a17400_in2

.clb a17412 #TLUT
pinlist:  a17412_in0 a17412_in1 a17412_in2 a17412_in3 a17412_out a17412_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17412_in0
.con a17360_out a17412_in1
.con a17378_out a17412_in2
.con a17400_out a17412_in3

.clb a17416 #TLUT
pinlist:  a17416_in0 a17416_in1 a17416_in2 a17416_in3 a17416_out a17416_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17416_in0
.con a17360_out a17416_in1
.con a17378_out a17416_in2
.con a17412_out a17416_in3

.clb a17462 #TLUT
pinlist:  a17462_in0 a17462_in1 a17462_in2 open a17462_out a17462_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17462_in0
.con sample_in[1]_ipin_out a17462_in1
.con sample_in[2]_ipin_out a17462_in2

.clb a17500 #TLUT
pinlist:  a17500_in0 a17500_in1 a17500_in2 open a17500_out a17500_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17500_in0
.con sample_in[4]_ipin_out a17500_in1
.con sample_in[5]_ipin_out a17500_in2

.clb a17506 #TLUT
pinlist:  a17506_in0 a17506_in1 a17506_in2 a17506_in3 a17506_out a17506_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[7]_ipin_out a17506_in0
.con sample_in[3]_ipin_out a17506_in1
.con sample_in[4]_ipin_out a17506_in2
.con sample_in[5]_ipin_out a17506_in3

.clb a17512 #TLUT
pinlist:  a17512_in0 a17512_in1 a17512_in2 a17512_in3 a17512_out a17512_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17512_in0
.con a17462_out a17512_in1
.con a17500_out a17512_in2
.con a17506_out a17512_in3

.clb a17520 #TLUT
pinlist:  a17520_in0 a17520_in1 a17520_in2 a17520_in3 a17520_out a17520_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17520_in0
.con sample_in[7]_ipin_out a17520_in1
.con a17462_out a17520_in2
.con a17500_out a17520_in3

.clb a17528 #TLUT
pinlist:  a17528_in0 a17528_in1 a17528_in2 a17528_in3 a17528_out a17528_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17528_in0
.con sample_in[4]_ipin_out a17528_in1
.con a17512_out a17528_in2
.con a17520_out a17528_in3

.clb a17532 #LUT
pinlist:  a17532_in0 a17532_in1 a17532_in2 open a17532_out a17532_ff open
subblock: subb 0 1 2 3 4 5
.con a17342_out a17532_in0
.con a17416_out a17532_in1
.con a17528_out a17532_in2

.clb a17428 #TLUT
pinlist:  a17428_in0 a17428_in1 open open a17428_out a17428_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17428_in0
.con sample_in[4]_ipin_out a17428_in1

.clb a17536 #TLUT
pinlist:  a17536_in0 a17536_in1 a17536_in2 a17536_in3 a17536_out a17536_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17536_in0
.con a17428_out a17536_in1
.con a17462_out a17536_in2
.con a17500_out a17536_in3

.clb a17542 #TLUT
pinlist:  a17542_in0 a17542_in1 a17542_in2 a17542_in3 a17542_out a17542_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17542_in0
.con sample_in[3]_ipin_out a17542_in1
.con sample_in[4]_ipin_out a17542_in2
.con a17462_out a17542_in3

.clb a17546 #LUT
pinlist:  a17546_in0 a17546_in1 a17546_in2 a17546_in3 a17546_out a17546_ff open
subblock: subb 0 1 2 3 4 5
.con a17506_out a17546_in0
.con a17520_out a17546_in1
.con a17536_out a17546_in2
.con a17542_out a17546_in3

.clb a17566 #TLUT
pinlist:  a17566_in0 a17566_in1 a17566_in2 a17566_in3 a17566_out a17566_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[8]_ipin_out a17566_in0
.con a17058_out a17566_in1
.con a17070_out a17566_in2
.con a17096_out a17566_in3

.clb a17570_not #LUT
pinlist:  a17570_not_in0 a17570_not_in1 a17570_not_in2 open a17570_not_out a17570_not_ff open
subblock: subb 0 1 2 3 4 5
.con a17532_out a17570_not_in0
.con a17546_out a17570_not_in1
.con a17566_out a17570_not_in2



.clb a17578 #TLUT
pinlist:  a17578_in0 a17578_in1 a17578_in2 open a17578_out a17578_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17578_in0
.con sample_in[1]_ipin_out a17578_in0
.con sample_in[2]_ipin_out a17578_in0
.con sample_in[1]_ipin_out a17578_in1
.con sample_in[2]_ipin_out a17578_in1
.con sample_in[2]_ipin_out a17578_in2

.clb a17586 #LUT
pinlist:  a17586_in0 a17586_in1 a17586_in2 open a17586_out a17586_ff open
subblock: subb 0 1 2 3 4 5
.con a17532_out a17586_in0
.con a17546_out a17586_in1
.con a17566_out a17586_in2

.clb a17594 #TLUT
pinlist:  a17594_in0 a17594_in1 a17594_in2 a17594_in3 a17594_out a17594_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[9]_ipin_out a17594_in0
.con sample_in[3]_ipin_out a17594_in1
.con sample_in[4]_ipin_out a17594_in2
.con sample_in[5]_ipin_out a17594_in3

.clb a17600_not #LUT
pinlist:  a17600_not_in0 a17600_not_in1 a17600_not_in2 open a17600_not_out a17600_not_ff open
subblock: subb 0 1 2 3 4 5
.con a17126_out a17600_not_in0
.con a17144_out a17600_not_in1
.con a17594_out a17600_not_in2

.clb a17608_not #TLUT
pinlist:  a17608_not_in0 a17608_not_in1 a17608_not_in2 a17608_not_in3 a17608_not_out a17608_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17608_not_in0
.con sample_in[4]_ipin_out a17608_not_in1
.con a13838_out a17608_not_in2
.con a13900_out a17608_not_in3




.clb a17616_not #TLUT
pinlist:  a17616_not_in0 a17616_not_in1 a17616_not_in2 a17616_not_in3 a17616_not_out a17616_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17616_not_in0
.con sample_in[0]_ipin_out a17616_not_in0
.con sample_in[1]_ipin_out a17616_not_in0
.con sample_in[2]_ipin_out a17616_not_in0
.con sample_in[0]_ipin_out a17616_not_in1
.con sample_in[1]_ipin_out a17616_not_in1
.con sample_in[2]_ipin_out a17616_not_in1
.con sample_in[1]_ipin_out a17616_not_in2
.con sample_in[2]_ipin_out a17616_not_in2
.con sample_in[2]_ipin_out a17616_not_in3

.clb a17624 #TLUT
pinlist:  a17624_in0 a17624_in1 a17624_in2 a17624_in3 a17624_out a17624_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17624_in0
.con a17360_out a17624_in1
.con a17378_out a17624_in2
.con a17400_out a17624_in3



.clb a17654 #TLUT
pinlist:  a17654_in0 a17654_in1 a17654_in2 open a17654_out a17654_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17654_in0
.con sample_in[1]_ipin_out a17654_in0
.con sample_in[2]_ipin_out a17654_in0
.con sample_in[1]_ipin_out a17654_in1
.con sample_in[2]_ipin_out a17654_in1
.con sample_in[2]_ipin_out a17654_in2

.clb a17664 #TLUT
pinlist:  a17664_in0 a17664_in1 a17664_in2 a17664_in3 a17664_out a17664_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17664_in0
.con sample_in[4]_ipin_out a17664_in1
.con sample_in[5]_ipin_out a17664_in2
.con a17654_out a17664_in3

.clb a17702 #TLUT
pinlist:  a17702_in0 a17702_in1 a17702_in2 open a17702_out a17702_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17702_in0
.con sample_in[1]_ipin_out a17702_in1
.con sample_in[2]_ipin_out a17702_in2

.clb a17708 #TLUT
pinlist:  a17708_in0 a17708_in1 a17708_in2 a17708_in3 a17708_out a17708_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17708_in0
.con sample_in[4]_ipin_out a17708_in1
.con sample_in[0]_ipin_out a17708_in2
.con a17702_out a17708_in3

.clb a17732 #TLUT
pinlist:  a17732_in0 a17732_in1 a17732_in2 a17732_in3 a17732_out a17732_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17732_in0
.con sample_in[4]_ipin_out a17732_in1
.con sample_in[0]_ipin_out a17732_in2
.con a17702_out a17732_in3

.clb a17736 #TLUT
pinlist:  a17736_in0 a17736_in1 a17736_in2 a17736_in3 a17736_out a17736_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17736_in0
.con sample_in[1]_ipin_out a17736_in1
.con a17708_out a17736_in2
.con a17732_out a17736_in3

.clb a17752 #TLUT
pinlist:  a17752_in0 a17752_in1 a17752_in2 a17752_in3 a17752_out a17752_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17752_in0
.con sample_in[7]_ipin_out a17752_in1
.con a17462_out a17752_in2
.con a17500_out a17752_in3

.clb a17754 #LUT
pinlist:  a17754_in0 a17754_in1 a17754_in2 a17754_in3 a17754_out a17754_ff open
subblock: subb 0 1 2 3 4 5
.con a17624_out a17754_in0
.con a17664_out a17754_in1
.con a17736_out a17754_in2
.con a17752_out a17754_in3

.clb a17762 #LUT
pinlist:  a17762_in0 a17762_in1 a17762_in2 open a17762_out a17762_ff open
subblock: subb 0 1 2 3 4 5
.con a17342_out a17762_in0
.con a17416_out a17762_in1
.con a17528_out a17762_in2


.clb a17766 #LUT
pinlist:  a17766_in0 a17766_in1 a17766_in2 a17766_in3 a17766_out a17766_ff open
subblock: subb 0 1 2 3 4 5
.con a17624_out a17766_in0
.con a17664_out a17766_in1
.con a17736_out a17766_in2
.con a17752_out a17766_in3

.clb a17784 #TLUT
pinlist:  a17784_in0 a17784_in1 a17784_in2 a17784_in3 a17784_out a17784_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[6]_ipin_out a17784_in0
.con a17360_out a17784_in1
.con a17378_out a17784_in2
.con a17400_out a17784_in3

.clb a17790_not #TLUT
pinlist:  a17790_not_in0 a17790_not_in1 open open a17790_not_out a17790_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17790_not_in0
.con a17784_out a17790_not_in1


.clb a17794 #TLUT
pinlist:  a17794_in0 a17794_in1 open open a17794_out a17794_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17794_in0
.con sample_in[1]_ipin_out a17794_in0
.con sample_in[1]_ipin_out a17794_in1

.clb a17802 #LUT
pinlist:  a17802_in0 a17802_in1 a17802_in2 open a17802_out a17802_ff open
subblock: subb 0 1 2 3 4 5
.con a17624_out a17802_in0
.con a17664_out a17802_in1
.con a17736_out a17802_in2

.clb a17810 #TLUT
pinlist:  a17810_in0 a17810_in1 a17810_in2 a17810_in3 a17810_out a17810_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17810_in0
.con sample_in[4]_ipin_out a17810_in1
.con sample_in[5]_ipin_out a17810_in2
.con a17654_out a17810_in3

.clb a17826 #TLUT
pinlist:  a17826_in0 a17826_in1 a17826_in2 a17826_in3 a17826_out a17826_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17826_in0
.con sample_in[4]_ipin_out a17826_in1
.con sample_in[0]_ipin_out a17826_in2
.con a17702_out a17826_in3

.clb a17832 #TLUT
pinlist:  a17832_in0 a17832_in1 a17832_in2 open a17832_out a17832_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17832_in0
.con sample_in[1]_ipin_out a17832_in1
.con a17826_out a17832_in2

.clb a17852 #TLUT
pinlist:  a17852_in0 a17852_in1 a17852_in2 a17852_in3 a17852_out a17852_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17852_in0
.con sample_in[0]_ipin_out a17852_in1
.con sample_in[1]_ipin_out a17852_in2
.con sample_in[2]_ipin_out a17852_in3

.clb a17862_not #TLUT
pinlist:  a17862_not_in0 a17862_not_in1 a17862_not_in2 a17862_not_in3 a17862_not_out a17862_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17862_not_in0
.con sample_in[4]_ipin_out a17862_not_in1
.con sample_in[0]_ipin_out a17862_not_in2
.con a17702_out a17862_not_in3

.clb a17866 #TLUT
pinlist:  a17866_in0 a17866_in1 a17866_in2 a17866_in3 a17866_out a17866_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[3]_ipin_out a17866_in0
.con sample_in[0]_ipin_out a17866_in1
.con sample_in[1]_ipin_out a17866_in2
.con sample_in[2]_ipin_out a17866_in3

.clb a17876_not #TLUT
pinlist:  a17876_not_in0 a17876_not_in1 open open a17876_not_out a17876_not_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out a17876_not_in0
.con sample_in[1]_ipin_out a17876_not_in1




.clb a17888_not #LUT
pinlist:  a17888_not_in0 a17888_not_in1 a17888_not_in2 open a17888_not_out a17888_not_ff open
subblock: subb 0 1 2 3 4 5
.con a14370_out a17888_not_in0
.con a14378_out a17888_not_in1
.con a14390_out a17888_not_in2



.clb g144_ble #PASSTHROUGH
pinlist:  g144_ble_in0 open open open g144_ble_out g144_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g234_ble_ff g144_ble_in0

.clb g234_ble #PASSTHROUGH
pinlist:  g234_ble_in0 open open open g234_ble_out g234_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a3472_not_ff g234_ble_in0

.clb g292_ble #PASSTHROUGH
pinlist:  g292_ble_in0 open open open g292_ble_out g292_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g373_ble_ff g292_ble_in0

.clb g293_ble #PASSTHROUGH
pinlist:  g293_ble_in0 open open open g293_ble_out g293_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a3688_ff g293_ble_in0

.clb g294_ble #PASSTHROUGH
pinlist:  g294_ble_in0 open open open g294_ble_out g294_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g375_ble_ff g294_ble_in0

.clb g373_ble #PASSTHROUGH
pinlist:  g373_ble_in0 open open open g373_ble_out g373_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g458_ble_ff g373_ble_in0

.clb g375_ble #PASSTHROUGH
pinlist:  g375_ble_in0 open open open g375_ble_out g375_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g461_ble_ff g375_ble_in0

.clb g376_ble #PASSTHROUGH
pinlist:  g376_ble_in0 open open open g376_ble_out g376_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g462_ble_ff g376_ble_in0

.clb g377_ble #PASSTHROUGH
pinlist:  g377_ble_in0 open open open g377_ble_out g377_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g463_ble_ff g377_ble_in0

.clb g439_ble #PASSTHROUGH
pinlist:  g439_ble_in0 open open open g439_ble_out g439_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g551_ble_ff g439_ble_in0

.clb g441_ble #PASSTHROUGH
pinlist:  g441_ble_in0 open open open g441_ble_out g441_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g552_ble_ff g441_ble_in0

.clb g445_ble #PASSTHROUGH
pinlist:  g445_ble_in0 open open open g445_ble_out g445_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g553_ble_ff g445_ble_in0

.clb g449_ble #PASSTHROUGH
pinlist:  g449_ble_in0 open open open g449_ble_out g449_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g554_ble_ff g449_ble_in0

.clb g450_ble #PASSTHROUGH
pinlist:  g450_ble_in0 open open open g450_ble_out g450_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4068_ff g450_ble_in0

.clb g453_ble #PASSTHROUGH
pinlist:  g453_ble_in0 open open open g453_ble_out g453_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g556_ble_ff g453_ble_in0

.clb g454_ble #PASSTHROUGH
pinlist:  g454_ble_in0 open open open g454_ble_out g454_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g557_ble_ff g454_ble_in0

.clb g456_ble #PASSTHROUGH
pinlist:  g456_ble_in0 open open open g456_ble_out g456_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g558_ble_ff g456_ble_in0

.clb g458_ble #PASSTHROUGH
pinlist:  g458_ble_in0 open open open g458_ble_out g458_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g559_ble_ff g458_ble_in0

.clb g461_ble #PASSTHROUGH
pinlist:  g461_ble_in0 open open open g461_ble_out g461_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g560_ble_ff g461_ble_in0

.clb g462_ble #PASSTHROUGH
pinlist:  g462_ble_in0 open open open g462_ble_out g462_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g561_ble_ff g462_ble_in0

.clb g463_ble #PASSTHROUGH
pinlist:  g463_ble_in0 open open open g463_ble_out g463_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g562_ble_ff g463_ble_in0

.clb g465_ble #PASSTHROUGH
pinlist:  g465_ble_in0 open open open g465_ble_out g465_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g563_ble_ff g465_ble_in0

.clb g551_ble #PASSTHROUGH
pinlist:  g551_ble_in0 open open open g551_ble_out g551_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g695_not_ff g551_ble_in0

.clb g552_ble #PASSTHROUGH
pinlist:  g552_ble_in0 open open open g552_ble_out g552_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4362_ff g552_ble_in0

.clb g553_ble #PASSTHROUGH
pinlist:  g553_ble_in0 open open open g553_ble_out g553_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4368_ff g553_ble_in0

.clb g554_ble #PASSTHROUGH
pinlist:  g554_ble_in0 open open open g554_ble_out g554_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4374_not_ff g554_ble_in0

.clb g556_ble #PASSTHROUGH
pinlist:  g556_ble_in0 open open open g556_ble_out g556_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4382_not_ff g556_ble_in0

.clb g557_ble #PASSTHROUGH
pinlist:  g557_ble_in0 open open open g557_ble_out g557_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4342_ff g557_ble_in0

.clb g558_ble #PASSTHROUGH
pinlist:  g558_ble_in0 open open open g558_ble_out g558_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4390_ff g558_ble_in0

.clb g559_ble #PASSTHROUGH
pinlist:  g559_ble_in0 open open open g559_ble_out g559_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g641_ble_ff g559_ble_in0

.clb g560_ble #PASSTHROUGH
pinlist:  g560_ble_in0 open open open g560_ble_out g560_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g642_ble_ff g560_ble_in0

.clb g561_ble #PASSTHROUGH
pinlist:  g561_ble_in0 open open open g561_ble_out g561_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g643_ble_ff g561_ble_in0

.clb g562_ble #PASSTHROUGH
pinlist:  g562_ble_in0 open open open g562_ble_out g562_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g644_ble_ff g562_ble_in0

.clb g563_ble #PASSTHROUGH
pinlist:  g563_ble_in0 open open open g563_ble_out g563_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4386_ff g563_ble_in0

.clb g564_ble #PASSTHROUGH
pinlist:  g564_ble_in0 open open open g564_ble_out g564_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4480_ff g564_ble_in0

.clb g567_ble #PASSTHROUGH
pinlist:  g567_ble_in0 open open open g567_ble_out g567_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5044_ff g567_ble_in0

.clb g570_ble #PASSTHROUGH
pinlist:  g570_ble_in0 open open open g570_ble_out g570_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5048_ff g570_ble_in0

.clb g573_ble #PASSTHROUGH
pinlist:  g573_ble_in0 open open open g573_ble_out g573_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5052_ff g573_ble_in0

.clb g576_ble #PASSTHROUGH
pinlist:  g576_ble_in0 open open open g576_ble_out g576_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5056_ff g576_ble_in0

.clb g581_ble #PASSTHROUGH
pinlist:  g581_ble_in0 open open open g581_ble_out g581_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5060_ff g581_ble_in0

.clb g585_ble #PASSTHROUGH
pinlist:  g585_ble_in0 open open open g585_ble_out g585_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5064_ff g585_ble_in0

.clb g588_ble #PASSTHROUGH
pinlist:  g588_ble_in0 open open open g588_ble_out g588_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5068_ff g588_ble_in0

.clb g592_ble #PASSTHROUGH
pinlist:  g592_ble_in0 open open open g592_ble_out g592_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4448_not_ff g592_ble_in0

.clb g595_ble #PASSTHROUGH
pinlist:  g595_ble_in0 open open open g595_ble_out g595_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5076_ff g595_ble_in0

.clb g599_ble #PASSTHROUGH
pinlist:  g599_ble_in0 open open open g599_ble_out g599_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5080_ff g599_ble_in0

.clb g602_ble #PASSTHROUGH
pinlist:  g602_ble_in0 open open open g602_ble_out g602_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4936_ff g602_ble_in0

.clb g606_ble #PASSTHROUGH
pinlist:  g606_ble_in0 open open open g606_ble_out g606_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5088_not_ff g606_ble_in0

.clb g609_ble #PASSTHROUGH
pinlist:  g609_ble_in0 open open open g609_ble_out g609_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4940_ff g609_ble_in0

.clb g611_ble #PASSTHROUGH
pinlist:  g611_ble_in0 open open open g611_ble_out g611_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4944_ff g611_ble_in0

.clb g616_ble #PASSTHROUGH
pinlist:  g616_ble_in0 open open open g616_ble_out g616_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4928_ff g616_ble_in0

.clb g625_ble #PASSTHROUGH
pinlist:  g625_ble_in0 open open open g625_ble_out g625_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a4932_ff g625_ble_in0

.clb g641_ble #PASSTHROUGH
pinlist:  g641_ble_in0 open open open g641_ble_out g641_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g707_ble_ff g641_ble_in0

.clb g642_ble #PASSTHROUGH
pinlist:  g642_ble_in0 open open open g642_ble_out g642_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g708_ble_ff g642_ble_in0

.clb g643_ble #PASSTHROUGH
pinlist:  g643_ble_in0 open open open g643_ble_out g643_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g709_ble_ff g643_ble_in0

.clb g644_ble #PASSTHROUGH
pinlist:  g644_ble_in0 open open open g644_ble_out g644_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g710_ble_ff g644_ble_in0

.clb g695_ble #PASSTHROUGH
pinlist:  g695_ble_in0 open open open g695_ble_out g695_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g867_ble_ff g695_ble_in0

.clb g696_ble #PASSTHROUGH
pinlist:  g696_ble_in0 open open open g696_ble_out g696_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g868_ble_ff g696_ble_in0

.clb g698_ble #PASSTHROUGH
pinlist:  g698_ble_in0 open open open g698_ble_out g698_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g869_ble_ff g698_ble_in0

.clb g700_ble #PASSTHROUGH
pinlist:  g700_ble_in0 open open open g700_ble_out g700_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g870_ble_ff g700_ble_in0

.clb g702_ble #PASSTHROUGH
pinlist:  g702_ble_in0 open open open g702_ble_out g702_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g871_ble_ff g702_ble_in0

.clb g705_ble #PASSTHROUGH
pinlist:  g705_ble_in0 open open open g705_ble_out g705_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g872_ble_ff g705_ble_in0

.clb g707_ble #PASSTHROUGH
pinlist:  g707_ble_in0 open open open g707_ble_out g707_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g873_ble_ff g707_ble_in0

.clb g708_ble #PASSTHROUGH
pinlist:  g708_ble_in0 open open open g708_ble_out g708_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g712_ble_ff g708_ble_in0

.clb g709_ble #PASSTHROUGH
pinlist:  g709_ble_in0 open open open g709_ble_out g709_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g874_ble_ff g709_ble_in0

.clb g710_ble #PASSTHROUGH
pinlist:  g710_ble_in0 open open open g710_ble_out g710_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g875_ble_ff g710_ble_in0

.clb g712_ble #PASSTHROUGH
pinlist:  g712_ble_in0 open open open g712_ble_out g712_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g876_ble_ff g712_ble_in0

.clb g749_ble #PASSTHROUGH
pinlist:  g749_ble_in0 open open open g749_ble_out g749_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g976_ble_ff g749_ble_in0

.clb g751_ble #PASSTHROUGH
pinlist:  g751_ble_in0 open open open g751_ble_out g751_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g977_ble_ff g751_ble_in0

.clb g757_ble #PASSTHROUGH
pinlist:  g757_ble_in0 open open open g757_ble_out g757_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g980_ble_ff g757_ble_in0

.clb g758_ble #PASSTHROUGH
pinlist:  g758_ble_in0 open open open g758_ble_out g758_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g981_ble_ff g758_ble_in0

.clb g759_ble #PASSTHROUGH
pinlist:  g759_ble_in0 open open open g759_ble_out g759_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g982_ble_ff g759_ble_in0

.clb g760_ble #PASSTHROUGH
pinlist:  g760_ble_in0 open open open g760_ble_out g760_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g983_ble_ff g760_ble_in0

.clb g761_ble #PASSTHROUGH
pinlist:  g761_ble_in0 open open open g761_ble_out g761_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g984_ble_ff g761_ble_in0

.clb g762_ble #PASSTHROUGH
pinlist:  g762_ble_in0 open open open g762_ble_out g762_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g985_ble_ff g762_ble_in0

.clb g779_ble #PASSTHROUGH
pinlist:  g779_ble_in0 open open open g779_ble_out g779_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g991_ble_ff g779_ble_in0

.clb g782_ble #PASSTHROUGH
pinlist:  g782_ble_in0 open open open g782_ble_out g782_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g993_ble_ff g782_ble_in0

.clb g785_ble #PASSTHROUGH
pinlist:  g785_ble_in0 open open open g785_ble_out g785_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g995_ble_ff g785_ble_in0

.clb g788_ble #PASSTHROUGH
pinlist:  g788_ble_in0 open open open g788_ble_out g788_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g998_ble_ff g788_ble_in0

.clb g791_ble #PASSTHROUGH
pinlist:  g791_ble_in0 open open open g791_ble_out g791_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1000_ble_ff g791_ble_in0

.clb g794_ble #PASSTHROUGH
pinlist:  g794_ble_in0 open open open g794_ble_out g794_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1002_ble_ff g794_ble_in0

.clb g797_ble #PASSTHROUGH
pinlist:  g797_ble_in0 open open open g797_ble_out g797_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1004_ble_ff g797_ble_in0

.clb g800_ble #PASSTHROUGH
pinlist:  g800_ble_in0 open open open g800_ble_out g800_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1005_ble_ff g800_ble_in0

.clb g803_ble #PASSTHROUGH
pinlist:  g803_ble_in0 open open open g803_ble_out g803_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1007_ble_ff g803_ble_in0

.clb g806_ble #PASSTHROUGH
pinlist:  g806_ble_in0 open open open g806_ble_out g806_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1009_ble_ff g806_ble_in0

.clb g809_ble #PASSTHROUGH
pinlist:  g809_ble_in0 open open open g809_ble_out g809_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1011_ble_ff g809_ble_in0

.clb g812_ble #PASSTHROUGH
pinlist:  g812_ble_in0 open open open g812_ble_out g812_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1013_ble_ff g812_ble_in0

.clb g841_ble #PASSTHROUGH
pinlist:  g841_ble_in0 open open open g841_ble_out g841_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1015_ble_ff g841_ble_in0

.clb g846_ble #PASSTHROUGH
pinlist:  g846_ble_in0 open open open g846_ble_out g846_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1018_ble_ff g846_ble_in0

.clb g849_ble #PASSTHROUGH
pinlist:  g849_ble_in0 open open open g849_ble_out g849_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1019_ble_ff g849_ble_in0

.clb g867_ble #PASSTHROUGH
pinlist:  g867_ble_in0 open open open g867_ble_out g867_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1022_ble_ff g867_ble_in0

.clb g868_ble #PASSTHROUGH
pinlist:  g868_ble_in0 open open open g868_ble_out g868_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1023_ble_ff g868_ble_in0

.clb g869_ble #PASSTHROUGH
pinlist:  g869_ble_in0 open open open g869_ble_out g869_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1024_ble_ff g869_ble_in0

.clb g870_ble #PASSTHROUGH
pinlist:  g870_ble_in0 open open open g870_ble_out g870_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1025_ble_ff g870_ble_in0

.clb g871_ble #PASSTHROUGH
pinlist:  g871_ble_in0 open open open g871_ble_out g871_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1026_ble_ff g871_ble_in0

.clb g872_ble #PASSTHROUGH
pinlist:  g872_ble_in0 open open open g872_ble_out g872_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1027_ble_ff g872_ble_in0

.clb g873_ble #PASSTHROUGH
pinlist:  g873_ble_in0 open open open g873_ble_out g873_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5950_ff g873_ble_in0

.clb g874_ble #PASSTHROUGH
pinlist:  g874_ble_in0 open open open g874_ble_out g874_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5970_not_ff g874_ble_in0

.clb g875_ble #PASSTHROUGH
pinlist:  g875_ble_in0 open open open g875_ble_out g875_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5942_not_ff g875_ble_in0

.clb g876_ble #PASSTHROUGH
pinlist:  g876_ble_in0 open open open g876_ble_out g876_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a5976_ff g876_ble_in0

.clb g976_ble #PASSTHROUGH
pinlist:  g976_ble_in0 open open open g976_ble_out g976_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6476_not_ff g976_ble_in0

.clb g977_ble #PASSTHROUGH
pinlist:  g977_ble_in0 open open open g977_ble_out g977_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6482_not_ff g977_ble_in0

.clb g980_ble #PASSTHROUGH
pinlist:  g980_ble_in0 open open open g980_ble_out g980_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6488_not_ff g980_ble_in0

.clb g981_ble #PASSTHROUGH
pinlist:  g981_ble_in0 open open open g981_ble_out g981_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6494_not_ff g981_ble_in0

.clb g982_ble #PASSTHROUGH
pinlist:  g982_ble_in0 open open open g982_ble_out g982_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6500_not_ff g982_ble_in0

.clb g983_ble #PASSTHROUGH
pinlist:  g983_ble_in0 open open open g983_ble_out g983_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6506_not_ff g983_ble_in0

.clb g984_ble #PASSTHROUGH
pinlist:  g984_ble_in0 open open open g984_ble_out g984_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6512_not_ff g984_ble_in0

.clb g985_ble #PASSTHROUGH
pinlist:  g985_ble_in0 open open open g985_ble_out g985_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6518_not_ff g985_ble_in0

.clb g991_ble #PASSTHROUGH
pinlist:  g991_ble_in0 open open open g991_ble_out g991_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6524_not_ff g991_ble_in0

.clb g993_ble #PASSTHROUGH
pinlist:  g993_ble_in0 open open open g993_ble_out g993_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6530_not_ff g993_ble_in0

.clb g995_ble #PASSTHROUGH
pinlist:  g995_ble_in0 open open open g995_ble_out g995_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6536_not_ff g995_ble_in0

.clb g998_ble #PASSTHROUGH
pinlist:  g998_ble_in0 open open open g998_ble_out g998_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6542_not_ff g998_ble_in0

.clb g1000_ble #PASSTHROUGH
pinlist:  g1000_ble_in0 open open open g1000_ble_out g1000_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6548_not_ff g1000_ble_in0

.clb g1002_ble #PASSTHROUGH
pinlist:  g1002_ble_in0 open open open g1002_ble_out g1002_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6554_not_ff g1002_ble_in0

.clb g1004_ble #PASSTHROUGH
pinlist:  g1004_ble_in0 open open open g1004_ble_out g1004_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6560_not_ff g1004_ble_in0

.clb g1005_ble #PASSTHROUGH
pinlist:  g1005_ble_in0 open open open g1005_ble_out g1005_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6566_not_ff g1005_ble_in0

.clb g1007_ble #PASSTHROUGH
pinlist:  g1007_ble_in0 open open open g1007_ble_out g1007_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6572_not_ff g1007_ble_in0

.clb g1009_ble #PASSTHROUGH
pinlist:  g1009_ble_in0 open open open g1009_ble_out g1009_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6578_not_ff g1009_ble_in0

.clb g1011_ble #PASSTHROUGH
pinlist:  g1011_ble_in0 open open open g1011_ble_out g1011_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6584_not_ff g1011_ble_in0

.clb g1013_ble #PASSTHROUGH
pinlist:  g1013_ble_in0 open open open g1013_ble_out g1013_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6590_not_ff g1013_ble_in0

.clb g1015_ble #PASSTHROUGH
pinlist:  g1015_ble_in0 open open open g1015_ble_out g1015_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6596_not_ff g1015_ble_in0

.clb g1018_ble #PASSTHROUGH
pinlist:  g1018_ble_in0 open open open g1018_ble_out g1018_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6602_not_ff g1018_ble_in0

.clb g1019_ble #PASSTHROUGH
pinlist:  g1019_ble_in0 open open open g1019_ble_out g1019_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6608_not_ff g1019_ble_in0

.clb g1022_ble #PASSTHROUGH
pinlist:  g1022_ble_in0 open open open g1022_ble_out g1022_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6272_not_ff g1022_ble_in0

.clb g1023_ble #PASSTHROUGH
pinlist:  g1023_ble_in0 open open open g1023_ble_out g1023_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6614_not_ff g1023_ble_in0

.clb g1024_ble #PASSTHROUGH
pinlist:  g1024_ble_in0 open open open g1024_ble_out g1024_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6620_not_ff g1024_ble_in0

.clb g1025_ble #PASSTHROUGH
pinlist:  g1025_ble_in0 open open open g1025_ble_out g1025_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6626_not_ff g1025_ble_in0

.clb g1026_ble #PASSTHROUGH
pinlist:  g1026_ble_in0 open open open g1026_ble_out g1026_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6632_not_ff g1026_ble_in0

.clb g1027_ble #PASSTHROUGH
pinlist:  g1027_ble_in0 open open open g1027_ble_out g1027_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a6636_not_ff g1027_ble_in0

.clb g1275_ble #PASSTHROUGH
pinlist:  g1275_ble_in0 open open open g1275_ble_out g1275_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1413_ble_ff g1275_ble_in0

.clb g1277_ble #PASSTHROUGH
pinlist:  g1277_ble_in0 open open open g1277_ble_out g1277_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1414_ble_ff g1277_ble_in0

.clb g1321_ble #PASSTHROUGH
pinlist:  g1321_ble_in0 open open open g1321_ble_out g1321_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1487_ble_ff g1321_ble_in0

.clb g1413_ble #PASSTHROUGH
pinlist:  g1413_ble_in0 open open open g1413_ble_out g1413_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1533_ble_ff g1413_ble_in0

.clb g1414_ble #PASSTHROUGH
pinlist:  g1414_ble_in0 open open open g1414_ble_out g1414_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1534_ble_ff g1414_ble_in0

.clb g1415_ble #PASSTHROUGH
pinlist:  g1415_ble_in0 open open open g1415_ble_out g1415_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a7902_not_ff g1415_ble_in0

.clb g1416_ble #PASSTHROUGH
pinlist:  g1416_ble_in0 open open open g1416_ble_out g1416_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a7906_not_ff g1416_ble_in0

.clb g1417_ble #PASSTHROUGH
pinlist:  g1417_ble_in0 open open open g1417_ble_out g1417_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a7910_ff g1417_ble_in0

.clb g1418_ble #PASSTHROUGH
pinlist:  g1418_ble_in0 open open open g1418_ble_out g1418_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a7914_ff g1418_ble_in0

.clb g1419_ble #PASSTHROUGH
pinlist:  g1419_ble_in0 open open open g1419_ble_out g1419_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1674_not_ff g1419_ble_in0

.clb g1420_ble #PASSTHROUGH
pinlist:  g1420_ble_in0 open open open g1420_ble_out g1420_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1540_ble_ff g1420_ble_in0

.clb g1421_ble #PASSTHROUGH
pinlist:  g1421_ble_in0 open open open g1421_ble_out g1421_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1541_ble_ff g1421_ble_in0

.clb g1422_ble #PASSTHROUGH
pinlist:  g1422_ble_in0 open open open g1422_ble_out g1422_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1542_ble_ff g1422_ble_in0

.clb g1423_ble #PASSTHROUGH
pinlist:  g1423_ble_in0 open open open g1423_ble_out g1423_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1543_ble_ff g1423_ble_in0

.clb g1425_ble #PASSTHROUGH
pinlist:  g1425_ble_in0 open open open g1425_ble_out g1425_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1623_ble_ff g1425_ble_in0

.clb g1429_ble #PASSTHROUGH
pinlist:  g1429_ble_in0 open open open g1429_ble_out g1429_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a8758_ff g1429_ble_in0

.clb g1430_ble #PASSTHROUGH
pinlist:  g1430_ble_in0 open open open g1430_ble_out g1430_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a8762_ff g1430_ble_in0

.clb g1433_ble #PASSTHROUGH
pinlist:  g1433_ble_in0 open open open g1433_ble_out g1433_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a7898_ff g1433_ble_in0

.clb g1487_ble #PASSTHROUGH
pinlist:  g1487_ble_in0 open open open g1487_ble_out g1487_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1648_ble_ff g1487_ble_in0

.clb g1515_ble #PASSTHROUGH
pinlist:  g1515_ble_in0 open open open g1515_ble_out g1515_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1663_ble_ff g1515_ble_in0

.clb g1533_ble #PASSTHROUGH
pinlist:  g1533_ble_in0 open open open g1533_ble_out g1533_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a8768_ff g1533_ble_in0

.clb g1534_ble #PASSTHROUGH
pinlist:  g1534_ble_in0 open open open g1534_ble_out g1534_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a8782_not_ff g1534_ble_in0

.clb g1540_ble #PASSTHROUGH
pinlist:  g1540_ble_in0 open open open g1540_ble_out g1540_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14442_not_ff g1540_ble_in0

.clb g1541_ble #PASSTHROUGH
pinlist:  g1541_ble_in0 open open open g1541_ble_out g1541_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14450_not_ff g1541_ble_in0

.clb g1542_ble #PASSTHROUGH
pinlist:  g1542_ble_in0 open open open g1542_ble_out g1542_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14458_not_ff g1542_ble_in0

.clb g1543_ble #PASSTHROUGH
pinlist:  g1543_ble_in0 open open open g1543_ble_out g1543_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14466_not_ff g1543_ble_in0

.clb g1544_ble #PASSTHROUGH
pinlist:  g1544_ble_in0 open open open g1544_ble_out g1544_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14474_ff g1544_ble_in0

.clb g1545_ble #PASSTHROUGH
pinlist:  g1545_ble_in0 open open open g1545_ble_out g1545_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14482_ff g1545_ble_in0

.clb g1546_ble #PASSTHROUGH
pinlist:  g1546_ble_in0 open open open g1546_ble_out g1546_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14490_ff g1546_ble_in0

.clb g1547_ble #PASSTHROUGH
pinlist:  g1547_ble_in0 open open open g1547_ble_out g1547_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14498_ff g1547_ble_in0

.clb g1548_ble #PASSTHROUGH
pinlist:  g1548_ble_in0 open open open g1548_ble_out g1548_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14506_ff g1548_ble_in0

.clb g1549_ble #PASSTHROUGH
pinlist:  g1549_ble_in0 open open open g1549_ble_out g1549_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14514_ff g1549_ble_in0

.clb g1550_ble #PASSTHROUGH
pinlist:  g1550_ble_in0 open open open g1550_ble_out g1550_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14522_ff g1550_ble_in0

.clb g1551_ble #PASSTHROUGH
pinlist:  g1551_ble_in0 open open open g1551_ble_out g1551_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14530_ff g1551_ble_in0

.clb g1552_ble #PASSTHROUGH
pinlist:  g1552_ble_in0 open open open g1552_ble_out g1552_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14538_not_ff g1552_ble_in0

.clb g1553_ble #PASSTHROUGH
pinlist:  g1553_ble_in0 open open open g1553_ble_out g1553_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14546_not_ff g1553_ble_in0

.clb g1554_ble #PASSTHROUGH
pinlist:  g1554_ble_in0 open open open g1554_ble_out g1554_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14554_not_ff g1554_ble_in0

.clb g1556_ble #PASSTHROUGH
pinlist:  g1556_ble_in0 open open open g1556_ble_out g1556_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a14984_ff g1556_ble_in0

.clb g1586_ble #PASSTHROUGH
pinlist:  g1586_ble_in0 open open open g1586_ble_out g1586_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17616_not_ff g1586_ble_in0

.clb g1590_ble #PASSTHROUGH
pinlist:  g1590_ble_in0 open open open g1590_ble_out g1590_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17794_ff g1590_ble_in0

.clb g1592_ble #PASSTHROUGH
pinlist:  g1592_ble_in0 open open open g1592_ble_out g1592_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17802_ff g1592_ble_in0

.clb g1593_ble #PASSTHROUGH
pinlist:  g1593_ble_in0 open open open g1593_ble_out g1593_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17810_ff g1593_ble_in0

.clb g1594_ble #PASSTHROUGH
pinlist:  g1594_ble_in0 open open open g1594_ble_out g1594_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17832_ff g1594_ble_in0

.clb g1595_ble #PASSTHROUGH
pinlist:  g1595_ble_in0 open open open g1595_ble_out g1595_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17852_ff g1595_ble_in0

.clb g1596_ble #PASSTHROUGH
pinlist:  g1596_ble_in0 open open open g1596_ble_out g1596_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17862_not_ff g1596_ble_in0

.clb g1597_ble #PASSTHROUGH
pinlist:  g1597_ble_in0 open open open g1597_ble_out g1597_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17866_ff g1597_ble_in0

.clb g1598_ble #PASSTHROUGH
pinlist:  g1598_ble_in0 open open open g1598_ble_out g1598_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17876_not_ff g1598_ble_in0

.clb g1599_ble #PASSTHROUGH
pinlist:  g1599_ble_in0 open open open g1599_ble_out g1599_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1888_ble_ff g1599_ble_in0

.clb g1600_ble #PASSTHROUGH
pinlist:  g1600_ble_in0 open open open g1600_ble_out g1600_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1889_ble_ff g1600_ble_in0

.clb g1601_ble #PASSTHROUGH
pinlist:  g1601_ble_in0 open open open g1601_ble_out g1601_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1890_ble_ff g1601_ble_in0

.clb g1623_ble #PASSTHROUGH
pinlist:  g1623_ble_in0 open open open g1623_ble_out g1623_ble_ff open
subblock: subb 0 1 2 3 4 5
.con a17888_not_ff g1623_ble_in0

.clb g1648_ble #PASSTHROUGH
pinlist:  g1648_ble_in0 open open open g1648_ble_out g1648_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1895_ble_ff g1648_ble_in0

.clb g1663_ble #PASSTHROUGH
pinlist:  g1663_ble_in0 open open open g1663_ble_out g1663_ble_ff open
subblock: subb 0 1 2 3 4 5
.con g1896_ble_ff g1663_ble_in0

.clb g1872_ble #PASSTHROUGH
pinlist:  g1872_ble_in0 open open open g1872_ble_out g1872_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out g1872_ble_in0

.clb g1888_ble #PASSTHROUGH
pinlist:  g1888_ble_in0 open open open g1888_ble_out g1888_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[2]_ipin_out g1888_ble_in0

.clb g1889_ble #PASSTHROUGH
pinlist:  g1889_ble_in0 open open open g1889_ble_out g1889_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out g1889_ble_in0

.clb g1890_ble #PASSTHROUGH
pinlist:  g1890_ble_in0 open open open g1890_ble_out g1890_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[1]_ipin_out g1890_ble_in0

.clb g1895_ble #PASSTHROUGH
pinlist:  g1895_ble_in0 open open open g1895_ble_out g1895_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[31]_ipin_out g1895_ble_in0

.clb g1896_ble #PASSTHROUGH
pinlist:  g1896_ble_in0 open open open g1896_ble_out g1896_ble_ff open
subblock: subb 0 1 2 3 4 5
.con sample_in[0]_ipin_out g1896_ble_in0

# g1 = a2048_not_ff
# g2 = a2054_not_ff
# g3 = a2060_not_ff
# g4 = a2066_not_ff
# g5 = a2072_not_ff
# g6 = a2078_not_ff
# g7 = a2084_not_ff
# g8 = a2090_not_ff
# g9 = a2096_not_ff
# g10 = a2102_not_ff
# g11 = a2108_not_ff
# g12 = a2114_not_ff
# g13 = a2120_not_ff
# g14 = a2126_not_ff
# g15 = a2132_not_ff
# g16 = a2138_not_ff
# g17 = a2144_not_ff
# g18 = a2150_not_ff
# g19 = a2156_not_ff
# g20 = a2162_not_ff
# g21 = a2168_not_ff
# g22 = a2174_not_ff
# g23 = a2180_not_ff
# g24 = a2186_not_ff
# g25 = a2192_not_ff
# g26 = a2198_not_ff
# g27 = a2204_not_ff
# g28 = a2210_not_ff
# g29 = a2216_not_ff
# g30 = a2222_not_ff
# g31 = a2228_not_ff
# g32 = a2234_not_ff
# g33 = a2302_not_ff
# g34 = a2310_not_ff
# g35 = a2314_not_ff
# g37 = a2320_not_ff
# g39 = a2326_not_ff
# g41 = a2332_not_ff
# g43 = a2338_not_ff
# g45 = a2344_not_ff
# g47 = a2350_not_ff
# g49 = a2356_not_ff
# g51 = a2362_not_ff
# g53 = a2368_not_ff
# g55 = a2374_not_ff
# g57 = a2380_not_ff
# g59 = a2386_not_ff
# g61 = a2392_not_ff
# g63 = a2398_not_ff
# g65 = a2404_not_ff
# g67 = a2410_not_ff
# g69 = a2416_not_ff
# g71 = a2422_not_ff
# g73 = a2428_not_ff
# g75 = a2434_not_ff
# g77 = a2440_not_ff
# g79 = a2446_not_ff
# g81 = a2452_not_ff
# g83 = a2458_not_ff
# g85 = a2464_not_ff
# g87 = a2470_not_ff
# g89 = a2476_not_ff
# g91 = a2482_not_ff
# g93 = a2488_not_ff
# g95 = a2494_not_ff
# g97 = a2500_not_ff
# g99 = a2512_not_ff
# g100 = a2524_not_ff
# g101 = a2540_not_ff
# g102 = a2556_not_ff
# g104 = a2572_not_ff
# g105 = a2588_not_ff
# g106 = a2604_not_ff
# g108 = a2620_not_ff
# g109 = a2636_not_ff
# g110 = a2652_not_ff
# g112 = a2668_not_ff
# g113 = a2684_not_ff
# g114 = a2700_not_ff
# g116 = a2716_not_ff
# g117 = a2732_not_ff
# g118 = a2748_not_ff
# g120 = a2764_not_ff
# g121 = a2780_not_ff
# g122 = a2796_not_ff
# g124 = a2812_not_ff
# g125 = a2828_not_ff
# g126 = a2844_not_ff
# g128 = a2860_not_ff
# g129 = a2876_not_ff
# g130 = a2892_not_ff
# g132 = a2908_not_ff
# g133 = a2924_not_ff
# g134 = a2940_not_ff
# g136 = a2956_not_ff
# g137 = a2972_not_ff
# g139 = a2988_ff
# g140 = a3002_not_ff
# g143 = a3014_not_ff
# g144 = g144_ble_ff
# g147 = a3020_not_ff
# g148 = a3026_not_ff
# g149 = a3032_not_ff
# g150 = a3038_not_ff
# g151 = a3044_not_ff
# g152 = a3050_not_ff
# g153 = a3056_not_ff
# g154 = a3062_not_ff
# g155 = a3068_not_ff
# g156 = a3074_not_ff
# g157 = a3080_not_ff
# g158 = a3086_not_ff
# g159 = a3092_not_ff
# g160 = a3098_not_ff
# g161 = a3104_not_ff
# g162 = a3110_not_ff
# g163 = a3116_not_ff
# g164 = a3122_not_ff
# g165 = a3128_not_ff
# g166 = a3134_not_ff
# g167 = a3140_not_ff
# g168 = a3146_not_ff
# g169 = a3152_not_ff
# g170 = a3158_not_ff
# g171 = a3164_not_ff
# g172 = a3170_not_ff
# g173 = a3176_not_ff
# g174 = a3182_not_ff
# g175 = a3192_not_ff
# g176 = a3198_not_ff
# g177 = a3204_not_ff
# g233 = a3214_ff
# g234 = g234_ble_ff
# g236 = a3220_not_ff
# g238 = a3228_not_ff
# g240 = a3236_ff
# g242 = a3242_not_ff
# g244 = a3250_not_ff
# g246 = a3258_ff
# g248 = a3264_not_ff
# g250 = a3272_not_ff
# g252 = a3280_ff
# g254 = a3286_not_ff
# g256 = a3294_not_ff
# g258 = a3302_ff
# g260 = a3308_not_ff
# g262 = a3316_not_ff
# g264 = a3324_ff
# g266 = a3330_not_ff
# g268 = a3338_not_ff
# g270 = a3346_ff
# g272 = a3352_not_ff
# g274 = a3360_not_ff
# g276 = a3368_ff
# g278 = a3374_not_ff
# g280 = a3382_not_ff
# g282 = a3390_ff
# g284 = a3396_not_ff
# g286 = a3404_not_ff
# g288 = a3412_ff
# g290 = a3418_ff
# g292 = g292_ble_ff
# g293 = g293_ble_ff
# g294 = g294_ble_ff
# g298 = a3436_ff
# g300 = a3442_not_ff
# g302 = a3448_ff
# g303 = a3464_not_ff
# g304 = a3458_ff
# g306 = a3472_not_ff
# g307 = a3478_not_ff
# g309 = a3484_not_ff
# g312 = a3490_not_ff
# g314 = a3496_not_ff
# g317 = a3502_not_ff
# g319 = a3508_not_ff
# g321 = a3514_not_ff
# g324 = a3520_not_ff
# g326 = a3526_not_ff
# g328 = a3532_not_ff
# g331 = a3538_not_ff
# g333 = a3544_not_ff
# g335 = a3550_not_ff
# g338 = a3556_not_ff
# g340 = a3562_not_ff
# g342 = a3568_not_ff
# g345 = a3574_not_ff
# g347 = a3580_not_ff
# g349 = a3586_not_ff
# g352 = a3592_not_ff
# g354 = a3598_not_ff
# g356 = a3604_not_ff
# g359 = a3610_not_ff
# g361 = a3622_not_ff
# g363 = a3638_not_ff
# g366 = a3654_not_ff
# g368 = a3670_not_ff
# g370 = a3680_not_ff
# g373 = g373_ble_ff
# g374 = a3688_ff
# g375 = g375_ble_ff
# g376 = g376_ble_ff
# g377 = g377_ble_ff
# g378 = a3694_not_ff
# g380 = a3690_ff
# g384 = a3720_not_ff
# g385 = a3728_ff
# g386 = a3744_not_ff
# g388 = a3752_ff
# g390 = a3754_ff
# g391 = a3756_ff
# g395 = a3770_ff
# g397 = a3782_not_ff
# g399 = a3794_not_ff
# g401 = a3806_not_ff
# g403 = a3818_not_ff
# g405 = a3830_not_ff
# g407 = a3842_not_ff
# g409 = a3854_not_ff
# g411 = a3866_not_ff
# g413 = a3878_not_ff
# g415 = a3890_not_ff
# g417 = a3902_not_ff
# g419 = a3914_not_ff
# g421 = a3926_not_ff
# g423 = a3938_not_ff
# g425 = a3950_not_ff
# g427 = a3962_not_ff
# g429 = a3974_not_ff
# g431 = a3986_not_ff
# g433 = a3996_not_ff
# g435 = a4002_not_ff
# g437 = a4006_not_ff
# g439 = g439_ble_ff
# g441 = g441_ble_ff
# g442 = a3706_ff
# g445 = g445_ble_ff
# g446 = a3700_ff
# g449 = g449_ble_ff
# g450 = g450_ble_ff
# g453 = g453_ble_ff
# g454 = g454_ble_ff
# g456 = g456_ble_ff
# g458 = g458_ble_ff
# g461 = g461_ble_ff
# g462 = g462_ble_ff
# g463 = g463_ble_ff
# g465 = g465_ble_ff
# g468 = a4072_ff
# g469 = a4076_ff
# g470 = a4088_ff
# g471 = a4098_not_ff
# g472 = a4108_not_ff
# g473 = a4118_not_ff
# g476 = a4124_not_ff
# g477 = a4128_not_ff
# g480 = a4132_ff
# g482 = a4136_ff
# g483 = a4140_ff
# g486 = a4144_not_ff
# g493 = a4148_ff
# g496 = a4152_ff
# g499 = a4156_ff
# g502 = a4164_ff
# g505 = a4172_ff
# g508 = a4180_ff
# g511 = a4188_ff
# g514 = a4196_ff
# g517 = a4204_ff
# g520 = a4212_ff
# g523 = a4220_ff
# g526 = a4226_not_ff
# g529 = a4232_not_ff
# g532 = a4238_not_ff
# g535 = a4244_not_ff
# g538 = a4248_not_ff
# g551 = g551_ble_ff
# g552 = g552_ble_ff
# g553 = g553_ble_ff
# g554 = g554_ble_ff
# g555 = a4068_ff
# g556 = g556_ble_ff
# g557 = g557_ble_ff
# g558 = g558_ble_ff
# g559 = g559_ble_ff
# g560 = g560_ble_ff
# g561 = g561_ble_ff
# g562 = g562_ble_ff
# g563 = g563_ble_ff
# g564 = g564_ble_ff
# g565 = a4342_ff
# g566 = a4310_ff
# g567 = g567_ble_ff
# g569 = a4306_ff
# g570 = g570_ble_ff
# g572 = a4346_ff
# g573 = g573_ble_ff
# g575 = a4314_ff
# g576 = g576_ble_ff
# g578 = a4350_ff
# g580 = a4354_ff
# g581 = g581_ble_ff
# g584 = a4272_not_ff
# g585 = g585_ble_ff
# g587 = a4302_not_ff
# g588 = g588_ble_ff
# g592 = g592_ble_ff
# g594 = a4286_ff
# g595 = g595_ble_ff
# g598 = a4356_ff
# g599 = g599_ble_ff
# g602 = g602_ble_ff
# g605 = a4290_ff
# g606 = g606_ble_ff
# g609 = g609_ble_ff
# g611 = g611_ble_ff
# g616 = g616_ble_ff
# g625 = g625_ble_ff
# g635 = g695_not_ff
# g636 = a4362_ff
# g637 = a4368_ff
# g638 = a4374_not_ff
# g639 = a4382_not_ff
# g640 = a4390_ff
# g641 = g641_ble_ff
# g642 = g642_ble_ff
# g643 = g643_ble_ff
# g644 = g644_ble_ff
# g645 = a4386_ff
# g646 = a4480_ff
# g647 = a4562_not_ff
# g648 = a4570_not_ff
# g649 = a4578_not_ff
# g650 = a4586_not_ff
# g651 = a4594_not_ff
# g652 = a4912_not_ff
# g653 = a4924_not_ff
# g656 = a4928_ff
# g657 = a4932_ff
# g659 = a4936_ff
# g660 = a4940_ff
# g661 = a4944_ff
# g667 = a4980_not_ff
# g668 = a4988_ff
# g671 = a5028_ff
# g672 = a5036_not_ff
# g678 = a5040_not_ff
# g681 = a5044_ff
# g682 = a5048_ff
# g684 = a5052_ff
# g685 = a5056_ff
# g688 = a5060_ff
# g689 = a5064_ff
# g690 = a5068_ff
# g691 = a4448_not_ff
# g692 = a5076_ff
# g693 = a5080_ff
# g694 = a5088_not_ff
# g695 = g695_ble_ff
# g696 = g696_ble_ff
# g698 = g698_ble_ff
# g700 = g700_ble_ff
# g702 = g702_ble_ff
# g705 = g705_ble_ff
# g707 = g707_ble_ff
# g708 = g708_ble_ff
# g709 = g709_ble_ff
# g710 = g710_ble_ff
# g712 = g712_ble_ff
# g713 = a5120_not_ff
# g714 = a5146_not_ff
# g715 = a5172_not_ff
# g716 = a5198_not_ff
# g718 = a5224_not_ff
# g719 = a5244_ff
# g720 = a5264_ff
# g721 = a5284_ff
# g723 = a5292_ff
# g724 = a5300_ff
# g725 = a5308_ff
# g726 = a5316_ff
# g728 = a5324_ff
# g729 = a5328_ff
# g730 = a5330_ff
# g731 = a5332_ff
# g734 = a5346_not_ff
# g735 = a5358_not_ff
# g736 = a5376_not_ff
# g737 = a5394_not_ff
# g739 = a5412_not_ff
# g740 = a5430_not_ff
# g741 = a5448_not_ff
# g742 = a5466_not_ff
# g745 = a5478_not_ff
# g746 = a5490_not_ff
# g748 = a5498_not_ff
# g749 = g749_ble_ff
# g751 = g751_ble_ff
# g752 = a5504_not_ff
# g756 = a5508_ff
# g757 = g757_ble_ff
# g758 = g758_ble_ff
# g759 = g759_ble_ff
# g760 = g760_ble_ff
# g761 = g761_ble_ff
# g762 = g762_ble_ff
# g763 = a5510_ff
# g765 = a5512_ff
# g767 = a5514_ff
# g769 = a5516_ff
# g771 = a5518_ff
# g779 = g779_ble_ff
# g780 = a5524_not_ff
# g782 = g782_ble_ff
# g783 = a5530_not_ff
# g785 = g785_ble_ff
# g786 = a5540_ff
# g788 = g788_ble_ff
# g789 = a5548_ff
# g791 = g791_ble_ff
# g792 = a5556_ff
# g794 = g794_ble_ff
# g795 = a5564_not_ff
# g797 = g797_ble_ff
# g798 = a5566_ff
# g800 = g800_ble_ff
# g801 = a5568_ff
# g803 = g803_ble_ff
# g804 = a5570_ff
# g806 = g806_ble_ff
# g807 = a5572_ff
# g809 = g809_ble_ff
# g810 = a5574_ff
# g812 = g812_ble_ff
# g813 = a5576_ff
# g841 = g841_ble_ff
# g843 = a5578_ff
# g845 = a5580_ff
# g846 = g846_ble_ff
# g849 = g849_ble_ff
# g851 = a5582_ff
# g853 = a5584_ff
# g867 = g867_ble_ff
# g868 = g868_ble_ff
# g869 = g869_ble_ff
# g870 = g870_ble_ff
# g871 = g871_ble_ff
# g872 = g872_ble_ff
# g873 = g873_ble_ff
# g874 = g874_ble_ff
# g875 = g875_ble_ff
# g876 = g876_ble_ff
# g877 = a5622_ff
# g878 = a5642_ff
# g879 = a5644_ff
# g881 = a5664_ff
# g882 = a5684_ff
# g884 = a5686_not_ff
# g886 = a5706_ff
# g887 = a5712_ff
# g889 = a5716_not_ff
# g891 = a5736_ff
# g892 = a5756_ff
# g894 = a5776_ff
# g895 = a5796_ff
# g898 = a5816_ff
# g901 = a5824_ff
# g902 = a5832_ff
# g904 = a5840_ff
# g905 = a5848_ff
# g908 = a5856_ff
# g911 = a5864_ff
# g912 = a5872_ff
# g914 = a5880_ff
# g915 = a5888_ff
# g918 = a5890_ff
# g943 = a5904_ff
# g946 = a5920_not_ff
# g949 = a5922_ff
# g950 = a5930_ff
# g954 = a5932_ff
# g955 = a5940_ff
# g976 = g976_ble_ff
# g977 = g977_ble_ff
# g980 = g980_ble_ff
# g981 = g981_ble_ff
# g982 = g982_ble_ff
# g983 = g983_ble_ff
# g984 = g984_ble_ff
# g985 = g985_ble_ff
# g991 = g991_ble_ff
# g993 = g993_ble_ff
# g995 = g995_ble_ff
# g998 = g998_ble_ff
# g1000 = g1000_ble_ff
# g1002 = g1002_ble_ff
# g1004 = g1004_ble_ff
# g1005 = g1005_ble_ff
# g1007 = g1007_ble_ff
# g1009 = g1009_ble_ff
# g1011 = g1011_ble_ff
# g1013 = g1013_ble_ff
# g1015 = g1015_ble_ff
# g1018 = g1018_ble_ff
# g1019 = g1019_ble_ff
# g1022 = g1022_ble_ff
# g1023 = g1023_ble_ff
# g1024 = g1024_ble_ff
# g1025 = g1025_ble_ff
# g1026 = g1026_ble_ff
# g1027 = g1027_ble_ff
# g1028 = a5950_ff
# g1029 = a5970_not_ff
# g1030 = a5942_not_ff
# g1031 = a5976_ff
# g1032 = a6232_not_ff
# g1033 = a6234_ff
# g1035 = a6240_not_ff
# g1036 = a6246_not_ff
# g1037 = a6248_not_ff
# g1038 = a6264_not_ff
# g1039 = a6280_ff
# g1040 = a6298_not_ff
# g1042 = a6316_not_ff
# g1043 = a6334_not_ff
# g1044 = a6344_not_ff
# g1047 = a6350_not_ff
# g1048 = a6356_not_ff
# g1051 = a6362_not_ff
# g1052 = a6368_not_ff
# g1053 = a6374_not_ff
# g1054 = a6380_not_ff
# g1057 = a6386_not_ff
# g1058 = a6392_not_ff
# g1059 = a6398_not_ff
# g1060 = a6404_not_ff
# g1062 = a6410_not_ff
# g1063 = a6416_not_ff
# g1064 = a6422_not_ff
# g1065 = a6428_not_ff
# g1068 = a6434_not_ff
# g1069 = a6440_not_ff
# g1070 = a6446_not_ff
# g1071 = a6452_not_ff
# g1073 = a6458_not_ff
# g1090 = a6464_not_ff
# g1091 = a6470_not_ff
# g1099 = a6476_not_ff
# g1100 = a6482_not_ff
# g1101 = a6488_not_ff
# g1102 = a6494_not_ff
# g1103 = a6500_not_ff
# g1104 = a6506_not_ff
# g1105 = a6512_not_ff
# g1106 = a6518_not_ff
# g1107 = a6524_not_ff
# g1108 = a6530_not_ff
# g1109 = a6536_not_ff
# g1110 = a6542_not_ff
# g1111 = a6548_not_ff
# g1112 = a6554_not_ff
# g1113 = a6560_not_ff
# g1114 = a6566_not_ff
# g1115 = a6572_not_ff
# g1116 = a6578_not_ff
# g1117 = a6584_not_ff
# g1118 = a6590_not_ff
# g1119 = a6596_not_ff
# g1120 = a6602_not_ff
# g1121 = a6608_not_ff
# g1122 = a6272_not_ff
# g1123 = a6614_not_ff
# g1124 = a6620_not_ff
# g1125 = a6626_not_ff
# g1126 = a6632_not_ff
# g1127 = a6636_not_ff
# g1128 = a6642_not_ff
# g1129 = a6648_not_ff
# g1130 = a6654_not_ff
# g1132 = a6656_not_ff
# g1135 = a6668_not_ff
# g1137 = a6750_not_ff
# g1138 = a6762_not_ff
# g1139 = a6772_not_ff
# g1140 = a6782_not_ff
# g1141 = a6792_not_ff
# g1142 = a6802_not_ff
# g1143 = a6812_not_ff
# g1144 = a6822_not_ff
# g1145 = a6832_not_ff
# g1146 = a6842_not_ff
# g1147 = a6852_not_ff
# g1148 = a6862_not_ff
# g1149 = a6872_not_ff
# g1150 = a6882_not_ff
# g1151 = a6892_not_ff
# g1152 = a6902_not_ff
# g1153 = a6912_not_ff
# g1154 = a6922_not_ff
# g1155 = a6932_not_ff
# g1156 = a6942_not_ff
# g1157 = a6952_not_ff
# g1158 = a6962_not_ff
# g1159 = a6972_not_ff
# g1160 = a6982_not_ff
# g1161 = a6992_not_ff
# g1162 = a7002_not_ff
# g1163 = a7012_not_ff
# g1164 = a7022_not_ff
# g1165 = a7032_not_ff
# g1166 = a7088_not_ff
# g1167 = a7098_not_ff
# g1275 = g1275_ble_ff
# g1277 = g1277_ble_ff
# g1278 = a7130_ff
# g1279 = a7136_ff
# g1280 = a7140_ff
# g1281 = a7144_ff
# g1282 = a7150_not_ff
# g1283 = a7154_ff
# g1284 = a7174_not_ff
# g1285 = a7190_not_ff
# g1286 = a7202_ff
# g1287 = a7208_not_ff
# g1288 = a7214_not_ff
# g1289 = a7220_not_ff
# g1290 = a7226_not_ff
# g1291 = a7232_not_ff
# g1292 = a7238_not_ff
# g1293 = a7244_not_ff
# g1294 = a7250_not_ff
# g1295 = a7256_not_ff
# g1296 = a7262_not_ff
# g1297 = a7268_not_ff
# g1298 = a7274_not_ff
# g1299 = a7280_not_ff
# g1300 = a7286_not_ff
# g1301 = a7292_not_ff
# g1302 = a7298_not_ff
# g1303 = a7304_not_ff
# g1304 = a7310_not_ff
# g1305 = a7316_not_ff
# g1306 = a7322_not_ff
# g1307 = a7328_not_ff
# g1317 = a7332_ff
# g1318 = a7336_ff
# g1321 = g1321_ble_ff
# g1379 = a7342_not_ff
# g1380 = a7348_not_ff
# g1381 = a7354_not_ff
# g1382 = a7360_not_ff
# g1384 = a7366_not_ff
# g1385 = a7372_not_ff
# g1386 = a7378_not_ff
# g1387 = a7384_not_ff
# g1389 = a7390_not_ff
# g1390 = a7396_not_ff
# g1391 = a7402_not_ff
# g1392 = a7408_not_ff
# g1394 = a7414_not_ff
# g1395 = a7420_not_ff
# g1396 = a7422_ff
# g1397 = a7428_not_ff
# g1400 = a7434_not_ff
# g1401 = a7440_not_ff
# g1402 = a7446_not_ff
# g1403 = a7452_not_ff
# g1404 = a7458_not_ff
# g1405 = a7464_not_ff
# g1406 = a7470_not_ff
# g1413 = g1413_ble_ff
# g1414 = g1414_ble_ff
# g1415 = g1415_ble_ff
# g1416 = g1416_ble_ff
# g1417 = g1417_ble_ff
# g1418 = g1418_ble_ff
# g1419 = g1419_ble_ff
# g1420 = g1420_ble_ff
# g1421 = g1421_ble_ff
# g1422 = g1422_ble_ff
# g1423 = g1423_ble_ff
# g1424 = a7644_ff
# g1425 = g1425_ble_ff
# g1429 = g1429_ble_ff
# g1430 = g1430_ble_ff
# g1433 = g1433_ble_ff
# g1443 = a7648_ff
# g1445 = a7652_ff
# g1447 = a7656_ff
# g1449 = a7660_ff
# g1451 = a7664_ff
# g1453 = a7670_not_ff
# g1455 = a7674_ff
# g1457 = a7678_ff
# g1459 = a7682_ff
# g1461 = a7686_ff
# g1463 = a7692_not_ff
# g1465 = a7700_ff
# g1467 = a7708_not_ff
# g1469 = a7712_ff
# g1471 = a7718_not_ff
# g1473 = a7726_ff
# g1475 = a7734_not_ff
# g1477 = a7742_not_ff
# g1479 = a7746_ff
# g1481 = a7752_not_ff
# g1483 = a7760_not_ff
# g1487 = g1487_ble_ff
# g1488 = a7768_not_ff
# g1489 = a7776_not_ff
# g1491 = a7780_ff
# g1493 = a7786_not_ff
# g1495 = a7794_ff
# g1497 = a7802_not_ff
# g1499 = a7810_not_ff
# g1501 = a7814_ff
# g1503 = a7820_not_ff
# g1505 = a7828_ff
# g1507 = a7836_not_ff
# g1509 = a7840_ff
# g1511 = a7848_not_ff
# g1513 = a7852_ff
# g1515 = g1515_ble_ff
# g1518 = a7856_ff
# g1520 = a7862_not_ff
# g1521 = a7870_ff
# g1523 = a7874_ff
# g1526 = a7878_ff
# g1528 = a7882_ff
# g1530 = a7886_ff
# g1533 = g1533_ble_ff
# g1534 = g1534_ble_ff
# g1535 = a7902_not_ff
# g1536 = a7906_not_ff
# g1537 = a7910_ff
# g1538 = a7914_ff
# g1539 = g1674_not_ff
# g1540 = g1540_ble_ff
# g1541 = g1541_ble_ff
# g1542 = g1542_ble_ff
# g1543 = g1543_ble_ff
# g1544 = g1544_ble_ff
# g1545 = g1545_ble_ff
# g1546 = g1546_ble_ff
# g1547 = g1547_ble_ff
# g1548 = g1548_ble_ff
# g1549 = g1549_ble_ff
# g1550 = g1550_ble_ff
# g1551 = g1551_ble_ff
# g1552 = g1552_ble_ff
# g1553 = g1553_ble_ff
# g1554 = g1554_ble_ff
# g1555 = a7946_not_ff
# g1556 = g1556_ble_ff
# g1557 = a8044_ff
# g1558 = a8052_ff
# g1559 = a8056_ff
# g1560 = a8064_ff
# g1561 = a8072_ff
# g1562 = a8086_not_ff
# g1563 = a8158_ff
# g1564 = a8166_ff
# g1565 = a8170_ff
# g1566 = a8292_ff
# g1567 = a8296_ff
# g1568 = a8304_not_ff
# g1569 = a8308_ff
# g1570 = a8430_ff
# g1571 = a8434_ff
# g1572 = a8442_ff
# g1573 = a8446_ff
# g1574 = a8568_ff
# g1575 = a8572_ff
# g1576 = a8580_ff
# g1577 = a8584_ff
# g1578 = a8592_not_ff
# g1579 = a8610_not_ff
# g1580 = a8622_not_ff
# g1581 = a8674_not_ff
# g1582 = a8686_ff
# g1583 = a8698_not_ff
# g1584 = a8706_not_ff
# g1585 = a8714_ff
# g1586 = g1586_ble_ff
# g1587 = a8722_not_ff
# g1588 = a8738_not_ff
# g1589 = a8746_ff
# g1590 = g1590_ble_ff
# g1591 = a8754_not_ff
# g1592 = g1592_ble_ff
# g1593 = g1593_ble_ff
# g1594 = g1594_ble_ff
# g1595 = g1595_ble_ff
# g1596 = g1596_ble_ff
# g1597 = g1597_ble_ff
# g1598 = g1598_ble_ff
# g1599 = g1599_ble_ff
# g1600 = g1600_ble_ff
# g1601 = g1601_ble_ff
# g1623 = g1623_ble_ff
# g1624 = a8758_ff
# g1625 = a8762_ff
# g1626 = a7898_ff
# g1648 = g1648_ble_ff
# g1663 = g1663_ble_ff
# g1671 = a8768_ff
# g1672 = a8782_not_ff
# g1673 = a8820_not_ff
# g1674 = a8824_ff
# g1675 = a8832_not_ff
# g1676 = a8840_not_ff
# g1677 = a8848_not_ff
# g1679 = a8868_not_ff
# g1680 = a8876_ff
# g1685 = a14442_not_ff
# g1686 = a14450_not_ff
# g1687 = a14458_not_ff
# g1688 = a14466_not_ff
# g1689 = a14474_ff
# g1690 = a14482_ff
# g1691 = a14490_ff
# g1692 = a14498_ff
# g1693 = a14506_ff
# g1694 = a14514_ff
# g1695 = a14522_ff
# g1696 = a14530_ff
# g1697 = a14538_not_ff
# g1698 = a14546_not_ff
# g1699 = a14554_not_ff
# g1700 = a14562_ff
# g1701 = a14574_ff
# g1702 = a14670_ff
# g1703 = a14690_ff
# g1704 = a14936_not_ff
# g1705 = a14944_not_ff
# g1706 = a14948_ff
# g1709 = a14956_not_ff
# g1710 = a14970_not_ff
# g1713 = a14984_ff
# g1715 = a14992_not_ff
# g1716 = a14916_ff
# g1717 = a15300_not_ff
# g1718 = a15318_not_ff
# g1719 = a15350_not_ff
# g1720 = a15364_not_ff
# g1723 = a15412_ff
# g1725 = a15420_not_ff
# g1726 = a15428_not_ff
# g1727 = a15432_not_ff
# g1729 = a15440_not_ff
# g1730 = a15466_ff
# g1734 = a15474_not_ff
# g1744 = a15482_ff
# g1745 = a15624_not_ff
# g1746 = a15844_ff
# g1747 = a15864_not_ff
# g1748 = a15884_ff
# g1749 = a15898_not_ff
# g1752 = a15906_ff
# g1754 = a15918_ff
# g1755 = a15928_not_ff
# g1762 = a15936_not_ff
# g1767 = a15944_ff
# g1768 = a16086_ff
# g1769 = a16308_ff
# g1770 = a16326_not_ff
# g1771 = a16346_ff
# g1772 = a16360_not_ff
# g1775 = a16368_not_ff
# g1777 = a16376_ff
# g1778 = a16386_ff
# g1785 = a16394_not_ff
# g1795 = a16402_not_ff
# g1796 = a16544_not_ff
# g1797 = a16766_ff
# g1798 = a16784_not_ff
# g1799 = a16804_ff
# g1800 = a16818_not_ff
# g1803 = a16826_ff
# g1805 = a16834_ff
# g1806 = a16844_ff
# g1813 = a16852_not_ff
# g1822 = a16860_ff
# g1823 = a17002_not_ff
# g1824 = a17224_ff
# g1825 = a17242_not_ff
# g1826 = a17262_ff
# g1827 = a17276_not_ff
# g1830 = a17284_ff
# g1832 = a17292_not_ff
# g1833 = a17302_ff
# g1840 = a17310_not_ff
# g1853 = a17318_not_ff
# g1855 = a17328_ff
# g1856 = a17570_not_ff
# g1857 = a17578_ff
# g1858 = a17586_ff
# g1859 = a17600_not_ff
# g1862 = a17608_not_ff
# g1868 = a17616_not_ff
# g1870 = a17754_ff
# g1871 = a17762_ff
# g1872 = g1872_ble_ff
# g1873 = a17766_ff
# g1874 = a17790_not_ff
# g1879 = a17794_ff
# g1881 = a17802_ff
# g1882 = a17810_ff
# g1883 = a17832_ff
# g1884 = a17852_ff
# g1885 = a17862_not_ff
# g1886 = a17866_ff
# g1887 = a17876_not_ff
# g1888 = g1888_ble_ff
# g1889 = g1889_ble_ff
# g1890 = g1890_ble_ff
# g1891 = a17888_not_ff
# g1895 = g1895_ble_ff
# g1896 = g1896_ble_ff
