

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_53_5'
================================================================
* Date:           Mon Jun 19 16:49:57 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_53_5  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%startIdx = alloca i32 1"   --->   Operation 4 'alloca' 'startIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mux_case_3146316811852_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_3146316811852_reload"   --->   Operation 5 'read' 'mux_case_3146316811852_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V_13_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_13_reload"   --->   Operation 6 'read' 'lhs_V_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_12_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_12_reload"   --->   Operation 7 'read' 'lhs_V_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_2814871843_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2814871843_reload"   --->   Operation 8 'read' 'mux_case_2814871843_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V_11_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_11_reload"   --->   Operation 9 'read' 'lhs_V_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lhs_V_10_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_10_reload"   --->   Operation 10 'read' 'lhs_V_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lhs_V_9_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_9_reload"   --->   Operation 11 'read' 'lhs_V_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lhs_V_8_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_8_reload"   --->   Operation 12 'read' 'lhs_V_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lhs_V_7_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_7_reload"   --->   Operation 13 'read' 'lhs_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_2210971825_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2210971825_reload"   --->   Operation 14 'read' 'mux_case_2210971825_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_2110021822_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_2110021822_reload"   --->   Operation 15 'read' 'mux_case_2110021822_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_6_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_6_reload"   --->   Operation 16 'read' 'lhs_V_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V_5_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_5_reload"   --->   Operation 17 'read' 'lhs_V_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_189031813_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_189031813_reload"   --->   Operation 18 'read' 'mux_case_189031813_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_178081810_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_178081810_reload"   --->   Operation 19 'read' 'mux_case_178081810_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lhs_V_4_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_4_reload"   --->   Operation 20 'read' 'lhs_V_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_158061804_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_158061804_reload"   --->   Operation 21 'read' 'mux_case_158061804_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_147111801_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_147111801_reload"   --->   Operation 22 'read' 'mux_case_147111801_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_3_reload"   --->   Operation 23 'read' 'lhs_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lhs_V_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_2_reload"   --->   Operation 24 'read' 'lhs_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_116121792_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_116121792_reload"   --->   Operation 25 'read' 'mux_case_116121792_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_106111789_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_106111789_reload"   --->   Operation 26 'read' 'mux_case_106111789_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_96101786_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_96101786_reload"   --->   Operation 27 'read' 'mux_case_96101786_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_85171783_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_85171783_reload"   --->   Operation 28 'read' 'mux_case_85171783_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %lhs_V_1_reload"   --->   Operation 29 'read' 'lhs_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv3_i_66181777_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_66181777_reload"   --->   Operation 30 'read' 'conv3_i_66181777_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv3_i_15771774_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15771774_reload"   --->   Operation 31 'read' 'conv3_i_15771774_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv3_i_15631771_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15631771_reload"   --->   Operation 32 'read' 'conv3_i_15631771_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv3_i_15491768_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15491768_reload"   --->   Operation 33 'read' 'conv3_i_15491768_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv3_i_15351765_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15351765_reload"   --->   Operation 34 'read' 'conv3_i_15351765_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv3_i_15211762_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv3_i_15211762_reload"   --->   Operation 35 'read' 'conv3_i_15211762_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_01759_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mux_case_01759_reload"   --->   Operation 36 'read' 'mux_case_01759_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %startIdx"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%startIdx_1 = load i6 %startIdx" [../codes/crc.cpp:53]   --->   Operation 39 'load' 'startIdx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i6 %startIdx_1" [../codes/crc.cpp:53]   --->   Operation 40 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %startIdx_1, i6 32" [../codes/crc.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln55 = add i6 %startIdx_1, i6 1" [../codes/crc.cpp:55]   --->   Operation 43 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %land.rhs, void %while.cond.while.end_crit_edge.exitStub" [../codes/crc.cpp:53]   --->   Operation 44 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:54]   --->   Operation 45 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 46 'specloopname' 'specloopname_ln1788' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %mux_case_01759_reload_read, i1 %conv3_i_15211762_reload_read, i1 %conv3_i_15351765_reload_read, i1 %conv3_i_15491768_reload_read, i1 %conv3_i_15631771_reload_read, i1 %conv3_i_15771774_reload_read, i1 %conv3_i_66181777_reload_read, i1 %lhs_V_1_reload_read, i1 %mux_case_85171783_reload_read, i1 %mux_case_96101786_reload_read, i1 %mux_case_106111789_reload_read, i1 %mux_case_116121792_reload_read, i1 %lhs_V_2_reload_read, i1 %lhs_V_3_reload_read, i1 %mux_case_147111801_reload_read, i1 %mux_case_158061804_reload_read, i1 %lhs_V_4_reload_read, i1 %mux_case_178081810_reload_read, i1 %mux_case_189031813_reload_read, i1 %lhs_V_5_reload_read, i1 %lhs_V_6_reload_read, i1 %mux_case_2110021822_reload_read, i1 %mux_case_2210971825_reload_read, i1 %lhs_V_7_reload_read, i1 %lhs_V_8_reload_read, i1 %lhs_V_9_reload_read, i1 %lhs_V_10_reload_read, i1 %lhs_V_11_reload_read, i1 %mux_case_2814871843_reload_read, i1 %lhs_V_12_reload_read, i1 %lhs_V_13_reload_read, i1 %mux_case_3146316811852_reload_read, i5 %trunc_ln53"   --->   Operation 47 'mux' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp, void %while.body, void %land.rhs.while.end_crit_edge.exitStub" [../codes/crc.cpp:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 %add_ln55, i6 %startIdx" [../codes/crc.cpp:53]   --->   Operation 49 'store' 'store_ln53' <Predicate = (!icmp_ln53 & !tmp)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln53 = br void %while.cond" [../codes/crc.cpp:53]   --->   Operation 50 'br' 'br_ln53' <Predicate = (!icmp_ln53 & !tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %trunc_ln53" [../codes/crc.cpp:53]   --->   Operation 51 'write' 'write_ln53' <Predicate = (!icmp_ln53 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln53_out, i1 0"   --->   Operation 52 'write' 'write_ln0' <Predicate = (!icmp_ln53 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln53 & tmp)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %trunc_ln53" [../codes/crc.cpp:53]   --->   Operation 54 'write' 'write_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln53_out, i1 1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln53)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %while.cond.while.end_crit_edge.exitStub, i1 0, void %land.rhs.while.end_crit_edge.exitStub"   --->   Operation 57 'phi' 'UnifiedRetVal' <Predicate = (tmp) | (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (tmp) | (icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mux_case_01759_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_15211762_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_15351765_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_15491768_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_15631771_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_15771774_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_66181777_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_85171783_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_96101786_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_106111789_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_116121792_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_147111801_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_158061804_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_178081810_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_189031813_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2110021822_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2210971825_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_2814871843_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mux_case_3146316811852_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startIdx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ icmp_ln53_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
startIdx                           (alloca           ) [ 01]
mux_case_3146316811852_reload_read (read             ) [ 00]
lhs_V_13_reload_read               (read             ) [ 00]
lhs_V_12_reload_read               (read             ) [ 00]
mux_case_2814871843_reload_read    (read             ) [ 00]
lhs_V_11_reload_read               (read             ) [ 00]
lhs_V_10_reload_read               (read             ) [ 00]
lhs_V_9_reload_read                (read             ) [ 00]
lhs_V_8_reload_read                (read             ) [ 00]
lhs_V_7_reload_read                (read             ) [ 00]
mux_case_2210971825_reload_read    (read             ) [ 00]
mux_case_2110021822_reload_read    (read             ) [ 00]
lhs_V_6_reload_read                (read             ) [ 00]
lhs_V_5_reload_read                (read             ) [ 00]
mux_case_189031813_reload_read     (read             ) [ 00]
mux_case_178081810_reload_read     (read             ) [ 00]
lhs_V_4_reload_read                (read             ) [ 00]
mux_case_158061804_reload_read     (read             ) [ 00]
mux_case_147111801_reload_read     (read             ) [ 00]
lhs_V_3_reload_read                (read             ) [ 00]
lhs_V_2_reload_read                (read             ) [ 00]
mux_case_116121792_reload_read     (read             ) [ 00]
mux_case_106111789_reload_read     (read             ) [ 00]
mux_case_96101786_reload_read      (read             ) [ 00]
mux_case_85171783_reload_read      (read             ) [ 00]
lhs_V_1_reload_read                (read             ) [ 00]
conv3_i_66181777_reload_read       (read             ) [ 00]
conv3_i_15771774_reload_read       (read             ) [ 00]
conv3_i_15631771_reload_read       (read             ) [ 00]
conv3_i_15491768_reload_read       (read             ) [ 00]
conv3_i_15351765_reload_read       (read             ) [ 00]
conv3_i_15211762_reload_read       (read             ) [ 00]
mux_case_01759_reload_read         (read             ) [ 00]
store_ln0                          (store            ) [ 00]
br_ln0                             (br               ) [ 00]
startIdx_1                         (load             ) [ 00]
trunc_ln53                         (trunc            ) [ 00]
icmp_ln53                          (icmp             ) [ 01]
empty                              (speclooptripcount) [ 00]
add_ln55                           (add              ) [ 00]
br_ln53                            (br               ) [ 00]
specpipeline_ln54                  (specpipeline     ) [ 00]
specloopname_ln1788                (specloopname     ) [ 00]
tmp                                (mux              ) [ 01]
br_ln53                            (br               ) [ 00]
store_ln53                         (store            ) [ 00]
br_ln53                            (br               ) [ 00]
write_ln53                         (write            ) [ 00]
write_ln0                          (write            ) [ 00]
br_ln0                             (br               ) [ 00]
write_ln53                         (write            ) [ 00]
write_ln0                          (write            ) [ 00]
br_ln0                             (br               ) [ 00]
UnifiedRetVal                      (phi              ) [ 00]
ret_ln0                            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mux_case_01759_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_01759_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_i_15211762_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_15211762_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_i_15351765_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_15351765_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_i_15491768_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_15491768_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_i_15631771_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_15631771_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_i_15771774_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_15771774_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_i_66181777_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_66181777_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lhs_V_1_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mux_case_85171783_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_85171783_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mux_case_96101786_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_96101786_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_case_106111789_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_106111789_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_case_116121792_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_116121792_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lhs_V_2_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_2_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="lhs_V_3_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_3_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mux_case_147111801_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_147111801_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mux_case_158061804_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_158061804_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="lhs_V_4_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_4_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mux_case_178081810_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_178081810_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mux_case_189031813_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_189031813_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="lhs_V_5_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_5_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="lhs_V_6_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_6_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mux_case_2110021822_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2110021822_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mux_case_2210971825_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2210971825_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="lhs_V_7_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_7_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="lhs_V_8_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_8_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="lhs_V_9_reload">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_9_reload"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="lhs_V_10_reload">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_10_reload"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="lhs_V_11_reload">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_11_reload"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mux_case_2814871843_reload">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_2814871843_reload"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="lhs_V_12_reload">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_12_reload"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="lhs_V_13_reload">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_13_reload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mux_case_3146316811852_reload">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_case_3146316811852_reload"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="startIdx_out">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startIdx_out"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="icmp_ln53_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln53_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i1.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="startIdx_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="startIdx/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mux_case_3146316811852_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_3146316811852_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lhs_V_13_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_13_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lhs_V_12_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_12_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mux_case_2814871843_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2814871843_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="lhs_V_11_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_11_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lhs_V_10_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_10_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lhs_V_9_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_9_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lhs_V_8_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_8_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lhs_V_7_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_7_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mux_case_2210971825_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2210971825_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mux_case_2110021822_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_2110021822_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lhs_V_6_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_6_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lhs_V_5_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_5_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mux_case_189031813_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_189031813_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mux_case_178081810_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_178081810_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="lhs_V_4_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_4_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mux_case_158061804_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_158061804_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mux_case_147111801_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_147111801_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_3_reload_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_3_reload_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lhs_V_2_reload_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_2_reload_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mux_case_116121792_reload_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_116121792_reload_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mux_case_106111789_reload_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_106111789_reload_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mux_case_96101786_reload_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_96101786_reload_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mux_case_85171783_reload_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_85171783_reload_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="lhs_V_1_reload_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="conv3_i_66181777_reload_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_66181777_reload_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv3_i_15771774_reload_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_15771774_reload_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="conv3_i_15631771_reload_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_15631771_reload_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv3_i_15491768_reload_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_15491768_reload_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv3_i_15351765_reload_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_15351765_reload_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv3_i_15211762_reload_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_15211762_reload_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mux_case_01759_reload_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mux_case_01759_reload_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/1 write_ln53/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_write_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 write_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="UnifiedRetVal_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="UnifiedRetVal_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln0_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="startIdx_1_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="startIdx_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln53_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln53_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln55_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="1" slack="0"/>
<pin id="359" dir="0" index="4" bw="1" slack="0"/>
<pin id="360" dir="0" index="5" bw="1" slack="0"/>
<pin id="361" dir="0" index="6" bw="1" slack="0"/>
<pin id="362" dir="0" index="7" bw="1" slack="0"/>
<pin id="363" dir="0" index="8" bw="1" slack="0"/>
<pin id="364" dir="0" index="9" bw="1" slack="0"/>
<pin id="365" dir="0" index="10" bw="1" slack="0"/>
<pin id="366" dir="0" index="11" bw="1" slack="0"/>
<pin id="367" dir="0" index="12" bw="1" slack="0"/>
<pin id="368" dir="0" index="13" bw="1" slack="0"/>
<pin id="369" dir="0" index="14" bw="1" slack="0"/>
<pin id="370" dir="0" index="15" bw="1" slack="0"/>
<pin id="371" dir="0" index="16" bw="1" slack="0"/>
<pin id="372" dir="0" index="17" bw="1" slack="0"/>
<pin id="373" dir="0" index="18" bw="1" slack="0"/>
<pin id="374" dir="0" index="19" bw="1" slack="0"/>
<pin id="375" dir="0" index="20" bw="1" slack="0"/>
<pin id="376" dir="0" index="21" bw="1" slack="0"/>
<pin id="377" dir="0" index="22" bw="1" slack="0"/>
<pin id="378" dir="0" index="23" bw="1" slack="0"/>
<pin id="379" dir="0" index="24" bw="1" slack="0"/>
<pin id="380" dir="0" index="25" bw="1" slack="0"/>
<pin id="381" dir="0" index="26" bw="1" slack="0"/>
<pin id="382" dir="0" index="27" bw="1" slack="0"/>
<pin id="383" dir="0" index="28" bw="1" slack="0"/>
<pin id="384" dir="0" index="29" bw="1" slack="0"/>
<pin id="385" dir="0" index="30" bw="1" slack="0"/>
<pin id="386" dir="0" index="31" bw="1" slack="0"/>
<pin id="387" dir="0" index="32" bw="1" slack="0"/>
<pin id="388" dir="0" index="33" bw="5" slack="0"/>
<pin id="389" dir="1" index="34" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln53_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="startIdx_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="startIdx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="98" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="102" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="104" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="327"><net_src comp="104" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="102" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="346"><net_src comp="334" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="334" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="391"><net_src comp="296" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="392"><net_src comp="290" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="393"><net_src comp="284" pin="2"/><net_sink comp="354" pin=3"/></net>

<net id="394"><net_src comp="278" pin="2"/><net_sink comp="354" pin=4"/></net>

<net id="395"><net_src comp="272" pin="2"/><net_sink comp="354" pin=5"/></net>

<net id="396"><net_src comp="266" pin="2"/><net_sink comp="354" pin=6"/></net>

<net id="397"><net_src comp="260" pin="2"/><net_sink comp="354" pin=7"/></net>

<net id="398"><net_src comp="254" pin="2"/><net_sink comp="354" pin=8"/></net>

<net id="399"><net_src comp="248" pin="2"/><net_sink comp="354" pin=9"/></net>

<net id="400"><net_src comp="242" pin="2"/><net_sink comp="354" pin=10"/></net>

<net id="401"><net_src comp="236" pin="2"/><net_sink comp="354" pin=11"/></net>

<net id="402"><net_src comp="230" pin="2"/><net_sink comp="354" pin=12"/></net>

<net id="403"><net_src comp="224" pin="2"/><net_sink comp="354" pin=13"/></net>

<net id="404"><net_src comp="218" pin="2"/><net_sink comp="354" pin=14"/></net>

<net id="405"><net_src comp="212" pin="2"/><net_sink comp="354" pin=15"/></net>

<net id="406"><net_src comp="206" pin="2"/><net_sink comp="354" pin=16"/></net>

<net id="407"><net_src comp="200" pin="2"/><net_sink comp="354" pin=17"/></net>

<net id="408"><net_src comp="194" pin="2"/><net_sink comp="354" pin=18"/></net>

<net id="409"><net_src comp="188" pin="2"/><net_sink comp="354" pin=19"/></net>

<net id="410"><net_src comp="182" pin="2"/><net_sink comp="354" pin=20"/></net>

<net id="411"><net_src comp="176" pin="2"/><net_sink comp="354" pin=21"/></net>

<net id="412"><net_src comp="170" pin="2"/><net_sink comp="354" pin=22"/></net>

<net id="413"><net_src comp="164" pin="2"/><net_sink comp="354" pin=23"/></net>

<net id="414"><net_src comp="158" pin="2"/><net_sink comp="354" pin=24"/></net>

<net id="415"><net_src comp="152" pin="2"/><net_sink comp="354" pin=25"/></net>

<net id="416"><net_src comp="146" pin="2"/><net_sink comp="354" pin=26"/></net>

<net id="417"><net_src comp="140" pin="2"/><net_sink comp="354" pin=27"/></net>

<net id="418"><net_src comp="134" pin="2"/><net_sink comp="354" pin=28"/></net>

<net id="419"><net_src comp="128" pin="2"/><net_sink comp="354" pin=29"/></net>

<net id="420"><net_src comp="122" pin="2"/><net_sink comp="354" pin=30"/></net>

<net id="421"><net_src comp="116" pin="2"/><net_sink comp="354" pin=31"/></net>

<net id="422"><net_src comp="110" pin="2"/><net_sink comp="354" pin=32"/></net>

<net id="423"><net_src comp="337" pin="1"/><net_sink comp="354" pin=33"/></net>

<net id="428"><net_src comp="348" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="106" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="424" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: startIdx_out | {1 }
	Port: icmp_ln53_out | {1 }
 - Input state : 
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_01759_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_15211762_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_15351765_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_15491768_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_15631771_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_15771774_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : conv3_i_66181777_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_1_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_85171783_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_96101786_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_106111789_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_116121792_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_2_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_3_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_147111801_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_158061804_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_4_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_178081810_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_189031813_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_5_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_6_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_2110021822_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_2210971825_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_7_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_8_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_9_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_10_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_11_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_2814871843_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_12_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : lhs_V_13_reload | {1 }
	Port: crc24a_Pipeline_VITIS_LOOP_53_5 : mux_case_3146316811852_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		startIdx_1 : 1
		trunc_ln53 : 2
		icmp_ln53 : 2
		add_ln55 : 2
		br_ln53 : 3
		tmp : 3
		br_ln53 : 4
		store_ln53 : 3
		write_ln53 : 3
		write_ln53 : 3
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|    mux   |                   tmp_fu_354                   |    0    |   148   |
|----------|------------------------------------------------|---------|---------|
|    add   |                 add_ln55_fu_348                |    0    |    13   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln53_fu_342                |    0    |    10   |
|----------|------------------------------------------------|---------|---------|
|          | mux_case_3146316811852_reload_read_read_fu_110 |    0    |    0    |
|          |        lhs_V_13_reload_read_read_fu_116        |    0    |    0    |
|          |        lhs_V_12_reload_read_read_fu_122        |    0    |    0    |
|          |   mux_case_2814871843_reload_read_read_fu_128  |    0    |    0    |
|          |        lhs_V_11_reload_read_read_fu_134        |    0    |    0    |
|          |        lhs_V_10_reload_read_read_fu_140        |    0    |    0    |
|          |         lhs_V_9_reload_read_read_fu_146        |    0    |    0    |
|          |         lhs_V_8_reload_read_read_fu_152        |    0    |    0    |
|          |         lhs_V_7_reload_read_read_fu_158        |    0    |    0    |
|          |   mux_case_2210971825_reload_read_read_fu_164  |    0    |    0    |
|          |   mux_case_2110021822_reload_read_read_fu_170  |    0    |    0    |
|          |         lhs_V_6_reload_read_read_fu_176        |    0    |    0    |
|          |         lhs_V_5_reload_read_read_fu_182        |    0    |    0    |
|          |   mux_case_189031813_reload_read_read_fu_188   |    0    |    0    |
|          |   mux_case_178081810_reload_read_read_fu_194   |    0    |    0    |
|   read   |         lhs_V_4_reload_read_read_fu_200        |    0    |    0    |
|          |   mux_case_158061804_reload_read_read_fu_206   |    0    |    0    |
|          |   mux_case_147111801_reload_read_read_fu_212   |    0    |    0    |
|          |         lhs_V_3_reload_read_read_fu_218        |    0    |    0    |
|          |         lhs_V_2_reload_read_read_fu_224        |    0    |    0    |
|          |   mux_case_116121792_reload_read_read_fu_230   |    0    |    0    |
|          |   mux_case_106111789_reload_read_read_fu_236   |    0    |    0    |
|          |    mux_case_96101786_reload_read_read_fu_242   |    0    |    0    |
|          |    mux_case_85171783_reload_read_read_fu_248   |    0    |    0    |
|          |         lhs_V_1_reload_read_read_fu_254        |    0    |    0    |
|          |    conv3_i_66181777_reload_read_read_fu_260    |    0    |    0    |
|          |    conv3_i_15771774_reload_read_read_fu_266    |    0    |    0    |
|          |    conv3_i_15631771_reload_read_read_fu_272    |    0    |    0    |
|          |    conv3_i_15491768_reload_read_read_fu_278    |    0    |    0    |
|          |    conv3_i_15351765_reload_read_read_fu_284    |    0    |    0    |
|          |    conv3_i_15211762_reload_read_read_fu_290    |    0    |    0    |
|          |     mux_case_01759_reload_read_read_fu_296     |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   write  |                grp_write_fu_302                |    0    |    0    |
|          |                grp_write_fu_309                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln53_fu_337               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   171   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_318|    1   |
|   startIdx_reg_429  |    6   |
+---------------------+--------+
|        Total        |    7   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_309 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    2   ||  0.427  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    7   |   171  |
+-----------+--------+--------+--------+
