/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [31:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  reg [8:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [7:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [27:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_14z[1] | celloutsig_0_21z;
  assign celloutsig_0_46z = celloutsig_0_4z[3] ^ celloutsig_0_38z[1];
  assign celloutsig_0_1z = celloutsig_0_0z[5] ^ celloutsig_0_0z[0];
  assign celloutsig_0_35z = ~(celloutsig_0_8z ^ celloutsig_0_31z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_1z[3]);
  assign celloutsig_0_13z = ~(celloutsig_0_2z ^ in_data[5]);
  assign celloutsig_0_17z = ~(celloutsig_0_11z ^ celloutsig_0_9z[1]);
  assign celloutsig_0_2z = ~(in_data[74] ^ celloutsig_0_1z);
  assign celloutsig_0_23z = ~(celloutsig_0_15z ^ celloutsig_0_14z[2]);
  assign celloutsig_1_3z = in_data[129:124] >= { celloutsig_1_2z[5], celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[133:129] >= { celloutsig_1_6z[8:6], celloutsig_1_16z, 1'h0 };
  assign celloutsig_0_24z = { in_data[22], celloutsig_0_1z, celloutsig_0_2z } >= { celloutsig_0_19z[6:5], celloutsig_0_16z };
  assign celloutsig_0_3z = { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } > { in_data[15:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_25z[4:2], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_23z } > { celloutsig_0_27z[17:13], celloutsig_0_7z };
  assign celloutsig_1_17z = { celloutsig_1_6z[8:1], 1'h0, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z } > celloutsig_1_9z[27:6];
  assign celloutsig_1_19z = { celloutsig_1_17z, 1'h0, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_18z, 1'h0 } > { celloutsig_1_6z[5:1], celloutsig_1_5z };
  assign celloutsig_0_7z = in_data[24:22] > { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[93:90], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } > celloutsig_0_4z[8:1];
  assign celloutsig_0_15z = { celloutsig_0_9z[7:1], celloutsig_0_6z } > { celloutsig_0_14z[4:2], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[91:90], celloutsig_0_10z } > { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z } > { celloutsig_0_4z[3], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_21z = in_data[57:54] > { celloutsig_0_9z[1], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_26z = { in_data[11], celloutsig_0_14z, celloutsig_0_21z } > { celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:1], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z } * { celloutsig_1_4z[2:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[55:53] * celloutsig_0_4z[2:0];
  assign celloutsig_0_12z = { in_data[15:8], celloutsig_0_7z } * { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } * celloutsig_0_0z[4:0];
  assign celloutsig_0_25z = celloutsig_0_9z[4:0] * { celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_7z = | { celloutsig_1_6z[7:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = | celloutsig_1_9z[25:23];
  assign celloutsig_1_16z = | { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_38z = { celloutsig_0_12z[7:0], celloutsig_0_31z } >> { celloutsig_0_4z[8:4], celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_1_2z = in_data[148:142] >> { in_data[114:113], celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_14z[4:3], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_12z[7:1], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_11z };
  assign celloutsig_1_1z = celloutsig_1_0z[8:4] << in_data[135:131];
  assign celloutsig_0_20z = celloutsig_0_14z[4:1] << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[82:77] - in_data[36:31];
  assign celloutsig_0_31z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_22z } - { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_4z = { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } - { in_data[94], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_41z[7], celloutsig_0_15z, celloutsig_0_25z } - { celloutsig_0_4z[5:1], celloutsig_0_35z, celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[153:141] - in_data[184:172];
  assign celloutsig_1_4z = in_data[134:132] - celloutsig_1_1z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_0z[4], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_6z } - { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_41z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_41z = { celloutsig_0_25z[4:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_31z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_6z = { celloutsig_1_0z[8:1], celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_9z = in_data[14:7];
  assign celloutsig_0_5z = ~((celloutsig_0_4z[4] & in_data[81]) | (celloutsig_0_0z[5] & celloutsig_0_1z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z[3] & celloutsig_1_6z[2]) | (celloutsig_1_3z & celloutsig_1_2z[6]));
  assign celloutsig_1_13z = ~((celloutsig_1_2z[5] & celloutsig_1_8z) | (celloutsig_1_1z[4] & celloutsig_1_9z[9]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[5] & celloutsig_0_0z[5]) | (celloutsig_0_0z[3] & celloutsig_0_0z[5]));
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_5z) | (celloutsig_0_1z & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
