;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -30, 10
	SUB 102, 10
	SPL 200, <409
	SUB 102, 10
	SUB 102, 10
	SUB 102, 10
	ADD 770, -1
	ADD @770, -1
	ADD @770, -1
	SLT 900, @-22
	MOV -7, <-20
	JMN 30, 9
	SPL 30, 9
	SUB #2, -40
	SUB #107, 100
	JMN -7, @-20
	JMN @770, <-7
	JMZ 0, 100
	ADD -700, -10
	SLT 900, @-42
	SLT 900, @-42
	MOV -1, <-20
	SUB 27, 100
	SUB -0, 4
	SPL 0, <-442
	SUB @127, 106
	SPL 0, <-442
	ADD 210, 60
	SPL @300, 90
	JMN <121, 106
	MOV -1, <-20
	SPL 3, 90
	SUB @127, 106
	ADD 210, @60
	JMP @72, #202
	SUB 30, 902
	SLT 20, @400
	ADD 214, 69
	JMP @72, #209
	JMP @72, #200
	JMP @12, #209
	JMP @72, #200
	ADD 700, -10
	SPL -100, -600
	ADD 3, 21
	SUB #72, @200
