INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/vedic/vedic.srcs/sources_1/new/vedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module v4
INFO: [VRFC 10-311] analyzing module v8
INFO: [VRFC 10-311] analyzing module v16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shiva/Desktop/DSDLab/Lab4/vedic/vedic.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
