// Seed: 1449733743
module module_0;
  wire id_9, id_10, id_11;
endmodule : id_12
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input supply0 id_3
    , id_7,
    input tri0 id_4,
    input supply0 id_5
);
  assign id_1 = id_2;
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri1 id_4,
    output wor id_5
);
  assign id_5 = 1;
  module_0();
endmodule
