

================================================================
== Vitis HLS Report for 'update_node_embedding_with_Relu'
================================================================
* Date:           Sat Oct 30 13:57:58 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      100|      100|         1|          1|          1|   100|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 4 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%nd_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %nd"   --->   Operation 5 'read' 'nd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read99"   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read98"   --->   Operation 7 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read97"   --->   Operation 8 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read96"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read95"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read94"   --->   Operation 11 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read93"   --->   Operation 12 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read92"   --->   Operation 13 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read91"   --->   Operation 14 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read90"   --->   Operation 15 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read89"   --->   Operation 16 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read88"   --->   Operation 17 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read87"   --->   Operation 18 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read86"   --->   Operation 19 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read85"   --->   Operation 20 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read84"   --->   Operation 21 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read83"   --->   Operation 22 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read82"   --->   Operation 23 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read81"   --->   Operation 24 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read80"   --->   Operation 25 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read79"   --->   Operation 26 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read78"   --->   Operation 27 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read77"   --->   Operation 28 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read76"   --->   Operation 29 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read75"   --->   Operation 30 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read74"   --->   Operation 31 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read73"   --->   Operation 32 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read72"   --->   Operation 33 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read71"   --->   Operation 34 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read70"   --->   Operation 35 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read69"   --->   Operation 36 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read68"   --->   Operation 37 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read67"   --->   Operation 38 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read66"   --->   Operation 39 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_35 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read65"   --->   Operation 40 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_36 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read64"   --->   Operation 41 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_37 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read63"   --->   Operation 42 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_38 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read62"   --->   Operation 43 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_39 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read61"   --->   Operation 44 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_40 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read60"   --->   Operation 45 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_41 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read59"   --->   Operation 46 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_42 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read58"   --->   Operation 47 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_43 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read57"   --->   Operation 48 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read56"   --->   Operation 49 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_45 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read55"   --->   Operation 50 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_46 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read54"   --->   Operation 51 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_47 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read53"   --->   Operation 52 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_48 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read52"   --->   Operation 53 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_49 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read51"   --->   Operation 54 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_50 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read50"   --->   Operation 55 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_51 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read49"   --->   Operation 56 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_52 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read48"   --->   Operation 57 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_53 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read47"   --->   Operation 58 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_54 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read46"   --->   Operation 59 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_55 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read45"   --->   Operation 60 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_56 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read44"   --->   Operation 61 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_57 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read43"   --->   Operation 62 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_58 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read42"   --->   Operation 63 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_59 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read41"   --->   Operation 64 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_60 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read40"   --->   Operation 65 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_61 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read39"   --->   Operation 66 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read38"   --->   Operation 67 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_63 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read37"   --->   Operation 68 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_64 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read36"   --->   Operation 69 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_65 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read35"   --->   Operation 70 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_66 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read34"   --->   Operation 71 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_67 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 72 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_68 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 73 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_69 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read31"   --->   Operation 74 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_70 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 75 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_71 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 76 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_72 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28"   --->   Operation 77 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_73 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read27"   --->   Operation 78 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_74 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read26"   --->   Operation 79 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_75 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read25"   --->   Operation 80 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_76 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24"   --->   Operation 81 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_77 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23"   --->   Operation 82 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_78 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read22"   --->   Operation 83 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_79 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read21"   --->   Operation 84 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_80 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read20"   --->   Operation 85 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_81 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read19"   --->   Operation 86 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_82 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18"   --->   Operation 87 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_83 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17"   --->   Operation 88 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_84 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16"   --->   Operation 89 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_85 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15"   --->   Operation 90 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_86 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14"   --->   Operation 91 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_87 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 92 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_88 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12"   --->   Operation 93 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_89 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11"   --->   Operation 94 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_90 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10"   --->   Operation 95 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_91 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9"   --->   Operation 96 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_92 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 97 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_93 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7"   --->   Operation 98 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_94 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 99 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_95 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 100 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_96 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 101 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_97 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 102 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_98 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 103 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_99 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 104 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_100 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 105 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%nd_cast = zext i5 %nd_read"   --->   Operation 107 'zext' 'nd_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.55ns)   --->   "%empty = mul i12 %nd_cast, i12 100"   --->   Operation 108 'mul' 'empty' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.49ns)   --->   "%cmp1_not = icmp_eq  i3 %layer_read, i3 4"   --->   Operation 109 'icmp' 'cmp1_not' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln101 = br void %_ZltILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [GIN_compute.cpp:101]   --->   Operation 110 'br' 'br_ln101' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%dim = phi i7 0, void, i7 %add_ln101, void %_ZltILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split"   --->   Operation 111 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %dim, i7 1" [GIN_compute.cpp:101]   --->   Operation 112 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:101]   --->   Operation 114 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %_ZltILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void" [GIN_compute.cpp:101]   --->   Operation 116 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1495_cast = zext i7 %dim"   --->   Operation 117 'zext' 'trunc_ln1495_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%dim_cast = zext i7 %dim"   --->   Operation 118 'zext' 'dim_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.74ns)   --->   "%empty_49 = add i12 %empty, i12 %dim_cast"   --->   Operation 119 'add' 'empty_49' <Predicate = (!icmp_ln101)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_49"   --->   Operation 120 'zext' 'p_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %p_cast"   --->   Operation 121 'getelementptr' 'node_embedding_V_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GIN_compute.cpp:101]   --->   Operation 122 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.97ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.100i32.i7, i32 %p_read_100, i32 %p_read_99, i32 %p_read_98, i32 %p_read_97, i32 %p_read_96, i32 %p_read_95, i32 %p_read_94, i32 %p_read_93, i32 %p_read_92, i32 %p_read_91, i32 %p_read_90, i32 %p_read_89, i32 %p_read_88, i32 %p_read_87, i32 %p_read_86, i32 %p_read_85, i32 %p_read_84, i32 %p_read_83, i32 %p_read_82, i32 %p_read_81, i32 %p_read_80, i32 %p_read_79, i32 %p_read_78, i32 %p_read_77, i32 %p_read_76, i32 %p_read_75, i32 %p_read_74, i32 %p_read_73, i32 %p_read_72, i32 %p_read_71, i32 %p_read_70, i32 %p_read_69, i32 %p_read_68, i32 %p_read_67, i32 %p_read_66, i32 %p_read_65, i32 %p_read_64, i32 %p_read_63, i32 %p_read_62, i32 %p_read_61, i32 %p_read_60, i32 %p_read_59, i32 %p_read_58, i32 %p_read_57, i32 %p_read_56, i32 %p_read_55, i32 %p_read_54, i32 %p_read_53, i32 %p_read_52, i32 %p_read_51, i32 %p_read_50, i32 %p_read_49, i32 %p_read_48, i32 %p_read_47, i32 %p_read_46, i32 %p_read_45, i32 %p_read_44, i32 %p_read_43, i32 %p_read_42, i32 %p_read_41, i32 %p_read_40, i32 %p_read_39, i32 %p_read_38, i32 %p_read_37, i32 %p_read_36, i32 %p_read_35, i32 %p_read_34, i32 %p_read_33, i32 %p_read_32, i32 %p_read_31, i32 %p_read_30, i32 %p_read_29, i32 %p_read_28, i32 %p_read_27, i32 %p_read_26, i32 %p_read_25, i32 %p_read_24, i32 %p_read_23, i32 %p_read_22, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i7 %dim"   --->   Operation 123 'mux' 'tmp' <Predicate = (!icmp_ln101)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp, i32 31" [GIN_compute.cpp:102]   --->   Operation 124 'bitselect' 'tmp_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%xor_ln102 = xor i1 %tmp_1, i1 1" [GIN_compute.cpp:102]   --->   Operation 125 'xor' 'xor_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%or_ln102 = or i1 %cmp1_not, i1 %xor_ln102" [GIN_compute.cpp:102]   --->   Operation 126 'or' 'or_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln102 = select i1 %or_ln102, i32 %tmp, i32 0" [GIN_compute.cpp:102]   --->   Operation 127 'select' 'select_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.24ns)   --->   "%store_ln105 = store i32 %select_ln102, i15 %node_embedding_V_addr" [GIN_compute.cpp:105]   --->   Operation 128 'store' 'store_ln105' <Predicate = (!icmp_ln101)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20000> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%emb_vec_addr = getelementptr i32 %emb_vec, i64 0, i64 %trunc_ln1495_cast" [GIN_compute.cpp:106]   --->   Operation 129 'getelementptr' 'emb_vec_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.60ns)   --->   "%store_ln106 = store i32 %select_ln102, i7 %emb_vec_addr" [GIN_compute.cpp:106]   --->   Operation 130 'store' 'store_ln106' <Predicate = (!icmp_ln101)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [GIN_compute.cpp:108]   --->   Operation 132 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read on port 'nd' [107]  (0 ns)
	'mul' operation ('empty') [210]  (1.55 ns)

 <State 2>: 2.45ns
The critical path consists of the following:
	'phi' operation ('dim') with incoming values : ('add_ln101', GIN_compute.cpp:101) [214]  (0 ns)
	'mux' operation ('tmp') [227]  (0.974 ns)
	'select' operation ('select_ln102', GIN_compute.cpp:102) [231]  (0.227 ns)
	'store' operation ('store_ln105', GIN_compute.cpp:105) of variable 'select_ln102', GIN_compute.cpp:102 on array 'node_embedding_V' [232]  (1.25 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
