[1] T. G. Rogers, M. O’Connor, and T. M. Aamodt, “Cache-Conscious
Wavefront Scheduling,” in Proceedings of the 2012 45th Annual
IEEE/ACM International Symposium on Microarchitecture, MICRO-45,
(Washington, DC, USA), pp. 72–83, IEEE Computer Society, 2012.
[2] A. Sethia, D. Jamshidi, and S. Mahlke, “Mascar: Speeding up GPU
warps by reducing memory pitstops,” in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA),
pp. 174–185, Feb 2015.
[3] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A scalable
and high-performance scheduling algorithm for multiple memory controllers,” in IEEE 16th International Symposium on High-Performance
Computer Architecture (HPCA), pp. 1–12, Jan 2010.
[4] O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling:
Enhancing Both Performance and Fairness of Shared DRAM Systems,”
in Proceedings of the 35th Annual International Symposium on Computer Architecture, ISCA ’08, (Washington, DC, USA), pp. 63–74, IEEE
Computer Society, 2008.
[5] “HYNIX HBM.” https://www.skhynix.com/eng/product/dramHBM.jsp.
[6] S. Dublish, V. Nagarajan, and N. Topham, “Cooperative Caching for
GPUs,” ACM Trans. Archit. Code Optim., vol. 13, Dec. 2016.
[7] Nvidia Corporation, “NVIDIA’s Next Generation CUDA Compute Architecture: Fermi,” tech. rep., Nvidia Corporation, 2009.
[8] “GPGPU-Sim Manual.” http://gpgpu-sim.org/manual.
[9] M. Abdel-Majeed and M. Annavaram, “Warped Register File: A Power
Efficient Register File for GPGPUs,” in Proceedings of the 2013
IEEE 19th International Symposium on High Performance Computer
Architecture, HPCA ’13, (Washington, DC, USA), pp. 412–423, IEEE
Computer Society, 2013.
[10] M. A. O’Neil and M. Burtscher, “Microarchitectural performance characterization of irregular GPU kernels,” in IISWC, pp. 130–139, Oct 2014.
[11] A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt,
“Analyzing CUDA workloads using a detailed GPU simulator.,” in
ISPASS, pp. 163–174, IEEE, 2009.
[12] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M.
Aamodt, and V. J. Reddi, “GPUWattch: Enabling Energy Optimizations
in GPGPUs,” in Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA ’13, (New York, NY, USA),
pp. 487–498, ACM, 2013.
[13] S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee,
and K. Skadron, “Rodinia: A Benchmark Suite for Heterogeneous
Computing,” in Proceedings of the 2009 IEEE International Symposium
on Workload Characterization, IISWC ’09, (Washington, DC, USA),
pp. 44–54, IEEE Computer Society, 2009.
[14] B. He, W. Fang, Q. Luo, N. K. Govindaraju, and T. Wang, “Mars:
A MapReduce Framework on Graphics Processors,” in Proceedings
of the 17th International Conference on Parallel Architectures and
Compilation Techniques, PACT ’08, (New York, NY, USA), pp. 260–
269, ACM, 2008.
[15] J. A. Stratton, C. Rodrigrues, I.-J. Sung, N. Obeid, L. Chang, G. Liu,
and W.-M. W. Hwu, “Parboil: A Revised Benchmark Suite for Scientific
and Commercial Throughput Computing,” Tech. Rep. IMPACT-12-01,
University of Illinois at Urbana-Champaign, Urbana, Mar. 2012.
[16] G. Sun, C. Hughes, C. Kim, J. Zhao, C. Xu, Y. Xie, and Y. K. Chen,
“Moguls: A model to explore the memory hierarchy for bandwidth
improvements,” in 38th Annual International Symposium on Computer
Architecture (ISCA), 2011, pp. 377–388, June 2011.
[17] K. Kim, S. Lee, M. K. Yoon, G. Koo, W. W. Ro, and M. Annavaram,
“Warped-preexecution: A GPU pre-execution approach for improving
latency hiding,” in 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 163–175, March 2016.
[18] X. Zhao, S. Ma, C. Li, L. Eeckhout, and Z. Wang, “A heterogeneous
low-cost and low-latency ring-chain network for gpgpus,” in 2016 IEEE
34th International Conference on Computer Design (ICCD), pp. 472–
479, Oct 2016.
[19] A. K. Ziabari, J. L. Abellán, Y. Ma, A. Joshi, and D. Kaeli, “Asymmetric NoC Architectures for GPU Systems,” in Proceedings of the 9th
International Symposium on Networks-on-Chip, NOCS ’15, (New York,
NY, USA), pp. 25:1–25:8, ACM, 2015.
[20] N. Gulur, M. Mehendale, R. Manikantan, and R. Govindarajan,
“ANATOMY: An Analytical Model of Memory System Performance,” in
The 2014 ACM International Conference on Measurement and Modeling
of Computer Systems, SIGMETRICS ’14, (New York, NY, USA),
pp. 505–517, ACM, 2014.
[21] J. Alsop, M. D. Sinclair, R. Komuravelli, and S. V. Adve, “GSI: A GPU
Stall Inspector to Characterize the Source of Memory Stalls for Tightly
Coupled GPUs,” in IEEE International Symposium on Performance
Analysis of Systems and Software, ISPASS 2016.