<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>CVTPS2PD - Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › CVTPS2PD - Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values </div>
<div id="body">
<h1>CVTPS2PD—Convert Packed Single Precision Floating-Point Values to Packed Double Precision Floating-Point Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>NP 0F 5A /r CVTPS2PD xmm1, xmm2/m64</td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Convert two packed single precision floating-point values in xmm2/m64 to two packed double precision floating-point values in xmm1.</td></tr>
<tr>
<td>VEX.128.0F.WIG 5A /r VCVTPS2PD xmm1, xmm2/m64</td>
<td>A</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert two packed single precision floating-point values in xmm2/m64 to two packed double precision floating-point values in xmm1.</td></tr>
<tr>
<td>VEX.256.0F.WIG 5A /r VCVTPS2PD ymm1, xmm2/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX</td>
<td>Convert four packed single precision floating-point values in xmm2/m128 to four packed double precision floating-point values in ymm1.</td></tr>
<tr>
<td>EVEX.128.0F.W0 5A /r VCVTPS2PD xmm1 {k1}{z}, xmm2/m64/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Convert two packed single precision floating-point values in xmm2/m64/m32bcst to packed double precision floating-point values in xmm1 with writemask k1.</td></tr>
<tr>
<td>EVEX.256.0F.W0 5A /r VCVTPS2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512VL</td>
<td>Convert four packed single precision floating-point values in xmm2/m128/m32bcst to packed double precision floating-point values in ymm1 with writemask k1.</td></tr>
<tr>
<td>EVEX.512.0F.W0 5A /r VCVTPS2PD zmm1 {k1}{z}, ymm2/m256/m32bcst{sae}</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Convert eight packed single precision floating-point values in ymm2/m256/b32bcst to eight packed double precision floating-point values in zmm1 with writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>Half</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>Converts two, four or eight packed single precision floating-point values in the source operand (second operand) to two, four or eight packed double precision floating-point values in the destination operand (first operand).</p>
<p>EVEX encoded versions: The source operand is a YMM/XMM/XMM (low 64-bits) register, a 256/128/64-bit memory location or a 256/128/64-bit vector broadcasted from a 32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p>
<p>VEX.256 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operand is a YMM register. Bits (MAXVL-1:256) of the corresponding destination ZMM register are zeroed.</p>
<p>VEX.128 encoded version: The source operand is an XMM register or 64- bit memory location. The destination operand is a XMM register. The upper Bits (MAXVL-1:128) of the corresponding ZMM register destination are zeroed.</p>
<p>128-bit Legacy SSE version: The source operand is an XMM register or 64- bit memory location. The destination operand is an XMM register. The upper Bits (MAXVL-1:128) of the corresponding ZMM register destination are unmodified.</p>
<p>Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD.</p>
<svg width="594.0000299999999" height="240.21000000002095" viewBox="103.980000 212337.000010 396.000020 160.140000">
<text x="293.82" y="212385.0725324" style="font-size:7.539800pt" textLength="9.172166699999991" lengthAdjust="spacingAndGlyphs">X3</text>
<text x="330.96" y="212385.0725324" style="font-size:7.539800pt" textLength="9.172166699999991" lengthAdjust="spacingAndGlyphs">X2</text>
<text x="368.04" y="212385.0725324" style="font-size:7.539800pt" textLength="9.172166699999991" lengthAdjust="spacingAndGlyphs">X1</text>
<text x="405.18" y="212385.0725324" style="font-size:7.539800pt" textLength="9.232485099999963" lengthAdjust="spacingAndGlyphs">X0</text>
<text x="114.23976564" y="212386.69304103998" style="font-size:7.539800pt" textLength="15.882588700000014" lengthAdjust="spacingAndGlyphs">SRC</text>
<text x="157.32" y="212452.5725324" style="font-size:7.539800pt" textLength="9.17216670000002" lengthAdjust="spacingAndGlyphs">X3</text>
<text x="241.68" y="212452.5725324" style="font-size:7.539800pt" textLength="9.17216670000002" lengthAdjust="spacingAndGlyphs">X2</text>
<text x="315.96" y="212452.575" style="font-size:8.291500pt" textLength="10.070026750000011" lengthAdjust="spacingAndGlyphs">X1</text>
<text x="390.17887479999996" y="212452.575" style="font-size:8.291500pt" textLength="10.12972554999999" lengthAdjust="spacingAndGlyphs">X0</text>
<text x="114.0" y="212455.93253239998" style="font-size:7.539800pt" textLength="20.024954819999977" lengthAdjust="spacingAndGlyphs">DEST</text>
<rect x="394.14" y="212377.02" width="37.079999999999984" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="282.72" y="212377.02" width="37.139999999999986" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="319.86" y="212377.02" width="37.139999999999986" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="357.0" y="212377.02" width="37.139999999999986" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="282.18" y="212444.52" width="74.21999999999997" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="133.68" y="212444.52" width="74.22" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="356.4" y="212444.52" width="74.27999999999997" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<rect x="207.9" y="212444.52" width="74.28" height="13.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;"></rect>
<path d="M300.000000,212391.480000 L299.220000,212389.620000 L183.600000,212437.020000 L184.380000,212438.880000 " style="stroke:black"></path>
<path d="M337.260000,212391.360000 L336.240000,212389.680000 L260.040000,212434.860000 L261.060000,212436.540000 " style="stroke:black"></path>
<path d="M374.580000,212391.240000 L373.200000,212389.860000 L331.440000,212431.620000 L332.820000,212433.000000 " style="stroke:black"></path>
<path d="M411.960000,212390.880000 L410.100000,212390.160000 L395.940000,212427.960000 L397.800000,212428.680000 " style="stroke:black"></path>
<path d="M396.840000,212428.380000 L400.860000,212429.880000 L401.460000,212430.120000 L401.040000,212430.660000 L391.740000,212443.140000 L390.720000,212444.520000 L390.840000,212442.780000 L392.100000,212427.240000 L392.220000,212426.580000 L392.820000,212426.820000 L393.120000,212427.300000 L391.860000,212442.840000 L390.840000,212442.780000 L390.960000,212442.480000 L400.260000,212430.000000 L401.040000,212430.660000 L400.500000,212430.780000 L396.480000,212429.280000 " style="stroke:black"></path>
<path d="M392.820000,212426.820000 L396.840000,212428.380000 L396.480000,212429.280000 L392.460000,212427.720000 " style="stroke:black"></path>
<path d="M396.660000,212428.800000 L400.680000,212430.300000 L391.380000,212442.780000 L392.640000,212427.240000 " style="stroke:black"></path>
<path d="M396.480000,212429.220000 L396.660000,212429.280000 L396.840000,212429.280000 L397.867000,212429.290000 L398.176000,212427.911000 L397.320000,212427.480000 L397.140000,212427.360000 L396.960000,212427.300000 L396.780000,212427.300000 L396.240000,212427.480000 L396.060000,212427.600000 L395.940000,212427.780000 L395.820000,212428.140000 L395.820000,212428.560000 L395.880000,212428.740000 L396.000000,212428.860000 L396.120000,212429.040000 L396.300000,212429.160000 L396.480000,212429.220000 " style="stroke:black"></path>
<path d="M332.100000,212432.280000 L335.160000,212435.280000 L335.580000,212435.820000 L335.040000,212436.120000 L321.360000,212443.680000 L319.800000,212444.520000 L320.640000,212442.960000 L328.200000,212429.340000 L328.560000,212428.800000 L329.040000,212429.220000 L329.100000,212429.820000 L321.540000,212443.440000 L320.640000,212442.960000 L320.880000,212442.780000 L334.560000,212435.220000 L335.040000,212436.120000 L334.440000,212436.000000 L331.380000,212433.000000 " style="stroke:black"></path>
<path d="M329.040000,212429.220000 L332.100000,212432.280000 L331.380000,212433.000000 L328.320000,212429.940000 " style="stroke:black"></path>
<path d="M331.740000,212432.640000 L334.800000,212435.640000 L321.120000,212443.200000 L328.680000,212429.580000 " style="stroke:black"></path>
<path d="M331.380000,212433.000000 L331.560000,212433.120000 L332.100000,212433.300000 L332.640000,212433.120000 L332.820000,212433.000000 L332.940000,212432.820000 L333.088000,212432.243000 L333.215000,212432.483000 L333.000000,212431.920000 L332.940000,212431.740000 L332.820000,212431.560000 L332.460000,212431.320000 L332.280000,212431.320000 L332.100000,212431.260000 L331.920000,212431.320000 L331.740000,212431.320000 L331.380000,212431.560000 L331.260000,212431.740000 L331.140000,212431.920000 L331.140000,212432.100000 L331.080000,212432.280000 L331.140000,212432.460000 L331.140000,212432.640000 L331.380000,212433.000000 " style="stroke:black"></path>
<path d="M260.460000,212435.700000 L262.680000,212439.420000 L262.980000,212440.020000 L262.320000,212440.140000 L247.260000,212444.040000 L245.520000,212444.520000 L246.720000,212443.260000 L257.460000,212431.920000 L257.940000,212431.380000 L258.300000,212431.980000 L258.240000,212432.580000 L247.500000,212443.920000 L246.720000,212443.260000 L247.020000,212443.080000 L262.140000,212439.180000 L262.320000,212440.140000 L261.780000,212439.960000 L259.560000,212436.240000 " style="stroke:black"></path>
<path d="M258.300000,212431.980000 L260.460000,212435.700000 L259.560000,212436.240000 L257.400000,212432.520000 " style="stroke:black"></path>
<path d="M260.040000,212435.940000 L262.260000,212439.660000 L247.140000,212443.560000 L257.880000,212432.220000 " style="stroke:black"></path>
<path d="M183.960000,212437.920000 L185.580000,212441.940000 L185.820000,212442.600000 L185.160000,212442.660000 L169.680000,212444.340000 L167.940000,212444.520000 L169.320000,212443.440000 L181.560000,212433.780000 L182.100000,212433.360000 L182.340000,212433.960000 L182.220000,212434.560000 L169.980000,212444.220000 L169.320000,212443.440000 L169.620000,212443.320000 L185.100000,212441.640000 L185.160000,212442.660000 L184.680000,212442.300000 L183.060000,212438.280000 " style="stroke:black"></path>
<path d="M182.340000,212433.960000 L183.960000,212437.920000 L183.060000,212438.280000 L181.440000,212434.320000 " style="stroke:black"></path>
<path d="M183.540000,212438.100000 L185.160000,212442.120000 L169.680000,212443.800000 L181.920000,212434.140000 " style="stroke:black"></path>
<path d="M259.620000,212436.180000 L259.740000,212436.360000 L259.920000,212436.480000 L260.647000,212437.085000 L261.828000,212436.269000 L261.420000,212435.340000 L261.360000,212435.160000 L261.240000,212435.040000 L260.569000,212434.288000 L259.370000,212434.790000 L259.500000,212435.820000 L259.620000,212436.180000 " style="stroke:black"></path>
<path d="M183.060000,212438.340000 L183.180000,212438.520000 L183.420000,212438.760000 L183.600000,212438.880000 L183.780000,212438.940000 L184.200000,212438.940000 L184.380000,212438.880000 L184.560000,212438.760000 L184.820000,212438.504000 L185.034000,212438.335000 L184.980000,212437.920000 L184.980000,212437.740000 L184.920000,212437.560000 L184.800000,212437.380000 L184.390000,212436.604000 L182.999000,212436.902000 L183.000000,212437.920000 L183.000000,212438.100000 L183.060000,212438.340000 " style="stroke:black"></path></svg>
<h3>Figure 3-14.  CVTPS2PD (VEX.256 encoded version)</h3>
<h2>Operation</h2>
<p><strong>VCVTPS2PD (EVEX Encoded Versions) When SRC Operand is a Register</strong></p>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j] OR *no writemask*
         THEN DEST[i+63:i] :=
              Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[k+31:k])
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                    ELSE
                                                         ; zeroing-masking
                         DEST[i+63:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VCVTPS2PD (EVEX Encoded Versions) When SRC Operand is a Memory Source</strong></p>
<pre>(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j := 0 TO KL-1
    i := j * 64
    k := j * 32
    IF k1[j] OR *no writemask*
         THEN
              IF (EVEX.b = 1)
                    THEN
                         DEST[i+63:i] :=
              Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
                    ELSE
                         DEST[i+63:i] :=
              Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[k+31:k])
              FI;
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+63:i] remains unchanged*
                    ELSE
                                                         ; zeroing-masking
                         DEST[i+63:i] := 0
              FI
    FI;
ENDFOR
DEST[MAXVL-1:VL] := 0</pre>
<p><strong>VCVTPS2PD (VEX.256 Encoded Version)</strong></p>
<pre>DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[191:128] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[95:64])
DEST[255:192] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[127:96)
DEST[MAXVL-1:256] := 0</pre>
<p><strong>VCVTPS2PD (VEX.128 Encoded Version)</strong></p>
<pre>DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[MAXVL-1:128] := 0</pre>
<p><strong>CVTPS2PD (128-bit Legacy SSE Version)</strong></p>
<pre>DEST[63:0] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[31:0])
DEST[127:64] := Convert_Single_Precision_To_Double_Precision_Floating_Point(SRC[63:32])
DEST[MAXVL-1:128] (unmodified)</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>VCVTPS2PD __m512d _mm512_cvtps_pd( __m256 a);</p>
<p>VCVTPS2PD __m512d _mm512_mask_cvtps_pd( __m512d s, __mmask8 k, __m256 a);</p>
<p>VCVTPS2PD __m512d _mm512_maskz_cvtps_pd( __mmask8 k, __m256 a);</p>
<p>VCVTPS2PD __m512d _mm512_cvt_roundps_pd( __m256 a, int sae);</p>
<p>VCVTPS2PD __m512d _mm512_mask_cvt_roundps_pd( __m512d s, __mmask8 k, __m256 a, int sae);</p>
<p>VCVTPS2PD __m512d _mm512_maskz_cvt_roundps_pd( __mmask8 k, __m256 a, int sae);</p>
<p>VCVTPS2PD __m256d _mm256_mask_cvtps_pd( __m256d s, __mmask8 k, __m128 a);</p>
<p>VCVTPS2PD __m256d _mm256_maskz_cvtps_pd( __mmask8 k, __m128a);</p>
<p>VCVTPS2PD __m128d _mm_mask_cvtps_pd( __m128d s, __mmask8 k, __m128 a);</p>
<p>VCVTPS2PD __m128d _mm_maskz_cvtps_pd( __mmask8 k, __m128 a);</p>
<p>VCVTPS2PD __m256d _mm256_cvtps_pd (__m128 a)</p>
<p>CVTPS2PD __m128d _mm_cvtps_pd (__m128 a)</p>
<h2>SIMD Floating-Point Exceptions</h2>
<p>Invalid, Denormal.</p>
<h2>Other Exceptions</h2>
<table class="exception-table">
<tr>
<td>VEX-encoded instructions, see Table 2-20, “Type 3 Class Exception Conditions.”</td></tr>
<tr>
<td>EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.”</td></tr></table>
<p>Additionally:</p>
<table class="exception-table">
<tr>
<td>#UD</td>
<td>If VEX.vvvv != 1111B or EVEX.vvvv != 1111B.</td></tr></table></div></body></html>