// Seed: 2302549700
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    output id_11
);
  initial begin
    id_4 <= 1;
  end
  logic id_12;
  type_17(
      1'b0, id_0
  );
endmodule
