<html><head><title>Icestorm: LD4 (multiple, post-index, 8H) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD4 (multiple, post-index, 8H)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 12.000</p><p>Issues: 13.006</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 4.000</p><p>SIMD/FP unit issues: 8.006</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>72005</td><td>32593</td><td>13081</td><td>1003</td><td>8070</td><td>4008</td><td>1002</td><td>8016</td><td>4000</td><td>3000</td><td>12000</td><td>59088</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>30336</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59104</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>30169</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29924</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr><tr><td>72004</td><td>29923</td><td>13007</td><td>1001</td><td>8006</td><td>4000</td><td>1000</td><td>8000</td><td>4000</td><td>3000</td><td>12000</td><td>59080</td><td>13000</td><td>4000</td><td>8000</td><td>5000</td><td>20000</td><td>1001</td><td>4000</td><td>8000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8
  ld4 { v0.8h, v1.8h, v2.8h, v3.8h }, [x6], x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 4.0006</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>960205</td><td>320164</td><td>1040214</td><td>80106</td><td>640086</td><td>320022</td><td>80106</td><td>640036</td><td>320008</td><td>240306</td><td>960036</td><td>3968462</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320062</td><td>1040140</td><td>80102</td><td>640032</td><td>320006</td><td>80102</td><td>640010</td><td>320036</td><td>240327</td><td>960120</td><td>6400884</td><td>1040211</td><td>200</td><td>320036</td><td>640072</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320048</td><td>1040128</td><td>80102</td><td>640020</td><td>320006</td><td>80102</td><td>640010</td><td>320008</td><td>240306</td><td>960024</td><td>6400294</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320048</td><td>1040128</td><td>80102</td><td>640020</td><td>320006</td><td>80102</td><td>640010</td><td>320036</td><td>240327</td><td>960120</td><td>6400896</td><td>1040211</td><td>200</td><td>320036</td><td>640072</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320048</td><td>1040128</td><td>80102</td><td>640020</td><td>320006</td><td>80102</td><td>640010</td><td>320008</td><td>240306</td><td>960024</td><td>6400294</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320048</td><td>1040128</td><td>80102</td><td>640020</td><td>320006</td><td>80102</td><td>640010</td><td>320036</td><td>240327</td><td>961514</td><td>6401168</td><td>1040211</td><td>200</td><td>320036</td><td>640072</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320048</td><td>1040128</td><td>80102</td><td>640020</td><td>320006</td><td>80102</td><td>640010</td><td>320008</td><td>240306</td><td>960050</td><td>6400294</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960204</td><td>320243</td><td>1040314</td><td>80116</td><td>640136</td><td>320062</td><td>80116</td><td>640122</td><td>320036</td><td>240327</td><td>960418</td><td>6400900</td><td>1040211</td><td>200</td><td>320036</td><td>640072</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960205</td><td>320097</td><td>1040219</td><td>80109</td><td>640076</td><td>320034</td><td>80109</td><td>640066</td><td>320008</td><td>240306</td><td>960060</td><td>6400294</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400010</td><td>1600040</td><td>80002</td><td>320000</td><td>640000</td><td>100</td></tr><tr><td>960205</td><td>320095</td><td>1040219</td><td>80109</td><td>640076</td><td>320034</td><td>80109</td><td>640066</td><td>320008</td><td>240306</td><td>960024</td><td>6400294</td><td>1040120</td><td>200</td><td>320008</td><td>640016</td><td>200</td><td>400045</td><td>1600180</td><td>80009</td><td>320000</td><td>640000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 4.0007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>960025</td><td>320510</td><td>1040120</td><td>80016</td><td>640082</td><td>320022</td><td>80016</td><td>640036</td><td>320000</td><td>240030</td><td>960012</td><td>4608344</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960025</td><td>320093</td><td>1040127</td><td>80019</td><td>640074</td><td>320034</td><td>80019</td><td>640066</td><td>320000</td><td>240030</td><td>960012</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960024</td><td>320052</td><td>1040039</td><td>80011</td><td>640028</td><td>320000</td><td>80010</td><td>640000</td><td>320000</td><td>240030</td><td>960028</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960025</td><td>320105</td><td>1040129</td><td>80019</td><td>640076</td><td>320034</td><td>80019</td><td>640066</td><td>320000</td><td>240030</td><td>960012</td><td>5120344</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960024</td><td>320052</td><td>1040039</td><td>80011</td><td>640028</td><td>320000</td><td>80010</td><td>640000</td><td>320000</td><td>240030</td><td>960012</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960025</td><td>320106</td><td>1040129</td><td>80019</td><td>640076</td><td>320034</td><td>80019</td><td>640066</td><td>320036</td><td>240057</td><td>960120</td><td>6192196</td><td>1040121</td><td>20</td><td>320036</td><td>640072</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960024</td><td>320052</td><td>1040039</td><td>80011</td><td>640028</td><td>320000</td><td>80010</td><td>640000</td><td>320000</td><td>240030</td><td>960028</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960026</td><td>320138</td><td>1040200</td><td>80026</td><td>640112</td><td>320062</td><td>80026</td><td>640122</td><td>320000</td><td>240030</td><td>960012</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960024</td><td>320052</td><td>1040039</td><td>80011</td><td>640028</td><td>320000</td><td>80010</td><td>640000</td><td>320000</td><td>240030</td><td>960012</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr><tr><td>960025</td><td>320107</td><td>1040125</td><td>80019</td><td>640072</td><td>320034</td><td>80019</td><td>640066</td><td>320000</td><td>240030</td><td>960012</td><td>6400328</td><td>1040010</td><td>20</td><td>320000</td><td>640000</td><td>20</td><td>400000</td><td>1600000</td><td>80001</td><td>320000</td><td>640000</td><td>10</td></tr></table></div></div></div></div></body></html>