
usart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002590  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002720  08002720  00012720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027cc  080027cc  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080027cc  080027cc  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027cc  080027cc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027cc  080027cc  000127cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027d0  080027d0  000127d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080027d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000068  0800283c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  0800283c  000201b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000063c1  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001508  00000000  00000000  00026459  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000640  00000000  00000000  00027968  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000588  00000000  00000000  00027fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003530  00000000  00000000  00028530  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005285  00000000  00000000  0002ba60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000721c6  00000000  00000000  00030ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a2eab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bd0  00000000  00000000  000a2f28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002708 	.word	0x08002708

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002708 	.word	0x08002708

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000270:	b480      	push	{r7}
 8000272:	b089      	sub	sp, #36	; 0x24
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	681a      	ldr	r2, [r3, #0]
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000284:	697b      	ldr	r3, [r7, #20]
 8000286:	fa93 f3a3 	rbit	r3, r3
 800028a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800028c:	693b      	ldr	r3, [r7, #16]
 800028e:	fab3 f383 	clz	r3, r3
 8000292:	005b      	lsls	r3, r3, #1
 8000294:	2103      	movs	r1, #3
 8000296:	fa01 f303 	lsl.w	r3, r1, r3
 800029a:	43db      	mvns	r3, r3
 800029c:	401a      	ands	r2, r3
 800029e:	68bb      	ldr	r3, [r7, #8]
 80002a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002a2:	69fb      	ldr	r3, [r7, #28]
 80002a4:	fa93 f3a3 	rbit	r3, r3
 80002a8:	61bb      	str	r3, [r7, #24]
  return(result);
 80002aa:	69bb      	ldr	r3, [r7, #24]
 80002ac:	fab3 f383 	clz	r3, r3
 80002b0:	005b      	lsls	r3, r3, #1
 80002b2:	6879      	ldr	r1, [r7, #4]
 80002b4:	fa01 f303 	lsl.w	r3, r1, r3
 80002b8:	431a      	orrs	r2, r3
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	601a      	str	r2, [r3, #0]
}
 80002be:	bf00      	nop
 80002c0:	3724      	adds	r7, #36	; 0x24
 80002c2:	46bd      	mov	sp, r7
 80002c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c8:	4770      	bx	lr

080002ca <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80002ca:	b480      	push	{r7}
 80002cc:	b085      	sub	sp, #20
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	60f8      	str	r0, [r7, #12]
 80002d2:	60b9      	str	r1, [r7, #8]
 80002d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	685a      	ldr	r2, [r3, #4]
 80002da:	68bb      	ldr	r3, [r7, #8]
 80002dc:	43db      	mvns	r3, r3
 80002de:	401a      	ands	r2, r3
 80002e0:	68bb      	ldr	r3, [r7, #8]
 80002e2:	6879      	ldr	r1, [r7, #4]
 80002e4:	fb01 f303 	mul.w	r3, r1, r3
 80002e8:	431a      	orrs	r2, r3
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	605a      	str	r2, [r3, #4]
}
 80002ee:	bf00      	nop
 80002f0:	3714      	adds	r7, #20
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr

080002fa <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80002fa:	b480      	push	{r7}
 80002fc:	b089      	sub	sp, #36	; 0x24
 80002fe:	af00      	add	r7, sp, #0
 8000300:	60f8      	str	r0, [r7, #12]
 8000302:	60b9      	str	r1, [r7, #8]
 8000304:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	689a      	ldr	r2, [r3, #8]
 800030a:	68bb      	ldr	r3, [r7, #8]
 800030c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800030e:	697b      	ldr	r3, [r7, #20]
 8000310:	fa93 f3a3 	rbit	r3, r3
 8000314:	613b      	str	r3, [r7, #16]
  return(result);
 8000316:	693b      	ldr	r3, [r7, #16]
 8000318:	fab3 f383 	clz	r3, r3
 800031c:	005b      	lsls	r3, r3, #1
 800031e:	2103      	movs	r1, #3
 8000320:	fa01 f303 	lsl.w	r3, r1, r3
 8000324:	43db      	mvns	r3, r3
 8000326:	401a      	ands	r2, r3
 8000328:	68bb      	ldr	r3, [r7, #8]
 800032a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800032c:	69fb      	ldr	r3, [r7, #28]
 800032e:	fa93 f3a3 	rbit	r3, r3
 8000332:	61bb      	str	r3, [r7, #24]
  return(result);
 8000334:	69bb      	ldr	r3, [r7, #24]
 8000336:	fab3 f383 	clz	r3, r3
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	6879      	ldr	r1, [r7, #4]
 800033e:	fa01 f303 	lsl.w	r3, r1, r3
 8000342:	431a      	orrs	r2, r3
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000348:	bf00      	nop
 800034a:	3724      	adds	r7, #36	; 0x24
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr

08000354 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000354:	b480      	push	{r7}
 8000356:	b089      	sub	sp, #36	; 0x24
 8000358:	af00      	add	r7, sp, #0
 800035a:	60f8      	str	r0, [r7, #12]
 800035c:	60b9      	str	r1, [r7, #8]
 800035e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	68da      	ldr	r2, [r3, #12]
 8000364:	68bb      	ldr	r3, [r7, #8]
 8000366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000368:	697b      	ldr	r3, [r7, #20]
 800036a:	fa93 f3a3 	rbit	r3, r3
 800036e:	613b      	str	r3, [r7, #16]
  return(result);
 8000370:	693b      	ldr	r3, [r7, #16]
 8000372:	fab3 f383 	clz	r3, r3
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	2103      	movs	r1, #3
 800037a:	fa01 f303 	lsl.w	r3, r1, r3
 800037e:	43db      	mvns	r3, r3
 8000380:	401a      	ands	r2, r3
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000386:	69fb      	ldr	r3, [r7, #28]
 8000388:	fa93 f3a3 	rbit	r3, r3
 800038c:	61bb      	str	r3, [r7, #24]
  return(result);
 800038e:	69bb      	ldr	r3, [r7, #24]
 8000390:	fab3 f383 	clz	r3, r3
 8000394:	005b      	lsls	r3, r3, #1
 8000396:	6879      	ldr	r1, [r7, #4]
 8000398:	fa01 f303 	lsl.w	r3, r1, r3
 800039c:	431a      	orrs	r2, r3
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	60da      	str	r2, [r3, #12]
}
 80003a2:	bf00      	nop
 80003a4:	3724      	adds	r7, #36	; 0x24
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr

080003ae <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80003ae:	b480      	push	{r7}
 80003b0:	b089      	sub	sp, #36	; 0x24
 80003b2:	af00      	add	r7, sp, #0
 80003b4:	60f8      	str	r0, [r7, #12]
 80003b6:	60b9      	str	r1, [r7, #8]
 80003b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	6a1a      	ldr	r2, [r3, #32]
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003c2:	697b      	ldr	r3, [r7, #20]
 80003c4:	fa93 f3a3 	rbit	r3, r3
 80003c8:	613b      	str	r3, [r7, #16]
  return(result);
 80003ca:	693b      	ldr	r3, [r7, #16]
 80003cc:	fab3 f383 	clz	r3, r3
 80003d0:	009b      	lsls	r3, r3, #2
 80003d2:	210f      	movs	r1, #15
 80003d4:	fa01 f303 	lsl.w	r3, r1, r3
 80003d8:	43db      	mvns	r3, r3
 80003da:	401a      	ands	r2, r3
 80003dc:	68bb      	ldr	r3, [r7, #8]
 80003de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003e0:	69fb      	ldr	r3, [r7, #28]
 80003e2:	fa93 f3a3 	rbit	r3, r3
 80003e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80003e8:	69bb      	ldr	r3, [r7, #24]
 80003ea:	fab3 f383 	clz	r3, r3
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	6879      	ldr	r1, [r7, #4]
 80003f2:	fa01 f303 	lsl.w	r3, r1, r3
 80003f6:	431a      	orrs	r2, r3
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80003fc:	bf00      	nop
 80003fe:	3724      	adds	r7, #36	; 0x24
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr

08000408 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000408:	b480      	push	{r7}
 800040a:	b089      	sub	sp, #36	; 0x24
 800040c:	af00      	add	r7, sp, #0
 800040e:	60f8      	str	r0, [r7, #12]
 8000410:	60b9      	str	r1, [r7, #8]
 8000412:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000418:	68bb      	ldr	r3, [r7, #8]
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800041e:	697b      	ldr	r3, [r7, #20]
 8000420:	fa93 f3a3 	rbit	r3, r3
 8000424:	613b      	str	r3, [r7, #16]
  return(result);
 8000426:	693b      	ldr	r3, [r7, #16]
 8000428:	fab3 f383 	clz	r3, r3
 800042c:	009b      	lsls	r3, r3, #2
 800042e:	210f      	movs	r1, #15
 8000430:	fa01 f303 	lsl.w	r3, r1, r3
 8000434:	43db      	mvns	r3, r3
 8000436:	401a      	ands	r2, r3
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	0a1b      	lsrs	r3, r3, #8
 800043c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	fa93 f3a3 	rbit	r3, r3
 8000444:	61bb      	str	r3, [r7, #24]
  return(result);
 8000446:	69bb      	ldr	r3, [r7, #24]
 8000448:	fab3 f383 	clz	r3, r3
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	6879      	ldr	r1, [r7, #4]
 8000450:	fa01 f303 	lsl.w	r3, r1, r3
 8000454:	431a      	orrs	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800045a:	bf00      	nop
 800045c:	3724      	adds	r7, #36	; 0x24
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr

08000466 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000466:	b580      	push	{r7, lr}
 8000468:	b088      	sub	sp, #32
 800046a:	af00      	add	r7, sp, #0
 800046c:	6078      	str	r0, [r7, #4]
 800046e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000470:	2300      	movs	r3, #0
 8000472:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000474:	2300      	movs	r3, #0
 8000476:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	fa93 f3a3 	rbit	r3, r3
 8000484:	613b      	str	r3, [r7, #16]
  return(result);
 8000486:	693b      	ldr	r3, [r7, #16]
 8000488:	fab3 f383 	clz	r3, r3
 800048c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800048e:	e048      	b.n	8000522 <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	681a      	ldr	r2, [r3, #0]
 8000494:	2101      	movs	r1, #1
 8000496:	69fb      	ldr	r3, [r7, #28]
 8000498:	fa01 f303 	lsl.w	r3, r1, r3
 800049c:	4013      	ands	r3, r2
 800049e:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80004a0:	69bb      	ldr	r3, [r7, #24]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d03a      	beq.n	800051c <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80004a6:	683b      	ldr	r3, [r7, #0]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	461a      	mov	r2, r3
 80004ac:	69b9      	ldr	r1, [r7, #24]
 80004ae:	6878      	ldr	r0, [r7, #4]
 80004b0:	f7ff fede 	bl	8000270 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	685b      	ldr	r3, [r3, #4]
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d003      	beq.n	80004c4 <LL_GPIO_Init+0x5e>
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	685b      	ldr	r3, [r3, #4]
 80004c0:	2b02      	cmp	r3, #2
 80004c2:	d106      	bne.n	80004d2 <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	689b      	ldr	r3, [r3, #8]
 80004c8:	461a      	mov	r2, r3
 80004ca:	69b9      	ldr	r1, [r7, #24]
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f7ff ff14 	bl	80002fa <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	691b      	ldr	r3, [r3, #16]
 80004d6:	461a      	mov	r2, r3
 80004d8:	69b9      	ldr	r1, [r7, #24]
 80004da:	6878      	ldr	r0, [r7, #4]
 80004dc:	f7ff ff3a 	bl	8000354 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d119      	bne.n	800051c <LL_GPIO_Init+0xb6>
 80004e8:	69bb      	ldr	r3, [r7, #24]
 80004ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	fa93 f3a3 	rbit	r3, r3
 80004f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80004f4:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80004f6:	fab3 f383 	clz	r3, r3
 80004fa:	2b07      	cmp	r3, #7
 80004fc:	d807      	bhi.n	800050e <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	461a      	mov	r2, r3
 8000504:	69b9      	ldr	r1, [r7, #24]
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f7ff ff51 	bl	80003ae <LL_GPIO_SetAFPin_0_7>
 800050c:	e006      	b.n	800051c <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	461a      	mov	r2, r3
 8000514:	69b9      	ldr	r1, [r7, #24]
 8000516:	6878      	ldr	r0, [r7, #4]
 8000518:	f7ff ff76 	bl	8000408 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800051c:	69fb      	ldr	r3, [r7, #28]
 800051e:	3301      	adds	r3, #1
 8000520:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	69fb      	ldr	r3, [r7, #28]
 8000528:	fa22 f303 	lsr.w	r3, r2, r3
 800052c:	2b00      	cmp	r3, #0
 800052e:	d1af      	bne.n	8000490 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	685b      	ldr	r3, [r3, #4]
 8000534:	2b01      	cmp	r3, #1
 8000536:	d003      	beq.n	8000540 <LL_GPIO_Init+0xda>
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	2b02      	cmp	r3, #2
 800053e:	d107      	bne.n	8000550 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	6819      	ldr	r1, [r3, #0]
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	461a      	mov	r2, r3
 800054a:	6878      	ldr	r0, [r7, #4]
 800054c:	f7ff febd 	bl	80002ca <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000550:	2300      	movs	r3, #0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3720      	adds	r7, #32
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <LL_RCC_HSI_IsReady+0x20>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f003 0302 	and.w	r3, r3, #2
 8000568:	2b02      	cmp	r3, #2
 800056a:	bf0c      	ite	eq
 800056c:	2301      	moveq	r3, #1
 800056e:	2300      	movne	r3, #0
 8000570:	b2db      	uxtb	r3, r3
}
 8000572:	4618      	mov	r0, r3
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	40021000 	.word	0x40021000

08000580 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000584:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <LL_RCC_LSE_IsReady+0x20>)
 8000586:	6a1b      	ldr	r3, [r3, #32]
 8000588:	f003 0302 	and.w	r3, r3, #2
 800058c:	2b02      	cmp	r3, #2
 800058e:	bf0c      	ite	eq
 8000590:	2301      	moveq	r3, #1
 8000592:	2300      	movne	r3, #0
 8000594:	b2db      	uxtb	r3, r3
}
 8000596:	4618      	mov	r0, r3
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	40021000 	.word	0x40021000

080005a4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <LL_RCC_GetSysClkSource+0x18>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	f003 030c 	and.w	r3, r3, #12
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000

080005c0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80005c4:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <LL_RCC_GetAHBPrescaler+0x18>)
 80005c6:	685b      	ldr	r3, [r3, #4]
 80005c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000

080005dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80005e0:	4b04      	ldr	r3, [pc, #16]	; (80005f4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80005e2:	685b      	ldr	r3, [r3, #4]
 80005e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	40021000 	.word	0x40021000

080005f8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <LL_RCC_GetAPB2Prescaler+0x18>)
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000604:	4618      	mov	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40021000 	.word	0x40021000

08000614 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 800061c:	4b07      	ldr	r3, [pc, #28]	; (800063c <LL_RCC_GetUSARTClockSource+0x28>)
 800061e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000620:	2103      	movs	r1, #3
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	fa01 f303 	lsl.w	r3, r1, r3
 8000628:	401a      	ands	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	061b      	lsls	r3, r3, #24
 800062e:	4313      	orrs	r3, r2
}
 8000630:	4618      	mov	r0, r3
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	40021000 	.word	0x40021000

08000640 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <LL_RCC_PLL_GetMainSource+0x18>)
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 800064c:	4618      	mov	r0, r3
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	40021000 	.word	0x40021000

0800065c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000

08000678 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 800067c:	4b04      	ldr	r3, [pc, #16]	; (8000690 <LL_RCC_PLL_GetPrediv+0x18>)
 800067e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000680:	f003 030f 	and.w	r3, r3, #15
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40021000 	.word	0x40021000

08000694 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800069c:	f000 f860 	bl	8000760 <RCC_GetSystemClockFreq>
 80006a0:	4602      	mov	r2, r0
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f87a 	bl	80007a4 <RCC_GetHCLKClockFreq>
 80006b0:	4602      	mov	r2, r0
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f888 	bl	80007d0 <RCC_GetPCLK1ClockFreq>
 80006c0:	4602      	mov	r2, r0
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 f894 	bl	80007f8 <RCC_GetPCLK2ClockFreq>
 80006d0:	4602      	mov	r2, r0
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	60da      	str	r2, [r3, #12]
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d12a      	bne.n	8000748 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f7ff ff8e 	bl	8000614 <LL_RCC_GetUSARTClockSource>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d00f      	beq.n	800071e <LL_RCC_GetUSARTClockFreq+0x3e>
 80006fe:	2b03      	cmp	r3, #3
 8000700:	d005      	beq.n	800070e <LL_RCC_GetUSARTClockFreq+0x2e>
 8000702:	2b01      	cmp	r3, #1
 8000704:	d114      	bne.n	8000730 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000706:	f000 f82b 	bl	8000760 <RCC_GetSystemClockFreq>
 800070a:	60f8      	str	r0, [r7, #12]
        break;
 800070c:	e021      	b.n	8000752 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800070e:	f7ff ff25 	bl	800055c <LL_RCC_HSI_IsReady>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d019      	beq.n	800074c <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8000718:	4b10      	ldr	r3, [pc, #64]	; (800075c <LL_RCC_GetUSARTClockFreq+0x7c>)
 800071a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800071c:	e016      	b.n	800074c <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800071e:	f7ff ff2f 	bl	8000580 <LL_RCC_LSE_IsReady>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d013      	beq.n	8000750 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8000728:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800072c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800072e:	e00f      	b.n	8000750 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000730:	f000 f816 	bl	8000760 <RCC_GetSystemClockFreq>
 8000734:	4603      	mov	r3, r0
 8000736:	4618      	mov	r0, r3
 8000738:	f000 f834 	bl	80007a4 <RCC_GetHCLKClockFreq>
 800073c:	4603      	mov	r3, r0
 800073e:	4618      	mov	r0, r3
 8000740:	f000 f846 	bl	80007d0 <RCC_GetPCLK1ClockFreq>
 8000744:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8000746:	e004      	b.n	8000752 <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8000748:	bf00      	nop
 800074a:	e002      	b.n	8000752 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 800074c:	bf00      	nop
 800074e:	e000      	b.n	8000752 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8000750:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8000752:	68fb      	ldr	r3, [r7, #12]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	007a1200 	.word	0x007a1200

08000760 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800076a:	f7ff ff1b 	bl	80005a4 <LL_RCC_GetSysClkSource>
 800076e:	4603      	mov	r3, r0
 8000770:	2b04      	cmp	r3, #4
 8000772:	d006      	beq.n	8000782 <RCC_GetSystemClockFreq+0x22>
 8000774:	2b08      	cmp	r3, #8
 8000776:	d007      	beq.n	8000788 <RCC_GetSystemClockFreq+0x28>
 8000778:	2b00      	cmp	r3, #0
 800077a:	d109      	bne.n	8000790 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <RCC_GetSystemClockFreq+0x40>)
 800077e:	607b      	str	r3, [r7, #4]
      break;
 8000780:	e009      	b.n	8000796 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000782:	4b07      	ldr	r3, [pc, #28]	; (80007a0 <RCC_GetSystemClockFreq+0x40>)
 8000784:	607b      	str	r3, [r7, #4]
      break;
 8000786:	e006      	b.n	8000796 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000788:	f000 f84a 	bl	8000820 <RCC_PLL_GetFreqDomain_SYS>
 800078c:	6078      	str	r0, [r7, #4]
      break;
 800078e:	e002      	b.n	8000796 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8000790:	4b03      	ldr	r3, [pc, #12]	; (80007a0 <RCC_GetSystemClockFreq+0x40>)
 8000792:	607b      	str	r3, [r7, #4]
      break;
 8000794:	bf00      	nop
  }

  return frequency;
 8000796:	687b      	ldr	r3, [r7, #4]
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	007a1200 	.word	0x007a1200

080007a4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80007ac:	f7ff ff08 	bl	80005c0 <LL_RCC_GetAHBPrescaler>
 80007b0:	4603      	mov	r3, r0
 80007b2:	091b      	lsrs	r3, r3, #4
 80007b4:	f003 030f 	and.w	r3, r3, #15
 80007b8:	4a04      	ldr	r2, [pc, #16]	; (80007cc <RCC_GetHCLKClockFreq+0x28>)
 80007ba:	5cd3      	ldrb	r3, [r2, r3]
 80007bc:	461a      	mov	r2, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	40d3      	lsrs	r3, r2
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	08002778 	.word	0x08002778

080007d0 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80007d8:	f7ff ff00 	bl	80005dc <LL_RCC_GetAPB1Prescaler>
 80007dc:	4603      	mov	r3, r0
 80007de:	0a1b      	lsrs	r3, r3, #8
 80007e0:	4a04      	ldr	r2, [pc, #16]	; (80007f4 <RCC_GetPCLK1ClockFreq+0x24>)
 80007e2:	5cd3      	ldrb	r3, [r2, r3]
 80007e4:	461a      	mov	r2, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	40d3      	lsrs	r3, r2
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	08002788 	.word	0x08002788

080007f8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000800:	f7ff fefa 	bl	80005f8 <LL_RCC_GetAPB2Prescaler>
 8000804:	4603      	mov	r3, r0
 8000806:	0adb      	lsrs	r3, r3, #11
 8000808:	4a04      	ldr	r2, [pc, #16]	; (800081c <RCC_GetPCLK2ClockFreq+0x24>)
 800080a:	5cd3      	ldrb	r3, [r2, r3]
 800080c:	461a      	mov	r2, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	40d3      	lsrs	r3, r2
}
 8000812:	4618      	mov	r0, r3
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	08002788 	.word	0x08002788

08000820 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800082e:	f7ff ff07 	bl	8000640 <LL_RCC_PLL_GetMainSource>
 8000832:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d003      	beq.n	8000842 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800083a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800083e:	d003      	beq.n	8000848 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8000840:	e005      	b.n	800084e <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8000842:	4b13      	ldr	r3, [pc, #76]	; (8000890 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8000844:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8000846:	e005      	b.n	8000854 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8000848:	4b12      	ldr	r3, [pc, #72]	; (8000894 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800084a:	60fb      	str	r3, [r7, #12]
      break;
 800084c:	e002      	b.n	8000854 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8000850:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8000852:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8000854:	f7ff ff10 	bl	8000678 <LL_RCC_PLL_GetPrediv>
 8000858:	4603      	mov	r3, r0
 800085a:	3301      	adds	r3, #1
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	fbb2 f4f3 	udiv	r4, r2, r3
 8000862:	f7ff fefb 	bl	800065c <LL_RCC_PLL_GetMultiplicator>
 8000866:	4603      	mov	r3, r0
 8000868:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800086c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000870:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	fa92 f2a2 	rbit	r2, r2
 8000878:	603a      	str	r2, [r7, #0]
  return(result);
 800087a:	683a      	ldr	r2, [r7, #0]
 800087c:	fab2 f282 	clz	r2, r2
 8000880:	40d3      	lsrs	r3, r2
 8000882:	3302      	adds	r3, #2
 8000884:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8000888:	4618      	mov	r0, r3
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	bd90      	pop	{r4, r7, pc}
 8000890:	003d0900 	.word	0x003d0900
 8000894:	007a1200 	.word	0x007a1200

08000898 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	bf0c      	ite	eq
 80008ac:	2301      	moveq	r3, #1
 80008ae:	2300      	movne	r3, #0
 80008b0:	b2db      	uxtb	r3, r3
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr

080008be <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80008be:	b480      	push	{r7}
 80008c0:	b083      	sub	sp, #12
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
 80008c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	431a      	orrs	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	605a      	str	r2, [r3, #4]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	431a      	orrs	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	609a      	str	r2, [r3, #8]
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr

0800090a <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 800090a:	b4b0      	push	{r4, r5, r7}
 800090c:	b085      	sub	sp, #20
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
 8000916:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8000918:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 800091a:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000922:	d114      	bne.n	800094e <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	005a      	lsls	r2, r3, #1
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	085b      	lsrs	r3, r3, #1
 800092c:	441a      	add	r2, r3
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	fbb2 f3f3 	udiv	r3, r2, r3
 8000934:	b29b      	uxth	r3, r3
 8000936:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8000938:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 800093c:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800093e:	086b      	lsrs	r3, r5, #1
 8000940:	b29b      	uxth	r3, r3
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 800094c:	e00a      	b.n	8000964 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	085a      	lsrs	r2, r3, #1
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	441a      	add	r2, r3
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	fbb2 f3f3 	udiv	r3, r2, r3
 800095c:	b29b      	uxth	r3, r3
 800095e:	461a      	mov	r2, r3
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	60da      	str	r2, [r3, #12]
}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	bcb0      	pop	{r4, r5, r7}
 800096c:	4770      	bx	lr
	...

08000970 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b088      	sub	sp, #32
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800097a:	2301      	movs	r3, #1
 800097c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800097e:	2300      	movs	r3, #0
 8000980:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff ff88 	bl	8000898 <LL_USART_IsEnabled>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d14e      	bne.n	8000a2c <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	4b29      	ldr	r3, [pc, #164]	; (8000a38 <LL_USART_Init+0xc8>)
 8000994:	4013      	ands	r3, r2
 8000996:	683a      	ldr	r2, [r7, #0]
 8000998:	6851      	ldr	r1, [r2, #4]
 800099a:	683a      	ldr	r2, [r7, #0]
 800099c:	68d2      	ldr	r2, [r2, #12]
 800099e:	4311      	orrs	r1, r2
 80009a0:	683a      	ldr	r2, [r7, #0]
 80009a2:	6912      	ldr	r2, [r2, #16]
 80009a4:	4311      	orrs	r1, r2
 80009a6:	683a      	ldr	r2, [r7, #0]
 80009a8:	6992      	ldr	r2, [r2, #24]
 80009aa:	430a      	orrs	r2, r1
 80009ac:	431a      	orrs	r2, r3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	4619      	mov	r1, r3
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f7ff ff80 	bl	80008be <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	4619      	mov	r1, r3
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff ff8d 	bl	80008e4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a1b      	ldr	r2, [pc, #108]	; (8000a3c <LL_USART_Init+0xcc>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d104      	bne.n	80009dc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f7ff fe84 	bl	80006e0 <LL_RCC_GetUSARTClockFreq>
 80009d8:	61b8      	str	r0, [r7, #24]
 80009da:	e016      	b.n	8000a0a <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a18      	ldr	r2, [pc, #96]	; (8000a40 <LL_USART_Init+0xd0>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d107      	bne.n	80009f4 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff fe53 	bl	8000694 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80009ee:	693b      	ldr	r3, [r7, #16]
 80009f0:	61bb      	str	r3, [r7, #24]
 80009f2:	e00a      	b.n	8000a0a <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a13      	ldr	r2, [pc, #76]	; (8000a44 <LL_USART_Init+0xd4>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d106      	bne.n	8000a0a <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80009fc:	f107 0308 	add.w	r3, r7, #8
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fe47 	bl	8000694 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d00d      	beq.n	8000a2c <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d009      	beq.n	8000a2c <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	699a      	ldr	r2, [r3, #24]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	69b9      	ldr	r1, [r7, #24]
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f7ff ff6f 	bl	800090a <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8000a2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3720      	adds	r7, #32
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	efff69f3 	.word	0xefff69f3
 8000a3c:	40013800 	.word	0x40013800
 8000a40:	40004400 	.word	0x40004400
 8000a44:	40004800 	.word	0x40004800

08000a48 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a5a:	4a07      	ldr	r2, [pc, #28]	; (8000a78 <LL_InitTick+0x30>)
 8000a5c:	3b01      	subs	r3, #1
 8000a5e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <LL_InitTick+0x30>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <LL_InitTick+0x30>)
 8000a68:	2205      	movs	r2, #5
 8000a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000e010 	.word	0xe000e010

08000a7c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000a84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff ffdd 	bl	8000a48 <LL_InitTick>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <LL_mDelay+0x44>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000aa6:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aae:	d00c      	beq.n	8000aca <LL_mDelay+0x32>
  {
    Delay++;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000ab6:	e008      	b.n	8000aca <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000ab8:	4b08      	ldr	r3, [pc, #32]	; (8000adc <LL_mDelay+0x44>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d002      	beq.n	8000aca <LL_mDelay+0x32>
    {
      Delay--;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	607b      	str	r3, [r7, #4]
  while (Delay)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1f3      	bne.n	8000ab8 <LL_mDelay+0x20>
    }
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000e010 	.word	0xe000e010

08000ae0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000ae8:	4a04      	ldr	r2, [pc, #16]	; (8000afc <LL_SetSystemCoreClock+0x1c>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6013      	str	r3, [r2, #0]
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000000 	.word	0x20000000

08000b00 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	f003 021f 	and.w	r2, r3, #31
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <NVIC_EnableIRQ+0x30>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	2001      	movs	r0, #1
 8000b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000e100 	.word	0xe000e100

08000b34 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	da0b      	bge.n	8000b60 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	490c      	ldr	r1, [pc, #48]	; (8000b80 <NVIC_SetPriority+0x4c>)
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	f003 030f 	and.w	r3, r3, #15
 8000b54:	3b04      	subs	r3, #4
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b5e:	e009      	b.n	8000b74 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	4907      	ldr	r1, [pc, #28]	; (8000b84 <NVIC_SetPriority+0x50>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	0112      	lsls	r2, r2, #4
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	440b      	add	r3, r1
 8000b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed00 	.word	0xe000ed00
 8000b84:	e000e100 	.word	0xe000e100

08000b88 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000b90:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000b92:	695a      	ldr	r2, [r3, #20]
 8000b94:	4907      	ldr	r1, [pc, #28]	; (8000bb4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000b9e:	695a      	ldr	r2, [r3, #20]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ba6:	68fb      	ldr	r3, [r7, #12]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	f7ff ffe3 	bl	8000b88 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2010      	movs	r0, #16
 8000bc6:	f7ff ffb5 	bl	8000b34 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bca:	2010      	movs	r0, #16
 8000bcc:	f7ff ff98 	bl	8000b00 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2011      	movs	r0, #17
 8000bd4:	f7ff ffae 	bl	8000b34 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000bd8:	2011      	movs	r0, #17
 8000bda:	f7ff ff91 	bl	8000b00 <NVIC_EnableIRQ>

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <LL_AHB1_GRP1_EnableClock>:
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000bec:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000bee:	695a      	ldr	r2, [r3, #20]
 8000bf0:	4907      	ldr	r1, [pc, #28]	; (8000c10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000bfa:	695a      	ldr	r2, [r3, #20]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4013      	ands	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	bf00      	nop
 8000c06:	3714      	adds	r7, #20
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000

08000c14 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	683a      	ldr	r2, [r7, #0]
 8000c22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	463b      	mov	r3, r7
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
 8000c44:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000c46:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c4a:	f7ff ffcb 	bl	8000be4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000c4e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000c52:	f7ff ffc7 	bl	8000be4 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 8000c56:	2108      	movs	r1, #8
 8000c58:	480a      	ldr	r0, [pc, #40]	; (8000c84 <MX_GPIO_Init+0x54>)
 8000c5a:	f7ff ffdb 	bl	8000c14 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000c5e:	2308      	movs	r3, #8
 8000c60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c62:	2301      	movs	r3, #1
 8000c64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c72:	463b      	mov	r3, r7
 8000c74:	4619      	mov	r1, r3
 8000c76:	4803      	ldr	r0, [pc, #12]	; (8000c84 <MX_GPIO_Init+0x54>)
 8000c78:	f7ff fbf5 	bl	8000466 <LL_GPIO_Init>

}
 8000c7c:	bf00      	nop
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	48000400 	.word	0x48000400

08000c88 <NVIC_SetPriorityGrouping>:
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <NVIC_SetPriorityGrouping+0x44>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cba:	4a04      	ldr	r2, [pc, #16]	; (8000ccc <NVIC_SetPriorityGrouping+0x44>)
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	60d3      	str	r3, [r2, #12]
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <LL_RCC_HSI_Enable>:
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <LL_RCC_HSI_Enable+0x1c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	; (8000cec <LL_RCC_HSI_Enable+0x1c>)
 8000cda:	f043 0301 	orr.w	r3, r3, #1
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40021000 	.word	0x40021000

08000cf0 <LL_RCC_HSI_IsReady>:
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <LL_RCC_HSI_IsReady+0x20>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0302 	and.w	r3, r3, #2
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	bf0c      	ite	eq
 8000d00:	2301      	moveq	r3, #1
 8000d02:	2300      	movne	r3, #0
 8000d04:	b2db      	uxtb	r3, r3
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	40021000 	.word	0x40021000

08000d14 <LL_RCC_HSI_SetCalibTrimming>:
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	4904      	ldr	r1, [pc, #16]	; (8000d3c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	600b      	str	r3, [r1, #0]
}
 8000d2e:	bf00      	nop
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	40021000 	.word	0x40021000

08000d40 <LL_RCC_SetSysClkSource>:
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <LL_RCC_SetSysClkSource+0x24>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f023 0203 	bic.w	r2, r3, #3
 8000d50:	4904      	ldr	r1, [pc, #16]	; (8000d64 <LL_RCC_SetSysClkSource+0x24>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	604b      	str	r3, [r1, #4]
}
 8000d58:	bf00      	nop
 8000d5a:	370c      	adds	r7, #12
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	40021000 	.word	0x40021000

08000d68 <LL_RCC_GetSysClkSource>:
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000d6c:	4b04      	ldr	r3, [pc, #16]	; (8000d80 <LL_RCC_GetSysClkSource+0x18>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f003 030c 	and.w	r3, r3, #12
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	40021000 	.word	0x40021000

08000d84 <LL_RCC_SetAHBPrescaler>:
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <LL_RCC_SetAHBPrescaler+0x24>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d94:	4904      	ldr	r1, [pc, #16]	; (8000da8 <LL_RCC_SetAHBPrescaler+0x24>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	604b      	str	r3, [r1, #4]
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	40021000 	.word	0x40021000

08000dac <LL_RCC_SetAPB1Prescaler>:
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000dbc:	4904      	ldr	r1, [pc, #16]	; (8000dd0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	604b      	str	r3, [r1, #4]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	40021000 	.word	0x40021000

08000dd4 <LL_RCC_SetAPB2Prescaler>:
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000ddc:	4b06      	ldr	r3, [pc, #24]	; (8000df8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000de4:	4904      	ldr	r1, [pc, #16]	; (8000df8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	604b      	str	r3, [r1, #4]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40021000 	.word	0x40021000

08000dfc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e06:	69da      	ldr	r2, [r3, #28]
 8000e08:	4907      	ldr	r1, [pc, #28]	; (8000e28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000e10:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e12:	69da      	ldr	r2, [r3, #28]
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4013      	ands	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	40021000 	.word	0x40021000

08000e2c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e36:	699a      	ldr	r2, [r3, #24]
 8000e38:	4907      	ldr	r1, [pc, #28]	; (8000e58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000e42:	699a      	ldr	r2, [r3, #24]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4013      	ands	r3, r2
 8000e48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000

08000e5c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <LL_FLASH_SetLatency+0x24>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f023 0207 	bic.w	r2, r3, #7
 8000e6c:	4904      	ldr	r1, [pc, #16]	; (8000e80 <LL_FLASH_SetLatency+0x24>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	600b      	str	r3, [r1, #0]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	40022000 	.word	0x40022000

08000e84 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <LL_FLASH_GetLatency+0x18>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d106      	bne.n	8000ebc <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000eae:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <LL_SYSTICK_SetClkSource+0x34>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a08      	ldr	r2, [pc, #32]	; (8000ed4 <LL_SYSTICK_SetClkSource+0x34>)
 8000eb4:	f043 0304 	orr.w	r3, r3, #4
 8000eb8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8000eba:	e005      	b.n	8000ec8 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <LL_SYSTICK_SetClkSource+0x34>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a04      	ldr	r2, [pc, #16]	; (8000ed4 <LL_SYSTICK_SetClkSource+0x34>)
 8000ec2:	f023 0304 	bic.w	r3, r3, #4
 8000ec6:	6013      	str	r3, [r2, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	e000e010 	.word	0xe000e010

08000ed8 <main>:
	int lowL = 0;



int main(void)
{
 8000ed8:	b5b0      	push	{r4, r5, r7, lr}
 8000eda:	b096      	sub	sp, #88	; 0x58
 8000edc:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000ede:	2001      	movs	r0, #1
 8000ee0:	f7ff ffa4 	bl	8000e2c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000ee4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000ee8:	f7ff ff88 	bl	8000dfc <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eec:	2003      	movs	r0, #3
 8000eee:	f7ff fecb 	bl	8000c88 <NVIC_SetPriorityGrouping>

  /* Configure the system clock */
  SystemClock_Config();
 8000ef2:	f000 f881 	bl	8000ff8 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef6:	f7ff fe9b 	bl	8000c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000efa:	f7ff fe5d 	bl	8000bb8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000efe:	f000 fe09 	bl	8001b14 <MX_USART2_UART_Init>




  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 8000f02:	4836      	ldr	r0, [pc, #216]	; (8000fdc <main+0x104>)
 8000f04:	f000 fdf4 	bl	8001af0 <USART2_RegisterCallback>
	   */

  	  	  	  //type your code here:
		#if POLLING
	  	//Polling for new data, no interrupts
	  		USART2_CheckDmaReception();
 8000f08:	f000 fefc 	bl	8001d04 <USART2_CheckDmaReception>
	  		LL_mDelay(10);
 8000f0c:	200a      	movs	r0, #10
 8000f0e:	f7ff fdc3 	bl	8000a98 <LL_mDelay>
		#else
	  		USART2_PutBuffer(tx_data, sizeof(tx_data));
	  		LL_mDelay(1000);
		#endif

		uint8_t tx_data[] = "";
 8000f12:	2300      	movs	r3, #0
 8000f14:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		uint8_t tx_data1[] = "Buffer capacity: 256";
 8000f18:	4b31      	ldr	r3, [pc, #196]	; (8000fe0 <main+0x108>)
 8000f1a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000f1e:	461d      	mov	r5, r3
 8000f20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f24:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f28:	6020      	str	r0, [r4, #0]
 8000f2a:	3404      	adds	r4, #4
 8000f2c:	7021      	strb	r1, [r4, #0]
		uint8_t tx_data2[] = " bytes, occupied memory: ";
 8000f2e:	4b2d      	ldr	r3, [pc, #180]	; (8000fe4 <main+0x10c>)
 8000f30:	f107 0420 	add.w	r4, r7, #32
 8000f34:	461d      	mov	r5, r3
 8000f36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f3e:	c403      	stmia	r4!, {r0, r1}
 8000f40:	8022      	strh	r2, [r4, #0]
		uint8_t tx_data3[] = " bytes, load [in %]: ";
 8000f42:	4b29      	ldr	r3, [pc, #164]	; (8000fe8 <main+0x110>)
 8000f44:	f107 0408 	add.w	r4, r7, #8
 8000f48:	461d      	mov	r5, r3
 8000f4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f4e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f52:	6020      	str	r0, [r4, #0]
 8000f54:	3404      	adds	r4, #4
 8000f56:	8021      	strh	r1, [r4, #0]
		uint8_t tx_data4[] = "%";
 8000f58:	2325      	movs	r3, #37	; 0x25
 8000f5a:	80bb      	strh	r3, [r7, #4]

		sprintf(tx_data2, "%d", occupied_memory);
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <main+0x114>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	f107 0320 	add.w	r3, r7, #32
 8000f66:	4922      	ldr	r1, [pc, #136]	; (8000ff0 <main+0x118>)
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f000 ffb7 	bl	8001edc <siprintf>
		sprintf(tx_data3, "%d", (int)load);
 8000f6e:	4b21      	ldr	r3, [pc, #132]	; (8000ff4 <main+0x11c>)
 8000f70:	edd3 7a00 	vldr	s15, [r3]
 8000f74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	ee17 2a90 	vmov	r2, s15
 8000f80:	491b      	ldr	r1, [pc, #108]	; (8000ff0 <main+0x118>)
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 ffaa 	bl	8001edc <siprintf>

		strcat(tx_data, tx_data1);
 8000f88:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8000f8c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f90:	4611      	mov	r1, r2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 ffc2 	bl	8001f1c <strcat>
		strcat(tx_data, tx_data2);
 8000f98:	f107 0220 	add.w	r2, r7, #32
 8000f9c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 ffba 	bl	8001f1c <strcat>
		strcat(tx_data, tx_data3);
 8000fa8:	f107 0208 	add.w	r2, r7, #8
 8000fac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 ffb2 	bl	8001f1c <strcat>
		strcat(tx_data, tx_data4);
 8000fb8:	1d3a      	adds	r2, r7, #4
 8000fba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 ffab 	bl	8001f1c <strcat>


		USART2_PutBuffer(tx_data, sizeof(tx_data));
 8000fc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fe79 	bl	8001cc4 <USART2_PutBuffer>

	  	LL_mDelay(200);
 8000fd2:	20c8      	movs	r0, #200	; 0xc8
 8000fd4:	f7ff fd60 	bl	8000a98 <LL_mDelay>
  {
 8000fd8:	e796      	b.n	8000f08 <main+0x30>
 8000fda:	bf00      	nop
 8000fdc:	08001065 	.word	0x08001065
 8000fe0:	08002724 	.word	0x08002724
 8000fe4:	0800273c 	.word	0x0800273c
 8000fe8:	08002758 	.word	0x08002758
 8000fec:	200000a8 	.word	0x200000a8
 8000ff0:	08002720 	.word	0x08002720
 8000ff4:	200000ac 	.word	0x200000ac

08000ff8 <SystemClock_Config>:
  /* USER CODE END 3 */
}


void SystemClock_Config(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff ff2d 	bl	8000e5c <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8001002:	f7ff ff3f 	bl	8000e84 <LL_FLASH_GetLatency>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 800100c:	f000 f8a2 	bl	8001154 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001010:	f7ff fe5e 	bl	8000cd0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001014:	bf00      	nop
 8001016:	f7ff fe6b 	bl	8000cf0 <LL_RCC_HSI_IsReady>
 800101a:	4603      	mov	r3, r0
 800101c:	2b01      	cmp	r3, #1
 800101e:	d1fa      	bne.n	8001016 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001020:	2010      	movs	r0, #16
 8001022:	f7ff fe77 	bl	8000d14 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff feac 	bl	8000d84 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff febd 	bl	8000dac <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001032:	2000      	movs	r0, #0
 8001034:	f7ff fece 	bl	8000dd4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001038:	2000      	movs	r0, #0
 800103a:	f7ff fe81 	bl	8000d40 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800103e:	bf00      	nop
 8001040:	f7ff fe92 	bl	8000d68 <LL_RCC_GetSysClkSource>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1fa      	bne.n	8001040 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 800104a:	4805      	ldr	r0, [pc, #20]	; (8001060 <SystemClock_Config+0x68>)
 800104c:	f7ff fd16 	bl	8000a7c <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001050:	2004      	movs	r0, #4
 8001052:	f7ff ff25 	bl	8000ea0 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 8001056:	4802      	ldr	r0, [pc, #8]	; (8001060 <SystemClock_Config+0x68>)
 8001058:	f7ff fd42 	bl	8000ae0 <LL_SetSystemCoreClock>
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	007a1200 	.word	0x007a1200

08001064 <proccesDmaData>:

/*
 * Implementation of function processing data received via USART.
 */
void proccesDmaData(const uint8_t* data, uint16_t len)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]
	/* Process received data */

		// type your algorithm here:

	for(uint8_t i = 0; i < len; i++)
 8001070:	2300      	movs	r3, #0
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	e05a      	b.n	800112c <proccesDmaData+0xc8>
	{
		if(*(data+i) == '#')
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b23      	cmp	r3, #35	; 0x23
 8001080:	d103      	bne.n	800108a <proccesDmaData+0x26>
		{
			start = 1;
 8001082:	4b30      	ldr	r3, [pc, #192]	; (8001144 <proccesDmaData+0xe0>)
 8001084:	2201      	movs	r2, #1
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	e011      	b.n	80010ae <proccesDmaData+0x4a>
		}
		else if(*(data+i) == '$')
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4413      	add	r3, r2
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b24      	cmp	r3, #36	; 0x24
 8001094:	d10b      	bne.n	80010ae <proccesDmaData+0x4a>
		{
			start = 0;
 8001096:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <proccesDmaData+0xe0>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
			count = 0;
 800109c:	4b2a      	ldr	r3, [pc, #168]	; (8001148 <proccesDmaData+0xe4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
			lowL = 0;
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <proccesDmaData+0xe8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
		    capL = 0;
 80010a8:	4b29      	ldr	r3, [pc, #164]	; (8001150 <proccesDmaData+0xec>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
		}

		if(start == 1)
 80010ae:	4b25      	ldr	r3, [pc, #148]	; (8001144 <proccesDmaData+0xe0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d137      	bne.n	8001126 <proccesDmaData+0xc2>
		{
			count++;
 80010b6:	4b24      	ldr	r3, [pc, #144]	; (8001148 <proccesDmaData+0xe4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	4a22      	ldr	r2, [pc, #136]	; (8001148 <proccesDmaData+0xe4>)
 80010be:	6013      	str	r3, [r2, #0]
			if(count >= 34)
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <proccesDmaData+0xe4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b21      	cmp	r3, #33	; 0x21
 80010c6:	dd0c      	ble.n	80010e2 <proccesDmaData+0x7e>
			{
				start = 0;
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <proccesDmaData+0xe0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
				count = 0;
 80010ce:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <proccesDmaData+0xe4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
				lowL = 0;
 80010d4:	4b1d      	ldr	r3, [pc, #116]	; (800114c <proccesDmaData+0xe8>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
				capL = 0;
 80010da:	4b1d      	ldr	r3, [pc, #116]	; (8001150 <proccesDmaData+0xec>)
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	e021      	b.n	8001126 <proccesDmaData+0xc2>
			}
			else
			{
				if(*(data+i) > 96 && *(data+i) < 123)
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b60      	cmp	r3, #96	; 0x60
 80010ec:	d90a      	bls.n	8001104 <proccesDmaData+0xa0>
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	4413      	add	r3, r2
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b7a      	cmp	r3, #122	; 0x7a
 80010f8:	d804      	bhi.n	8001104 <proccesDmaData+0xa0>
				{
					lowL++;
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <proccesDmaData+0xe8>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	3301      	adds	r3, #1
 8001100:	4a12      	ldr	r2, [pc, #72]	; (800114c <proccesDmaData+0xe8>)
 8001102:	6013      	str	r3, [r2, #0]
				}
				if(*(data+i) > 64 && *(data+i) < 91)
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b40      	cmp	r3, #64	; 0x40
 800110e:	d90a      	bls.n	8001126 <proccesDmaData+0xc2>
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b5a      	cmp	r3, #90	; 0x5a
 800111a:	d804      	bhi.n	8001126 <proccesDmaData+0xc2>
				{
					capL++;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <proccesDmaData+0xec>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	3301      	adds	r3, #1
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <proccesDmaData+0xec>)
 8001124:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < len; i++)
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	3301      	adds	r3, #1
 800112a:	73fb      	strb	r3, [r7, #15]
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	b29b      	uxth	r3, r3
 8001130:	887a      	ldrh	r2, [r7, #2]
 8001132:	429a      	cmp	r2, r3
 8001134:	d89f      	bhi.n	8001076 <proccesDmaData+0x12>

		}


	}
}
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000084 	.word	0x20000084
 8001148:	20000088 	.word	0x20000088
 800114c:	20000090 	.word	0x20000090
 8001150:	2000008c 	.word	0x2000008c

08001154 <Error_Handler>:


void Error_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	3b01      	subs	r3, #1
 8001172:	4a0b      	ldr	r2, [pc, #44]	; (80011a0 <LL_DMA_DisableChannel+0x3c>)
 8001174:	5cd3      	ldrb	r3, [r2, r3]
 8001176:	461a      	mov	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4413      	add	r3, r2
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	3a01      	subs	r2, #1
 8001182:	4907      	ldr	r1, [pc, #28]	; (80011a0 <LL_DMA_DisableChannel+0x3c>)
 8001184:	5c8a      	ldrb	r2, [r1, r2]
 8001186:	4611      	mov	r1, r2
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	440a      	add	r2, r1
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6013      	str	r3, [r2, #0]
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	08002770 	.word	0x08002770

080011a4 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80011b8:	bf0c      	ite	eq
 80011ba:	2301      	moveq	r3, #1
 80011bc:	2300      	movne	r3, #0
 80011be:	b2db      	uxtb	r3, r3
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001204:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001208:	bf0c      	ite	eq
 800120a:	2301      	moveq	r3, #1
 800120c:	2300      	movne	r3, #0
 800120e:	b2db      	uxtb	r3, r3
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800122a:	605a      	str	r2, [r3, #4]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001246:	605a      	str	r2, [r3, #4]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001262:	605a      	str	r2, [r3, #4]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	f003 0310 	and.w	r3, r3, #16
 8001280:	2b10      	cmp	r3, #16
 8001282:	bf0c      	ite	eq
 8001284:	2301      	moveq	r3, #1
 8001286:	2300      	movne	r3, #0
 8001288:	b2db      	uxtb	r3, r3
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012a6:	2b40      	cmp	r3, #64	; 0x40
 80012a8:	bf0c      	ite	eq
 80012aa:	2301      	moveq	r3, #1
 80012ac:	2300      	movne	r3, #0
 80012ae:	b2db      	uxtb	r3, r3
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2210      	movs	r2, #16
 80012c8:	621a      	str	r2, [r3, #32]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <HardFault_Handler+0x4>

080012ea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ee:	e7fe      	b.n	80012ee <MemManage_Handler+0x4>

080012f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <BusFault_Handler+0x4>

080012f6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012fa:	e7fe      	b.n	80012fa <UsageFault_Handler+0x4>

080012fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001338:	480c      	ldr	r0, [pc, #48]	; (800136c <DMA1_Channel6_IRQHandler+0x38>)
 800133a:	f7ff ff33 	bl	80011a4 <LL_DMA_IsActiveFlag_TC6>
 800133e:	4603      	mov	r3, r0
 8001340:	2b01      	cmp	r3, #1
 8001342:	d105      	bne.n	8001350 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001344:	f000 fcde 	bl	8001d04 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001348:	4808      	ldr	r0, [pc, #32]	; (800136c <DMA1_Channel6_IRQHandler+0x38>)
 800134a:	f7ff ff67 	bl	800121c <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 800134e:	e00a      	b.n	8001366 <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001350:	4806      	ldr	r0, [pc, #24]	; (800136c <DMA1_Channel6_IRQHandler+0x38>)
 8001352:	f7ff ff4f 	bl	80011f4 <LL_DMA_IsActiveFlag_HT6>
 8001356:	4603      	mov	r3, r0
 8001358:	2b01      	cmp	r3, #1
 800135a:	d104      	bne.n	8001366 <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 800135c:	f000 fcd2 	bl	8001d04 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <DMA1_Channel6_IRQHandler+0x38>)
 8001362:	f7ff ff77 	bl	8001254 <LL_DMA_ClearFlag_HT6>
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40020000 	.word	0x40020000

08001370 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001374:	480a      	ldr	r0, [pc, #40]	; (80013a0 <DMA1_Channel7_IRQHandler+0x30>)
 8001376:	f7ff ff29 	bl	80011cc <LL_DMA_IsActiveFlag_TC7>
 800137a:	4603      	mov	r3, r0
 800137c:	2b01      	cmp	r3, #1
 800137e:	d10d      	bne.n	800139c <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001380:	4807      	ldr	r0, [pc, #28]	; (80013a0 <DMA1_Channel7_IRQHandler+0x30>)
 8001382:	f7ff ff59 	bl	8001238 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001386:	bf00      	nop
 8001388:	4806      	ldr	r0, [pc, #24]	; (80013a4 <DMA1_Channel7_IRQHandler+0x34>)
 800138a:	f7ff ff84 	bl	8001296 <LL_USART_IsActiveFlag_TC>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0f9      	beq.n	8001388 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001394:	2107      	movs	r1, #7
 8001396:	4802      	ldr	r0, [pc, #8]	; (80013a0 <DMA1_Channel7_IRQHandler+0x30>)
 8001398:	f7ff fee4 	bl	8001164 <LL_DMA_DisableChannel>
	}
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40020000 	.word	0x40020000
 80013a4:	40004400 	.word	0x40004400

080013a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 80013ac:	4806      	ldr	r0, [pc, #24]	; (80013c8 <USART2_IRQHandler+0x20>)
 80013ae:	f7ff ff5f 	bl	8001270 <LL_USART_IsActiveFlag_IDLE>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d004      	beq.n	80013c2 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 80013b8:	f000 fca4 	bl	8001d04 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 80013bc:	4802      	ldr	r0, [pc, #8]	; (80013c8 <USART2_IRQHandler+0x20>)
 80013be:	f7ff ff7d 	bl	80012bc <LL_USART_ClearFlag_IDLE>
	}
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40004400 	.word	0x40004400

080013cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <_sbrk+0x50>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d102      	bne.n	80013e2 <_sbrk+0x16>
		heap_end = &end;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <_sbrk+0x50>)
 80013de:	4a10      	ldr	r2, [pc, #64]	; (8001420 <_sbrk+0x54>)
 80013e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	; (800141c <_sbrk+0x50>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <_sbrk+0x50>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	466a      	mov	r2, sp
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d907      	bls.n	8001406 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80013f6:	f000 fd3f 	bl	8001e78 <__errno>
 80013fa:	4602      	mov	r2, r0
 80013fc:	230c      	movs	r3, #12
 80013fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
 8001404:	e006      	b.n	8001414 <_sbrk+0x48>
	}

	heap_end += incr;
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <_sbrk+0x50>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	4a03      	ldr	r2, [pc, #12]	; (800141c <_sbrk+0x50>)
 8001410:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001412:	68fb      	ldr	r3, [r7, #12]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000094 	.word	0x20000094
 8001420:	200001b8 	.word	0x200001b8

08001424 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001428:	4b1f      	ldr	r3, [pc, #124]	; (80014a8 <SystemInit+0x84>)
 800142a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800142e:	4a1e      	ldr	r2, [pc, #120]	; (80014a8 <SystemInit+0x84>)
 8001430:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001434:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001438:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <SystemInit+0x88>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a1b      	ldr	r2, [pc, #108]	; (80014ac <SystemInit+0x88>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <SystemInit+0x88>)
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	4918      	ldr	r1, [pc, #96]	; (80014ac <SystemInit+0x88>)
 800144a:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <SystemInit+0x8c>)
 800144c:	4013      	ands	r3, r2
 800144e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001450:	4b16      	ldr	r3, [pc, #88]	; (80014ac <SystemInit+0x88>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a15      	ldr	r2, [pc, #84]	; (80014ac <SystemInit+0x88>)
 8001456:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800145a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800145e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <SystemInit+0x88>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a11      	ldr	r2, [pc, #68]	; (80014ac <SystemInit+0x88>)
 8001466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800146a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800146c:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <SystemInit+0x88>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	4a0e      	ldr	r2, [pc, #56]	; (80014ac <SystemInit+0x88>)
 8001472:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001476:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <SystemInit+0x88>)
 800147a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147c:	4a0b      	ldr	r2, [pc, #44]	; (80014ac <SystemInit+0x88>)
 800147e:	f023 030f 	bic.w	r3, r3, #15
 8001482:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <SystemInit+0x88>)
 8001486:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001488:	4908      	ldr	r1, [pc, #32]	; (80014ac <SystemInit+0x88>)
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <SystemInit+0x90>)
 800148c:	4013      	ands	r3, r2
 800148e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <SystemInit+0x88>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <SystemInit+0x84>)
 8001498:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800149c:	609a      	str	r2, [r3, #8]
#endif
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00
 80014ac:	40021000 	.word	0x40021000
 80014b0:	f87fc00c 	.word	0xf87fc00c
 80014b4:	ff00fccc 	.word	0xff00fccc

080014b8 <NVIC_EnableIRQ>:
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	f003 021f 	and.w	r2, r3, #31
 80014c8:	4907      	ldr	r1, [pc, #28]	; (80014e8 <NVIC_EnableIRQ+0x30>)
 80014ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ce:	095b      	lsrs	r3, r3, #5
 80014d0:	2001      	movs	r0, #1
 80014d2:	fa00 f202 	lsl.w	r2, r0, r2
 80014d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000e100 	.word	0xe000e100

080014ec <NVIC_SetPriority>:
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	6039      	str	r1, [r7, #0]
 80014f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	da0b      	bge.n	8001518 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	b2da      	uxtb	r2, r3
 8001504:	490c      	ldr	r1, [pc, #48]	; (8001538 <NVIC_SetPriority+0x4c>)
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	f003 030f 	and.w	r3, r3, #15
 800150c:	3b04      	subs	r3, #4
 800150e:	0112      	lsls	r2, r2, #4
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	440b      	add	r3, r1
 8001514:	761a      	strb	r2, [r3, #24]
}
 8001516:	e009      	b.n	800152c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4907      	ldr	r1, [pc, #28]	; (800153c <NVIC_SetPriority+0x50>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000ed00 	.word	0xe000ed00
 800153c:	e000e100 	.word	0xe000e100

08001540 <LL_DMA_EnableChannel>:
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	3b01      	subs	r3, #1
 800154e:	4a0b      	ldr	r2, [pc, #44]	; (800157c <LL_DMA_EnableChannel+0x3c>)
 8001550:	5cd3      	ldrb	r3, [r2, r3]
 8001552:	461a      	mov	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	3a01      	subs	r2, #1
 800155e:	4907      	ldr	r1, [pc, #28]	; (800157c <LL_DMA_EnableChannel+0x3c>)
 8001560:	5c8a      	ldrb	r2, [r1, r2]
 8001562:	4611      	mov	r1, r2
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	440a      	add	r2, r1
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6013      	str	r3, [r2, #0]
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	08002790 	.word	0x08002790

08001580 <LL_DMA_DisableChannel>:
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	3b01      	subs	r3, #1
 800158e:	4a0b      	ldr	r2, [pc, #44]	; (80015bc <LL_DMA_DisableChannel+0x3c>)
 8001590:	5cd3      	ldrb	r3, [r2, r3]
 8001592:	461a      	mov	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4413      	add	r3, r2
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	3a01      	subs	r2, #1
 800159e:	4907      	ldr	r1, [pc, #28]	; (80015bc <LL_DMA_DisableChannel+0x3c>)
 80015a0:	5c8a      	ldrb	r2, [r1, r2]
 80015a2:	4611      	mov	r1, r2
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	440a      	add	r2, r1
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6013      	str	r3, [r2, #0]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	08002790 	.word	0x08002790

080015c0 <LL_DMA_SetDataTransferDirection>:
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	4a0d      	ldr	r2, [pc, #52]	; (8001608 <LL_DMA_SetDataTransferDirection+0x48>)
 80015d2:	5cd3      	ldrb	r3, [r2, r3]
 80015d4:	461a      	mov	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015e0:	f023 0310 	bic.w	r3, r3, #16
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	3a01      	subs	r2, #1
 80015e8:	4907      	ldr	r1, [pc, #28]	; (8001608 <LL_DMA_SetDataTransferDirection+0x48>)
 80015ea:	5c8a      	ldrb	r2, [r1, r2]
 80015ec:	4611      	mov	r1, r2
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	440a      	add	r2, r1
 80015f2:	4611      	mov	r1, r2
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	600b      	str	r3, [r1, #0]
}
 80015fa:	bf00      	nop
 80015fc:	3714      	adds	r7, #20
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	08002790 	.word	0x08002790

0800160c <LL_DMA_GetDataTransferDirection>:
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	3b01      	subs	r3, #1
 800161a:	4a07      	ldr	r2, [pc, #28]	; (8001638 <LL_DMA_GetDataTransferDirection+0x2c>)
 800161c:	5cd3      	ldrb	r3, [r2, r3]
 800161e:	461a      	mov	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	f244 0310 	movw	r3, #16400	; 0x4010
 800162a:	4013      	ands	r3, r2
}
 800162c:	4618      	mov	r0, r3
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	08002790 	.word	0x08002790

0800163c <LL_DMA_SetMode>:
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	3b01      	subs	r3, #1
 800164c:	4a0c      	ldr	r2, [pc, #48]	; (8001680 <LL_DMA_SetMode+0x44>)
 800164e:	5cd3      	ldrb	r3, [r2, r3]
 8001650:	461a      	mov	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	4413      	add	r3, r2
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f023 0220 	bic.w	r2, r3, #32
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	3b01      	subs	r3, #1
 8001660:	4907      	ldr	r1, [pc, #28]	; (8001680 <LL_DMA_SetMode+0x44>)
 8001662:	5ccb      	ldrb	r3, [r1, r3]
 8001664:	4619      	mov	r1, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	440b      	add	r3, r1
 800166a:	4619      	mov	r1, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4313      	orrs	r3, r2
 8001670:	600b      	str	r3, [r1, #0]
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	08002790 	.word	0x08002790

08001684 <LL_DMA_SetPeriphIncMode>:
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	3b01      	subs	r3, #1
 8001694:	4a0c      	ldr	r2, [pc, #48]	; (80016c8 <LL_DMA_SetPeriphIncMode+0x44>)
 8001696:	5cd3      	ldrb	r3, [r2, r3]
 8001698:	461a      	mov	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4413      	add	r3, r2
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	4907      	ldr	r1, [pc, #28]	; (80016c8 <LL_DMA_SetPeriphIncMode+0x44>)
 80016aa:	5ccb      	ldrb	r3, [r1, r3]
 80016ac:	4619      	mov	r1, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	440b      	add	r3, r1
 80016b2:	4619      	mov	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	600b      	str	r3, [r1, #0]
}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	08002790 	.word	0x08002790

080016cc <LL_DMA_SetMemoryIncMode>:
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	3b01      	subs	r3, #1
 80016dc:	4a0c      	ldr	r2, [pc, #48]	; (8001710 <LL_DMA_SetMemoryIncMode+0x44>)
 80016de:	5cd3      	ldrb	r3, [r2, r3]
 80016e0:	461a      	mov	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	4413      	add	r3, r2
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	4907      	ldr	r1, [pc, #28]	; (8001710 <LL_DMA_SetMemoryIncMode+0x44>)
 80016f2:	5ccb      	ldrb	r3, [r1, r3]
 80016f4:	4619      	mov	r1, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	440b      	add	r3, r1
 80016fa:	4619      	mov	r1, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4313      	orrs	r3, r2
 8001700:	600b      	str	r3, [r1, #0]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	08002790 	.word	0x08002790

08001714 <LL_DMA_SetPeriphSize>:
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	3b01      	subs	r3, #1
 8001724:	4a0c      	ldr	r2, [pc, #48]	; (8001758 <LL_DMA_SetPeriphSize+0x44>)
 8001726:	5cd3      	ldrb	r3, [r2, r3]
 8001728:	461a      	mov	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4413      	add	r3, r2
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	3b01      	subs	r3, #1
 8001738:	4907      	ldr	r1, [pc, #28]	; (8001758 <LL_DMA_SetPeriphSize+0x44>)
 800173a:	5ccb      	ldrb	r3, [r1, r3]
 800173c:	4619      	mov	r1, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	440b      	add	r3, r1
 8001742:	4619      	mov	r1, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4313      	orrs	r3, r2
 8001748:	600b      	str	r3, [r1, #0]
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	08002790 	.word	0x08002790

0800175c <LL_DMA_SetMemorySize>:
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	3b01      	subs	r3, #1
 800176c:	4a0c      	ldr	r2, [pc, #48]	; (80017a0 <LL_DMA_SetMemorySize+0x44>)
 800176e:	5cd3      	ldrb	r3, [r2, r3]
 8001770:	461a      	mov	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3b01      	subs	r3, #1
 8001780:	4907      	ldr	r1, [pc, #28]	; (80017a0 <LL_DMA_SetMemorySize+0x44>)
 8001782:	5ccb      	ldrb	r3, [r1, r3]
 8001784:	4619      	mov	r1, r3
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	440b      	add	r3, r1
 800178a:	4619      	mov	r1, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]
}
 8001792:	bf00      	nop
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	08002790 	.word	0x08002790

080017a4 <LL_DMA_SetChannelPriorityLevel>:
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	4a0c      	ldr	r2, [pc, #48]	; (80017e8 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80017b6:	5cd3      	ldrb	r3, [r2, r3]
 80017b8:	461a      	mov	r2, r3
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	4413      	add	r3, r2
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	4907      	ldr	r1, [pc, #28]	; (80017e8 <LL_DMA_SetChannelPriorityLevel+0x44>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	4619      	mov	r1, r3
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	440b      	add	r3, r1
 80017d2:	4619      	mov	r1, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
}
 80017da:	bf00      	nop
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	08002790 	.word	0x08002790

080017ec <LL_DMA_SetDataLength>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	4a0c      	ldr	r2, [pc, #48]	; (8001830 <LL_DMA_SetDataLength+0x44>)
 80017fe:	5cd3      	ldrb	r3, [r2, r3]
 8001800:	461a      	mov	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4413      	add	r3, r2
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	0c1b      	lsrs	r3, r3, #16
 800180a:	041b      	lsls	r3, r3, #16
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	3a01      	subs	r2, #1
 8001810:	4907      	ldr	r1, [pc, #28]	; (8001830 <LL_DMA_SetDataLength+0x44>)
 8001812:	5c8a      	ldrb	r2, [r1, r2]
 8001814:	4611      	mov	r1, r2
 8001816:	68fa      	ldr	r2, [r7, #12]
 8001818:	440a      	add	r2, r1
 800181a:	4611      	mov	r1, r2
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	4313      	orrs	r3, r2
 8001820:	604b      	str	r3, [r1, #4]
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	08002790 	.word	0x08002790

08001834 <LL_DMA_GetDataLength>:
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	3b01      	subs	r3, #1
 8001842:	4a06      	ldr	r2, [pc, #24]	; (800185c <LL_DMA_GetDataLength+0x28>)
 8001844:	5cd3      	ldrb	r3, [r2, r3]
 8001846:	461a      	mov	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4413      	add	r3, r2
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	b29b      	uxth	r3, r3
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	08002790 	.word	0x08002790

08001860 <LL_DMA_ConfigAddresses>:
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
 800186c:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	2b10      	cmp	r3, #16
 8001872:	d114      	bne.n	800189e <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	3b01      	subs	r3, #1
 8001878:	4a16      	ldr	r2, [pc, #88]	; (80018d4 <LL_DMA_ConfigAddresses+0x74>)
 800187a:	5cd3      	ldrb	r3, [r2, r3]
 800187c:	461a      	mov	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	4413      	add	r3, r2
 8001882:	461a      	mov	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	3b01      	subs	r3, #1
 800188c:	4a11      	ldr	r2, [pc, #68]	; (80018d4 <LL_DMA_ConfigAddresses+0x74>)
 800188e:	5cd3      	ldrb	r3, [r2, r3]
 8001890:	461a      	mov	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	4413      	add	r3, r2
 8001896:	461a      	mov	r2, r3
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	6093      	str	r3, [r2, #8]
}
 800189c:	e013      	b.n	80018c6 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	4a0c      	ldr	r2, [pc, #48]	; (80018d4 <LL_DMA_ConfigAddresses+0x74>)
 80018a4:	5cd3      	ldrb	r3, [r2, r3]
 80018a6:	461a      	mov	r2, r3
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	4413      	add	r3, r2
 80018ac:	461a      	mov	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	4a07      	ldr	r2, [pc, #28]	; (80018d4 <LL_DMA_ConfigAddresses+0x74>)
 80018b8:	5cd3      	ldrb	r3, [r2, r3]
 80018ba:	461a      	mov	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	461a      	mov	r2, r3
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	60d3      	str	r3, [r2, #12]
}
 80018c6:	bf00      	nop
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	08002790 	.word	0x08002790

080018d8 <LL_DMA_SetMemoryAddress>:
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	4a06      	ldr	r2, [pc, #24]	; (8001904 <LL_DMA_SetMemoryAddress+0x2c>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	461a      	mov	r2, r3
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4413      	add	r3, r2
 80018f2:	461a      	mov	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	60d3      	str	r3, [r2, #12]
}
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	08002790 	.word	0x08002790

08001908 <LL_DMA_SetPeriphAddress>:
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	3b01      	subs	r3, #1
 8001918:	4a06      	ldr	r2, [pc, #24]	; (8001934 <LL_DMA_SetPeriphAddress+0x2c>)
 800191a:	5cd3      	ldrb	r3, [r2, r3]
 800191c:	461a      	mov	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4413      	add	r3, r2
 8001922:	461a      	mov	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6093      	str	r3, [r2, #8]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	08002790 	.word	0x08002790

08001938 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	3b01      	subs	r3, #1
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <LL_DMA_EnableIT_TC+0x3c>)
 8001948:	5cd3      	ldrb	r3, [r2, r3]
 800194a:	461a      	mov	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4413      	add	r3, r2
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	3a01      	subs	r2, #1
 8001956:	4907      	ldr	r1, [pc, #28]	; (8001974 <LL_DMA_EnableIT_TC+0x3c>)
 8001958:	5c8a      	ldrb	r2, [r1, r2]
 800195a:	4611      	mov	r1, r2
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	440a      	add	r2, r1
 8001960:	f043 0302 	orr.w	r3, r3, #2
 8001964:	6013      	str	r3, [r2, #0]
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	08002790 	.word	0x08002790

08001978 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	3b01      	subs	r3, #1
 8001986:	4a0b      	ldr	r2, [pc, #44]	; (80019b4 <LL_DMA_EnableIT_TE+0x3c>)
 8001988:	5cd3      	ldrb	r3, [r2, r3]
 800198a:	461a      	mov	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	3a01      	subs	r2, #1
 8001996:	4907      	ldr	r1, [pc, #28]	; (80019b4 <LL_DMA_EnableIT_TE+0x3c>)
 8001998:	5c8a      	ldrb	r2, [r1, r2]
 800199a:	4611      	mov	r1, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	440a      	add	r2, r1
 80019a0:	f043 0308 	orr.w	r3, r3, #8
 80019a4:	6013      	str	r3, [r2, #0]
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	08002790 	.word	0x08002790

080019b8 <LL_AHB1_GRP1_EnableClock>:
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019c2:	695a      	ldr	r2, [r3, #20]
 80019c4:	4907      	ldr	r1, [pc, #28]	; (80019e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80019cc:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019ce:	695a      	ldr	r2, [r3, #20]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4013      	ands	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	40021000 	.word	0x40021000

080019e8 <LL_APB1_GRP1_EnableClock>:
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <LL_APB1_GRP1_EnableClock+0x2c>)
 80019f2:	69da      	ldr	r2, [r3, #28]
 80019f4:	4907      	ldr	r1, [pc, #28]	; (8001a14 <LL_APB1_GRP1_EnableClock+0x2c>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <LL_APB1_GRP1_EnableClock+0x2c>)
 80019fe:	69da      	ldr	r2, [r3, #28]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4013      	ands	r3, r2
 8001a04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	bf00      	nop
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40021000 	.word	0x40021000

08001a18 <LL_USART_Enable>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	601a      	str	r2, [r3, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <LL_USART_ConfigAsyncMode>:
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	609a      	str	r2, [r3, #8]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	609a      	str	r2, [r3, #8]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	609a      	str	r2, [r3, #8]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8001ac4:	b490      	push	{r4, r7}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 8001ace:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d103      	bne.n	8001ade <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3328      	adds	r3, #40	; 0x28
 8001ada:	461c      	mov	r4, r3
 8001adc:	e002      	b.n	8001ae4 <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3324      	adds	r3, #36	; 0x24
 8001ae2:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8001ae4:	4623      	mov	r3, r4
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc90      	pop	{r4, r7}
 8001aee:	4770      	bx	lr

08001af0 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d002      	beq.n	8001b04 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a03      	ldr	r2, [pc, #12]	; (8001b10 <USART2_RegisterCallback+0x20>)
 8001b02:	6013      	str	r3, [r2, #0]
	}
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	20000098 	.word	0x20000098

08001b14 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8001b14:	b5b0      	push	{r4, r5, r7, lr}
 8001b16:	b090      	sub	sp, #64	; 0x40
 8001b18:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001b1a:	f107 031c 	add.w	r3, r7, #28
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]
 8001b28:	611a      	str	r2, [r3, #16]
 8001b2a:	615a      	str	r2, [r3, #20]
 8001b2c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
 8001b3c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001b3e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b42:	f7ff ff51 	bl	80019e8 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b46:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b4a:	f7ff ff35 	bl	80019b8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8001b4e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001b52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b54:	2302      	movs	r3, #2
 8001b56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001b64:	2307      	movs	r3, #7
 8001b66:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b70:	f7fe fc79 	bl	8000466 <LL_GPIO_Init>
   */
  
  /* USART2_RX Init */

  	  // type DMA USART Rx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001b74:	2200      	movs	r2, #0
 8001b76:	2106      	movs	r1, #6
 8001b78:	484f      	ldr	r0, [pc, #316]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001b7a:	f7ff fd21 	bl	80015c0 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8001b7e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b82:	2106      	movs	r1, #6
 8001b84:	484c      	ldr	r0, [pc, #304]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001b86:	f7ff fe0d 	bl	80017a4 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2106      	movs	r1, #6
 8001b8e:	484a      	ldr	r0, [pc, #296]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001b90:	f7ff fd54 	bl	800163c <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2106      	movs	r1, #6
 8001b98:	4847      	ldr	r0, [pc, #284]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001b9a:	f7ff fd73 	bl	8001684 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001b9e:	2280      	movs	r2, #128	; 0x80
 8001ba0:	2106      	movs	r1, #6
 8001ba2:	4845      	ldr	r0, [pc, #276]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001ba4:	f7ff fd92 	bl	80016cc <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2106      	movs	r1, #6
 8001bac:	4842      	ldr	r0, [pc, #264]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001bae:	f7ff fdb1 	bl	8001714 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2106      	movs	r1, #6
 8001bb6:	4840      	ldr	r0, [pc, #256]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001bb8:	f7ff fdd0 	bl	800175c <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	483f      	ldr	r0, [pc, #252]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001bc0:	f7ff ff80 	bl	8001ac4 <LL_USART_DMA_GetRegAddr>
 8001bc4:	4605      	mov	r5, r0
 8001bc6:	4c3e      	ldr	r4, [pc, #248]	; (8001cc0 <MX_USART2_UART_Init+0x1ac>)
 8001bc8:	2106      	movs	r1, #6
 8001bca:	483b      	ldr	r0, [pc, #236]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001bcc:	f7ff fd1e 	bl	800160c <LL_DMA_GetDataTransferDirection>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	4623      	mov	r3, r4
 8001bd6:	462a      	mov	r2, r5
 8001bd8:	2106      	movs	r1, #6
 8001bda:	4837      	ldr	r0, [pc, #220]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001bdc:	f7ff fe40 	bl	8001860 <LL_DMA_ConfigAddresses>
  						 LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  						 (uint32_t)bufferUSART2dma,
  						 LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8001be0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001be4:	2106      	movs	r1, #6
 8001be6:	4834      	ldr	r0, [pc, #208]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001be8:	f7ff fe00 	bl	80017ec <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001bec:	2106      	movs	r1, #6
 8001bee:	4832      	ldr	r0, [pc, #200]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001bf0:	f7ff fca6 	bl	8001540 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8001bf4:	4831      	ldr	r0, [pc, #196]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001bf6:	f7ff ff45 	bl	8001a84 <LL_USART_EnableDMAReq_RX>
  #endif

  /* USART2_TX Init */

	  // type DMA USART Tx configuration here
    LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001bfa:	2210      	movs	r2, #16
 8001bfc:	2107      	movs	r1, #7
 8001bfe:	482e      	ldr	r0, [pc, #184]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c00:	f7ff fcde 	bl	80015c0 <LL_DMA_SetDataTransferDirection>
    LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8001c04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c08:	2107      	movs	r1, #7
 8001c0a:	482b      	ldr	r0, [pc, #172]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c0c:	f7ff fdca 	bl	80017a4 <LL_DMA_SetChannelPriorityLevel>
    LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2107      	movs	r1, #7
 8001c14:	4828      	ldr	r0, [pc, #160]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c16:	f7ff fd11 	bl	800163c <LL_DMA_SetMode>
    LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2107      	movs	r1, #7
 8001c1e:	4826      	ldr	r0, [pc, #152]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c20:	f7ff fd30 	bl	8001684 <LL_DMA_SetPeriphIncMode>
    LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8001c24:	2280      	movs	r2, #128	; 0x80
 8001c26:	2107      	movs	r1, #7
 8001c28:	4823      	ldr	r0, [pc, #140]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c2a:	f7ff fd4f 	bl	80016cc <LL_DMA_SetMemoryIncMode>
    LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2107      	movs	r1, #7
 8001c32:	4821      	ldr	r0, [pc, #132]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c34:	f7ff fd6e 	bl	8001714 <LL_DMA_SetPeriphSize>
    LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2107      	movs	r1, #7
 8001c3c:	481e      	ldr	r0, [pc, #120]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c3e:	f7ff fd8d 	bl	800175c <LL_DMA_SetMemorySize>

    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8001c42:	2100      	movs	r1, #0
 8001c44:	481d      	ldr	r0, [pc, #116]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001c46:	f7ff ff3d 	bl	8001ac4 <LL_USART_DMA_GetRegAddr>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	2107      	movs	r1, #7
 8001c50:	4819      	ldr	r0, [pc, #100]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c52:	f7ff fe59 	bl	8001908 <LL_DMA_SetPeriphAddress>
    LL_USART_EnableDMAReq_TX(USART2);
 8001c56:	4819      	ldr	r0, [pc, #100]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001c58:	f7ff ff24 	bl	8001aa4 <LL_USART_EnableDMAReq_TX>

    LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8001c5c:	2107      	movs	r1, #7
 8001c5e:	4816      	ldr	r0, [pc, #88]	; (8001cb8 <MX_USART2_UART_Init+0x1a4>)
 8001c60:	f7ff fe8a 	bl	8001978 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8001c64:	2100      	movs	r1, #0
 8001c66:	2026      	movs	r0, #38	; 0x26
 8001c68:	f7ff fc40 	bl	80014ec <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001c6c:	2026      	movs	r0, #38	; 0x26
 8001c6e:	f7ff fc23 	bl	80014b8 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8001c72:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001c76:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001c84:	230c      	movs	r3, #12
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	4619      	mov	r1, r3
 8001c96:	4809      	ldr	r0, [pc, #36]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001c98:	f7fe fe6a 	bl	8000970 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001c9c:	4807      	ldr	r0, [pc, #28]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001c9e:	f7ff fecb 	bl	8001a38 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8001ca2:	4806      	ldr	r0, [pc, #24]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001ca4:	f7ff fede 	bl	8001a64 <LL_USART_DisableIT_CTS>

  	  //type your code here:
#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
#endif
  LL_USART_Enable(USART2);
 8001ca8:	4804      	ldr	r0, [pc, #16]	; (8001cbc <MX_USART2_UART_Init+0x1a8>)
 8001caa:	f7ff feb5 	bl	8001a18 <LL_USART_Enable>
}
 8001cae:	bf00      	nop
 8001cb0:	3738      	adds	r7, #56	; 0x38
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	40004400 	.word	0x40004400
 8001cc0:	200000b0 	.word	0x200000b0

08001cc4 <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	2107      	movs	r1, #7
 8001cd6:	480a      	ldr	r0, [pc, #40]	; (8001d00 <USART2_PutBuffer+0x3c>)
 8001cd8:	f7ff fdfe 	bl	80018d8 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8001cdc:	78fb      	ldrb	r3, [r7, #3]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	2107      	movs	r1, #7
 8001ce2:	4807      	ldr	r0, [pc, #28]	; (8001d00 <USART2_PutBuffer+0x3c>)
 8001ce4:	f7ff fd82 	bl	80017ec <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8001ce8:	2107      	movs	r1, #7
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <USART2_PutBuffer+0x3c>)
 8001cec:	f7ff fe24 	bl	8001938 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001cf0:	2107      	movs	r1, #7
 8001cf2:	4803      	ldr	r0, [pc, #12]	; (8001d00 <USART2_PutBuffer+0x3c>)
 8001cf4:	f7ff fc24 	bl	8001540 <LL_DMA_EnableChannel>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40020000 	.word	0x40020000

08001d04 <USART2_CheckDmaReception>:
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */

void USART2_CheckDmaReception(void)
{
 8001d04:	b5b0      	push	{r4, r5, r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 8001d0a:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <USART2_CheckDmaReception+0xfc>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d072      	beq.n	8001df8 <USART2_CheckDmaReception+0xf4>

		static uint16_t old_pos = 0;

		uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001d12:	2106      	movs	r1, #6
 8001d14:	483b      	ldr	r0, [pc, #236]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001d16:	f7ff fd8d 	bl	8001834 <LL_DMA_GetDataLength>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001d22:	80fb      	strh	r3, [r7, #6]

		occupied_memory=pos;
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	4b37      	ldr	r3, [pc, #220]	; (8001e08 <USART2_CheckDmaReception+0x104>)
 8001d2a:	701a      	strb	r2, [r3, #0]
		load=(float)(occupied_memory)/(float)(DMA_USART2_BUFFER_SIZE)*100.0;
 8001d2c:	4b36      	ldr	r3, [pc, #216]	; (8001e08 <USART2_CheckDmaReception+0x104>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	ee07 3a90 	vmov	s15, r3
 8001d34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d38:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001e0c <USART2_CheckDmaReception+0x108>
 8001d3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d40:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001e10 <USART2_CheckDmaReception+0x10c>
 8001d44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d48:	4b32      	ldr	r3, [pc, #200]	; (8001e14 <USART2_CheckDmaReception+0x110>)
 8001d4a:	edc3 7a00 	vstr	s15, [r3]

		if (pos != old_pos)
 8001d4e:	4b32      	ldr	r3, [pc, #200]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	88fa      	ldrh	r2, [r7, #6]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d050      	beq.n	8001dfa <USART2_CheckDmaReception+0xf6>
		{
			if (pos < (DMA_USART2_BUFFER_SIZE-20))
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	2beb      	cmp	r3, #235	; 0xeb
 8001d5c:	d811      	bhi.n	8001d82 <USART2_CheckDmaReception+0x7e>
			{
				USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 8001d5e:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <USART2_CheckDmaReception+0xfc>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a2d      	ldr	r2, [pc, #180]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d64:	8812      	ldrh	r2, [r2, #0]
 8001d66:	4611      	mov	r1, r2
 8001d68:	4a2c      	ldr	r2, [pc, #176]	; (8001e1c <USART2_CheckDmaReception+0x118>)
 8001d6a:	1888      	adds	r0, r1, r2
 8001d6c:	4a2a      	ldr	r2, [pc, #168]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d6e:	8812      	ldrh	r2, [r2, #0]
 8001d70:	88f9      	ldrh	r1, [r7, #6]
 8001d72:	1a8a      	subs	r2, r1, r2
 8001d74:	b292      	uxth	r2, r2
 8001d76:	4611      	mov	r1, r2
 8001d78:	4798      	blx	r3
				old_pos = pos;
 8001d7a:	4a27      	ldr	r2, [pc, #156]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	8013      	strh	r3, [r2, #0]
 8001d80:	e03b      	b.n	8001dfa <USART2_CheckDmaReception+0xf6>
			}
			else
			{
				USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <USART2_CheckDmaReception+0xfc>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a24      	ldr	r2, [pc, #144]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d88:	8812      	ldrh	r2, [r2, #0]
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	4a23      	ldr	r2, [pc, #140]	; (8001e1c <USART2_CheckDmaReception+0x118>)
 8001d8e:	1888      	adds	r0, r1, r2
 8001d90:	4a21      	ldr	r2, [pc, #132]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001d92:	8812      	ldrh	r2, [r2, #0]
 8001d94:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8001d98:	b292      	uxth	r2, r2
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	4798      	blx	r3

				memset(bufferUSART2dma, 0, DMA_USART2_BUFFER_SIZE);
 8001d9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001da2:	2100      	movs	r1, #0
 8001da4:	481d      	ldr	r0, [pc, #116]	; (8001e1c <USART2_CheckDmaReception+0x118>)
 8001da6:	f000 f891 	bl	8001ecc <memset>

				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001daa:	2106      	movs	r1, #6
 8001dac:	4815      	ldr	r0, [pc, #84]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001dae:	f7ff fbe7 	bl	8001580 <LL_DMA_DisableChannel>
				LL_DMA_ConfigAddresses(    DMA1, LL_DMA_CHANNEL_6,
 8001db2:	2101      	movs	r1, #1
 8001db4:	481a      	ldr	r0, [pc, #104]	; (8001e20 <USART2_CheckDmaReception+0x11c>)
 8001db6:	f7ff fe85 	bl	8001ac4 <LL_USART_DMA_GetRegAddr>
 8001dba:	4605      	mov	r5, r0
 8001dbc:	4c17      	ldr	r4, [pc, #92]	; (8001e1c <USART2_CheckDmaReception+0x118>)
 8001dbe:	2106      	movs	r1, #6
 8001dc0:	4810      	ldr	r0, [pc, #64]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001dc2:	f7ff fc23 	bl	800160c <LL_DMA_GetDataTransferDirection>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	4623      	mov	r3, r4
 8001dcc:	462a      	mov	r2, r5
 8001dce:	2106      	movs	r1, #6
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001dd2:	f7ff fd45 	bl	8001860 <LL_DMA_ConfigAddresses>
				LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
				(uint32_t)bufferUSART2dma,
				LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

				LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8001dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dda:	2106      	movs	r1, #6
 8001ddc:	4809      	ldr	r0, [pc, #36]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001dde:	f7ff fd05 	bl	80017ec <LL_DMA_SetDataLength>
				LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001de2:	2106      	movs	r1, #6
 8001de4:	4807      	ldr	r0, [pc, #28]	; (8001e04 <USART2_CheckDmaReception+0x100>)
 8001de6:	f7ff fbab 	bl	8001540 <LL_DMA_EnableChannel>
				LL_USART_EnableDMAReq_RX(USART2);
 8001dea:	480d      	ldr	r0, [pc, #52]	; (8001e20 <USART2_CheckDmaReception+0x11c>)
 8001dec:	f7ff fe4a 	bl	8001a84 <LL_USART_EnableDMAReq_RX>

				old_pos = 0;
 8001df0:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <USART2_CheckDmaReception+0x114>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	801a      	strh	r2, [r3, #0]
 8001df6:	e000      	b.n	8001dfa <USART2_CheckDmaReception+0xf6>
	if(USART2_ProcessData == 0) return;
 8001df8:	bf00      	nop

			}
		}
}
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8001e00:	20000098 	.word	0x20000098
 8001e04:	40020000 	.word	0x40020000
 8001e08:	200000a8 	.word	0x200000a8
 8001e0c:	43800000 	.word	0x43800000
 8001e10:	42c80000 	.word	0x42c80000
 8001e14:	200000ac 	.word	0x200000ac
 8001e18:	2000009c 	.word	0x2000009c
 8001e1c:	200000b0 	.word	0x200000b0
 8001e20:	40004400 	.word	0x40004400

08001e24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e5c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e28:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e2a:	e003      	b.n	8001e34 <LoopCopyDataInit>

08001e2c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e2e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e30:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e32:	3104      	adds	r1, #4

08001e34 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e34:	480b      	ldr	r0, [pc, #44]	; (8001e64 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e36:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e38:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e3a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e3c:	d3f6      	bcc.n	8001e2c <CopyDataInit>
	ldr	r2, =_sbss
 8001e3e:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e40:	e002      	b.n	8001e48 <LoopFillZerobss>

08001e42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e42:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e44:	f842 3b04 	str.w	r3, [r2], #4

08001e48 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <LoopForever+0x16>)
	cmp	r2, r3
 8001e4a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e4c:	d3f9      	bcc.n	8001e42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e4e:	f7ff fae9 	bl	8001424 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e52:	f000 f817 	bl	8001e84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e56:	f7ff f83f 	bl	8000ed8 <main>

08001e5a <LoopForever>:

LoopForever:
    b LoopForever
 8001e5a:	e7fe      	b.n	8001e5a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e5c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001e60:	080027d4 	.word	0x080027d4
	ldr	r0, =_sdata
 8001e64:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e68:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8001e6c:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8001e70:	200001b4 	.word	0x200001b4

08001e74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e74:	e7fe      	b.n	8001e74 <ADC1_2_IRQHandler>
	...

08001e78 <__errno>:
 8001e78:	4b01      	ldr	r3, [pc, #4]	; (8001e80 <__errno+0x8>)
 8001e7a:	6818      	ldr	r0, [r3, #0]
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	20000004 	.word	0x20000004

08001e84 <__libc_init_array>:
 8001e84:	b570      	push	{r4, r5, r6, lr}
 8001e86:	4e0d      	ldr	r6, [pc, #52]	; (8001ebc <__libc_init_array+0x38>)
 8001e88:	4c0d      	ldr	r4, [pc, #52]	; (8001ec0 <__libc_init_array+0x3c>)
 8001e8a:	1ba4      	subs	r4, r4, r6
 8001e8c:	10a4      	asrs	r4, r4, #2
 8001e8e:	2500      	movs	r5, #0
 8001e90:	42a5      	cmp	r5, r4
 8001e92:	d109      	bne.n	8001ea8 <__libc_init_array+0x24>
 8001e94:	4e0b      	ldr	r6, [pc, #44]	; (8001ec4 <__libc_init_array+0x40>)
 8001e96:	4c0c      	ldr	r4, [pc, #48]	; (8001ec8 <__libc_init_array+0x44>)
 8001e98:	f000 fc36 	bl	8002708 <_init>
 8001e9c:	1ba4      	subs	r4, r4, r6
 8001e9e:	10a4      	asrs	r4, r4, #2
 8001ea0:	2500      	movs	r5, #0
 8001ea2:	42a5      	cmp	r5, r4
 8001ea4:	d105      	bne.n	8001eb2 <__libc_init_array+0x2e>
 8001ea6:	bd70      	pop	{r4, r5, r6, pc}
 8001ea8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eac:	4798      	blx	r3
 8001eae:	3501      	adds	r5, #1
 8001eb0:	e7ee      	b.n	8001e90 <__libc_init_array+0xc>
 8001eb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eb6:	4798      	blx	r3
 8001eb8:	3501      	adds	r5, #1
 8001eba:	e7f2      	b.n	8001ea2 <__libc_init_array+0x1e>
 8001ebc:	080027cc 	.word	0x080027cc
 8001ec0:	080027cc 	.word	0x080027cc
 8001ec4:	080027cc 	.word	0x080027cc
 8001ec8:	080027d0 	.word	0x080027d0

08001ecc <memset>:
 8001ecc:	4402      	add	r2, r0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d100      	bne.n	8001ed6 <memset+0xa>
 8001ed4:	4770      	bx	lr
 8001ed6:	f803 1b01 	strb.w	r1, [r3], #1
 8001eda:	e7f9      	b.n	8001ed0 <memset+0x4>

08001edc <siprintf>:
 8001edc:	b40e      	push	{r1, r2, r3}
 8001ede:	b500      	push	{lr}
 8001ee0:	b09c      	sub	sp, #112	; 0x70
 8001ee2:	ab1d      	add	r3, sp, #116	; 0x74
 8001ee4:	9002      	str	r0, [sp, #8]
 8001ee6:	9006      	str	r0, [sp, #24]
 8001ee8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001eec:	4809      	ldr	r0, [pc, #36]	; (8001f14 <siprintf+0x38>)
 8001eee:	9107      	str	r1, [sp, #28]
 8001ef0:	9104      	str	r1, [sp, #16]
 8001ef2:	4909      	ldr	r1, [pc, #36]	; (8001f18 <siprintf+0x3c>)
 8001ef4:	f853 2b04 	ldr.w	r2, [r3], #4
 8001ef8:	9105      	str	r1, [sp, #20]
 8001efa:	6800      	ldr	r0, [r0, #0]
 8001efc:	9301      	str	r3, [sp, #4]
 8001efe:	a902      	add	r1, sp, #8
 8001f00:	f000 f876 	bl	8001ff0 <_svfiprintf_r>
 8001f04:	9b02      	ldr	r3, [sp, #8]
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	b01c      	add	sp, #112	; 0x70
 8001f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f10:	b003      	add	sp, #12
 8001f12:	4770      	bx	lr
 8001f14:	20000004 	.word	0x20000004
 8001f18:	ffff0208 	.word	0xffff0208

08001f1c <strcat>:
 8001f1c:	b510      	push	{r4, lr}
 8001f1e:	4603      	mov	r3, r0
 8001f20:	781a      	ldrb	r2, [r3, #0]
 8001f22:	1c5c      	adds	r4, r3, #1
 8001f24:	b93a      	cbnz	r2, 8001f36 <strcat+0x1a>
 8001f26:	3b01      	subs	r3, #1
 8001f28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001f2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d1f9      	bne.n	8001f28 <strcat+0xc>
 8001f34:	bd10      	pop	{r4, pc}
 8001f36:	4623      	mov	r3, r4
 8001f38:	e7f2      	b.n	8001f20 <strcat+0x4>

08001f3a <__ssputs_r>:
 8001f3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f3e:	688e      	ldr	r6, [r1, #8]
 8001f40:	429e      	cmp	r6, r3
 8001f42:	4682      	mov	sl, r0
 8001f44:	460c      	mov	r4, r1
 8001f46:	4690      	mov	r8, r2
 8001f48:	4699      	mov	r9, r3
 8001f4a:	d837      	bhi.n	8001fbc <__ssputs_r+0x82>
 8001f4c:	898a      	ldrh	r2, [r1, #12]
 8001f4e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001f52:	d031      	beq.n	8001fb8 <__ssputs_r+0x7e>
 8001f54:	6825      	ldr	r5, [r4, #0]
 8001f56:	6909      	ldr	r1, [r1, #16]
 8001f58:	1a6f      	subs	r7, r5, r1
 8001f5a:	6965      	ldr	r5, [r4, #20]
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001f62:	fb95 f5f3 	sdiv	r5, r5, r3
 8001f66:	f109 0301 	add.w	r3, r9, #1
 8001f6a:	443b      	add	r3, r7
 8001f6c:	429d      	cmp	r5, r3
 8001f6e:	bf38      	it	cc
 8001f70:	461d      	movcc	r5, r3
 8001f72:	0553      	lsls	r3, r2, #21
 8001f74:	d530      	bpl.n	8001fd8 <__ssputs_r+0x9e>
 8001f76:	4629      	mov	r1, r5
 8001f78:	f000 fb2c 	bl	80025d4 <_malloc_r>
 8001f7c:	4606      	mov	r6, r0
 8001f7e:	b950      	cbnz	r0, 8001f96 <__ssputs_r+0x5c>
 8001f80:	230c      	movs	r3, #12
 8001f82:	f8ca 3000 	str.w	r3, [sl]
 8001f86:	89a3      	ldrh	r3, [r4, #12]
 8001f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f8c:	81a3      	strh	r3, [r4, #12]
 8001f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f96:	463a      	mov	r2, r7
 8001f98:	6921      	ldr	r1, [r4, #16]
 8001f9a:	f000 faa9 	bl	80024f0 <memcpy>
 8001f9e:	89a3      	ldrh	r3, [r4, #12]
 8001fa0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fa8:	81a3      	strh	r3, [r4, #12]
 8001faa:	6126      	str	r6, [r4, #16]
 8001fac:	6165      	str	r5, [r4, #20]
 8001fae:	443e      	add	r6, r7
 8001fb0:	1bed      	subs	r5, r5, r7
 8001fb2:	6026      	str	r6, [r4, #0]
 8001fb4:	60a5      	str	r5, [r4, #8]
 8001fb6:	464e      	mov	r6, r9
 8001fb8:	454e      	cmp	r6, r9
 8001fba:	d900      	bls.n	8001fbe <__ssputs_r+0x84>
 8001fbc:	464e      	mov	r6, r9
 8001fbe:	4632      	mov	r2, r6
 8001fc0:	4641      	mov	r1, r8
 8001fc2:	6820      	ldr	r0, [r4, #0]
 8001fc4:	f000 fa9f 	bl	8002506 <memmove>
 8001fc8:	68a3      	ldr	r3, [r4, #8]
 8001fca:	1b9b      	subs	r3, r3, r6
 8001fcc:	60a3      	str	r3, [r4, #8]
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	441e      	add	r6, r3
 8001fd2:	6026      	str	r6, [r4, #0]
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	e7dc      	b.n	8001f92 <__ssputs_r+0x58>
 8001fd8:	462a      	mov	r2, r5
 8001fda:	f000 fb55 	bl	8002688 <_realloc_r>
 8001fde:	4606      	mov	r6, r0
 8001fe0:	2800      	cmp	r0, #0
 8001fe2:	d1e2      	bne.n	8001faa <__ssputs_r+0x70>
 8001fe4:	6921      	ldr	r1, [r4, #16]
 8001fe6:	4650      	mov	r0, sl
 8001fe8:	f000 faa6 	bl	8002538 <_free_r>
 8001fec:	e7c8      	b.n	8001f80 <__ssputs_r+0x46>
	...

08001ff0 <_svfiprintf_r>:
 8001ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ff4:	461d      	mov	r5, r3
 8001ff6:	898b      	ldrh	r3, [r1, #12]
 8001ff8:	061f      	lsls	r7, r3, #24
 8001ffa:	b09d      	sub	sp, #116	; 0x74
 8001ffc:	4680      	mov	r8, r0
 8001ffe:	460c      	mov	r4, r1
 8002000:	4616      	mov	r6, r2
 8002002:	d50f      	bpl.n	8002024 <_svfiprintf_r+0x34>
 8002004:	690b      	ldr	r3, [r1, #16]
 8002006:	b96b      	cbnz	r3, 8002024 <_svfiprintf_r+0x34>
 8002008:	2140      	movs	r1, #64	; 0x40
 800200a:	f000 fae3 	bl	80025d4 <_malloc_r>
 800200e:	6020      	str	r0, [r4, #0]
 8002010:	6120      	str	r0, [r4, #16]
 8002012:	b928      	cbnz	r0, 8002020 <_svfiprintf_r+0x30>
 8002014:	230c      	movs	r3, #12
 8002016:	f8c8 3000 	str.w	r3, [r8]
 800201a:	f04f 30ff 	mov.w	r0, #4294967295
 800201e:	e0c8      	b.n	80021b2 <_svfiprintf_r+0x1c2>
 8002020:	2340      	movs	r3, #64	; 0x40
 8002022:	6163      	str	r3, [r4, #20]
 8002024:	2300      	movs	r3, #0
 8002026:	9309      	str	r3, [sp, #36]	; 0x24
 8002028:	2320      	movs	r3, #32
 800202a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800202e:	2330      	movs	r3, #48	; 0x30
 8002030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002034:	9503      	str	r5, [sp, #12]
 8002036:	f04f 0b01 	mov.w	fp, #1
 800203a:	4637      	mov	r7, r6
 800203c:	463d      	mov	r5, r7
 800203e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002042:	b10b      	cbz	r3, 8002048 <_svfiprintf_r+0x58>
 8002044:	2b25      	cmp	r3, #37	; 0x25
 8002046:	d13e      	bne.n	80020c6 <_svfiprintf_r+0xd6>
 8002048:	ebb7 0a06 	subs.w	sl, r7, r6
 800204c:	d00b      	beq.n	8002066 <_svfiprintf_r+0x76>
 800204e:	4653      	mov	r3, sl
 8002050:	4632      	mov	r2, r6
 8002052:	4621      	mov	r1, r4
 8002054:	4640      	mov	r0, r8
 8002056:	f7ff ff70 	bl	8001f3a <__ssputs_r>
 800205a:	3001      	adds	r0, #1
 800205c:	f000 80a4 	beq.w	80021a8 <_svfiprintf_r+0x1b8>
 8002060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002062:	4453      	add	r3, sl
 8002064:	9309      	str	r3, [sp, #36]	; 0x24
 8002066:	783b      	ldrb	r3, [r7, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 809d 	beq.w	80021a8 <_svfiprintf_r+0x1b8>
 800206e:	2300      	movs	r3, #0
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002078:	9304      	str	r3, [sp, #16]
 800207a:	9307      	str	r3, [sp, #28]
 800207c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002080:	931a      	str	r3, [sp, #104]	; 0x68
 8002082:	462f      	mov	r7, r5
 8002084:	2205      	movs	r2, #5
 8002086:	f817 1b01 	ldrb.w	r1, [r7], #1
 800208a:	4850      	ldr	r0, [pc, #320]	; (80021cc <_svfiprintf_r+0x1dc>)
 800208c:	f7fe f8a0 	bl	80001d0 <memchr>
 8002090:	9b04      	ldr	r3, [sp, #16]
 8002092:	b9d0      	cbnz	r0, 80020ca <_svfiprintf_r+0xda>
 8002094:	06d9      	lsls	r1, r3, #27
 8002096:	bf44      	itt	mi
 8002098:	2220      	movmi	r2, #32
 800209a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800209e:	071a      	lsls	r2, r3, #28
 80020a0:	bf44      	itt	mi
 80020a2:	222b      	movmi	r2, #43	; 0x2b
 80020a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80020a8:	782a      	ldrb	r2, [r5, #0]
 80020aa:	2a2a      	cmp	r2, #42	; 0x2a
 80020ac:	d015      	beq.n	80020da <_svfiprintf_r+0xea>
 80020ae:	9a07      	ldr	r2, [sp, #28]
 80020b0:	462f      	mov	r7, r5
 80020b2:	2000      	movs	r0, #0
 80020b4:	250a      	movs	r5, #10
 80020b6:	4639      	mov	r1, r7
 80020b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80020bc:	3b30      	subs	r3, #48	; 0x30
 80020be:	2b09      	cmp	r3, #9
 80020c0:	d94d      	bls.n	800215e <_svfiprintf_r+0x16e>
 80020c2:	b1b8      	cbz	r0, 80020f4 <_svfiprintf_r+0x104>
 80020c4:	e00f      	b.n	80020e6 <_svfiprintf_r+0xf6>
 80020c6:	462f      	mov	r7, r5
 80020c8:	e7b8      	b.n	800203c <_svfiprintf_r+0x4c>
 80020ca:	4a40      	ldr	r2, [pc, #256]	; (80021cc <_svfiprintf_r+0x1dc>)
 80020cc:	1a80      	subs	r0, r0, r2
 80020ce:	fa0b f000 	lsl.w	r0, fp, r0
 80020d2:	4318      	orrs	r0, r3
 80020d4:	9004      	str	r0, [sp, #16]
 80020d6:	463d      	mov	r5, r7
 80020d8:	e7d3      	b.n	8002082 <_svfiprintf_r+0x92>
 80020da:	9a03      	ldr	r2, [sp, #12]
 80020dc:	1d11      	adds	r1, r2, #4
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	9103      	str	r1, [sp, #12]
 80020e2:	2a00      	cmp	r2, #0
 80020e4:	db01      	blt.n	80020ea <_svfiprintf_r+0xfa>
 80020e6:	9207      	str	r2, [sp, #28]
 80020e8:	e004      	b.n	80020f4 <_svfiprintf_r+0x104>
 80020ea:	4252      	negs	r2, r2
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	9207      	str	r2, [sp, #28]
 80020f2:	9304      	str	r3, [sp, #16]
 80020f4:	783b      	ldrb	r3, [r7, #0]
 80020f6:	2b2e      	cmp	r3, #46	; 0x2e
 80020f8:	d10c      	bne.n	8002114 <_svfiprintf_r+0x124>
 80020fa:	787b      	ldrb	r3, [r7, #1]
 80020fc:	2b2a      	cmp	r3, #42	; 0x2a
 80020fe:	d133      	bne.n	8002168 <_svfiprintf_r+0x178>
 8002100:	9b03      	ldr	r3, [sp, #12]
 8002102:	1d1a      	adds	r2, r3, #4
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	9203      	str	r2, [sp, #12]
 8002108:	2b00      	cmp	r3, #0
 800210a:	bfb8      	it	lt
 800210c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002110:	3702      	adds	r7, #2
 8002112:	9305      	str	r3, [sp, #20]
 8002114:	4d2e      	ldr	r5, [pc, #184]	; (80021d0 <_svfiprintf_r+0x1e0>)
 8002116:	7839      	ldrb	r1, [r7, #0]
 8002118:	2203      	movs	r2, #3
 800211a:	4628      	mov	r0, r5
 800211c:	f7fe f858 	bl	80001d0 <memchr>
 8002120:	b138      	cbz	r0, 8002132 <_svfiprintf_r+0x142>
 8002122:	2340      	movs	r3, #64	; 0x40
 8002124:	1b40      	subs	r0, r0, r5
 8002126:	fa03 f000 	lsl.w	r0, r3, r0
 800212a:	9b04      	ldr	r3, [sp, #16]
 800212c:	4303      	orrs	r3, r0
 800212e:	3701      	adds	r7, #1
 8002130:	9304      	str	r3, [sp, #16]
 8002132:	7839      	ldrb	r1, [r7, #0]
 8002134:	4827      	ldr	r0, [pc, #156]	; (80021d4 <_svfiprintf_r+0x1e4>)
 8002136:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800213a:	2206      	movs	r2, #6
 800213c:	1c7e      	adds	r6, r7, #1
 800213e:	f7fe f847 	bl	80001d0 <memchr>
 8002142:	2800      	cmp	r0, #0
 8002144:	d038      	beq.n	80021b8 <_svfiprintf_r+0x1c8>
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <_svfiprintf_r+0x1e8>)
 8002148:	bb13      	cbnz	r3, 8002190 <_svfiprintf_r+0x1a0>
 800214a:	9b03      	ldr	r3, [sp, #12]
 800214c:	3307      	adds	r3, #7
 800214e:	f023 0307 	bic.w	r3, r3, #7
 8002152:	3308      	adds	r3, #8
 8002154:	9303      	str	r3, [sp, #12]
 8002156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002158:	444b      	add	r3, r9
 800215a:	9309      	str	r3, [sp, #36]	; 0x24
 800215c:	e76d      	b.n	800203a <_svfiprintf_r+0x4a>
 800215e:	fb05 3202 	mla	r2, r5, r2, r3
 8002162:	2001      	movs	r0, #1
 8002164:	460f      	mov	r7, r1
 8002166:	e7a6      	b.n	80020b6 <_svfiprintf_r+0xc6>
 8002168:	2300      	movs	r3, #0
 800216a:	3701      	adds	r7, #1
 800216c:	9305      	str	r3, [sp, #20]
 800216e:	4619      	mov	r1, r3
 8002170:	250a      	movs	r5, #10
 8002172:	4638      	mov	r0, r7
 8002174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002178:	3a30      	subs	r2, #48	; 0x30
 800217a:	2a09      	cmp	r2, #9
 800217c:	d903      	bls.n	8002186 <_svfiprintf_r+0x196>
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0c8      	beq.n	8002114 <_svfiprintf_r+0x124>
 8002182:	9105      	str	r1, [sp, #20]
 8002184:	e7c6      	b.n	8002114 <_svfiprintf_r+0x124>
 8002186:	fb05 2101 	mla	r1, r5, r1, r2
 800218a:	2301      	movs	r3, #1
 800218c:	4607      	mov	r7, r0
 800218e:	e7f0      	b.n	8002172 <_svfiprintf_r+0x182>
 8002190:	ab03      	add	r3, sp, #12
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	4622      	mov	r2, r4
 8002196:	4b11      	ldr	r3, [pc, #68]	; (80021dc <_svfiprintf_r+0x1ec>)
 8002198:	a904      	add	r1, sp, #16
 800219a:	4640      	mov	r0, r8
 800219c:	f3af 8000 	nop.w
 80021a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80021a4:	4681      	mov	r9, r0
 80021a6:	d1d6      	bne.n	8002156 <_svfiprintf_r+0x166>
 80021a8:	89a3      	ldrh	r3, [r4, #12]
 80021aa:	065b      	lsls	r3, r3, #25
 80021ac:	f53f af35 	bmi.w	800201a <_svfiprintf_r+0x2a>
 80021b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80021b2:	b01d      	add	sp, #116	; 0x74
 80021b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021b8:	ab03      	add	r3, sp, #12
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	4622      	mov	r2, r4
 80021be:	4b07      	ldr	r3, [pc, #28]	; (80021dc <_svfiprintf_r+0x1ec>)
 80021c0:	a904      	add	r1, sp, #16
 80021c2:	4640      	mov	r0, r8
 80021c4:	f000 f882 	bl	80022cc <_printf_i>
 80021c8:	e7ea      	b.n	80021a0 <_svfiprintf_r+0x1b0>
 80021ca:	bf00      	nop
 80021cc:	08002797 	.word	0x08002797
 80021d0:	0800279d 	.word	0x0800279d
 80021d4:	080027a1 	.word	0x080027a1
 80021d8:	00000000 	.word	0x00000000
 80021dc:	08001f3b 	.word	0x08001f3b

080021e0 <_printf_common>:
 80021e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021e4:	4691      	mov	r9, r2
 80021e6:	461f      	mov	r7, r3
 80021e8:	688a      	ldr	r2, [r1, #8]
 80021ea:	690b      	ldr	r3, [r1, #16]
 80021ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80021f0:	4293      	cmp	r3, r2
 80021f2:	bfb8      	it	lt
 80021f4:	4613      	movlt	r3, r2
 80021f6:	f8c9 3000 	str.w	r3, [r9]
 80021fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80021fe:	4606      	mov	r6, r0
 8002200:	460c      	mov	r4, r1
 8002202:	b112      	cbz	r2, 800220a <_printf_common+0x2a>
 8002204:	3301      	adds	r3, #1
 8002206:	f8c9 3000 	str.w	r3, [r9]
 800220a:	6823      	ldr	r3, [r4, #0]
 800220c:	0699      	lsls	r1, r3, #26
 800220e:	bf42      	ittt	mi
 8002210:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002214:	3302      	addmi	r3, #2
 8002216:	f8c9 3000 	strmi.w	r3, [r9]
 800221a:	6825      	ldr	r5, [r4, #0]
 800221c:	f015 0506 	ands.w	r5, r5, #6
 8002220:	d107      	bne.n	8002232 <_printf_common+0x52>
 8002222:	f104 0a19 	add.w	sl, r4, #25
 8002226:	68e3      	ldr	r3, [r4, #12]
 8002228:	f8d9 2000 	ldr.w	r2, [r9]
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	42ab      	cmp	r3, r5
 8002230:	dc28      	bgt.n	8002284 <_printf_common+0xa4>
 8002232:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002236:	6822      	ldr	r2, [r4, #0]
 8002238:	3300      	adds	r3, #0
 800223a:	bf18      	it	ne
 800223c:	2301      	movne	r3, #1
 800223e:	0692      	lsls	r2, r2, #26
 8002240:	d42d      	bmi.n	800229e <_printf_common+0xbe>
 8002242:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002246:	4639      	mov	r1, r7
 8002248:	4630      	mov	r0, r6
 800224a:	47c0      	blx	r8
 800224c:	3001      	adds	r0, #1
 800224e:	d020      	beq.n	8002292 <_printf_common+0xb2>
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	68e5      	ldr	r5, [r4, #12]
 8002254:	f8d9 2000 	ldr.w	r2, [r9]
 8002258:	f003 0306 	and.w	r3, r3, #6
 800225c:	2b04      	cmp	r3, #4
 800225e:	bf08      	it	eq
 8002260:	1aad      	subeq	r5, r5, r2
 8002262:	68a3      	ldr	r3, [r4, #8]
 8002264:	6922      	ldr	r2, [r4, #16]
 8002266:	bf0c      	ite	eq
 8002268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800226c:	2500      	movne	r5, #0
 800226e:	4293      	cmp	r3, r2
 8002270:	bfc4      	itt	gt
 8002272:	1a9b      	subgt	r3, r3, r2
 8002274:	18ed      	addgt	r5, r5, r3
 8002276:	f04f 0900 	mov.w	r9, #0
 800227a:	341a      	adds	r4, #26
 800227c:	454d      	cmp	r5, r9
 800227e:	d11a      	bne.n	80022b6 <_printf_common+0xd6>
 8002280:	2000      	movs	r0, #0
 8002282:	e008      	b.n	8002296 <_printf_common+0xb6>
 8002284:	2301      	movs	r3, #1
 8002286:	4652      	mov	r2, sl
 8002288:	4639      	mov	r1, r7
 800228a:	4630      	mov	r0, r6
 800228c:	47c0      	blx	r8
 800228e:	3001      	adds	r0, #1
 8002290:	d103      	bne.n	800229a <_printf_common+0xba>
 8002292:	f04f 30ff 	mov.w	r0, #4294967295
 8002296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800229a:	3501      	adds	r5, #1
 800229c:	e7c3      	b.n	8002226 <_printf_common+0x46>
 800229e:	18e1      	adds	r1, r4, r3
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	2030      	movs	r0, #48	; 0x30
 80022a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80022a8:	4422      	add	r2, r4
 80022aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80022ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80022b2:	3302      	adds	r3, #2
 80022b4:	e7c5      	b.n	8002242 <_printf_common+0x62>
 80022b6:	2301      	movs	r3, #1
 80022b8:	4622      	mov	r2, r4
 80022ba:	4639      	mov	r1, r7
 80022bc:	4630      	mov	r0, r6
 80022be:	47c0      	blx	r8
 80022c0:	3001      	adds	r0, #1
 80022c2:	d0e6      	beq.n	8002292 <_printf_common+0xb2>
 80022c4:	f109 0901 	add.w	r9, r9, #1
 80022c8:	e7d8      	b.n	800227c <_printf_common+0x9c>
	...

080022cc <_printf_i>:
 80022cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80022d4:	460c      	mov	r4, r1
 80022d6:	7e09      	ldrb	r1, [r1, #24]
 80022d8:	b085      	sub	sp, #20
 80022da:	296e      	cmp	r1, #110	; 0x6e
 80022dc:	4617      	mov	r7, r2
 80022de:	4606      	mov	r6, r0
 80022e0:	4698      	mov	r8, r3
 80022e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80022e4:	f000 80b3 	beq.w	800244e <_printf_i+0x182>
 80022e8:	d822      	bhi.n	8002330 <_printf_i+0x64>
 80022ea:	2963      	cmp	r1, #99	; 0x63
 80022ec:	d036      	beq.n	800235c <_printf_i+0x90>
 80022ee:	d80a      	bhi.n	8002306 <_printf_i+0x3a>
 80022f0:	2900      	cmp	r1, #0
 80022f2:	f000 80b9 	beq.w	8002468 <_printf_i+0x19c>
 80022f6:	2958      	cmp	r1, #88	; 0x58
 80022f8:	f000 8083 	beq.w	8002402 <_printf_i+0x136>
 80022fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002300:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002304:	e032      	b.n	800236c <_printf_i+0xa0>
 8002306:	2964      	cmp	r1, #100	; 0x64
 8002308:	d001      	beq.n	800230e <_printf_i+0x42>
 800230a:	2969      	cmp	r1, #105	; 0x69
 800230c:	d1f6      	bne.n	80022fc <_printf_i+0x30>
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	6813      	ldr	r3, [r2, #0]
 8002312:	0605      	lsls	r5, r0, #24
 8002314:	f103 0104 	add.w	r1, r3, #4
 8002318:	d52a      	bpl.n	8002370 <_printf_i+0xa4>
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6011      	str	r1, [r2, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	da03      	bge.n	800232a <_printf_i+0x5e>
 8002322:	222d      	movs	r2, #45	; 0x2d
 8002324:	425b      	negs	r3, r3
 8002326:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800232a:	486f      	ldr	r0, [pc, #444]	; (80024e8 <_printf_i+0x21c>)
 800232c:	220a      	movs	r2, #10
 800232e:	e039      	b.n	80023a4 <_printf_i+0xd8>
 8002330:	2973      	cmp	r1, #115	; 0x73
 8002332:	f000 809d 	beq.w	8002470 <_printf_i+0x1a4>
 8002336:	d808      	bhi.n	800234a <_printf_i+0x7e>
 8002338:	296f      	cmp	r1, #111	; 0x6f
 800233a:	d020      	beq.n	800237e <_printf_i+0xb2>
 800233c:	2970      	cmp	r1, #112	; 0x70
 800233e:	d1dd      	bne.n	80022fc <_printf_i+0x30>
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	f043 0320 	orr.w	r3, r3, #32
 8002346:	6023      	str	r3, [r4, #0]
 8002348:	e003      	b.n	8002352 <_printf_i+0x86>
 800234a:	2975      	cmp	r1, #117	; 0x75
 800234c:	d017      	beq.n	800237e <_printf_i+0xb2>
 800234e:	2978      	cmp	r1, #120	; 0x78
 8002350:	d1d4      	bne.n	80022fc <_printf_i+0x30>
 8002352:	2378      	movs	r3, #120	; 0x78
 8002354:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002358:	4864      	ldr	r0, [pc, #400]	; (80024ec <_printf_i+0x220>)
 800235a:	e055      	b.n	8002408 <_printf_i+0x13c>
 800235c:	6813      	ldr	r3, [r2, #0]
 800235e:	1d19      	adds	r1, r3, #4
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6011      	str	r1, [r2, #0]
 8002364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002368:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800236c:	2301      	movs	r3, #1
 800236e:	e08c      	b.n	800248a <_printf_i+0x1be>
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6011      	str	r1, [r2, #0]
 8002374:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002378:	bf18      	it	ne
 800237a:	b21b      	sxthne	r3, r3
 800237c:	e7cf      	b.n	800231e <_printf_i+0x52>
 800237e:	6813      	ldr	r3, [r2, #0]
 8002380:	6825      	ldr	r5, [r4, #0]
 8002382:	1d18      	adds	r0, r3, #4
 8002384:	6010      	str	r0, [r2, #0]
 8002386:	0628      	lsls	r0, r5, #24
 8002388:	d501      	bpl.n	800238e <_printf_i+0xc2>
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	e002      	b.n	8002394 <_printf_i+0xc8>
 800238e:	0668      	lsls	r0, r5, #25
 8002390:	d5fb      	bpl.n	800238a <_printf_i+0xbe>
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	4854      	ldr	r0, [pc, #336]	; (80024e8 <_printf_i+0x21c>)
 8002396:	296f      	cmp	r1, #111	; 0x6f
 8002398:	bf14      	ite	ne
 800239a:	220a      	movne	r2, #10
 800239c:	2208      	moveq	r2, #8
 800239e:	2100      	movs	r1, #0
 80023a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80023a4:	6865      	ldr	r5, [r4, #4]
 80023a6:	60a5      	str	r5, [r4, #8]
 80023a8:	2d00      	cmp	r5, #0
 80023aa:	f2c0 8095 	blt.w	80024d8 <_printf_i+0x20c>
 80023ae:	6821      	ldr	r1, [r4, #0]
 80023b0:	f021 0104 	bic.w	r1, r1, #4
 80023b4:	6021      	str	r1, [r4, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d13d      	bne.n	8002436 <_printf_i+0x16a>
 80023ba:	2d00      	cmp	r5, #0
 80023bc:	f040 808e 	bne.w	80024dc <_printf_i+0x210>
 80023c0:	4665      	mov	r5, ip
 80023c2:	2a08      	cmp	r2, #8
 80023c4:	d10b      	bne.n	80023de <_printf_i+0x112>
 80023c6:	6823      	ldr	r3, [r4, #0]
 80023c8:	07db      	lsls	r3, r3, #31
 80023ca:	d508      	bpl.n	80023de <_printf_i+0x112>
 80023cc:	6923      	ldr	r3, [r4, #16]
 80023ce:	6862      	ldr	r2, [r4, #4]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	bfde      	ittt	le
 80023d4:	2330      	movle	r3, #48	; 0x30
 80023d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80023de:	ebac 0305 	sub.w	r3, ip, r5
 80023e2:	6123      	str	r3, [r4, #16]
 80023e4:	f8cd 8000 	str.w	r8, [sp]
 80023e8:	463b      	mov	r3, r7
 80023ea:	aa03      	add	r2, sp, #12
 80023ec:	4621      	mov	r1, r4
 80023ee:	4630      	mov	r0, r6
 80023f0:	f7ff fef6 	bl	80021e0 <_printf_common>
 80023f4:	3001      	adds	r0, #1
 80023f6:	d14d      	bne.n	8002494 <_printf_i+0x1c8>
 80023f8:	f04f 30ff 	mov.w	r0, #4294967295
 80023fc:	b005      	add	sp, #20
 80023fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002402:	4839      	ldr	r0, [pc, #228]	; (80024e8 <_printf_i+0x21c>)
 8002404:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	6821      	ldr	r1, [r4, #0]
 800240c:	1d1d      	adds	r5, r3, #4
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6015      	str	r5, [r2, #0]
 8002412:	060a      	lsls	r2, r1, #24
 8002414:	d50b      	bpl.n	800242e <_printf_i+0x162>
 8002416:	07ca      	lsls	r2, r1, #31
 8002418:	bf44      	itt	mi
 800241a:	f041 0120 	orrmi.w	r1, r1, #32
 800241e:	6021      	strmi	r1, [r4, #0]
 8002420:	b91b      	cbnz	r3, 800242a <_printf_i+0x15e>
 8002422:	6822      	ldr	r2, [r4, #0]
 8002424:	f022 0220 	bic.w	r2, r2, #32
 8002428:	6022      	str	r2, [r4, #0]
 800242a:	2210      	movs	r2, #16
 800242c:	e7b7      	b.n	800239e <_printf_i+0xd2>
 800242e:	064d      	lsls	r5, r1, #25
 8002430:	bf48      	it	mi
 8002432:	b29b      	uxthmi	r3, r3
 8002434:	e7ef      	b.n	8002416 <_printf_i+0x14a>
 8002436:	4665      	mov	r5, ip
 8002438:	fbb3 f1f2 	udiv	r1, r3, r2
 800243c:	fb02 3311 	mls	r3, r2, r1, r3
 8002440:	5cc3      	ldrb	r3, [r0, r3]
 8002442:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002446:	460b      	mov	r3, r1
 8002448:	2900      	cmp	r1, #0
 800244a:	d1f5      	bne.n	8002438 <_printf_i+0x16c>
 800244c:	e7b9      	b.n	80023c2 <_printf_i+0xf6>
 800244e:	6813      	ldr	r3, [r2, #0]
 8002450:	6825      	ldr	r5, [r4, #0]
 8002452:	6961      	ldr	r1, [r4, #20]
 8002454:	1d18      	adds	r0, r3, #4
 8002456:	6010      	str	r0, [r2, #0]
 8002458:	0628      	lsls	r0, r5, #24
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	d501      	bpl.n	8002462 <_printf_i+0x196>
 800245e:	6019      	str	r1, [r3, #0]
 8002460:	e002      	b.n	8002468 <_printf_i+0x19c>
 8002462:	066a      	lsls	r2, r5, #25
 8002464:	d5fb      	bpl.n	800245e <_printf_i+0x192>
 8002466:	8019      	strh	r1, [r3, #0]
 8002468:	2300      	movs	r3, #0
 800246a:	6123      	str	r3, [r4, #16]
 800246c:	4665      	mov	r5, ip
 800246e:	e7b9      	b.n	80023e4 <_printf_i+0x118>
 8002470:	6813      	ldr	r3, [r2, #0]
 8002472:	1d19      	adds	r1, r3, #4
 8002474:	6011      	str	r1, [r2, #0]
 8002476:	681d      	ldr	r5, [r3, #0]
 8002478:	6862      	ldr	r2, [r4, #4]
 800247a:	2100      	movs	r1, #0
 800247c:	4628      	mov	r0, r5
 800247e:	f7fd fea7 	bl	80001d0 <memchr>
 8002482:	b108      	cbz	r0, 8002488 <_printf_i+0x1bc>
 8002484:	1b40      	subs	r0, r0, r5
 8002486:	6060      	str	r0, [r4, #4]
 8002488:	6863      	ldr	r3, [r4, #4]
 800248a:	6123      	str	r3, [r4, #16]
 800248c:	2300      	movs	r3, #0
 800248e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002492:	e7a7      	b.n	80023e4 <_printf_i+0x118>
 8002494:	6923      	ldr	r3, [r4, #16]
 8002496:	462a      	mov	r2, r5
 8002498:	4639      	mov	r1, r7
 800249a:	4630      	mov	r0, r6
 800249c:	47c0      	blx	r8
 800249e:	3001      	adds	r0, #1
 80024a0:	d0aa      	beq.n	80023f8 <_printf_i+0x12c>
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	079b      	lsls	r3, r3, #30
 80024a6:	d413      	bmi.n	80024d0 <_printf_i+0x204>
 80024a8:	68e0      	ldr	r0, [r4, #12]
 80024aa:	9b03      	ldr	r3, [sp, #12]
 80024ac:	4298      	cmp	r0, r3
 80024ae:	bfb8      	it	lt
 80024b0:	4618      	movlt	r0, r3
 80024b2:	e7a3      	b.n	80023fc <_printf_i+0x130>
 80024b4:	2301      	movs	r3, #1
 80024b6:	464a      	mov	r2, r9
 80024b8:	4639      	mov	r1, r7
 80024ba:	4630      	mov	r0, r6
 80024bc:	47c0      	blx	r8
 80024be:	3001      	adds	r0, #1
 80024c0:	d09a      	beq.n	80023f8 <_printf_i+0x12c>
 80024c2:	3501      	adds	r5, #1
 80024c4:	68e3      	ldr	r3, [r4, #12]
 80024c6:	9a03      	ldr	r2, [sp, #12]
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	42ab      	cmp	r3, r5
 80024cc:	dcf2      	bgt.n	80024b4 <_printf_i+0x1e8>
 80024ce:	e7eb      	b.n	80024a8 <_printf_i+0x1dc>
 80024d0:	2500      	movs	r5, #0
 80024d2:	f104 0919 	add.w	r9, r4, #25
 80024d6:	e7f5      	b.n	80024c4 <_printf_i+0x1f8>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1ac      	bne.n	8002436 <_printf_i+0x16a>
 80024dc:	7803      	ldrb	r3, [r0, #0]
 80024de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024e6:	e76c      	b.n	80023c2 <_printf_i+0xf6>
 80024e8:	080027a8 	.word	0x080027a8
 80024ec:	080027b9 	.word	0x080027b9

080024f0 <memcpy>:
 80024f0:	b510      	push	{r4, lr}
 80024f2:	1e43      	subs	r3, r0, #1
 80024f4:	440a      	add	r2, r1
 80024f6:	4291      	cmp	r1, r2
 80024f8:	d100      	bne.n	80024fc <memcpy+0xc>
 80024fa:	bd10      	pop	{r4, pc}
 80024fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002500:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002504:	e7f7      	b.n	80024f6 <memcpy+0x6>

08002506 <memmove>:
 8002506:	4288      	cmp	r0, r1
 8002508:	b510      	push	{r4, lr}
 800250a:	eb01 0302 	add.w	r3, r1, r2
 800250e:	d807      	bhi.n	8002520 <memmove+0x1a>
 8002510:	1e42      	subs	r2, r0, #1
 8002512:	4299      	cmp	r1, r3
 8002514:	d00a      	beq.n	800252c <memmove+0x26>
 8002516:	f811 4b01 	ldrb.w	r4, [r1], #1
 800251a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800251e:	e7f8      	b.n	8002512 <memmove+0xc>
 8002520:	4283      	cmp	r3, r0
 8002522:	d9f5      	bls.n	8002510 <memmove+0xa>
 8002524:	1881      	adds	r1, r0, r2
 8002526:	1ad2      	subs	r2, r2, r3
 8002528:	42d3      	cmn	r3, r2
 800252a:	d100      	bne.n	800252e <memmove+0x28>
 800252c:	bd10      	pop	{r4, pc}
 800252e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002532:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002536:	e7f7      	b.n	8002528 <memmove+0x22>

08002538 <_free_r>:
 8002538:	b538      	push	{r3, r4, r5, lr}
 800253a:	4605      	mov	r5, r0
 800253c:	2900      	cmp	r1, #0
 800253e:	d045      	beq.n	80025cc <_free_r+0x94>
 8002540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002544:	1f0c      	subs	r4, r1, #4
 8002546:	2b00      	cmp	r3, #0
 8002548:	bfb8      	it	lt
 800254a:	18e4      	addlt	r4, r4, r3
 800254c:	f000 f8d2 	bl	80026f4 <__malloc_lock>
 8002550:	4a1f      	ldr	r2, [pc, #124]	; (80025d0 <_free_r+0x98>)
 8002552:	6813      	ldr	r3, [r2, #0]
 8002554:	4610      	mov	r0, r2
 8002556:	b933      	cbnz	r3, 8002566 <_free_r+0x2e>
 8002558:	6063      	str	r3, [r4, #4]
 800255a:	6014      	str	r4, [r2, #0]
 800255c:	4628      	mov	r0, r5
 800255e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002562:	f000 b8c8 	b.w	80026f6 <__malloc_unlock>
 8002566:	42a3      	cmp	r3, r4
 8002568:	d90c      	bls.n	8002584 <_free_r+0x4c>
 800256a:	6821      	ldr	r1, [r4, #0]
 800256c:	1862      	adds	r2, r4, r1
 800256e:	4293      	cmp	r3, r2
 8002570:	bf04      	itt	eq
 8002572:	681a      	ldreq	r2, [r3, #0]
 8002574:	685b      	ldreq	r3, [r3, #4]
 8002576:	6063      	str	r3, [r4, #4]
 8002578:	bf04      	itt	eq
 800257a:	1852      	addeq	r2, r2, r1
 800257c:	6022      	streq	r2, [r4, #0]
 800257e:	6004      	str	r4, [r0, #0]
 8002580:	e7ec      	b.n	800255c <_free_r+0x24>
 8002582:	4613      	mov	r3, r2
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	b10a      	cbz	r2, 800258c <_free_r+0x54>
 8002588:	42a2      	cmp	r2, r4
 800258a:	d9fa      	bls.n	8002582 <_free_r+0x4a>
 800258c:	6819      	ldr	r1, [r3, #0]
 800258e:	1858      	adds	r0, r3, r1
 8002590:	42a0      	cmp	r0, r4
 8002592:	d10b      	bne.n	80025ac <_free_r+0x74>
 8002594:	6820      	ldr	r0, [r4, #0]
 8002596:	4401      	add	r1, r0
 8002598:	1858      	adds	r0, r3, r1
 800259a:	4282      	cmp	r2, r0
 800259c:	6019      	str	r1, [r3, #0]
 800259e:	d1dd      	bne.n	800255c <_free_r+0x24>
 80025a0:	6810      	ldr	r0, [r2, #0]
 80025a2:	6852      	ldr	r2, [r2, #4]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	4401      	add	r1, r0
 80025a8:	6019      	str	r1, [r3, #0]
 80025aa:	e7d7      	b.n	800255c <_free_r+0x24>
 80025ac:	d902      	bls.n	80025b4 <_free_r+0x7c>
 80025ae:	230c      	movs	r3, #12
 80025b0:	602b      	str	r3, [r5, #0]
 80025b2:	e7d3      	b.n	800255c <_free_r+0x24>
 80025b4:	6820      	ldr	r0, [r4, #0]
 80025b6:	1821      	adds	r1, r4, r0
 80025b8:	428a      	cmp	r2, r1
 80025ba:	bf04      	itt	eq
 80025bc:	6811      	ldreq	r1, [r2, #0]
 80025be:	6852      	ldreq	r2, [r2, #4]
 80025c0:	6062      	str	r2, [r4, #4]
 80025c2:	bf04      	itt	eq
 80025c4:	1809      	addeq	r1, r1, r0
 80025c6:	6021      	streq	r1, [r4, #0]
 80025c8:	605c      	str	r4, [r3, #4]
 80025ca:	e7c7      	b.n	800255c <_free_r+0x24>
 80025cc:	bd38      	pop	{r3, r4, r5, pc}
 80025ce:	bf00      	nop
 80025d0:	200000a0 	.word	0x200000a0

080025d4 <_malloc_r>:
 80025d4:	b570      	push	{r4, r5, r6, lr}
 80025d6:	1ccd      	adds	r5, r1, #3
 80025d8:	f025 0503 	bic.w	r5, r5, #3
 80025dc:	3508      	adds	r5, #8
 80025de:	2d0c      	cmp	r5, #12
 80025e0:	bf38      	it	cc
 80025e2:	250c      	movcc	r5, #12
 80025e4:	2d00      	cmp	r5, #0
 80025e6:	4606      	mov	r6, r0
 80025e8:	db01      	blt.n	80025ee <_malloc_r+0x1a>
 80025ea:	42a9      	cmp	r1, r5
 80025ec:	d903      	bls.n	80025f6 <_malloc_r+0x22>
 80025ee:	230c      	movs	r3, #12
 80025f0:	6033      	str	r3, [r6, #0]
 80025f2:	2000      	movs	r0, #0
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
 80025f6:	f000 f87d 	bl	80026f4 <__malloc_lock>
 80025fa:	4a21      	ldr	r2, [pc, #132]	; (8002680 <_malloc_r+0xac>)
 80025fc:	6814      	ldr	r4, [r2, #0]
 80025fe:	4621      	mov	r1, r4
 8002600:	b991      	cbnz	r1, 8002628 <_malloc_r+0x54>
 8002602:	4c20      	ldr	r4, [pc, #128]	; (8002684 <_malloc_r+0xb0>)
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	b91b      	cbnz	r3, 8002610 <_malloc_r+0x3c>
 8002608:	4630      	mov	r0, r6
 800260a:	f000 f863 	bl	80026d4 <_sbrk_r>
 800260e:	6020      	str	r0, [r4, #0]
 8002610:	4629      	mov	r1, r5
 8002612:	4630      	mov	r0, r6
 8002614:	f000 f85e 	bl	80026d4 <_sbrk_r>
 8002618:	1c43      	adds	r3, r0, #1
 800261a:	d124      	bne.n	8002666 <_malloc_r+0x92>
 800261c:	230c      	movs	r3, #12
 800261e:	6033      	str	r3, [r6, #0]
 8002620:	4630      	mov	r0, r6
 8002622:	f000 f868 	bl	80026f6 <__malloc_unlock>
 8002626:	e7e4      	b.n	80025f2 <_malloc_r+0x1e>
 8002628:	680b      	ldr	r3, [r1, #0]
 800262a:	1b5b      	subs	r3, r3, r5
 800262c:	d418      	bmi.n	8002660 <_malloc_r+0x8c>
 800262e:	2b0b      	cmp	r3, #11
 8002630:	d90f      	bls.n	8002652 <_malloc_r+0x7e>
 8002632:	600b      	str	r3, [r1, #0]
 8002634:	50cd      	str	r5, [r1, r3]
 8002636:	18cc      	adds	r4, r1, r3
 8002638:	4630      	mov	r0, r6
 800263a:	f000 f85c 	bl	80026f6 <__malloc_unlock>
 800263e:	f104 000b 	add.w	r0, r4, #11
 8002642:	1d23      	adds	r3, r4, #4
 8002644:	f020 0007 	bic.w	r0, r0, #7
 8002648:	1ac3      	subs	r3, r0, r3
 800264a:	d0d3      	beq.n	80025f4 <_malloc_r+0x20>
 800264c:	425a      	negs	r2, r3
 800264e:	50e2      	str	r2, [r4, r3]
 8002650:	e7d0      	b.n	80025f4 <_malloc_r+0x20>
 8002652:	428c      	cmp	r4, r1
 8002654:	684b      	ldr	r3, [r1, #4]
 8002656:	bf16      	itet	ne
 8002658:	6063      	strne	r3, [r4, #4]
 800265a:	6013      	streq	r3, [r2, #0]
 800265c:	460c      	movne	r4, r1
 800265e:	e7eb      	b.n	8002638 <_malloc_r+0x64>
 8002660:	460c      	mov	r4, r1
 8002662:	6849      	ldr	r1, [r1, #4]
 8002664:	e7cc      	b.n	8002600 <_malloc_r+0x2c>
 8002666:	1cc4      	adds	r4, r0, #3
 8002668:	f024 0403 	bic.w	r4, r4, #3
 800266c:	42a0      	cmp	r0, r4
 800266e:	d005      	beq.n	800267c <_malloc_r+0xa8>
 8002670:	1a21      	subs	r1, r4, r0
 8002672:	4630      	mov	r0, r6
 8002674:	f000 f82e 	bl	80026d4 <_sbrk_r>
 8002678:	3001      	adds	r0, #1
 800267a:	d0cf      	beq.n	800261c <_malloc_r+0x48>
 800267c:	6025      	str	r5, [r4, #0]
 800267e:	e7db      	b.n	8002638 <_malloc_r+0x64>
 8002680:	200000a0 	.word	0x200000a0
 8002684:	200000a4 	.word	0x200000a4

08002688 <_realloc_r>:
 8002688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800268a:	4607      	mov	r7, r0
 800268c:	4614      	mov	r4, r2
 800268e:	460e      	mov	r6, r1
 8002690:	b921      	cbnz	r1, 800269c <_realloc_r+0x14>
 8002692:	4611      	mov	r1, r2
 8002694:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002698:	f7ff bf9c 	b.w	80025d4 <_malloc_r>
 800269c:	b922      	cbnz	r2, 80026a8 <_realloc_r+0x20>
 800269e:	f7ff ff4b 	bl	8002538 <_free_r>
 80026a2:	4625      	mov	r5, r4
 80026a4:	4628      	mov	r0, r5
 80026a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026a8:	f000 f826 	bl	80026f8 <_malloc_usable_size_r>
 80026ac:	42a0      	cmp	r0, r4
 80026ae:	d20f      	bcs.n	80026d0 <_realloc_r+0x48>
 80026b0:	4621      	mov	r1, r4
 80026b2:	4638      	mov	r0, r7
 80026b4:	f7ff ff8e 	bl	80025d4 <_malloc_r>
 80026b8:	4605      	mov	r5, r0
 80026ba:	2800      	cmp	r0, #0
 80026bc:	d0f2      	beq.n	80026a4 <_realloc_r+0x1c>
 80026be:	4631      	mov	r1, r6
 80026c0:	4622      	mov	r2, r4
 80026c2:	f7ff ff15 	bl	80024f0 <memcpy>
 80026c6:	4631      	mov	r1, r6
 80026c8:	4638      	mov	r0, r7
 80026ca:	f7ff ff35 	bl	8002538 <_free_r>
 80026ce:	e7e9      	b.n	80026a4 <_realloc_r+0x1c>
 80026d0:	4635      	mov	r5, r6
 80026d2:	e7e7      	b.n	80026a4 <_realloc_r+0x1c>

080026d4 <_sbrk_r>:
 80026d4:	b538      	push	{r3, r4, r5, lr}
 80026d6:	4c06      	ldr	r4, [pc, #24]	; (80026f0 <_sbrk_r+0x1c>)
 80026d8:	2300      	movs	r3, #0
 80026da:	4605      	mov	r5, r0
 80026dc:	4608      	mov	r0, r1
 80026de:	6023      	str	r3, [r4, #0]
 80026e0:	f7fe fe74 	bl	80013cc <_sbrk>
 80026e4:	1c43      	adds	r3, r0, #1
 80026e6:	d102      	bne.n	80026ee <_sbrk_r+0x1a>
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	b103      	cbz	r3, 80026ee <_sbrk_r+0x1a>
 80026ec:	602b      	str	r3, [r5, #0]
 80026ee:	bd38      	pop	{r3, r4, r5, pc}
 80026f0:	200001b0 	.word	0x200001b0

080026f4 <__malloc_lock>:
 80026f4:	4770      	bx	lr

080026f6 <__malloc_unlock>:
 80026f6:	4770      	bx	lr

080026f8 <_malloc_usable_size_r>:
 80026f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026fc:	1f18      	subs	r0, r3, #4
 80026fe:	2b00      	cmp	r3, #0
 8002700:	bfbc      	itt	lt
 8002702:	580b      	ldrlt	r3, [r1, r0]
 8002704:	18c0      	addlt	r0, r0, r3
 8002706:	4770      	bx	lr

08002708 <_init>:
 8002708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270a:	bf00      	nop
 800270c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800270e:	bc08      	pop	{r3}
 8002710:	469e      	mov	lr, r3
 8002712:	4770      	bx	lr

08002714 <_fini>:
 8002714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002716:	bf00      	nop
 8002718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800271a:	bc08      	pop	{r3}
 800271c:	469e      	mov	lr, r3
 800271e:	4770      	bx	lr
