// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pFFT_pow_generic_double_s (
        ap_clk,
        ap_rst,
        exp,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [63:0] exp;
output  [63:0] ap_return;

wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
wire   [0:0] es_sign_fu_295_p3;
reg   [0:0] es_sign_reg_1190;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] es_sign_reg_1190_pp0_iter1_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter2_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter3_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter4_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter5_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter6_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter7_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter8_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter9_reg;
reg   [0:0] es_sign_reg_1190_pp0_iter10_reg;
reg   [10:0] es_exp_reg_1197;
reg   [10:0] es_exp_reg_1197_pp0_iter1_reg;
wire   [0:0] icmp_ln18_1_fu_315_p2;
reg   [0:0] icmp_ln18_1_reg_1205;
reg   [0:0] icmp_ln18_1_reg_1205_pp0_iter1_reg;
wire   [0:0] icmp_ln18_2_fu_321_p2;
reg   [0:0] icmp_ln18_2_reg_1210;
reg   [0:0] icmp_ln18_2_reg_1210_pp0_iter1_reg;
wire   [53:0] e_frac_2_fu_345_p3;
reg  signed [53:0] e_frac_2_reg_1215;
wire  signed [119:0] m_frac_l_fu_286_p2;
reg  signed [119:0] m_frac_l_reg_1220;
reg   [0:0] tmp_10_reg_1226;
reg   [0:0] tmp_10_reg_1226_pp0_iter2_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter3_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter4_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter5_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter6_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter7_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter8_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter9_reg;
reg   [0:0] tmp_10_reg_1226_pp0_iter10_reg;
wire   [0:0] y_is_0_fu_374_p2;
reg   [0:0] y_is_0_reg_1231;
reg   [0:0] y_is_0_reg_1231_pp0_iter3_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter4_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter5_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter6_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter7_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter8_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter9_reg;
reg   [0:0] y_is_0_reg_1231_pp0_iter10_reg;
wire   [0:0] y_is_inf_fu_384_p2;
reg   [0:0] y_is_inf_reg_1236;
reg   [0:0] y_is_inf_reg_1236_pp0_iter3_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter4_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter5_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter6_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter7_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter8_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter9_reg;
reg   [0:0] y_is_inf_reg_1236_pp0_iter10_reg;
wire   [0:0] or_ln378_fu_394_p2;
reg   [0:0] or_ln378_reg_1243;
reg   [0:0] or_ln378_reg_1243_pp0_iter3_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter4_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter5_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter6_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter7_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter8_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter9_reg;
reg   [0:0] or_ln378_reg_1243_pp0_iter10_reg;
reg   [58:0] m_fix_reg_1249;
reg   [58:0] m_fix_reg_1249_pp0_iter3_reg;
reg   [58:0] m_fix_reg_1249_pp0_iter4_reg;
reg   [58:0] m_fix_reg_1249_pp0_iter5_reg;
reg   [58:0] m_fix_reg_1249_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_1254;
reg   [0:0] tmp_5_reg_1254_pp0_iter3_reg;
wire   [0:0] icmp_ln628_fu_597_p2;
reg   [0:0] icmp_ln628_reg_1264;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter3_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter4_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter5_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter6_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter7_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter8_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter9_reg;
reg   [0:0] icmp_ln628_reg_1264_pp0_iter10_reg;
wire   [0:0] icmp_ln628_1_fu_603_p2;
reg   [0:0] icmp_ln628_1_reg_1269;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter3_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter4_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter5_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter6_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter7_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter8_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter9_reg;
reg   [0:0] icmp_ln628_1_reg_1269_pp0_iter10_reg;
wire  signed [12:0] r_exp_fu_659_p3;
reg  signed [12:0] r_exp_reg_1279;
reg  signed [12:0] r_exp_reg_1279_pp0_iter6_reg;
reg  signed [12:0] r_exp_reg_1279_pp0_iter7_reg;
reg  signed [12:0] r_exp_reg_1279_pp0_iter8_reg;
reg  signed [12:0] r_exp_reg_1279_pp0_iter9_reg;
reg  signed [12:0] r_exp_reg_1279_pp0_iter10_reg;
reg   [58:0] m_fix_a_reg_1286;
reg   [7:0] m_diff_hi_reg_1291;
reg   [7:0] m_diff_hi_reg_1291_pp0_iter8_reg;
reg   [7:0] Z2_reg_1296;
reg   [7:0] Z2_reg_1296_pp0_iter8_reg;
reg   [7:0] Z2_reg_1296_pp0_iter9_reg;
wire   [7:0] Z3_fu_705_p4;
reg   [7:0] Z3_reg_1303;
wire   [34:0] Z4_fu_715_p1;
reg   [34:0] Z4_reg_1308;
wire   [35:0] exp_Z4_m_1_fu_756_p2;
reg   [35:0] exp_Z4_m_1_reg_1323;
wire   [42:0] exp_Z3_m_1_fu_762_p4;
reg   [42:0] exp_Z3_m_1_reg_1328;
reg   [19:0] tmp_s_reg_1333;
wire   [43:0] exp_Z2P_m_1_fu_814_p2;
reg   [43:0] exp_Z2P_m_1_reg_1348;
wire   [39:0] tmp_2_fu_820_p4;
reg   [39:0] tmp_2_reg_1353;
reg   [35:0] tmp_7_reg_1358;
reg   [57:0] exp_Z1_reg_1363;
wire   [98:0] mul_ln616_fu_282_p2;
reg   [98:0] mul_ln616_reg_1368;
wire   [63:0] zext_ln249_fu_729_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln254_fu_734_p1;
wire   [63:0] zext_ln273_fu_791_p1;
wire   [63:0] zext_ln611_fu_795_p1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local;
wire   [42:0] mul_ln258_fu_274_p0;
wire   [35:0] mul_ln258_fu_274_p1;
wire   [48:0] mul_ln277_fu_278_p0;
wire   [43:0] mul_ln277_fu_278_p1;
wire   [49:0] mul_ln616_fu_282_p0;
wire   [49:0] mul_ln616_fu_282_p1;
wire   [66:0] m_frac_l_fu_286_p1;
wire   [63:0] data_fu_291_p1;
wire   [51:0] es_sig_fu_311_p1;
wire   [52:0] e_frac_fu_327_p3;
wire   [53:0] zext_ln532_fu_335_p1;
wire   [53:0] e_frac_1_fu_339_p2;
wire   [11:0] zext_ln486_fu_365_p1;
wire   [0:0] icmp_ln18_fu_379_p2;
wire   [0:0] y_is_NaN_fu_389_p2;
wire  signed [11:0] m_exp_fu_368_p2;
wire  signed [10:0] sub_ln545_fu_414_p2;
wire   [0:0] tmp_3_fu_406_p3;
wire  signed [11:0] sext_ln545_fu_419_p1;
wire   [11:0] select_ln545_fu_423_p3;
wire  signed [31:0] sext_ln545_1_fu_431_p1;
wire  signed [130:0] sext_ln539_1_fu_400_p1;
wire   [130:0] zext_ln545_fu_435_p1;
wire   [130:0] ashr_ln545_fu_439_p2;
wire   [130:0] shl_ln545_fu_445_p2;
wire   [129:0] trunc_ln545_fu_451_p1;
wire   [129:0] trunc_ln545_1_fu_455_p1;
wire   [129:0] m_fix_l_fu_459_p3;
wire   [129:0] zext_ln546_fu_467_p1;
wire   [129:0] shl_ln546_fu_471_p2;
wire   [129:0] ashr_ln546_fu_477_p2;
wire  signed [31:0] sext_ln552_fu_491_p1;
wire   [130:0] zext_ln552_fu_495_p1;
wire   [0:0] tmp_4_fu_505_p3;
wire   [11:0] select_ln553_fu_513_p3;
wire  signed [31:0] sext_ln553_fu_521_p1;
wire   [130:0] zext_ln553_fu_525_p1;
wire   [130:0] shl_ln553_fu_529_p2;
wire   [130:0] ashr_ln553_fu_535_p2;
wire   [130:0] select_ln553_1_fu_541_p3;
wire   [130:0] shl_ln552_fu_499_p2;
wire   [130:0] m_fix_0_in_in_v_v_fu_549_p3;
wire   [129:0] empty_fu_557_p1;
wire   [130:0] zext_ln549_fu_561_p1;
wire  signed [15:0] m_fix_hi_fu_575_p4;
wire  signed [129:0] sext_ln539_2_fu_403_p1;
wire   [129:0] m_fix_back_fu_483_p3;
wire  signed [18:0] shl_ln_fu_609_p3;
wire  signed [30:0] grp_fu_1179_p3;
wire   [17:0] trunc_ln563_fu_636_p1;
wire   [12:0] tmp_9_cast_fu_620_p4;
wire   [0:0] icmp_ln563_fu_639_p2;
wire   [12:0] add_ln563_1_fu_645_p2;
wire   [0:0] tmp_6_fu_629_p3;
wire   [12:0] select_ln563_fu_651_p3;
wire   [70:0] mul_ln568_fu_269_p2;
wire   [58:0] sub_ln574_fu_681_p2;
wire   [7:0] Z4_ind_fu_719_p4;
wire   [9:0] f_Z4_fu_739_p4;
wire   [35:0] zext_ln250_fu_749_p1;
wire   [35:0] zext_ln250_1_fu_752_p1;
wire   [78:0] mul_ln258_fu_274_p2;
wire   [35:0] zext_ln261_1_fu_802_p1;
wire   [35:0] add_ln261_fu_805_p2;
wire   [43:0] zext_ln261_fu_810_p1;
wire   [43:0] zext_ln255_fu_799_p1;
wire   [48:0] exp_Z2_m_1_fu_830_p4;
wire   [92:0] mul_ln277_fu_278_p2;
wire   [50:0] and_ln_fu_859_p5;
wire   [43:0] zext_ln280_2_fu_873_p1;
wire   [43:0] add_ln280_fu_876_p2;
wire   [51:0] zext_ln280_1_fu_881_p1;
wire   [51:0] zext_ln280_fu_869_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_885_p2;
wire   [49:0] exp_Z1_hi_fu_901_p4;
wire   [49:0] exp_Z1P_m_1_fu_891_p4;
wire   [57:0] add_ln616_fu_937_p2;
wire   [106:0] shl_ln1_fu_942_p3;
wire   [106:0] zext_ln616_2_fu_950_p1;
wire   [106:0] add_ln616_1_fu_953_p2;
wire   [0:0] tmp_8_fu_959_p3;
wire   [12:0] r_exp_1_fu_967_p2;
wire   [12:0] r_exp_2_fu_972_p3;
wire   [2:0] tmp_9_fu_983_p4;
wire   [0:0] and_ln628_fu_979_p2;
wire   [0:0] icmp_ln628_2_fu_993_p2;
wire   [51:0] tmp_fu_1012_p4;
wire   [51:0] tmp_1_fu_1022_p4;
wire   [10:0] trunc_ln657_fu_1040_p1;
wire   [10:0] out_exp_fu_1044_p2;
wire   [51:0] out_sig_fu_1032_p3;
wire   [62:0] t_fu_1050_p3;
wire   [63:0] zext_ln479_fu_1058_p1;
wire   [0:0] xor_ln413_fu_928_p2;
wire   [0:0] xor_ln378_fu_1066_p2;
wire   [0:0] and_ln431_fu_1071_p2;
wire   [0:0] xor_ln431_fu_1082_p2;
wire   [0:0] and_ln438_fu_933_p2;
wire   [0:0] xor_ln438_fu_1092_p2;
wire   [0:0] and_ln438_1_fu_1098_p2;
wire   [0:0] or_ln431_fu_1087_p2;
wire   [0:0] and_ln438_2_fu_1104_p2;
wire   [0:0] or_ln628_fu_999_p2;
wire   [0:0] icmp_ln645_fu_1122_p2;
wire   [0:0] xor_ln628_fu_1116_p2;
wire   [0:0] and_ln645_fu_1128_p2;
wire   [0:0] and_ln431_1_fu_1077_p2;
wire   [0:0] and_ln628_1_fu_1110_p2;
wire   [0:0] and_ln645_1_fu_1134_p2;
wire   [63:0] UnifiedRetVal_fu_1151_p2;
wire   [63:0] UnifiedRetVal_fu_1151_p6;
wire   [63:0] UnifiedRetVal_fu_1151_p8;
wire   [63:0] UnifiedRetVal_fu_1151_p11;
wire   [3:0] UnifiedRetVal_fu_1151_p12;
wire   [14:0] grp_fu_1179_p1;
wire   [63:0] UnifiedRetVal_fu_1151_p13;
reg   [63:0] exp_int_reg;
wire   [78:0] mul_ln258_fu_274_p00;
wire   [78:0] mul_ln258_fu_274_p10;
wire   [92:0] mul_ln277_fu_278_p00;
wire   [92:0] mul_ln277_fu_278_p10;
wire   [98:0] mul_ln616_fu_282_p00;
wire   [98:0] mul_ln616_fu_282_p10;
wire  signed [3:0] UnifiedRetVal_fu_1151_p1;
wire   [3:0] UnifiedRetVal_fu_1151_p3;
wire   [3:0] UnifiedRetVal_fu_1151_p5;
wire   [3:0] UnifiedRetVal_fu_1151_p7;
wire   [3:0] UnifiedRetVal_fu_1151_p9;
wire    ap_ce_reg;

pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1)
);

pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

pFFT_mul_13s_71s_71_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_1_1_U35(
    .din0(r_exp_reg_1279),
    .din1(71'd1636647506585939924452),
    .dout(mul_ln568_fu_269_p2)
);

pFFT_mul_43ns_36ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_1_1_U36(
    .din0(mul_ln258_fu_274_p0),
    .din1(mul_ln258_fu_274_p1),
    .dout(mul_ln258_fu_274_p2)
);

pFFT_mul_49ns_44ns_93_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_1_1_U37(
    .din0(mul_ln277_fu_278_p0),
    .din1(mul_ln277_fu_278_p1),
    .dout(mul_ln277_fu_278_p2)
);

pFFT_mul_50ns_50ns_99_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 99 ))
mul_50ns_50ns_99_1_1_U38(
    .din0(mul_ln616_fu_282_p0),
    .din1(mul_ln616_fu_282_p1),
    .dout(mul_ln616_fu_282_p2)
);

pFFT_mul_54s_67ns_120_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 67 ),
    .dout_WIDTH( 120 ))
mul_54s_67ns_120_1_1_U39(
    .din0(e_frac_2_reg_1215),
    .din1(m_frac_l_fu_286_p1),
    .dout(m_frac_l_fu_286_p2)
);

(* dissolve_hierarchy = "yes" *) pFFT_sparsemux_11_4_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h8 ),
    .din0_WIDTH( 64 ),
    .CASE1( 4'h4 ),
    .din1_WIDTH( 64 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 64 ),
    .CASE3( 4'h1 ),
    .din3_WIDTH( 64 ),
    .CASE4( 4'h0 ),
    .din4_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
sparsemux_11_4_64_1_1_U40(
    .din0(UnifiedRetVal_fu_1151_p2),
    .din1(64'd9218868437227405312),
    .din2(UnifiedRetVal_fu_1151_p6),
    .din3(UnifiedRetVal_fu_1151_p8),
    .din4(64'd0),
    .def(UnifiedRetVal_fu_1151_p11),
    .sel(UnifiedRetVal_fu_1151_p12),
    .dout(UnifiedRetVal_fu_1151_p13)
);

pFFT_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_575_p4),
    .din1(grp_fu_1179_p1),
    .din2(shl_ln_fu_609_p3),
    .ce(1'b1),
    .dout(grp_fu_1179_p3)
);

always @ (posedge ap_clk) begin
    exp_int_reg <= exp;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Z2_reg_1296 <= {{sub_ln574_fu_681_p2[50:43]}};
        Z2_reg_1296_pp0_iter8_reg <= Z2_reg_1296;
        Z2_reg_1296_pp0_iter9_reg <= Z2_reg_1296_pp0_iter8_reg;
        Z3_reg_1303 <= {{sub_ln574_fu_681_p2[42:35]}};
        Z4_reg_1308 <= Z4_fu_715_p1;
        e_frac_2_reg_1215 <= e_frac_2_fu_345_p3;
        es_exp_reg_1197 <= {{data_fu_291_p1[62:52]}};
        es_exp_reg_1197_pp0_iter1_reg <= es_exp_reg_1197;
        es_sign_reg_1190 <= data_fu_291_p1[32'd63];
        es_sign_reg_1190_pp0_iter10_reg <= es_sign_reg_1190_pp0_iter9_reg;
        es_sign_reg_1190_pp0_iter1_reg <= es_sign_reg_1190;
        es_sign_reg_1190_pp0_iter2_reg <= es_sign_reg_1190_pp0_iter1_reg;
        es_sign_reg_1190_pp0_iter3_reg <= es_sign_reg_1190_pp0_iter2_reg;
        es_sign_reg_1190_pp0_iter4_reg <= es_sign_reg_1190_pp0_iter3_reg;
        es_sign_reg_1190_pp0_iter5_reg <= es_sign_reg_1190_pp0_iter4_reg;
        es_sign_reg_1190_pp0_iter6_reg <= es_sign_reg_1190_pp0_iter5_reg;
        es_sign_reg_1190_pp0_iter7_reg <= es_sign_reg_1190_pp0_iter6_reg;
        es_sign_reg_1190_pp0_iter8_reg <= es_sign_reg_1190_pp0_iter7_reg;
        es_sign_reg_1190_pp0_iter9_reg <= es_sign_reg_1190_pp0_iter8_reg;
        exp_Z1_reg_1363 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
        exp_Z2P_m_1_reg_1348 <= exp_Z2P_m_1_fu_814_p2;
        exp_Z3_m_1_reg_1328[25 : 0] <= exp_Z3_m_1_fu_762_p4[25 : 0];
exp_Z3_m_1_reg_1328[42 : 35] <= exp_Z3_m_1_fu_762_p4[42 : 35];
        exp_Z4_m_1_reg_1323 <= exp_Z4_m_1_fu_756_p2;
        icmp_ln18_1_reg_1205 <= icmp_ln18_1_fu_315_p2;
        icmp_ln18_1_reg_1205_pp0_iter1_reg <= icmp_ln18_1_reg_1205;
        icmp_ln18_2_reg_1210 <= icmp_ln18_2_fu_321_p2;
        icmp_ln18_2_reg_1210_pp0_iter1_reg <= icmp_ln18_2_reg_1210;
        icmp_ln628_1_reg_1269 <= icmp_ln628_1_fu_603_p2;
        icmp_ln628_1_reg_1269_pp0_iter10_reg <= icmp_ln628_1_reg_1269_pp0_iter9_reg;
        icmp_ln628_1_reg_1269_pp0_iter3_reg <= icmp_ln628_1_reg_1269;
        icmp_ln628_1_reg_1269_pp0_iter4_reg <= icmp_ln628_1_reg_1269_pp0_iter3_reg;
        icmp_ln628_1_reg_1269_pp0_iter5_reg <= icmp_ln628_1_reg_1269_pp0_iter4_reg;
        icmp_ln628_1_reg_1269_pp0_iter6_reg <= icmp_ln628_1_reg_1269_pp0_iter5_reg;
        icmp_ln628_1_reg_1269_pp0_iter7_reg <= icmp_ln628_1_reg_1269_pp0_iter6_reg;
        icmp_ln628_1_reg_1269_pp0_iter8_reg <= icmp_ln628_1_reg_1269_pp0_iter7_reg;
        icmp_ln628_1_reg_1269_pp0_iter9_reg <= icmp_ln628_1_reg_1269_pp0_iter8_reg;
        icmp_ln628_reg_1264 <= icmp_ln628_fu_597_p2;
        icmp_ln628_reg_1264_pp0_iter10_reg <= icmp_ln628_reg_1264_pp0_iter9_reg;
        icmp_ln628_reg_1264_pp0_iter3_reg <= icmp_ln628_reg_1264;
        icmp_ln628_reg_1264_pp0_iter4_reg <= icmp_ln628_reg_1264_pp0_iter3_reg;
        icmp_ln628_reg_1264_pp0_iter5_reg <= icmp_ln628_reg_1264_pp0_iter4_reg;
        icmp_ln628_reg_1264_pp0_iter6_reg <= icmp_ln628_reg_1264_pp0_iter5_reg;
        icmp_ln628_reg_1264_pp0_iter7_reg <= icmp_ln628_reg_1264_pp0_iter6_reg;
        icmp_ln628_reg_1264_pp0_iter8_reg <= icmp_ln628_reg_1264_pp0_iter7_reg;
        icmp_ln628_reg_1264_pp0_iter9_reg <= icmp_ln628_reg_1264_pp0_iter8_reg;
        m_diff_hi_reg_1291 <= {{sub_ln574_fu_681_p2[58:51]}};
        m_diff_hi_reg_1291_pp0_iter8_reg <= m_diff_hi_reg_1291;
        m_fix_a_reg_1286 <= {{mul_ln568_fu_269_p2[70:12]}};
        m_fix_reg_1249 <= {{m_fix_0_in_in_v_v_fu_549_p3[117:59]}};
        m_fix_reg_1249_pp0_iter3_reg <= m_fix_reg_1249;
        m_fix_reg_1249_pp0_iter4_reg <= m_fix_reg_1249_pp0_iter3_reg;
        m_fix_reg_1249_pp0_iter5_reg <= m_fix_reg_1249_pp0_iter4_reg;
        m_fix_reg_1249_pp0_iter6_reg <= m_fix_reg_1249_pp0_iter5_reg;
        m_frac_l_reg_1220 <= m_frac_l_fu_286_p2;
        mul_ln616_reg_1368 <= mul_ln616_fu_282_p2;
        or_ln378_reg_1243 <= or_ln378_fu_394_p2;
        or_ln378_reg_1243_pp0_iter10_reg <= or_ln378_reg_1243_pp0_iter9_reg;
        or_ln378_reg_1243_pp0_iter3_reg <= or_ln378_reg_1243;
        or_ln378_reg_1243_pp0_iter4_reg <= or_ln378_reg_1243_pp0_iter3_reg;
        or_ln378_reg_1243_pp0_iter5_reg <= or_ln378_reg_1243_pp0_iter4_reg;
        or_ln378_reg_1243_pp0_iter6_reg <= or_ln378_reg_1243_pp0_iter5_reg;
        or_ln378_reg_1243_pp0_iter7_reg <= or_ln378_reg_1243_pp0_iter6_reg;
        or_ln378_reg_1243_pp0_iter8_reg <= or_ln378_reg_1243_pp0_iter7_reg;
        or_ln378_reg_1243_pp0_iter9_reg <= or_ln378_reg_1243_pp0_iter8_reg;
        r_exp_reg_1279 <= r_exp_fu_659_p3;
        r_exp_reg_1279_pp0_iter10_reg <= r_exp_reg_1279_pp0_iter9_reg;
        r_exp_reg_1279_pp0_iter6_reg <= r_exp_reg_1279;
        r_exp_reg_1279_pp0_iter7_reg <= r_exp_reg_1279_pp0_iter6_reg;
        r_exp_reg_1279_pp0_iter8_reg <= r_exp_reg_1279_pp0_iter7_reg;
        r_exp_reg_1279_pp0_iter9_reg <= r_exp_reg_1279_pp0_iter8_reg;
        tmp_10_reg_1226 <= m_frac_l_fu_286_p2[32'd119];
        tmp_10_reg_1226_pp0_iter10_reg <= tmp_10_reg_1226_pp0_iter9_reg;
        tmp_10_reg_1226_pp0_iter2_reg <= tmp_10_reg_1226;
        tmp_10_reg_1226_pp0_iter3_reg <= tmp_10_reg_1226_pp0_iter2_reg;
        tmp_10_reg_1226_pp0_iter4_reg <= tmp_10_reg_1226_pp0_iter3_reg;
        tmp_10_reg_1226_pp0_iter5_reg <= tmp_10_reg_1226_pp0_iter4_reg;
        tmp_10_reg_1226_pp0_iter6_reg <= tmp_10_reg_1226_pp0_iter5_reg;
        tmp_10_reg_1226_pp0_iter7_reg <= tmp_10_reg_1226_pp0_iter6_reg;
        tmp_10_reg_1226_pp0_iter8_reg <= tmp_10_reg_1226_pp0_iter7_reg;
        tmp_10_reg_1226_pp0_iter9_reg <= tmp_10_reg_1226_pp0_iter8_reg;
        tmp_2_reg_1353 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0[41:2]}};
        tmp_5_reg_1254 <= zext_ln549_fu_561_p1[32'd129];
        tmp_5_reg_1254_pp0_iter3_reg <= tmp_5_reg_1254;
        tmp_7_reg_1358 <= {{mul_ln277_fu_278_p2[92:57]}};
        tmp_s_reg_1333 <= {{mul_ln258_fu_274_p2[78:59]}};
        y_is_0_reg_1231 <= y_is_0_fu_374_p2;
        y_is_0_reg_1231_pp0_iter10_reg <= y_is_0_reg_1231_pp0_iter9_reg;
        y_is_0_reg_1231_pp0_iter3_reg <= y_is_0_reg_1231;
        y_is_0_reg_1231_pp0_iter4_reg <= y_is_0_reg_1231_pp0_iter3_reg;
        y_is_0_reg_1231_pp0_iter5_reg <= y_is_0_reg_1231_pp0_iter4_reg;
        y_is_0_reg_1231_pp0_iter6_reg <= y_is_0_reg_1231_pp0_iter5_reg;
        y_is_0_reg_1231_pp0_iter7_reg <= y_is_0_reg_1231_pp0_iter6_reg;
        y_is_0_reg_1231_pp0_iter8_reg <= y_is_0_reg_1231_pp0_iter7_reg;
        y_is_0_reg_1231_pp0_iter9_reg <= y_is_0_reg_1231_pp0_iter8_reg;
        y_is_inf_reg_1236 <= y_is_inf_fu_384_p2;
        y_is_inf_reg_1236_pp0_iter10_reg <= y_is_inf_reg_1236_pp0_iter9_reg;
        y_is_inf_reg_1236_pp0_iter3_reg <= y_is_inf_reg_1236;
        y_is_inf_reg_1236_pp0_iter4_reg <= y_is_inf_reg_1236_pp0_iter3_reg;
        y_is_inf_reg_1236_pp0_iter5_reg <= y_is_inf_reg_1236_pp0_iter4_reg;
        y_is_inf_reg_1236_pp0_iter6_reg <= y_is_inf_reg_1236_pp0_iter5_reg;
        y_is_inf_reg_1236_pp0_iter7_reg <= y_is_inf_reg_1236_pp0_iter6_reg;
        y_is_inf_reg_1236_pp0_iter8_reg <= y_is_inf_reg_1236_pp0_iter7_reg;
        y_is_inf_reg_1236_pp0_iter9_reg <= y_is_inf_reg_1236_pp0_iter8_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local = 1'b0;
    end
end

assign UnifiedRetVal_fu_1151_p11 = 'bx;

assign UnifiedRetVal_fu_1151_p12 = {{{{or_ln378_reg_1243_pp0_iter10_reg}, {and_ln431_1_fu_1077_p2}}, {and_ln628_1_fu_1110_p2}}, {and_ln645_1_fu_1134_p2}};

assign UnifiedRetVal_fu_1151_p2 = ((y_is_0_reg_1231_pp0_iter10_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign UnifiedRetVal_fu_1151_p6 = ((tmp_10_reg_1226_pp0_iter10_reg[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign UnifiedRetVal_fu_1151_p8 = zext_ln479_fu_1058_p1;

assign Z3_fu_705_p4 = {{sub_ln574_fu_681_p2[42:35]}};

assign Z4_fu_715_p1 = sub_ln574_fu_681_p2[34:0];

assign Z4_ind_fu_719_p4 = {{sub_ln574_fu_681_p2[34:27]}};

assign add_ln261_fu_805_p2 = (exp_Z4_m_1_reg_1323 + zext_ln261_1_fu_802_p1);

assign add_ln280_fu_876_p2 = (exp_Z2P_m_1_reg_1348 + zext_ln280_2_fu_873_p1);

assign add_ln563_1_fu_645_p2 = (tmp_9_cast_fu_620_p4 + 13'd1);

assign add_ln616_1_fu_953_p2 = (shl_ln1_fu_942_p3 + zext_ln616_2_fu_950_p1);

assign add_ln616_fu_937_p2 = (exp_Z1_reg_1363 + 58'd16);

assign and_ln431_1_fu_1077_p2 = (y_is_inf_reg_1236_pp0_iter10_reg & and_ln431_fu_1071_p2);

assign and_ln431_fu_1071_p2 = (xor_ln413_fu_928_p2 & xor_ln378_fu_1066_p2);

assign and_ln438_1_fu_1098_p2 = (xor_ln438_fu_1092_p2 & xor_ln378_fu_1066_p2);

assign and_ln438_2_fu_1104_p2 = (or_ln431_fu_1087_p2 & and_ln438_1_fu_1098_p2);

assign and_ln438_fu_933_p2 = (y_is_inf_reg_1236_pp0_iter10_reg & es_sign_reg_1190_pp0_iter10_reg);

assign and_ln628_1_fu_1110_p2 = (or_ln628_fu_999_p2 & and_ln438_2_fu_1104_p2);

assign and_ln628_fu_979_p2 = (icmp_ln628_reg_1264_pp0_iter10_reg & icmp_ln628_1_reg_1269_pp0_iter10_reg);

assign and_ln645_1_fu_1134_p2 = (and_ln645_fu_1128_p2 & and_ln438_2_fu_1104_p2);

assign and_ln645_fu_1128_p2 = (xor_ln628_fu_1116_p2 & icmp_ln645_fu_1122_p2);

assign and_ln_fu_859_p5 = {{{{Z2_reg_1296_pp0_iter9_reg}, {1'd0}}, {tmp_2_reg_1353}}, {2'd0}};

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = UnifiedRetVal_fu_1151_p13;

assign ashr_ln545_fu_439_p2 = $signed(sext_ln539_1_fu_400_p1) >>> zext_ln545_fu_435_p1;

assign ashr_ln546_fu_477_p2 = $signed(m_fix_l_fu_459_p3) >>> zext_ln546_fu_467_p1;

assign ashr_ln553_fu_535_p2 = $signed(sext_ln539_1_fu_400_p1) >>> zext_ln553_fu_525_p1;

assign data_fu_291_p1 = exp_int_reg;

assign e_frac_1_fu_339_p2 = (54'd0 - zext_ln532_fu_335_p1);

assign e_frac_2_fu_345_p3 = ((es_sign_fu_295_p3[0:0] == 1'b1) ? e_frac_1_fu_339_p2 : zext_ln532_fu_335_p1);

assign e_frac_fu_327_p3 = {{1'd1}, {es_sig_fu_311_p1}};

assign empty_fu_557_p1 = m_fix_0_in_in_v_v_fu_549_p3[129:0];

assign es_sig_fu_311_p1 = data_fu_291_p1[51:0];

assign es_sign_fu_295_p3 = data_fu_291_p1[32'd63];

assign exp_Z1P_m_1_fu_891_p4 = {{exp_Z1P_m_1_l_fu_885_p2[51:2]}};

assign exp_Z1P_m_1_l_fu_885_p2 = (zext_ln280_1_fu_881_p1 + zext_ln280_fu_869_p1);

assign exp_Z1_hi_fu_901_p4 = {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[57:8]}};

assign exp_Z2P_m_1_fu_814_p2 = (zext_ln261_fu_810_p1 + zext_ln255_fu_799_p1);

assign exp_Z2_m_1_fu_830_p4 = {{{Z2_reg_1296_pp0_iter8_reg}, {1'd0}}, {tmp_2_fu_820_p4}};

assign exp_Z3_m_1_fu_762_p4 = {{{Z3_reg_1303}, {9'd0}}, {pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0}};

assign exp_Z4_m_1_fu_756_p2 = (zext_ln250_fu_749_p1 + zext_ln250_1_fu_752_p1);

assign f_Z4_fu_739_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1[25:16]}};

assign grp_fu_1179_p1 = 31'd23637;

assign icmp_ln18_1_fu_315_p2 = ((es_sig_fu_311_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_321_p2 = ((es_sig_fu_311_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_379_p2 = ((es_exp_reg_1197_pp0_iter1_reg == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_639_p2 = ((trunc_ln563_fu_636_p1 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln628_1_fu_603_p2 = ((sext_ln539_2_fu_403_p1 != m_fix_back_fu_483_p3) ? 1'b1 : 1'b0);

assign icmp_ln628_2_fu_993_p2 = (($signed(tmp_9_fu_983_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_597_p2 = (($signed(m_exp_fu_368_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_1122_p2 = (($signed(r_exp_2_fu_972_p3) > $signed(13'd7169)) ? 1'b1 : 1'b0);

assign m_exp_fu_368_p2 = ($signed(zext_ln486_fu_365_p1) + $signed(12'd3073));

assign m_fix_0_in_in_v_v_fu_549_p3 = ((tmp_3_fu_406_p3[0:0] == 1'b1) ? select_ln553_1_fu_541_p3 : shl_ln552_fu_499_p2);

assign m_fix_back_fu_483_p3 = ((tmp_3_fu_406_p3[0:0] == 1'b1) ? shl_ln546_fu_471_p2 : ashr_ln546_fu_477_p2);

assign m_fix_hi_fu_575_p4 = {{m_fix_0_in_in_v_v_fu_549_p3[129:114]}};

assign m_fix_l_fu_459_p3 = ((tmp_3_fu_406_p3[0:0] == 1'b1) ? trunc_ln545_fu_451_p1 : trunc_ln545_1_fu_455_p1);

assign m_frac_l_fu_286_p1 = 120'd51145234580810622639;

assign mul_ln258_fu_274_p0 = mul_ln258_fu_274_p00;

assign mul_ln258_fu_274_p00 = exp_Z3_m_1_fu_762_p4;

assign mul_ln258_fu_274_p1 = mul_ln258_fu_274_p10;

assign mul_ln258_fu_274_p10 = exp_Z4_m_1_fu_756_p2;

assign mul_ln277_fu_278_p0 = mul_ln277_fu_278_p00;

assign mul_ln277_fu_278_p00 = exp_Z2_m_1_fu_830_p4;

assign mul_ln277_fu_278_p1 = mul_ln277_fu_278_p10;

assign mul_ln277_fu_278_p10 = exp_Z2P_m_1_fu_814_p2;

assign mul_ln616_fu_282_p0 = mul_ln616_fu_282_p00;

assign mul_ln616_fu_282_p00 = exp_Z1P_m_1_fu_891_p4;

assign mul_ln616_fu_282_p1 = mul_ln616_fu_282_p10;

assign mul_ln616_fu_282_p10 = exp_Z1_hi_fu_901_p4;

assign or_ln378_fu_394_p2 = (y_is_NaN_fu_389_p2 | y_is_0_fu_374_p2);

assign or_ln431_fu_1087_p2 = (xor_ln431_fu_1082_p2 | es_sign_reg_1190_pp0_iter10_reg);

assign or_ln628_fu_999_p2 = (icmp_ln628_2_fu_993_p2 | and_ln628_fu_979_p2);

assign out_exp_fu_1044_p2 = (trunc_ln657_fu_1040_p1 + 11'd1023);

assign out_sig_fu_1032_p3 = ((tmp_8_fu_959_p3[0:0] == 1'b1) ? tmp_fu_1012_p4 : tmp_1_fu_1022_p4);

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln611_fu_795_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln273_fu_791_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 = zext_ln254_fu_734_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 = zext_ln249_fu_729_p1;

assign r_exp_1_fu_967_p2 = ($signed(r_exp_reg_1279_pp0_iter10_reg) + $signed(13'd8191));

assign r_exp_2_fu_972_p3 = ((tmp_8_fu_959_p3[0:0] == 1'b1) ? r_exp_reg_1279_pp0_iter10_reg : r_exp_1_fu_967_p2);

assign r_exp_fu_659_p3 = ((tmp_6_fu_629_p3[0:0] == 1'b1) ? select_ln563_fu_651_p3 : tmp_9_cast_fu_620_p4);

assign select_ln545_fu_423_p3 = ((tmp_3_fu_406_p3[0:0] == 1'b1) ? sext_ln545_fu_419_p1 : m_exp_fu_368_p2);

assign select_ln553_1_fu_541_p3 = ((tmp_4_fu_505_p3[0:0] == 1'b1) ? shl_ln553_fu_529_p2 : ashr_ln553_fu_535_p2);

assign select_ln553_fu_513_p3 = ((tmp_4_fu_505_p3[0:0] == 1'b1) ? m_exp_fu_368_p2 : sext_ln545_fu_419_p1);

assign select_ln563_fu_651_p3 = ((icmp_ln563_fu_639_p2[0:0] == 1'b1) ? add_ln563_1_fu_645_p2 : tmp_9_cast_fu_620_p4);

assign sext_ln539_1_fu_400_p1 = m_frac_l_reg_1220;

assign sext_ln539_2_fu_403_p1 = m_frac_l_reg_1220;

assign sext_ln545_1_fu_431_p1 = $signed(select_ln545_fu_423_p3);

assign sext_ln545_fu_419_p1 = sub_ln545_fu_414_p2;

assign sext_ln552_fu_491_p1 = m_exp_fu_368_p2;

assign sext_ln553_fu_521_p1 = $signed(select_ln553_fu_513_p3);

assign shl_ln1_fu_942_p3 = {{add_ln616_fu_937_p2}, {49'd0}};

assign shl_ln545_fu_445_p2 = sext_ln539_1_fu_400_p1 << zext_ln545_fu_435_p1;

assign shl_ln546_fu_471_p2 = m_fix_l_fu_459_p3 << zext_ln546_fu_467_p1;

assign shl_ln552_fu_499_p2 = sext_ln539_1_fu_400_p1 << zext_ln552_fu_495_p1;

assign shl_ln553_fu_529_p2 = sext_ln539_1_fu_400_p1 << zext_ln553_fu_525_p1;

assign shl_ln_fu_609_p3 = {{tmp_5_reg_1254_pp0_iter3_reg}, {18'd131072}};

assign sub_ln545_fu_414_p2 = (11'd1023 - es_exp_reg_1197_pp0_iter1_reg);

assign sub_ln574_fu_681_p2 = (m_fix_reg_1249_pp0_iter6_reg - m_fix_a_reg_1286);

assign t_fu_1050_p3 = {{out_exp_fu_1044_p2}, {out_sig_fu_1032_p3}};

assign tmp_1_fu_1022_p4 = {{add_ln616_1_fu_953_p2[104:53]}};

assign tmp_2_fu_820_p4 = {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0[41:2]}};

assign tmp_3_fu_406_p3 = m_exp_fu_368_p2[32'd11];

assign tmp_4_fu_505_p3 = sub_ln545_fu_414_p2[32'd10];

assign tmp_6_fu_629_p3 = grp_fu_1179_p3[32'd30];

assign tmp_8_fu_959_p3 = add_ln616_1_fu_953_p2[32'd106];

assign tmp_9_cast_fu_620_p4 = {{grp_fu_1179_p3[30:18]}};

assign tmp_9_fu_983_p4 = {{r_exp_2_fu_972_p3[12:10]}};

assign tmp_fu_1012_p4 = {{add_ln616_1_fu_953_p2[105:54]}};

assign trunc_ln545_1_fu_455_p1 = shl_ln545_fu_445_p2[129:0];

assign trunc_ln545_fu_451_p1 = ashr_ln545_fu_439_p2[129:0];

assign trunc_ln563_fu_636_p1 = grp_fu_1179_p3[17:0];

assign trunc_ln657_fu_1040_p1 = r_exp_2_fu_972_p3[10:0];

assign xor_ln378_fu_1066_p2 = (or_ln378_reg_1243_pp0_iter10_reg ^ 1'd1);

assign xor_ln413_fu_928_p2 = (es_sign_reg_1190_pp0_iter10_reg ^ 1'd1);

assign xor_ln431_fu_1082_p2 = (y_is_inf_reg_1236_pp0_iter10_reg ^ 1'd1);

assign xor_ln438_fu_1092_p2 = (1'd1 ^ and_ln438_fu_933_p2);

assign xor_ln628_fu_1116_p2 = (or_ln628_fu_999_p2 ^ 1'd1);

assign y_is_0_fu_374_p2 = ((es_exp_reg_1197_pp0_iter1_reg == 11'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_389_p2 = (icmp_ln18_fu_379_p2 & icmp_ln18_2_reg_1210_pp0_iter1_reg);

assign y_is_inf_fu_384_p2 = (icmp_ln18_fu_379_p2 & icmp_ln18_1_reg_1205_pp0_iter1_reg);

assign zext_ln249_fu_729_p1 = Z4_ind_fu_719_p4;

assign zext_ln250_1_fu_752_p1 = f_Z4_fu_739_p4;

assign zext_ln250_fu_749_p1 = Z4_reg_1308;

assign zext_ln254_fu_734_p1 = Z3_fu_705_p4;

assign zext_ln255_fu_799_p1 = exp_Z3_m_1_reg_1328;

assign zext_ln261_1_fu_802_p1 = tmp_s_reg_1333;

assign zext_ln261_fu_810_p1 = add_ln261_fu_805_p2;

assign zext_ln273_fu_791_p1 = Z2_reg_1296;

assign zext_ln280_1_fu_881_p1 = add_ln280_fu_876_p2;

assign zext_ln280_2_fu_873_p1 = tmp_7_reg_1358;

assign zext_ln280_fu_869_p1 = and_ln_fu_859_p5;

assign zext_ln479_fu_1058_p1 = t_fu_1050_p3;

assign zext_ln486_fu_365_p1 = es_exp_reg_1197_pp0_iter1_reg;

assign zext_ln532_fu_335_p1 = e_frac_fu_327_p3;

assign zext_ln545_fu_435_p1 = $unsigned(sext_ln545_1_fu_431_p1);

assign zext_ln546_fu_467_p1 = $unsigned(sext_ln545_1_fu_431_p1);

assign zext_ln549_fu_561_p1 = empty_fu_557_p1;

assign zext_ln552_fu_495_p1 = $unsigned(sext_ln552_fu_491_p1);

assign zext_ln553_fu_525_p1 = $unsigned(sext_ln553_fu_521_p1);

assign zext_ln611_fu_795_p1 = m_diff_hi_reg_1291_pp0_iter8_reg;

assign zext_ln616_2_fu_950_p1 = mul_ln616_reg_1368;

always @ (posedge ap_clk) begin
    exp_Z3_m_1_reg_1328[34:26] <= 9'b000000000;
end

endmodule //pFFT_pow_generic_double_s
