<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/weekly.atom</id>
  <title>GitHub Trending - systemverilog (weekly)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/weekly.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-05-26T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/adam-maj/tiny-gpu#1748217600</id>
    <title>https://github.com/adam-maj/tiny-gpu</title>
    <link href="https://github.com/adam-maj/tiny-gpu" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">A minimal GPU design in Verilog to learn how GPUs work from the ground up</content>
  </entry>
  <entry>
    <id>https://github.com/aws/aws-fpga#1748217600</id>
    <title>https://github.com/aws/aws-fpga</title>
    <link href="https://github.com/aws/aws-fpga" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">Official repository of the AWS EC2 FPGA Hardware and Software Development Kit</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/caliptra-rtl#1748217600</id>
    <title>https://github.com/chipsalliance/caliptra-rtl</title>
    <link href="https://github.com/chipsalliance/caliptra-rtl" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">HW Design Collateral for Caliptra RoT IP</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/opentitan#1748217600</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi#1748217600</id>
    <title>https://github.com/pulp-platform/axi</title>
    <link href="https://github.com/pulp-platform/axi" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi_mem_if#1748217600</id>
    <title>https://github.com/pulp-platform/axi_mem_if</title>
    <link href="https://github.com/pulp-platform/axi_mem_if" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">Simple single-port AXI memory interface</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/croc#1748217600</id>
    <title>https://github.com/pulp-platform/croc</title>
    <link href="https://github.com/pulp-platform/croc" />
    <updated>2025-05-26T00:00:00</updated>
    <content type="text">A PULP SoC for education, easy to understand and extend with a full flow for a physical design.</content>
  </entry>
</feed>