{
    "DESIGN_NAME": "wbqspiflash",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "DIODE_INSERTION_STRATEGY": 6,
    "GPL_CELL_PADDING": 2,
    "DPL_CELL_PADDING": 2,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 30,
        "CLOCK_PERIOD": 18.86,
        "SYNTH_MAX_FANOUT": 8,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 20,
            "SYNTH_STRATEGY": "DELAY 0",
            "SYNTH_MAX_FANOUT": 4
        }
    }
}