Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/maken/Documents/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f433d49c02b44a09848481a42406879 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'count' might have multiple concurrent drivers [C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sim_1/new/counter_test.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
