-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memcachedPipeline_flashSetPathNoFilter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flashDemux2setPathMetadata_V_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    flashDemux2setPathMetadata_V_empty_n : IN STD_LOGIC;
    flashDemux2setPathMetadata_V_read : OUT STD_LOGIC;
    flashDemux2setPathValue_V_dout : IN STD_LOGIC_VECTOR (65 downto 0);
    flashDemux2setPathValue_V_empty_n : IN STD_LOGIC;
    flashDemux2setPathValue_V_read : OUT STD_LOGIC;
    memWrCmd_V_TREADY : IN STD_LOGIC;
    memWrData_V_V_TREADY : IN STD_LOGIC;
    memWrCmd_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    memWrCmd_V_TVALID : OUT STD_LOGIC;
    memWrData_V_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    memWrData_V_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of memcachedPipeline_flashSetPathNoFilter is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm0_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_st2_fsm1_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st0_fsm1_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm0 : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm0_0 : STD_LOGIC;
    signal ap_sig_bdd_23 : BOOLEAN;
    signal ap_CS_fsm1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding of ap_CS_fsm1 : signal is "none";
    signal ap_sig_cseq_ST_st0_fsm1_0 : STD_LOGIC;
    signal ap_sig_bdd_34 : BOOLEAN;
    signal tmp_nbreadreq_fu_88_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_96_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_70 : BOOLEAN;
    signal flashSetState_load_reg_234 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_238 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_reg_238_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_242 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_82_reg_242_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_702_reg_261 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_702_reg_261_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_memWrCmd_V_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_memWrData_V_V_TREADY : STD_LOGIC;
    signal tmp_81_reg_265 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_reg_ppstg_tmp_81_reg_265_pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm1_1 : STD_LOGIC;
    signal ap_sig_bdd_111 : BOOLEAN;
    signal flashSetState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal setCtrlWord_address_V_fu_135_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal setCtrlWord_address_V_reg_246 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal setCtrlWord_count_V_fu_179_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal setCtrlWord_count_V_reg_251 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal tmp_V_111_fu_187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_111_reg_256 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_702_fu_191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_205_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_reg_269 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_699_fu_209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ioackin_memWrCmd_V_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_memWrData_V_V_TREADY : STD_LOGIC := '0';
    signal tmp_101_fu_149_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_length_V_load_new6_fu_139_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal op2_assign_fu_159_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_173_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_223_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_NS_fsm0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_272 : BOOLEAN;
    signal ap_sig_bdd_271 : BOOLEAN;
    signal ap_sig_bdd_277 : BOOLEAN;
    signal ap_sig_bdd_279 : BOOLEAN;
    signal ap_sig_bdd_276 : BOOLEAN;
    signal ap_sig_bdd_89 : BOOLEAN;
    signal ap_sig_bdd_104 : BOOLEAN;
    signal ap_sig_bdd_172 : BOOLEAN;


begin




    -- the current state (ap_CS_fsm0) of the state machine. --
    ap_CS_fsm0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
            else
                ap_CS_fsm0 <= ap_NS_fsm0;
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm1) of the state machine. --
    ap_CS_fsm1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
            else
                ap_CS_fsm1 <= ap_NS_fsm1;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0))))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_memWrCmd_V_TREADY assign process. --
    ap_reg_ioackin_memWrCmd_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_bdd_271) then
                    if (not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))) then 
                        ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_bdd_272) then 
                        ap_reg_ioackin_memWrCmd_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_memWrData_V_V_TREADY assign process. --
    ap_reg_ioackin_memWrData_V_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_0;
            else
                if ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))) or (not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))))) then 
                    ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_0;
                elsif ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_1 = memWrData_V_V_TREADY)) or (not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_1 = memWrData_V_V_TREADY)))) then 
                    ap_reg_ioackin_memWrData_V_V_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- flashSetState assign process. --
    flashSetState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                flashSetState <= ap_const_lv1_0;
            else
                if (ap_sig_bdd_276) then
                    if (ap_sig_bdd_279) then 
                        flashSetState <= ap_const_lv1_0;
                    elsif (ap_sig_bdd_277) then 
                        flashSetState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- flashSetState_load_reg_234 assign process. --
    flashSetState_load_reg_234_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                flashSetState_load_reg_234 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    flashSetState_load_reg_234 <= flashSetState;
                end if; 
            end if;
        end if;
    end process;


    -- setCtrlWord_address_V_reg_246 assign process. --
    setCtrlWord_address_V_reg_246_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                setCtrlWord_address_V_reg_246 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    setCtrlWord_address_V_reg_246 <= setCtrlWord_address_V_fu_135_p1;
                end if; 
            end if;
        end if;
    end process;


    -- setCtrlWord_count_V_reg_251 assign process. --
    setCtrlWord_count_V_reg_251_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                setCtrlWord_count_V_reg_251 <= ap_const_lv13_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    setCtrlWord_count_V_reg_251 <= setCtrlWord_count_V_fu_179_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_702_reg_261 assign process. --
    tmp_702_reg_261_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_702_reg_261 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_702_reg_261 <= flashDemux2setPathValue_V_dout(64 downto 64);
                end if; 
            end if;
        end if;
    end process;


    -- tmp_81_reg_265 assign process. --
    tmp_81_reg_265_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_81_reg_265 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((flashSetState = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_81_reg_265 <= grp_nbreadreq_fu_96_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_82_reg_242 assign process. --
    tmp_82_reg_242_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_82_reg_242 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_82_reg_242 <= grp_nbreadreq_fu_96_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_V_111_reg_256 assign process. --
    tmp_V_111_reg_256_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_V_111_reg_256 <= ap_const_lv64_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_V_111_reg_256 <= tmp_V_111_fu_187_p1;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_V_reg_269 assign process. --
    tmp_V_reg_269_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_V_reg_269 <= ap_const_lv64_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not((flashSetState = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_V_reg_269 <= tmp_V_fu_205_p1;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_reg_238 assign process. --
    tmp_reg_238_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_238 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_reg_238 <= tmp_nbreadreq_fu_88_p3;
                end if; 
            end if;
        end if;
    end process;


    -- the next state (ap_NS_fsm1) of the state machine. --
    ap_NS_fsm1_assign_proc : process (ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_CS_fsm1, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm1 is
            when ap_ST_st2_fsm1_1 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0))))) and not(ap_sig_bdd_70))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0))))) and (not((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and ap_sig_bdd_70)))) then
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                else
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                end if;
            when ap_ST_st0_fsm1_0 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                else
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                end if;
            when others =>  
                ap_NS_fsm1 <= "XX";
        end case;
    end process;

    -- the next state (ap_NS_fsm0) of the state machine. --
    ap_NS_fsm0_assign_proc : process (ap_done_reg, ap_CS_fsm0, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm0 is
            when ap_ST_st1_fsm0_0 => 
                ap_NS_fsm0 <= ap_ST_st1_fsm0_0;
            when others =>  
                ap_NS_fsm0 <= "X";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_cseq_ST_st0_fsm1_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st0_fsm1_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0 <= flashSetState_load_reg_234;
    ap_reg_ppstg_tmp_702_reg_261_pp0_it0 <= tmp_702_reg_261;
    ap_reg_ppstg_tmp_81_reg_265_pp0_it0 <= tmp_81_reg_265;
    ap_reg_ppstg_tmp_82_reg_242_pp0_it0 <= tmp_82_reg_242;
    ap_reg_ppstg_tmp_reg_238_pp0_it0 <= tmp_reg_238;

    -- ap_sig_bdd_104 assign process. --
    ap_sig_bdd_104_assign_proc : process(ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_81_reg_265_pp0_it0)
    begin
                ap_sig_bdd_104 <= (not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)));
    end process;


    -- ap_sig_bdd_111 assign process. --
    ap_sig_bdd_111_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_111 <= (ap_const_lv1_1 = ap_CS_fsm1(1 downto 1));
    end process;


    -- ap_sig_bdd_172 assign process. --
    ap_sig_bdd_172_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_172 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)));
    end process;


    -- ap_sig_bdd_23 assign process. --
    ap_sig_bdd_23_assign_proc : process(ap_CS_fsm0)
    begin
                ap_sig_bdd_23 <= (ap_CS_fsm0(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_271 assign process. --
    ap_sig_bdd_271_assign_proc : process(ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_271 <= ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1));
    end process;


    -- ap_sig_bdd_272 assign process. --
    ap_sig_bdd_272_assign_proc : process(ap_done_reg, memWrCmd_V_TREADY)
    begin
                ap_sig_bdd_272 <= (not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_1 = memWrCmd_V_TREADY));
    end process;


    -- ap_sig_bdd_276 assign process. --
    ap_sig_bdd_276_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, grp_nbreadreq_fu_96_p3, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_276 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))));
    end process;


    -- ap_sig_bdd_277 assign process. --
    ap_sig_bdd_277_assign_proc : process(tmp_nbreadreq_fu_88_p3, flashSetState, tmp_702_fu_191_p3)
    begin
                ap_sig_bdd_277 <= ((flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = tmp_702_fu_191_p3)));
    end process;


    -- ap_sig_bdd_279 assign process. --
    ap_sig_bdd_279_assign_proc : process(flashSetState, tmp_699_fu_209_p3)
    begin
                ap_sig_bdd_279 <= (not((flashSetState = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_699_fu_209_p3)));
    end process;


    -- ap_sig_bdd_34 assign process. --
    ap_sig_bdd_34_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_34 <= (ap_const_lv1_1 = ap_CS_fsm1(0 downto 0));
    end process;


    -- ap_sig_bdd_70 assign process. --
    ap_sig_bdd_70_assign_proc : process(ap_start, ap_done_reg, flashDemux2setPathMetadata_V_empty_n, tmp_nbreadreq_fu_88_p3, grp_nbreadreq_fu_96_p3, flashDemux2setPathValue_V_empty_n, flashSetState)
    begin
                ap_sig_bdd_70 <= (((flashDemux2setPathMetadata_V_empty_n = ap_const_logic_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3))) or ((flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and (flashDemux2setPathValue_V_empty_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and (flashDemux2setPathValue_V_empty_n = ap_const_logic_0) and not((flashSetState = ap_const_lv1_0))) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_89 assign process. --
    ap_sig_bdd_89_assign_proc : process(ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0)
    begin
                ap_sig_bdd_89 <= ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)));
    end process;


    -- ap_sig_cseq_ST_st0_fsm1_0 assign process. --
    ap_sig_cseq_ST_st0_fsm1_0_assign_proc : process(ap_sig_bdd_34)
    begin
        if (ap_sig_bdd_34) then 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm0_0 assign process. --
    ap_sig_cseq_ST_st1_fsm0_0_assign_proc : process(ap_sig_bdd_23)
    begin
        if (ap_sig_bdd_23) then 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm1_1 assign process. --
    ap_sig_cseq_ST_st2_fsm1_1_assign_proc : process(ap_sig_bdd_111)
    begin
        if (ap_sig_bdd_111) then 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ioackin_memWrCmd_V_TREADY assign process. --
    ap_sig_ioackin_memWrCmd_V_TREADY_assign_proc : process(memWrCmd_V_TREADY, ap_reg_ioackin_memWrCmd_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_memWrCmd_V_TREADY)) then 
            ap_sig_ioackin_memWrCmd_V_TREADY <= memWrCmd_V_TREADY;
        else 
            ap_sig_ioackin_memWrCmd_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ioackin_memWrData_V_V_TREADY assign process. --
    ap_sig_ioackin_memWrData_V_V_TREADY_assign_proc : process(memWrData_V_V_TREADY, ap_reg_ioackin_memWrData_V_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_memWrData_V_V_TREADY)) then 
            ap_sig_ioackin_memWrData_V_V_TREADY <= memWrData_V_V_TREADY;
        else 
            ap_sig_ioackin_memWrData_V_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    -- flashDemux2setPathMetadata_V_read assign process. --
    flashDemux2setPathMetadata_V_read_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_88_p3, grp_nbreadreq_fu_96_p3, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1, flashSetState)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            flashDemux2setPathMetadata_V_read <= ap_const_logic_1;
        else 
            flashDemux2setPathMetadata_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- flashDemux2setPathValue_V_read assign process. --
    flashDemux2setPathValue_V_read_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp_nbreadreq_fu_88_p3, grp_nbreadreq_fu_96_p3, ap_sig_bdd_70, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_ioackin_memWrCmd_V_TREADY, ap_sig_ioackin_memWrData_V_V_TREADY, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1, flashSetState)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (flashSetState = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_nbreadreq_fu_88_p3)) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((ap_const_lv1_0 = grp_nbreadreq_fu_96_p3)) and not((flashSetState = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_70 or ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrCmd_V_TREADY)) or ((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_memWrData_V_V_TREADY) and not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1))))))) then 
            flashDemux2setPathValue_V_read <= ap_const_logic_1;
        else 
            flashDemux2setPathValue_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_nbreadreq_fu_96_p3 <= (0=>flashDemux2setPathValue_V_empty_n, others=>'-');
    memWrCmd_V_TDATA <= std_logic_vector(resize(unsigned(tmp_2_fu_223_p3),48));

    -- memWrCmd_V_TVALID assign process. --
    memWrCmd_V_TVALID_assign_proc : process(ap_done_reg, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_memWrCmd_V_TREADY)
    begin
        if (((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_0 = ap_reg_ioackin_memWrCmd_V_TREADY))) then 
            memWrCmd_V_TVALID <= ap_const_logic_1;
        else 
            memWrCmd_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    -- memWrData_V_V_TDATA assign process. --
    memWrData_V_V_TDATA_assign_proc : process(tmp_V_111_reg_256, tmp_V_reg_269, ap_sig_bdd_89, ap_sig_bdd_104, ap_sig_bdd_172)
    begin
        if (ap_sig_bdd_172) then
            if (ap_sig_bdd_104) then 
                memWrData_V_V_TDATA <= tmp_V_reg_269;
            elsif (ap_sig_bdd_89) then 
                memWrData_V_V_TDATA <= tmp_V_111_reg_256;
            else 
                memWrData_V_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            memWrData_V_V_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- memWrData_V_V_TVALID assign process. --
    memWrData_V_V_TVALID_assign_proc : process(ap_done_reg, ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0, ap_reg_ppstg_tmp_reg_238_pp0_it0, ap_reg_ppstg_tmp_82_reg_242_pp0_it0, ap_reg_ppstg_tmp_702_reg_261_pp0_it0, ap_reg_ppstg_tmp_81_reg_265_pp0_it0, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_memWrData_V_V_TREADY)
    begin
        if ((((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_238_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_82_reg_242_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_702_reg_261_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_0 = ap_reg_ioackin_memWrData_V_V_TREADY)) or (not((ap_const_lv1_0 = ap_reg_ppstg_flashSetState_load_reg_234_pp0_it0)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_81_reg_265_pp0_it0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not((ap_done_reg = ap_const_logic_1)) and (ap_const_logic_0 = ap_reg_ioackin_memWrData_V_V_TREADY)))) then 
            memWrData_V_V_TVALID <= ap_const_logic_1;
        else 
            memWrData_V_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_fu_159_p3 <= (tmp_101_fu_149_p4 & ap_const_lv3_0);
    setCtrlWord_address_V_fu_135_p1 <= flashDemux2setPathMetadata_V_dout(32 - 1 downto 0);
    setCtrlWord_count_V_fu_179_p3 <= 
        tmp_104_fu_173_p2 when (tmp_73_fu_167_p2(0) = '1') else 
        tmp_101_fu_149_p4;
    tmp_101_fu_149_p4 <= flashDemux2setPathMetadata_V_dout(47 downto 35);
    tmp_104_fu_173_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_101_fu_149_p4));
    tmp_2_fu_223_p3 <= (setCtrlWord_count_V_reg_251 & setCtrlWord_address_V_reg_246);
    tmp_699_fu_209_p3 <= flashDemux2setPathValue_V_dout(65 downto 65);
    tmp_702_fu_191_p3 <= flashDemux2setPathValue_V_dout(64 downto 64);
    tmp_73_fu_167_p2 <= "1" when (unsigned(tmp_length_V_load_new6_fu_139_p4) > unsigned(op2_assign_fu_159_p3)) else "0";
    tmp_V_111_fu_187_p1 <= flashDemux2setPathValue_V_dout(64 - 1 downto 0);
    tmp_V_fu_205_p1 <= flashDemux2setPathValue_V_dout(64 - 1 downto 0);
    tmp_length_V_load_new6_fu_139_p4 <= flashDemux2setPathMetadata_V_dout(47 downto 32);
    tmp_nbreadreq_fu_88_p3 <= (0=>flashDemux2setPathMetadata_V_empty_n, others=>'-');
end behav;
