// Seed: 3314964700
module module_0 (
    output wand id_0,
    input  tri1 id_1
    , id_4,
    input  wire id_2
);
  assign id_0 = 1'd0;
  assign id_0 = id_2;
  assign id_4 = 1;
  wire id_5;
  assign id_0 = ~id_1 <-> id_4;
  assign module_1.id_3 = 0;
  wire id_6;
  wire id_7, id_8 = id_6;
  always id_4 <= id_5;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    inout supply1 id_6
);
  nor primCall (id_6, id_5, id_4, id_0, id_1, id_2);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  wire id_8;
endmodule
