

================================================================
== Vitis HLS Report for 'handle_arp_reply_512_s'
================================================================
* Date:           Tue Jul 19 06:04:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|    1083|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1083|      90|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op14_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_72_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_i_nbreadreq_fu_86_p3        |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  22|          11|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done                                |   9|          2|    1|          2|
    |dataStreamBuffer2_blk_n                |   9|          2|    1|          2|
    |dataStreamBuffer3_blk_n                |   9|          2|    1|          2|
    |har_state                              |  14|          3|    2|          6|
    |headerFifo_blk_n                       |   9|          2|    1|          2|
    |myMacAddress_blk_n                     |   9|          2|    1|          2|
    |s_axis_arp_lookup_reply_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  68|         15|    8|         18|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |ap_CS_fsm                 |     1|   0|     1|          0|
    |ap_done_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1   |     1|   0|     1|          0|
    |har_state                 |     2|   0|     2|          0|
    |har_state_load_reg_183    |     2|   0|     2|          0|
    |reg_134                   |  1024|   0|  1024|          0|
    |reply_hit_reg_213         |     1|   0|     1|          0|
    |tmp_6_i_i_reg_204         |     1|   0|     1|          0|
    |tmp_i_i_55_reg_193        |     1|   0|     1|          0|
    |tmp_i_i_reg_200           |     1|   0|     1|          0|
    |tmp_macAddress_V_reg_208  |    48|   0|    48|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  1083|   0|  1083|          0|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|      handle_arp_reply<512>|  return value|
|dataStreamBuffer2_dout            |   in|  1024|     ap_fifo|          dataStreamBuffer2|       pointer|
|dataStreamBuffer2_empty_n         |   in|     1|     ap_fifo|          dataStreamBuffer2|       pointer|
|dataStreamBuffer2_read            |  out|     1|     ap_fifo|          dataStreamBuffer2|       pointer|
|s_axis_arp_lookup_reply_V_TVALID  |   in|     1|        axis|  s_axis_arp_lookup_reply_V|       pointer|
|s_axis_arp_lookup_reply_V_TDATA   |   in|   128|        axis|  s_axis_arp_lookup_reply_V|       pointer|
|s_axis_arp_lookup_reply_V_TREADY  |  out|     1|        axis|  s_axis_arp_lookup_reply_V|       pointer|
|myMacAddress_dout                 |   in|    48|     ap_fifo|               myMacAddress|       pointer|
|myMacAddress_empty_n              |   in|     1|     ap_fifo|               myMacAddress|       pointer|
|myMacAddress_read                 |  out|     1|     ap_fifo|               myMacAddress|       pointer|
|dataStreamBuffer3_din             |  out|  1024|     ap_fifo|          dataStreamBuffer3|       pointer|
|dataStreamBuffer3_full_n          |   in|     1|     ap_fifo|          dataStreamBuffer3|       pointer|
|dataStreamBuffer3_write           |  out|     1|     ap_fifo|          dataStreamBuffer3|       pointer|
|headerFifo_din                    |  out|   256|     ap_fifo|                 headerFifo|       pointer|
|headerFifo_full_n                 |   in|     1|     ap_fifo|                 headerFifo|       pointer|
|headerFifo_write                  |  out|     1|     ap_fifo|                 headerFifo|       pointer|
+----------------------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%har_state_load = load i2 %har_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 3 'load' 'har_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "%switch_ln151 = switch i2 %har_state_load, void %.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 4 'switch' 'switch_ln151' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_5_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataStreamBuffer2, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 5 'nbreadreq' 'tmp_5_i_i' <Predicate = (har_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %tmp_5_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:198->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 6 'br' 'br_ln198' <Predicate = (har_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'read' 'dataStreamBuffer2_read_1' <Predicate = (har_state_load == 2 & tmp_5_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataStreamBuffer2_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'bitselect' 'tmp_last_V_5' <Predicate = (har_state_load == 2 & tmp_5_i_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_last_V_5, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:201->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 9 'br' 'br_ln201' <Predicate = (har_state_load == 2 & tmp_5_i_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln203 = store i2 0, i2 %har_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:203->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 10 'store' 'store_ln203' <Predicate = (har_state_load == 2 & tmp_5_i_i & tmp_last_V_5)> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln204 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:204->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 11 'br' 'br_ln204' <Predicate = (har_state_load == 2 & tmp_5_i_i & tmp_last_V_5)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i_i_55 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataStreamBuffer2, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 12 'nbreadreq' 'tmp_i_i_55' <Predicate = (har_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i_i_55, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:187->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 13 'br' 'br_ln187' <Predicate = (har_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'dataStreamBuffer2_read' <Predicate = (har_state_load == 1 & tmp_i_i_55)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataStreamBuffer2_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'bitselect' 'tmp_last_V_4' <Predicate = (har_state_load == 1 & tmp_i_i_55)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %tmp_last_V_4, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:191->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 16 'br' 'br_ln191' <Predicate = (har_state_load == 1 & tmp_i_i_55)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.41ns)   --->   "%store_ln193 = store i2 0, i2 %har_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:193->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 17 'store' 'store_ln193' <Predicate = (har_state_load == 1 & tmp_i_i_55 & tmp_last_V_4)> <Delay = 0.41>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln194 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:194->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 18 'br' 'br_ln194' <Predicate = (har_state_load == 1 & tmp_i_i_55 & tmp_last_V_4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_arp_lookup_reply_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_i_i' <Predicate = (har_state_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 20 'br' 'br_ln154' <Predicate = (har_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataStreamBuffer2, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp_6_i_i' <Predicate = (har_state_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_6_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 22 'br' 'br_ln154' <Predicate = (har_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s_axis_arp_lookup_reply_V_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_arp_lookup_reply_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 's_axis_arp_lookup_reply_V_read' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_macAddress_V = trunc i128 %s_axis_arp_lookup_reply_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'trunc' 'tmp_macAddress_V' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %s_axis_arp_lookup_reply_V_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'bitselect' 'reply_hit' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'dataStreamBuffer2_read_2' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataStreamBuffer2_read_2, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'bitselect' 'tmp_last_V' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %reply_hit, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:159->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 28 'br' 'br_ln159' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_last_V, void, void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:178->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 29 'br' 'br_ln178' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & !reply_hit)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln180 = store i2 2, i2 %har_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:180->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 30 'store' 'store_ln180' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & !reply_hit & !tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln181 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:181->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 31 'br' 'br_ln181' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & !reply_hit & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %tmp_last_V, void, void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:171->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 32 'br' 'br_ln171' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.41ns)   --->   "%store_ln173 = store i2 1, i2 %har_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:173->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 33 'store' 'store_ln173' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit & !tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:174->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 34 'br' 'br_ln174' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit & !tmp_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_arp_lookup_reply_V, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%addr_V_1 = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/ethernet.hpp:48]   --->   Operation 46 'read' 'addr_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 7> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer3, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer2, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_arp_lookup_reply_V, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:139->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 60 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer3, i1024 %dataStreamBuffer2_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = (har_state_load == 1 & tmp_i_i_55)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i240 @_ssdm_op_BitConcatenate.i240.i16.i48.i48.i128, i16 8, i48 %addr_V_1, i48 %tmp_macAddress_V, i128 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i240 %shl_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'zext' 'zext_ln174' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %headerFifo, i256 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer3, i1024 %dataStreamBuffer2_read_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (har_state_load == 0 & tmp_i_i & tmp_6_i_i & reply_hit)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln374 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 66 'ret' 'ret_ln374' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_arp_lookup_reply_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myMacAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ har_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataStreamBuffer2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ headerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreamBuffer3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
har_state_load                 (load          ) [ 011]
switch_ln151                   (switch        ) [ 000]
tmp_5_i_i                      (nbreadreq     ) [ 010]
br_ln198                       (br            ) [ 000]
dataStreamBuffer2_read_1       (read          ) [ 000]
tmp_last_V_5                   (bitselect     ) [ 010]
br_ln201                       (br            ) [ 000]
store_ln203                    (store         ) [ 000]
br_ln204                       (br            ) [ 000]
tmp_i_i_55                     (nbreadreq     ) [ 011]
br_ln187                       (br            ) [ 000]
dataStreamBuffer2_read         (read          ) [ 011]
tmp_last_V_4                   (bitselect     ) [ 010]
br_ln191                       (br            ) [ 000]
store_ln193                    (store         ) [ 000]
br_ln194                       (br            ) [ 000]
tmp_i_i                        (nbreadreq     ) [ 011]
br_ln154                       (br            ) [ 000]
tmp_6_i_i                      (nbreadreq     ) [ 011]
br_ln154                       (br            ) [ 000]
s_axis_arp_lookup_reply_V_read (read          ) [ 000]
tmp_macAddress_V               (trunc         ) [ 011]
reply_hit                      (bitselect     ) [ 011]
dataStreamBuffer2_read_2       (read          ) [ 011]
tmp_last_V                     (bitselect     ) [ 010]
br_ln159                       (br            ) [ 000]
br_ln178                       (br            ) [ 000]
store_ln180                    (store         ) [ 000]
br_ln181                       (br            ) [ 000]
br_ln171                       (br            ) [ 000]
store_ln173                    (store         ) [ 000]
br_ln174                       (br            ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
addr_V_1                       (read          ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specpipeline_ln139             (specpipeline  ) [ 000]
write_ln174                    (write         ) [ 000]
shl_ln                         (bitconcatenate) [ 000]
zext_ln174                     (zext          ) [ 000]
write_ln174                    (write         ) [ 000]
write_ln174                    (write         ) [ 000]
ret_ln374                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_arp_lookup_reply_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_arp_lookup_reply_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="myMacAddress">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="har_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="har_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataStreamBuffer2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="headerFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataStreamBuffer3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i240.i16.i48.i48.i128"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1024" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5_i_i/1 tmp_i_i_55/1 tmp_6_i_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1024" slack="0"/>
<pin id="82" dir="0" index="1" bw="1024" slack="0"/>
<pin id="83" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataStreamBuffer2_read_1/1 dataStreamBuffer2_read/1 dataStreamBuffer2_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_i_i_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_axis_arp_lookup_reply_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_arp_lookup_reply_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="addr_V_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="48" slack="0"/>
<pin id="102" dir="0" index="1" bw="48" slack="0"/>
<pin id="103" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_V_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="1024" slack="0"/>
<pin id="109" dir="0" index="2" bw="1024" slack="1"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln174_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="256" slack="0"/>
<pin id="116" dir="0" index="2" bw="240" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_5/1 tmp_last_V_4/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/1 store_ln193/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1024" slack="1"/>
<pin id="136" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="dataStreamBuffer2_read dataStreamBuffer2_read_2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="har_state_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="har_state_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_macAddress_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="128" slack="0"/>
<pin id="145" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_macAddress_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="reply_hit_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="128" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="reply_hit/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln180_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln173_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="240" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="48" slack="0"/>
<pin id="171" dir="0" index="3" bw="48" slack="1"/>
<pin id="172" dir="0" index="4" bw="1" slack="0"/>
<pin id="173" dir="1" index="5" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln174_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="240" slack="0"/>
<pin id="180" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="har_state_load_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="har_state_load "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_i_i_55_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_55 "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_i_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_6_i_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_macAddress_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="48" slack="1"/>
<pin id="210" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_macAddress_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="reply_hit_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reply_hit "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="80" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="80" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="94" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="100" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="181"><net_src comp="167" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="186"><net_src comp="139" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="196"><net_src comp="72" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="86" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="72" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="143" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="216"><net_src comp="147" pin="3"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_arp_lookup_reply_V | {}
	Port: myMacAddress | {}
	Port: har_state | {1 }
	Port: dataStreamBuffer2 | {}
	Port: headerFifo | {2 }
	Port: dataStreamBuffer3 | {2 }
 - Input state : 
	Port: handle_arp_reply<512> : s_axis_arp_lookup_reply_V | {1 }
	Port: handle_arp_reply<512> : myMacAddress | {2 }
	Port: handle_arp_reply<512> : har_state | {1 }
	Port: handle_arp_reply<512> : dataStreamBuffer2 | {1 }
	Port: handle_arp_reply<512> : headerFifo | {}
	Port: handle_arp_reply<512> : dataStreamBuffer3 | {}
  - Chain level:
	State 1
		switch_ln151 : 1
		br_ln201 : 1
		br_ln191 : 1
		br_ln159 : 1
		br_ln178 : 1
		br_ln171 : 1
	State 2
		zext_ln174 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|
| Operation|              Functional Unit              |
|----------|-------------------------------------------|
| nbreadreq|            grp_nbreadreq_fu_72            |
|          |          tmp_i_i_nbreadreq_fu_86          |
|----------|-------------------------------------------|
|          |               grp_read_fu_80              |
|   read   | s_axis_arp_lookup_reply_V_read_read_fu_94 |
|          |            addr_V_1_read_fu_100           |
|----------|-------------------------------------------|
|   write  |              grp_write_fu_106             |
|          |          write_ln174_write_fu_113         |
|----------|-------------------------------------------|
| bitselect|                 grp_fu_120                |
|          |              reply_hit_fu_147             |
|----------|-------------------------------------------|
|   trunc  |          tmp_macAddress_V_fu_143          |
|----------|-------------------------------------------|
|bitconcatenate|               shl_ln_fu_167               |
|----------|-------------------------------------------|
|   zext   |             zext_ln174_fu_178             |
|----------|-------------------------------------------|
|   Total  |                                           |
|----------|-------------------------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| har_state_load_reg_183 |    2   |
|         reg_134        |  1024  |
|    reply_hit_reg_213   |    1   |
|    tmp_6_i_i_reg_204   |    1   |
|   tmp_i_i_55_reg_193   |    1   |
|     tmp_i_i_reg_200    |    1   |
|tmp_macAddress_V_reg_208|   48   |
+------------------------+--------+
|          Total         |  1078  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  1078  |
+-----------+--------+
|   Total   |  1078  |
+-----------+--------+
