// Seed: 2531288198
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3
    , id_26,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wand id_14,
    output supply1 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    input wor id_21,
    input tri1 id_22,
    input wor id_23,
    output tri0 id_24
);
  assign id_2 = 1;
  module_0(
      id_26, id_26, id_26, id_26, id_26
  );
endmodule
