:orphan:

.. _bibliography_page:

Bibliography
============

Book
-----

.. [patt2005introduction] Introduction to Computing Systems: From Bits and Gates to C and Beyond, Yale N. Patt & Sanjay J. Patel, isbn:9780071245012, google:N5VmPgAACAAJ
.. [harris2012digital] Digital Design and Computer Architecture, Second Edition, David Harris & Sarah Harris, isbn:9780123944245, amazon:0123944244
.. [hamming2012numerical] Hamming, R. (2012). Numerical methods for scientists and engineers. Courier Corporation. `Link <http://alvand.basu.ac.ir/~dezfoulian/files/Numericals/Numerical.Methods.For.Scientists.And.Engineers_2ed_Hamming_0486652416.pdf>`__
.. [boole1847mathematical] Boole, G. (1847). The mathematical analysis of logic. Philosophical Library.

Journal
-------

.. [hamming1950error] Hamming, R. W. (1950). Error detecting and error correcting codes. The Bell system technical journal, 29(2), 147-160. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=bstj29-2-147.pdf>`__
.. [lamport1982byzantine] Lamport, L., Shostak, R., & Pease, M. (1982). The Byzantine generals problem. ACM Transactions on Programming Languages and Systems (TOPLAS), 4(3), 382-401. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=p382-lamport.pdf>`__
.. [bloom1970space] Bloom, B. H. (1970). Space/time trade-offs in hash coding with allowable errors. Communications of the ACM, 13(7), 422-426. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=p422-bloom.pdf>`__
.. [dennard1974design] Dennard, R. H., Gaensslen, F. H., Rideout, V. L., Bassous, E., & LeBlanc, A. R. (1974). Design of ion-implanted MOSFET's with very small physical dimensions. IEEE Journal of Solid-State Circuits, 9(5), 256-268. `Link <http://people.duke.edu/~bcl15/teachdir/ece299_fall10/Dennard74_Scaling.pdf>`__

Conference
----------

.. [jouppi2017datacenter] Jouppi, N. P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., ... & Boyle, R. (2017, June). In-datacenter performance analysis of a tensor processing unit. In 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (pp. 1-12). IEEE. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=indcperf.pdf>`__
.. [gruss2016rowhammer] Gruss, D., Maurice, C., & Mangard, S. (2016, July). Rowhammer. js: A remote software-induced fault attack in javascript. In International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (pp. 300-321). Springer, Cham. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=10.1007-978-3-319-40667-1_15.pdf>`__
.. [van2016drammer] Van Der Veen, V., Fratantonio, Y., Lindorfer, M., Gruss, D., Maurice, C., Vigna, G., ... & Giuffrida, C. (2016, October). Drammer: Deterministic rowhammer attacks on mobile platforms. In Proceedings of the 2016 ACM SIGSAC conference on computer and communications security (pp. 1675-1689). ACM. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=p1675-van-der-veen.pdf>`__
.. [kim2014flipping] Kim, Y., Daly, R., Kim, J., Fallin, C., Lee, J. H., Lee, D., ... & Mutlu, O. (2014, June). Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. In ACM SIGARCH Computer Architecture News (Vol. 42, No. 3, pp. 361-372). IEEE Press. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=4cc56e&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fdram-row-hammer_isca14.pdf>`__
.. [mutlu2017rowhammer] Mutlu, O. (2017, March). The RowHammer problem and other issues we may face as memory becomes denser. In Proceedings of the Conference on Design, Automation & Test in Europe (pp. 1116-1121). European Design and Automation Association. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=daa41a&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Frowhammer-and-other-memory-issues_date17.pdf>`__
.. [mutlu2007memory] Mutlu, T. M. O. (2007). Memory performance attacks: Denial of memory service in multi-core systems. In USENIX security. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=b3ffcc&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fmph_usenix_security07.pdf>`__
.. [rixner2000memory] Rixner, S., Dally, W. J., Kapasi, U. J., Mattson, P., & Owens, J. D. (2000, June). Memory access scheduling. In ACM SIGARCH Computer Architecture News (Vol. 28, No. 2, pp. 128-138). ACM. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=p128-rixner.pdf>`__
.. [mutlu2007stall] Mutlu, O., & Moscibroda, T. (2007, December). Stall-time fair memory access scheduling for chip multiprocessors. In Proceedings of the 40th Annual IEEE/ACM international Symposium on Microarchitecture (pp. 146-160). IEEE Computer Society. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=0170b2&media=https%3A%2F%2Fusers.ece.cmu.edu%2F~omutlu%2Fpub%2Fstfm_micro07-summary.pdf>`__
.. [mutlu2008parallelism] Mutlu, O., & Moscibroda, T. (2008, June). Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In ACM SIGARCH Computer Architecture News (Vol. 36, No. 3, pp. 63-74). IEEE Computer Society. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=72663d&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fparbs_isca08.pdf>`__
.. [muralidhara2011reducing] Muralidhara, S. P., Subramanian, L., Mutlu, O., Kandemir, M., & Moscibroda, T. (2011, December). Reducing memory interference in multicore systems via application-aware memory channel partitioning. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture (pp. 374-385). ACM. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=83f0b1&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fmemory-channel-partitioning-micro11.pdf>`__
.. [chang2014improving] Chang, K. K. W., Lee, D., Chishti, Z., Alameldeen, A. R., Wilkerson, C., Kim, Y., & Mutlu, O. (2014, February). Improving DRAM performance by parallelizing refreshes with accesses. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) (pp. 356-367). IEEE. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=23913b&media=https%3A%2F%2Fusers.ece.cmu.edu%2F~omutlu%2Fpub%2Fdram-access-refresh-parallelization_hpca14.pdf>`__

Patent
------

.. [zuravleff1997controller] Zuravleff, W. K., & Robinson, T. (1997). U.S. Patent No. 5,630,096. Washington, DC: U.S. Patent and Trademark Office. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=us5630096.pdf>`__

Other
-----

.. [hamming1986you] Hamming, R., & Kaiser, J. F. (1986). You and your research. Transcription of the Bell Communications Research Colloquium Seminar. University of Virginia, 7. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=youandyourresearch.pdf>`__
.. [klaiber2000technology] Klaiber, A. (2000). The technology behind Crusoe processors. Transmeta Technical Brief. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=klaiber_technology_behind_crusoe_processor.pdf>`__
.. [dehnert2003transmeta] Dehnert, J. C., Grant, B. K., Banning, J. P., Johnson, R., Kistler, T., Klaiber, A., & Mattson, J. (2003, March). The Transmeta Code Morphingâ„¢ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization (pp. 15-24). IEEE Computer Society. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=dehnert_transmeta_code_morphing_software.pdf>`__
.. [horn2018reading] Horn, J. (2018). Reading privileged memory with a side-channel. Project Zero, 3. `Link <https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html>`__
.. [seaborn2015exploiting] Seaborn, M., & Dullien, T. (2015). Exploiting the DRAM rowhammer bug to gain kernel privileges. Black Hat, 15. `Link <https://docs.huihoo.com/blackhat/usa-2015/us-15-Seaborn-Exploiting-The-DRAM-Rowhammer-Bug-To-Gain-Kernel-Privileges.pdf>`__
.. [liu2012raidr] Liu, J., Jaiyen, B., Veras, R., & Mutlu, O. (2012, June). RAIDR: Retention-aware intelligent DRAM refresh. In ACM SIGARCH Computer Architecture News (Vol. 40, No. 3, pp. 1-12). IEEE Computer Society. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=18c516&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fraidr-dram-refresh_isca12.pdf>`__
.. [mutlu2013memory] Mutlu, O. (2013, May). Memory scaling: A systems architecture perspective. In 2013 5th IEEE International Memory Workshop (pp. 21-25). IEEE. `Link <https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?tok=0ccaab&media=https%3A%2F%2Fpeople.inf.ethz.ch%2Fomutlu%2Fpub%2Fmemory-scaling_imw13.pdf>`__
.. [moore1965cramming] Moore, G. E. (1965). Cramming more components onto integrated circuits. `Link <https://www.funkschau.de/uploads/media_uploads/documents/1429521922-13-gordonmoore1965article.pdf>`__
