INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivek/lfsr/lfsr.srcs/sources_1/new/get_next_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_next_state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivek/lfsr/lfsr.srcs/sources_1/new/get_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivek/lfsr/lfsr.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vivek/lfsr/lfsr.srcs/sim_1/new/lfsr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_tb
