/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ecl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/19/12 2:11p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_ecl.h $
 * 
 * Hydra_Software_Devel/1   1/19/12 2:11p vanessah
 * SW7425-2202: add B2 left out files
 *
 ***************************************************************************/

#ifndef BCHP_ECL_H__
#define BCHP_ECL_H__

/***************************************************************************
 *ECL - ECL registers
 ***************************************************************************/
#define BCHP_ECL_ECL_CTL                         0x00fec800 /* classifier control register */
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE           0x00fec804 /* classifier active priority table */
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE           0x00fec808 /* classifier toggel priority table */
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH       0x00fec80c /* priority tx_table0 length defined as 0 - 256 range */
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH       0x00fec810 /* priority tx_table1 length defined as 0 - 256 range */
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH       0x00fec814 /* priority rx_table0 length defined as 0 - 256 range */
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH       0x00fec818 /* priority rx_table1 length defined as 0 - 256 range */
#define BCHP_ECL_ECL_UN_UC_TX_QID                0x00fec81c /* UnknownUnicastTxQID */
#define BCHP_ECL_ECL_UN_UC_TX_FWQID              0x00fec820 /* UnknownUnicastTxFWQID */
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID           0x00fec824 /* UnknownUnicastTxSUBCHID */
#define BCHP_ECL_ECL_UN_NONUC_TX_QID             0x00fec828 /* UnknownNonUnicastTxQID */
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID           0x00fec82c /* UnknownNonUnicastTxFWQID */
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID        0x00fec830 /* UnknownNonUnicastTxSUBCHID */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_0         0x00fec834 /* ClassifierAgingStatus , register set index 0. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_1         0x00fec838 /* ClassifierAgingStatus , register set index 1. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_2         0x00fec83c /* ClassifierAgingStatus , register set index 2. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_3         0x00fec840 /* ClassifierAgingStatus , register set index 3. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_4         0x00fec844 /* ClassifierAgingStatus , register set index 4. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_5         0x00fec848 /* ClassifierAgingStatus , register set index 5. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_6         0x00fec84c /* ClassifierAgingStatus , register set index 6. */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_7         0x00fec850 /* ClassifierAgingStatus , register set index 7. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_0            0x00fec854 /* ClassifierAgingClear , register set index 0. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_1            0x00fec858 /* ClassifierAgingClear , register set index 1. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_2            0x00fec85c /* ClassifierAgingClear , register set index 2. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_3            0x00fec860 /* ClassifierAgingClear , register set index 3. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_4            0x00fec864 /* ClassifierAgingClear , register set index 4. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_5            0x00fec868 /* ClassifierAgingClear , register set index 5. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_6            0x00fec86c /* ClassifierAgingClear , register set index 6. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_7            0x00fec870 /* ClassifierAgingClear , register set index 7. */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL          0x00fec878 /* ClassifierAgingClearAll */
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE           0x00fec880 /* LimiterClockPreScale */
#define BCHP_ECL_ECL_UC_TX_LIMITER               0x00fec884 /* UnknownUnicastTxLimiter */
#define BCHP_ECL_ECL_MC_TX_LIMITER               0x00fec888 /* UnknownMulticastTxLimiter */
#define BCHP_ECL_ECL_UC_RX_LIMITER               0x00fec88c /* UnknownUnicastTxLimiter */
#define BCHP_ECL_ECL_MC_RX_LIMITER               0x00fec890 /* UnknownMulticastRxLimiter */
#define BCHP_ECL_ECL_STATISTIC                   0x00fec894 /* StatisticsCountersEnable */
#define BCHP_ECL_ECL_BRIDGE                      0x00fec898 /* Bridge register */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_0          0x00fec89c /* Bridge aging status register , register set index 0. */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_1          0x00fec8a0 /* Bridge aging status register , register set index 1. */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_2          0x00fec8a4 /* Bridge aging status register , register set index 2. */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_3          0x00fec8a8 /* Bridge aging status register , register set index 3. */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_4          0x00fec8ac /* Bridge aging status register , register set index 4. */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_0           0x00fec8b0 /* Bridge aging clear register , register set index 0. */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_1           0x00fec8b4 /* Bridge aging clear register , register set index 1. */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_2           0x00fec8b8 /* Bridge aging clear register , register set index 2. */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_3           0x00fec8bc /* Bridge aging clear register , register set index 3. */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_4           0x00fec8c0 /* Bridge aging clear register , register set index 4. */
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL          0x00fec8c4 /* Bridge aging clear register */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0           0x00fec8c8 /* SA_BRIDGE FIFO Status */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1           0x00fec8cc /* SA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2           0x00fec8d0 /* SA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0           0x00fec8d4 /* SA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1           0x00fec8d8 /* SA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_MSB         0x00fec8dc /* SA_BRIDGE FIFO Data MSB */
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_LSB         0x00fec8e0 /* SA_BRIDGE FIFO Data LSB */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0           0x00fec8e4 /* DA_BRIDGE FIFO Status */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1           0x00fec8e8 /* DA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2           0x00fec8ec /* DA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0           0x00fec8f0 /* DA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1           0x00fec8f4 /* DA_BRIDGE FIFO Control Parameters */
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB         0x00fec8f8 /* DA_BRIDGE FIFO Data MSB */
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_LSB         0x00fec8fc /* DA_BRIDGE FIFO Data LSB */
#define BCHP_ECL_DTS_FIFO_STAT_0                 0x00fec900 /* DTS FIFO Status */
#define BCHP_ECL_DTS_FIFO_STAT_1                 0x00fec904 /* DTS FIFO Control Parameters */
#define BCHP_ECL_DTS_FIFO_STAT_2                 0x00fec908 /* DTS FIFO Control Parameters */
#define BCHP_ECL_DTS_FIFO_CTRL_0                 0x00fec90c /* DTS FIFO Control Parameters */
#define BCHP_ECL_DTS_FIFO_CTRL_1                 0x00fec910 /* DTS FIFO Control Parameters */
#define BCHP_ECL_DTS_FIFO_DATA_MSB               0x00fec914 /* DTS FIFO Data MSB */
#define BCHP_ECL_DTS_FIFO_DATA_LSB               0x00fec918 /* DTS FIFO Data LSB */
#define BCHP_ECL_ECL_GLOBAL_ENABLE               0x00fec91c /* global control register */
#define BCHP_ECL_ECL_DEBUG_TX_STATE              0x00fec920 /* debug all state machine for debug */
#define BCHP_ECL_ECL_DEBUG_RX_STATE              0x00fec924 /* debug all state machine for debug */

/***************************************************************************
 *CLAS_TABLE%i - Classification Table Entry
 ***************************************************************************/
#define BCHP_ECL_CLAS_TABLEi_ARRAY_BASE                            0x00fe8000
#define BCHP_ECL_CLAS_TABLEi_ARRAY_START                           0
#define BCHP_ECL_CLAS_TABLEi_ARRAY_END                             2047
#define BCHP_ECL_CLAS_TABLEi_ARRAY_ELEMENT_SIZE                    32

/***************************************************************************
 *CLAS_TABLE%i - Classification Table Entry
 ***************************************************************************/
/* ECL :: CLAS_TABLEi :: clas_table_8W_offset [31:00] */
#define BCHP_ECL_CLAS_TABLEi_clas_table_8W_offset_MASK             0xffffffff
#define BCHP_ECL_CLAS_TABLEi_clas_table_8W_offset_SHIFT            0


/***************************************************************************
 *CLAS_PRIO_TX_TABLE_0%i - Classifier Priority Table Entry
 ***************************************************************************/
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_ARRAY_BASE                  0x00fea000
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_ARRAY_START                 0
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_ARRAY_END                   255
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *CLAS_PRIO_TX_TABLE_0%i - Classifier Priority Table Entry
 ***************************************************************************/
/* ECL :: CLAS_PRIO_TX_TABLE_0i :: reserved0 [31:08] */
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_reserved0_MASK              0xffffff00
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_reserved0_SHIFT             8

/* ECL :: CLAS_PRIO_TX_TABLE_0i :: clas_prio_tx_table_address_0 [07:00] */
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_clas_prio_tx_table_address_0_MASK 0x000000ff
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_clas_prio_tx_table_address_0_SHIFT 0
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_0i_clas_prio_tx_table_address_0_DEFAULT 0x00000000


/***************************************************************************
 *CLAS_PRIO_TX_TABLE_1%i - Classifier Priority Table Entry
 ***************************************************************************/
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_ARRAY_BASE                  0x00fea400
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_ARRAY_START                 0
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_ARRAY_END                   255
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *CLAS_PRIO_TX_TABLE_1%i - Classifier Priority Table Entry
 ***************************************************************************/
/* ECL :: CLAS_PRIO_TX_TABLE_1i :: reserved0 [31:08] */
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_reserved0_MASK              0xffffff00
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_reserved0_SHIFT             8

/* ECL :: CLAS_PRIO_TX_TABLE_1i :: clas_prio_tx_table_address_1 [07:00] */
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_clas_prio_tx_table_address_1_MASK 0x000000ff
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_clas_prio_tx_table_address_1_SHIFT 0
#define BCHP_ECL_CLAS_PRIO_TX_TABLE_1i_clas_prio_tx_table_address_1_DEFAULT 0x00000000


/***************************************************************************
 *CLAS_PRIO_RX_TABLE_0%i - Classifier Priority Table Entry
 ***************************************************************************/
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_ARRAY_BASE                  0x00fea800
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_ARRAY_START                 0
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_ARRAY_END                   255
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *CLAS_PRIO_RX_TABLE_0%i - Classifier Priority Table Entry
 ***************************************************************************/
/* ECL :: CLAS_PRIO_RX_TABLE_0i :: reserved0 [31:08] */
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_reserved0_MASK              0xffffff00
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_reserved0_SHIFT             8

/* ECL :: CLAS_PRIO_RX_TABLE_0i :: clas_prio_rx_table_address_0 [07:00] */
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_clas_prio_rx_table_address_0_MASK 0x000000ff
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_clas_prio_rx_table_address_0_SHIFT 0
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_0i_clas_prio_rx_table_address_0_DEFAULT 0x00000000


/***************************************************************************
 *CLAS_PRIO_RX_TABLE_1%i - Classifier Priority Table Entry
 ***************************************************************************/
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_ARRAY_BASE                  0x00feac00
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_ARRAY_START                 0
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_ARRAY_END                   255
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *CLAS_PRIO_RX_TABLE_1%i - Classifier Priority Table Entry
 ***************************************************************************/
/* ECL :: CLAS_PRIO_RX_TABLE_1i :: reserved0 [31:08] */
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_reserved0_MASK              0xffffff00
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_reserved0_SHIFT             8

/* ECL :: CLAS_PRIO_RX_TABLE_1i :: clas_prio_rx_table_address_1 [07:00] */
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_clas_prio_rx_table_address_1_MASK 0x000000ff
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_clas_prio_rx_table_address_1_SHIFT 0
#define BCHP_ECL_CLAS_PRIO_RX_TABLE_1i_clas_prio_rx_table_address_1_DEFAULT 0x00000000


/***************************************************************************
 *STAT_TABLE%i - Statistics Table Entry
 ***************************************************************************/
#define BCHP_ECL_STAT_TABLEi_ARRAY_BASE                            0x00feb000
#define BCHP_ECL_STAT_TABLEi_ARRAY_START                           0
#define BCHP_ECL_STAT_TABLEi_ARRAY_END                             543
#define BCHP_ECL_STAT_TABLEi_ARRAY_ELEMENT_SIZE                    32

/***************************************************************************
 *STAT_TABLE%i - Statistics Table Entry
 ***************************************************************************/
/* ECL :: STAT_TABLEi :: stat_table_2W_offset [31:00] */
#define BCHP_ECL_STAT_TABLEi_stat_table_2W_offset_MASK             0xffffffff
#define BCHP_ECL_STAT_TABLEi_stat_table_2W_offset_SHIFT            0
#define BCHP_ECL_STAT_TABLEi_stat_table_2W_offset_DEFAULT          0x00000000


/***************************************************************************
 *BRG_TABLE%i - Bridge Table Entry
 ***************************************************************************/
#define BCHP_ECL_BRG_TABLEi_ARRAY_BASE                             0x00fec000
#define BCHP_ECL_BRG_TABLEi_ARRAY_START                            0
#define BCHP_ECL_BRG_TABLEi_ARRAY_END                              319
#define BCHP_ECL_BRG_TABLEi_ARRAY_ELEMENT_SIZE                     32

/***************************************************************************
 *BRG_TABLE%i - Bridge Table Entry
 ***************************************************************************/
/* ECL :: BRG_TABLEi :: brg_entry_2W_offset [31:00] */
#define BCHP_ECL_BRG_TABLEi_brg_entry_2W_offset_MASK               0xffffffff
#define BCHP_ECL_BRG_TABLEi_brg_entry_2W_offset_SHIFT              0
#define BCHP_ECL_BRG_TABLEi_brg_entry_2W_offset_DEFAULT            0x00000000


/***************************************************************************
 *ECL_CTL - classifier control register
 ***************************************************************************/
/* ECL :: ECL_CTL :: reserved0 [31:05] */
#define BCHP_ECL_ECL_CTL_reserved0_MASK                            0xffffffe0
#define BCHP_ECL_ECL_CTL_reserved0_SHIFT                           5

/* ECL :: ECL_CTL :: enable_rx_zero_padding [04:04] */
#define BCHP_ECL_ECL_CTL_enable_rx_zero_padding_MASK               0x00000010
#define BCHP_ECL_ECL_CTL_enable_rx_zero_padding_SHIFT              4
#define BCHP_ECL_ECL_CTL_enable_rx_zero_padding_DEFAULT            0x00000000

/* ECL :: ECL_CTL :: remove_tx_crc [03:03] */
#define BCHP_ECL_ECL_CTL_remove_tx_crc_MASK                        0x00000008
#define BCHP_ECL_ECL_CTL_remove_tx_crc_SHIFT                       3
#define BCHP_ECL_ECL_CTL_remove_tx_crc_DEFAULT                     0x00000000

/* ECL :: ECL_CTL :: clas_tx_qtag_enable [02:02] */
#define BCHP_ECL_ECL_CTL_clas_tx_qtag_enable_MASK                  0x00000004
#define BCHP_ECL_ECL_CTL_clas_tx_qtag_enable_SHIFT                 2
#define BCHP_ECL_ECL_CTL_clas_tx_qtag_enable_DEFAULT               0x00000000

/* ECL :: ECL_CTL :: clas_rx_enable [01:01] */
#define BCHP_ECL_ECL_CTL_clas_rx_enable_MASK                       0x00000002
#define BCHP_ECL_ECL_CTL_clas_rx_enable_SHIFT                      1
#define BCHP_ECL_ECL_CTL_clas_rx_enable_DEFAULT                    0x00000000

/* ECL :: ECL_CTL :: clas_tx_enable [00:00] */
#define BCHP_ECL_ECL_CTL_clas_tx_enable_MASK                       0x00000001
#define BCHP_ECL_ECL_CTL_clas_tx_enable_SHIFT                      0
#define BCHP_ECL_ECL_CTL_clas_tx_enable_DEFAULT                    0x00000000

/***************************************************************************
 *ECL_ACTIVE_PRIO_TABLE - classifier active priority table
 ***************************************************************************/
/* ECL :: ECL_ACTIVE_PRIO_TABLE :: reserved0 [31:02] */
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_reserved0_MASK              0xfffffffc
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_reserved0_SHIFT             2

/* ECL :: ECL_ACTIVE_PRIO_TABLE :: active_prio_rx_table [01:01] */
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_rx_table_MASK   0x00000002
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_rx_table_SHIFT  1
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_rx_table_DEFAULT 0x00000000

/* ECL :: ECL_ACTIVE_PRIO_TABLE :: active_prio_tx_table [00:00] */
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_tx_table_MASK   0x00000001
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_tx_table_SHIFT  0
#define BCHP_ECL_ECL_ACTIVE_PRIO_TABLE_active_prio_tx_table_DEFAULT 0x00000000

/***************************************************************************
 *ECL_TOGGEL_PRIO_TABLE - classifier toggel priority table
 ***************************************************************************/
/* ECL :: ECL_TOGGEL_PRIO_TABLE :: reserved0 [31:02] */
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_reserved0_MASK              0xfffffffc
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_reserved0_SHIFT             2

/* ECL :: ECL_TOGGEL_PRIO_TABLE :: toggle_prio_rx_table [01:01] */
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_rx_table_MASK   0x00000002
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_rx_table_SHIFT  1
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_rx_table_DEFAULT 0x00000000

/* ECL :: ECL_TOGGEL_PRIO_TABLE :: toggle_prio_tx_table [00:00] */
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_tx_table_MASK   0x00000001
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_tx_table_SHIFT  0
#define BCHP_ECL_ECL_TOGGEL_PRIO_TABLE_toggle_prio_tx_table_DEFAULT 0x00000000

/***************************************************************************
 *ECL_PRIO_TX_TABLE0_LENGTH - priority tx_table0 length defined as 0 - 256 range
 ***************************************************************************/
/* ECL :: ECL_PRIO_TX_TABLE0_LENGTH :: reserved0 [31:08] */
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH_reserved0_MASK          0xffffff00
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH_reserved0_SHIFT         8

/* ECL :: ECL_PRIO_TX_TABLE0_LENGTH :: prio_tx_table0_length [07:00] */
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH_prio_tx_table0_length_MASK 0x000000ff
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH_prio_tx_table0_length_SHIFT 0
#define BCHP_ECL_ECL_PRIO_TX_TABLE0_LENGTH_prio_tx_table0_length_DEFAULT 0x00000000

/***************************************************************************
 *ECL_PRIO_TX_TABLE1_LENGTH - priority tx_table1 length defined as 0 - 256 range
 ***************************************************************************/
/* ECL :: ECL_PRIO_TX_TABLE1_LENGTH :: reserved0 [31:08] */
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH_reserved0_MASK          0xffffff00
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH_reserved0_SHIFT         8

/* ECL :: ECL_PRIO_TX_TABLE1_LENGTH :: prio_tx_table1_length [07:00] */
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH_prio_tx_table1_length_MASK 0x000000ff
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH_prio_tx_table1_length_SHIFT 0
#define BCHP_ECL_ECL_PRIO_TX_TABLE1_LENGTH_prio_tx_table1_length_DEFAULT 0x00000000

/***************************************************************************
 *ECL_PRIO_RX_TABLE0_LENGTH - priority rx_table0 length defined as 0 - 256 range
 ***************************************************************************/
/* ECL :: ECL_PRIO_RX_TABLE0_LENGTH :: reserved0 [31:08] */
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH_reserved0_MASK          0xffffff00
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH_reserved0_SHIFT         8

/* ECL :: ECL_PRIO_RX_TABLE0_LENGTH :: prio_rx_table0_length [07:00] */
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH_prio_rx_table0_length_MASK 0x000000ff
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH_prio_rx_table0_length_SHIFT 0
#define BCHP_ECL_ECL_PRIO_RX_TABLE0_LENGTH_prio_rx_table0_length_DEFAULT 0x00000000

/***************************************************************************
 *ECL_PRIO_RX_TABLE1_LENGTH - priority rx_table1 length defined as 0 - 256 range
 ***************************************************************************/
/* ECL :: ECL_PRIO_RX_TABLE1_LENGTH :: reserved0 [31:08] */
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH_reserved0_MASK          0xffffff00
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH_reserved0_SHIFT         8

/* ECL :: ECL_PRIO_RX_TABLE1_LENGTH :: prio_rx_table1_length [07:00] */
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH_prio_rx_table1_length_MASK 0x000000ff
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH_prio_rx_table1_length_SHIFT 0
#define BCHP_ECL_ECL_PRIO_RX_TABLE1_LENGTH_prio_rx_table1_length_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UN_UC_TX_QID - UnknownUnicastTxQID
 ***************************************************************************/
/* ECL :: ECL_UN_UC_TX_QID :: reserved0 [31:10] */
#define BCHP_ECL_ECL_UN_UC_TX_QID_reserved0_MASK                   0xfffffc00
#define BCHP_ECL_ECL_UN_UC_TX_QID_reserved0_SHIFT                  10

/* ECL :: ECL_UN_UC_TX_QID :: unknown_unicast_tx_qid [09:00] */
#define BCHP_ECL_ECL_UN_UC_TX_QID_unknown_unicast_tx_qid_MASK      0x000003ff
#define BCHP_ECL_ECL_UN_UC_TX_QID_unknown_unicast_tx_qid_SHIFT     0
#define BCHP_ECL_ECL_UN_UC_TX_QID_unknown_unicast_tx_qid_DEFAULT   0x00000000

/***************************************************************************
 *ECL_UN_UC_TX_FWQID - UnknownUnicastTxFWQID
 ***************************************************************************/
/* ECL :: ECL_UN_UC_TX_FWQID :: reserved0 [31:10] */
#define BCHP_ECL_ECL_UN_UC_TX_FWQID_reserved0_MASK                 0xfffffc00
#define BCHP_ECL_ECL_UN_UC_TX_FWQID_reserved0_SHIFT                10

/* ECL :: ECL_UN_UC_TX_FWQID :: unknown_unicast_tx_fwqid [09:00] */
#define BCHP_ECL_ECL_UN_UC_TX_FWQID_unknown_unicast_tx_fwqid_MASK  0x000003ff
#define BCHP_ECL_ECL_UN_UC_TX_FWQID_unknown_unicast_tx_fwqid_SHIFT 0
#define BCHP_ECL_ECL_UN_UC_TX_FWQID_unknown_unicast_tx_fwqid_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UN_UC_TX_SUBCHQID - UnknownUnicastTxSUBCHID
 ***************************************************************************/
/* ECL :: ECL_UN_UC_TX_SUBCHQID :: reserved0 [31:05] */
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID_reserved0_MASK              0xffffffe0
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID_reserved0_SHIFT             5

/* ECL :: ECL_UN_UC_TX_SUBCHQID :: unknown_unicast_tx_subchid [04:00] */
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID_unknown_unicast_tx_subchid_MASK 0x0000001f
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID_unknown_unicast_tx_subchid_SHIFT 0
#define BCHP_ECL_ECL_UN_UC_TX_SUBCHQID_unknown_unicast_tx_subchid_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UN_NONUC_TX_QID - UnknownNonUnicastTxQID
 ***************************************************************************/
/* ECL :: ECL_UN_NONUC_TX_QID :: reserved0 [31:10] */
#define BCHP_ECL_ECL_UN_NONUC_TX_QID_reserved0_MASK                0xfffffc00
#define BCHP_ECL_ECL_UN_NONUC_TX_QID_reserved0_SHIFT               10

/* ECL :: ECL_UN_NONUC_TX_QID :: unknown_non_unicast_tx_qid [09:00] */
#define BCHP_ECL_ECL_UN_NONUC_TX_QID_unknown_non_unicast_tx_qid_MASK 0x000003ff
#define BCHP_ECL_ECL_UN_NONUC_TX_QID_unknown_non_unicast_tx_qid_SHIFT 0
#define BCHP_ECL_ECL_UN_NONUC_TX_QID_unknown_non_unicast_tx_qid_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UN_NONUC_TX_FWQID - UnknownNonUnicastTxFWQID
 ***************************************************************************/
/* ECL :: ECL_UN_NONUC_TX_FWQID :: reserved0 [31:10] */
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID_reserved0_MASK              0xfffffc00
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID_reserved0_SHIFT             10

/* ECL :: ECL_UN_NONUC_TX_FWQID :: unknown_non_unicast_tx_fwqid [09:00] */
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID_unknown_non_unicast_tx_fwqid_MASK 0x000003ff
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID_unknown_non_unicast_tx_fwqid_SHIFT 0
#define BCHP_ECL_ECL_UN_NONUC_TX_FWQID_unknown_non_unicast_tx_fwqid_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UN_NONUC_TX_SUBCHQID - UnknownNonUnicastTxSUBCHID
 ***************************************************************************/
/* ECL :: ECL_UN_NONUC_TX_SUBCHQID :: reserved0 [31:05] */
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID_reserved0_MASK           0xffffffe0
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID_reserved0_SHIFT          5

/* ECL :: ECL_UN_NONUC_TX_SUBCHQID :: unknown_non_unicast_tx_subchid [04:00] */
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID_unknown_non_unicast_tx_subchid_MASK 0x0000001f
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID_unknown_non_unicast_tx_subchid_SHIFT 0
#define BCHP_ECL_ECL_UN_NONUC_TX_SUBCHQID_unknown_non_unicast_tx_subchid_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_0 - ClassifierAgingStatus , register set index 0.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_0 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_0_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_0_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_0_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_1 - ClassifierAgingStatus , register set index 1.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_1 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_1_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_1_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_1_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_2 - ClassifierAgingStatus , register set index 2.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_2 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_2_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_2_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_2_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_3 - ClassifierAgingStatus , register set index 3.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_3 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_3_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_3_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_3_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_4 - ClassifierAgingStatus , register set index 4.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_4 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_4_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_4_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_4_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_5 - ClassifierAgingStatus , register set index 5.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_5 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_5_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_5_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_5_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_6 - ClassifierAgingStatus , register set index 6.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_6 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_6_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_6_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_6_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_STATUS_7 - ClassifierAgingStatus , register set index 7.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_STATUS_7 :: clas_aging_status [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_7_clas_aging_status_MASK    0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_7_clas_aging_status_SHIFT   0
#define BCHP_ECL_ECL_CLAS_AGING_STATUS_7_clas_aging_status_DEFAULT 0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_0 - ClassifierAgingClear , register set index 0.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_0 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_0_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_0_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_0_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_1 - ClassifierAgingClear , register set index 1.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_1 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_1_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_1_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_1_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_2 - ClassifierAgingClear , register set index 2.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_2 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_2_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_2_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_2_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_3 - ClassifierAgingClear , register set index 3.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_3 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_3_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_3_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_3_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_4 - ClassifierAgingClear , register set index 4.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_4 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_4_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_4_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_4_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_5 - ClassifierAgingClear , register set index 5.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_5 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_5_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_5_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_5_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_6 - ClassifierAgingClear , register set index 6.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_6 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_6_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_6_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_6_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_7 - ClassifierAgingClear , register set index 7.
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_7 :: clas_aging_clear [31:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_7_clas_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_CLAS_AGING_CLR_7_clas_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_7_clas_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_CLAS_AGING_CLR_ALL - ClassifierAgingClearAll
 ***************************************************************************/
/* ECL :: ECL_CLAS_AGING_CLR_ALL :: reserved0 [31:01] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL_reserved0_MASK             0xfffffffe
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL_reserved0_SHIFT            1

/* ECL :: ECL_CLAS_AGING_CLR_ALL :: clas_aging_clear_all [00:00] */
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL_clas_aging_clear_all_MASK  0x00000001
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL_clas_aging_clear_all_SHIFT 0
#define BCHP_ECL_ECL_CLAS_AGING_CLR_ALL_clas_aging_clear_all_DEFAULT 0x00000000

/***************************************************************************
 *ECL_LIMITER_PRE_SCALE - LimiterClockPreScale
 ***************************************************************************/
/* ECL :: ECL_LIMITER_PRE_SCALE :: reserved0 [31:10] */
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE_reserved0_MASK              0xfffffc00
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE_reserved0_SHIFT             10

/* ECL :: ECL_LIMITER_PRE_SCALE :: limiter_clock_pre_scale [09:00] */
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE_limiter_clock_pre_scale_MASK 0x000003ff
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE_limiter_clock_pre_scale_SHIFT 0
#define BCHP_ECL_ECL_LIMITER_PRE_SCALE_limiter_clock_pre_scale_DEFAULT 0x00000190

/***************************************************************************
 *ECL_UC_TX_LIMITER - UnknownUnicastTxLimiter
 ***************************************************************************/
/* ECL :: ECL_UC_TX_LIMITER :: reserved0 [31:30] */
#define BCHP_ECL_ECL_UC_TX_LIMITER_reserved0_MASK                  0xc0000000
#define BCHP_ECL_ECL_UC_TX_LIMITER_reserved0_SHIFT                 30

/* ECL :: ECL_UC_TX_LIMITER :: unknown_unicast_tx_limiter_n [29:10] */
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_n_MASK 0x3ffffc00
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_n_SHIFT 10
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_n_DEFAULT 0x00000000

/* ECL :: ECL_UC_TX_LIMITER :: unknown_unicast_tx_limiter_t [09:00] */
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_t_MASK 0x000003ff
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_t_SHIFT 0
#define BCHP_ECL_ECL_UC_TX_LIMITER_unknown_unicast_tx_limiter_t_DEFAULT 0x00000000

/***************************************************************************
 *ECL_MC_TX_LIMITER - UnknownMulticastTxLimiter
 ***************************************************************************/
/* ECL :: ECL_MC_TX_LIMITER :: reserved0 [31:30] */
#define BCHP_ECL_ECL_MC_TX_LIMITER_reserved0_MASK                  0xc0000000
#define BCHP_ECL_ECL_MC_TX_LIMITER_reserved0_SHIFT                 30

/* ECL :: ECL_MC_TX_LIMITER :: unknown_multicast_tx_limiter_n [29:10] */
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_n_MASK 0x3ffffc00
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_n_SHIFT 10
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_n_DEFAULT 0x00000000

/* ECL :: ECL_MC_TX_LIMITER :: unknown_multicast_tx_limiter_t [09:00] */
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_t_MASK 0x000003ff
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_t_SHIFT 0
#define BCHP_ECL_ECL_MC_TX_LIMITER_unknown_multicast_tx_limiter_t_DEFAULT 0x00000000

/***************************************************************************
 *ECL_UC_RX_LIMITER - UnknownUnicastTxLimiter
 ***************************************************************************/
/* ECL :: ECL_UC_RX_LIMITER :: reserved0 [31:30] */
#define BCHP_ECL_ECL_UC_RX_LIMITER_reserved0_MASK                  0xc0000000
#define BCHP_ECL_ECL_UC_RX_LIMITER_reserved0_SHIFT                 30

/* ECL :: ECL_UC_RX_LIMITER :: unknown_unicast_rx_limiter_n [29:10] */
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_n_MASK 0x3ffffc00
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_n_SHIFT 10
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_n_DEFAULT 0x00000000

/* ECL :: ECL_UC_RX_LIMITER :: unknown_unicast_rx_limiter_t [09:00] */
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_t_MASK 0x000003ff
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_t_SHIFT 0
#define BCHP_ECL_ECL_UC_RX_LIMITER_unknown_unicast_rx_limiter_t_DEFAULT 0x00000000

/***************************************************************************
 *ECL_MC_RX_LIMITER - UnknownMulticastRxLimiter
 ***************************************************************************/
/* ECL :: ECL_MC_RX_LIMITER :: reserved0 [31:30] */
#define BCHP_ECL_ECL_MC_RX_LIMITER_reserved0_MASK                  0xc0000000
#define BCHP_ECL_ECL_MC_RX_LIMITER_reserved0_SHIFT                 30

/* ECL :: ECL_MC_RX_LIMITER :: unknown_multicast_rx_limiter_n [29:10] */
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_n_MASK 0x3ffffc00
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_n_SHIFT 10
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_n_DEFAULT 0x00000000

/* ECL :: ECL_MC_RX_LIMITER :: unknown_multicast_rx_limiter_t [09:00] */
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_t_MASK 0x000003ff
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_t_SHIFT 0
#define BCHP_ECL_ECL_MC_RX_LIMITER_unknown_multicast_rx_limiter_t_DEFAULT 0x00000000

/***************************************************************************
 *ECL_STATISTIC - StatisticsCountersEnable
 ***************************************************************************/
/* ECL :: ECL_STATISTIC :: reserved0 [31:02] */
#define BCHP_ECL_ECL_STATISTIC_reserved0_MASK                      0xfffffffc
#define BCHP_ECL_ECL_STATISTIC_reserved0_SHIFT                     2

/* ECL :: ECL_STATISTIC :: statistics_counters_rx_enable [01:01] */
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_rx_enable_MASK  0x00000002
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_rx_enable_SHIFT 1
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_rx_enable_DEFAULT 0x00000000

/* ECL :: ECL_STATISTIC :: statistics_counters_tx_enable [00:00] */
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_tx_enable_MASK  0x00000001
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_tx_enable_SHIFT 0
#define BCHP_ECL_ECL_STATISTIC_statistics_counters_tx_enable_DEFAULT 0x00000000

/***************************************************************************
 *ECL_BRIDGE - Bridge register
 ***************************************************************************/
/* ECL :: ECL_BRIDGE :: reserved0 [31:10] */
#define BCHP_ECL_ECL_BRIDGE_reserved0_MASK                         0xfffffc00
#define BCHP_ECL_ECL_BRIDGE_reserved0_SHIFT                        10

/* ECL :: ECL_BRIDGE :: brg_rx_enable [09:09] */
#define BCHP_ECL_ECL_BRIDGE_brg_rx_enable_MASK                     0x00000200
#define BCHP_ECL_ECL_BRIDGE_brg_rx_enable_SHIFT                    9
#define BCHP_ECL_ECL_BRIDGE_brg_rx_enable_DEFAULT                  0x00000000

/* ECL :: ECL_BRIDGE :: brg_tx_enable [08:08] */
#define BCHP_ECL_ECL_BRIDGE_brg_tx_enable_MASK                     0x00000100
#define BCHP_ECL_ECL_BRIDGE_brg_tx_enable_SHIFT                    8
#define BCHP_ECL_ECL_BRIDGE_brg_tx_enable_DEFAULT                  0x00000000

/* ECL :: ECL_BRIDGE :: self_port_id [07:00] */
#define BCHP_ECL_ECL_BRIDGE_self_port_id_MASK                      0x000000ff
#define BCHP_ECL_ECL_BRIDGE_self_port_id_SHIFT                     0
#define BCHP_ECL_ECL_BRIDGE_self_port_id_DEFAULT                   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_STATUS_0 - Bridge aging status register , register set index 0.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_STATUS_0 :: brg_aging_status [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_0_brg_aging_status_MASK      0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_STATUS_0_brg_aging_status_SHIFT     0
#define BCHP_ECL_ECL_BRG_AGING_STATUS_0_brg_aging_status_DEFAULT   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_STATUS_1 - Bridge aging status register , register set index 1.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_STATUS_1 :: brg_aging_status [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_1_brg_aging_status_MASK      0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_STATUS_1_brg_aging_status_SHIFT     0
#define BCHP_ECL_ECL_BRG_AGING_STATUS_1_brg_aging_status_DEFAULT   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_STATUS_2 - Bridge aging status register , register set index 2.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_STATUS_2 :: brg_aging_status [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_2_brg_aging_status_MASK      0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_STATUS_2_brg_aging_status_SHIFT     0
#define BCHP_ECL_ECL_BRG_AGING_STATUS_2_brg_aging_status_DEFAULT   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_STATUS_3 - Bridge aging status register , register set index 3.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_STATUS_3 :: brg_aging_status [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_3_brg_aging_status_MASK      0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_STATUS_3_brg_aging_status_SHIFT     0
#define BCHP_ECL_ECL_BRG_AGING_STATUS_3_brg_aging_status_DEFAULT   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_STATUS_4 - Bridge aging status register , register set index 4.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_STATUS_4 :: brg_aging_status [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_STATUS_4_brg_aging_status_MASK      0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_STATUS_4_brg_aging_status_SHIFT     0
#define BCHP_ECL_ECL_BRG_AGING_STATUS_4_brg_aging_status_DEFAULT   0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEAR_0 - Bridge aging clear register , register set index 0.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEAR_0 :: brg_aging_clear [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_0_brg_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_0_brg_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_0_brg_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEAR_1 - Bridge aging clear register , register set index 1.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEAR_1 :: brg_aging_clear [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_1_brg_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_1_brg_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_1_brg_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEAR_2 - Bridge aging clear register , register set index 2.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEAR_2 :: brg_aging_clear [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_2_brg_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_2_brg_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_2_brg_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEAR_3 - Bridge aging clear register , register set index 3.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEAR_3 :: brg_aging_clear [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_3_brg_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_3_brg_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_3_brg_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEAR_4 - Bridge aging clear register , register set index 4.
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEAR_4 :: brg_aging_clear [31:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_4_brg_aging_clear_MASK        0xffffffff
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_4_brg_aging_clear_SHIFT       0
#define BCHP_ECL_ECL_BRG_AGING_CLEAR_4_brg_aging_clear_DEFAULT     0x00000000

/***************************************************************************
 *ECL_BRG_AGING_CLEARALL - Bridge aging clear register
 ***************************************************************************/
/* ECL :: ECL_BRG_AGING_CLEARALL :: reserved0 [31:01] */
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL_reserved0_MASK             0xfffffffe
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL_reserved0_SHIFT            1

/* ECL :: ECL_BRG_AGING_CLEARALL :: brg_aging_clear_all [00:00] */
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL_brg_aging_clear_all_MASK   0x00000001
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL_brg_aging_clear_all_SHIFT  0
#define BCHP_ECL_ECL_BRG_AGING_CLEARALL_brg_aging_clear_all_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_STAT_0 - SA_BRIDGE FIFO Status
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_STAT_0 :: reserved0 [31:02] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_reserved0_MASK              0xfffffffc
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_reserved0_SHIFT             2

/* ECL :: SA_BRIDGE_FIFO_STAT_0 :: sa_bridge_fifo_full [01:01] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_full_MASK    0x00000002
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_full_SHIFT   1
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_full_DEFAULT 0x00000000

/* ECL :: SA_BRIDGE_FIFO_STAT_0 :: sa_bridge_fifo_not_empty [00:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_not_empty_MASK 0x00000001
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_not_empty_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_0_sa_bridge_fifo_not_empty_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_STAT_1 - SA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_STAT_1 :: reserved0 [31:05] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1_reserved0_MASK              0xffffffe0
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1_reserved0_SHIFT             5

/* ECL :: SA_BRIDGE_FIFO_STAT_1 :: sa_bridge_fifo_fullness [04:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1_sa_bridge_fifo_fullness_MASK 0x0000001f
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1_sa_bridge_fifo_fullness_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_1_sa_bridge_fifo_fullness_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_STAT_2 - SA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_STAT_2 :: reserved0 [31:05] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2_reserved0_MASK              0xffffffe0
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2_reserved0_SHIFT             5

/* ECL :: SA_BRIDGE_FIFO_STAT_2 :: sa_bridge_fifo_water_mark [04:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2_sa_bridge_fifo_water_mark_MASK 0x0000001f
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2_sa_bridge_fifo_water_mark_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_STAT_2_sa_bridge_fifo_water_mark_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_CTRL_0 - SA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_CTRL_0 :: reserved0 [31:01] */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0_reserved0_MASK              0xfffffffe
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0_reserved0_SHIFT             1

/* ECL :: SA_BRIDGE_FIFO_CTRL_0 :: sa_bridge_fifo_water_mark_clr [00:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0_sa_bridge_fifo_water_mark_clr_MASK 0x00000001
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0_sa_bridge_fifo_water_mark_clr_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_0_sa_bridge_fifo_water_mark_clr_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_CTRL_1 - SA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_CTRL_1 :: reserved0 [31:01] */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1_reserved0_MASK              0xfffffffe
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1_reserved0_SHIFT             1

/* ECL :: SA_BRIDGE_FIFO_CTRL_1 :: sa_bridge_pop [00:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1_sa_bridge_pop_MASK          0x00000001
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1_sa_bridge_pop_SHIFT         0
#define BCHP_ECL_SA_BRIDGE_FIFO_CTRL_1_sa_bridge_pop_DEFAULT       0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_DATA_MSB - SA_BRIDGE FIFO Data MSB
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_DATA_MSB :: sa_bridge_rddata_msb [31:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_MSB_sa_bridge_rddata_msb_MASK 0xffffffff
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_MSB_sa_bridge_rddata_msb_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_MSB_sa_bridge_rddata_msb_DEFAULT 0x00000000

/***************************************************************************
 *SA_BRIDGE_FIFO_DATA_LSB - SA_BRIDGE FIFO Data LSB
 ***************************************************************************/
/* ECL :: SA_BRIDGE_FIFO_DATA_LSB :: sa_bridge_rddata_lsb [31:00] */
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_LSB_sa_bridge_rddata_lsb_MASK 0xffffffff
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_LSB_sa_bridge_rddata_lsb_SHIFT 0
#define BCHP_ECL_SA_BRIDGE_FIFO_DATA_LSB_sa_bridge_rddata_lsb_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_STAT_0 - DA_BRIDGE FIFO Status
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_STAT_0 :: reserved0 [31:02] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_reserved0_MASK              0xfffffffc
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_reserved0_SHIFT             2

/* ECL :: DA_BRIDGE_FIFO_STAT_0 :: da_bridge_fifo_full [01:01] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_full_MASK    0x00000002
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_full_SHIFT   1
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_full_DEFAULT 0x00000000

/* ECL :: DA_BRIDGE_FIFO_STAT_0 :: da_bridge_fifo_not_empty [00:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_not_empty_MASK 0x00000001
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_not_empty_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_0_da_bridge_fifo_not_empty_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_STAT_1 - DA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_STAT_1 :: reserved0 [31:02] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1_reserved0_MASK              0xfffffffc
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1_reserved0_SHIFT             2

/* ECL :: DA_BRIDGE_FIFO_STAT_1 :: da_bridge_fifo_fullness [01:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1_da_bridge_fifo_fullness_MASK 0x00000003
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1_da_bridge_fifo_fullness_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_1_da_bridge_fifo_fullness_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_STAT_2 - DA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_STAT_2 :: reserved0 [31:02] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2_reserved0_MASK              0xfffffffc
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2_reserved0_SHIFT             2

/* ECL :: DA_BRIDGE_FIFO_STAT_2 :: da_bridge_fifo_water_mark [01:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2_da_bridge_fifo_water_mark_MASK 0x00000003
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2_da_bridge_fifo_water_mark_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_STAT_2_da_bridge_fifo_water_mark_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_CTRL_0 - DA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_CTRL_0 :: reserved0 [31:01] */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0_reserved0_MASK              0xfffffffe
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0_reserved0_SHIFT             1

/* ECL :: DA_BRIDGE_FIFO_CTRL_0 :: da_bridge_fifo_water_mark_clr [00:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0_da_bridge_fifo_water_mark_clr_MASK 0x00000001
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0_da_bridge_fifo_water_mark_clr_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_0_da_bridge_fifo_water_mark_clr_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_CTRL_1 - DA_BRIDGE FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_CTRL_1 :: reserved0 [31:01] */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1_reserved0_MASK              0xfffffffe
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1_reserved0_SHIFT             1

/* ECL :: DA_BRIDGE_FIFO_CTRL_1 :: da_bridge_pop [00:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1_da_bridge_pop_MASK          0x00000001
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1_da_bridge_pop_SHIFT         0
#define BCHP_ECL_DA_BRIDGE_FIFO_CTRL_1_da_bridge_pop_DEFAULT       0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_DATA_MSB - DA_BRIDGE FIFO Data MSB
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_DATA_MSB :: reserved0 [31:16] */
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB_reserved0_MASK            0xffff0000
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB_reserved0_SHIFT           16

/* ECL :: DA_BRIDGE_FIFO_DATA_MSB :: da_bridge_rddata_msb [15:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB_da_bridge_rddata_msb_MASK 0x0000ffff
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB_da_bridge_rddata_msb_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB_da_bridge_rddata_msb_DEFAULT 0x00000000

/***************************************************************************
 *DA_BRIDGE_FIFO_DATA_LSB - DA_BRIDGE FIFO Data LSB
 ***************************************************************************/
/* ECL :: DA_BRIDGE_FIFO_DATA_LSB :: da_bridge_rddata_lsb [31:00] */
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_LSB_da_bridge_rddata_lsb_MASK 0xffffffff
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_LSB_da_bridge_rddata_lsb_SHIFT 0
#define BCHP_ECL_DA_BRIDGE_FIFO_DATA_LSB_da_bridge_rddata_lsb_DEFAULT 0x00000000

/***************************************************************************
 *DTS_FIFO_STAT_0 - DTS FIFO Status
 ***************************************************************************/
/* ECL :: DTS_FIFO_STAT_0 :: reserved0 [31:02] */
#define BCHP_ECL_DTS_FIFO_STAT_0_reserved0_MASK                    0xfffffffc
#define BCHP_ECL_DTS_FIFO_STAT_0_reserved0_SHIFT                   2

/* ECL :: DTS_FIFO_STAT_0 :: dts_fifo_full [01:01] */
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_full_MASK                0x00000002
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_full_SHIFT               1
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_full_DEFAULT             0x00000000

/* ECL :: DTS_FIFO_STAT_0 :: dts_fifo_not_empty [00:00] */
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_not_empty_MASK           0x00000001
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_not_empty_SHIFT          0
#define BCHP_ECL_DTS_FIFO_STAT_0_dts_fifo_not_empty_DEFAULT        0x00000000

/***************************************************************************
 *DTS_FIFO_STAT_1 - DTS FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DTS_FIFO_STAT_1 :: reserved0 [31:03] */
#define BCHP_ECL_DTS_FIFO_STAT_1_reserved0_MASK                    0xfffffff8
#define BCHP_ECL_DTS_FIFO_STAT_1_reserved0_SHIFT                   3

/* ECL :: DTS_FIFO_STAT_1 :: dts_fifo_fullness [02:00] */
#define BCHP_ECL_DTS_FIFO_STAT_1_dts_fifo_fullness_MASK            0x00000007
#define BCHP_ECL_DTS_FIFO_STAT_1_dts_fifo_fullness_SHIFT           0
#define BCHP_ECL_DTS_FIFO_STAT_1_dts_fifo_fullness_DEFAULT         0x00000000

/***************************************************************************
 *DTS_FIFO_STAT_2 - DTS FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DTS_FIFO_STAT_2 :: reserved0 [31:03] */
#define BCHP_ECL_DTS_FIFO_STAT_2_reserved0_MASK                    0xfffffff8
#define BCHP_ECL_DTS_FIFO_STAT_2_reserved0_SHIFT                   3

/* ECL :: DTS_FIFO_STAT_2 :: dts_fifo_water_mark [02:00] */
#define BCHP_ECL_DTS_FIFO_STAT_2_dts_fifo_water_mark_MASK          0x00000007
#define BCHP_ECL_DTS_FIFO_STAT_2_dts_fifo_water_mark_SHIFT         0
#define BCHP_ECL_DTS_FIFO_STAT_2_dts_fifo_water_mark_DEFAULT       0x00000000

/***************************************************************************
 *DTS_FIFO_CTRL_0 - DTS FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DTS_FIFO_CTRL_0 :: reserved0 [31:01] */
#define BCHP_ECL_DTS_FIFO_CTRL_0_reserved0_MASK                    0xfffffffe
#define BCHP_ECL_DTS_FIFO_CTRL_0_reserved0_SHIFT                   1

/* ECL :: DTS_FIFO_CTRL_0 :: dts_fifo_water_mark_clr [00:00] */
#define BCHP_ECL_DTS_FIFO_CTRL_0_dts_fifo_water_mark_clr_MASK      0x00000001
#define BCHP_ECL_DTS_FIFO_CTRL_0_dts_fifo_water_mark_clr_SHIFT     0
#define BCHP_ECL_DTS_FIFO_CTRL_0_dts_fifo_water_mark_clr_DEFAULT   0x00000000

/***************************************************************************
 *DTS_FIFO_CTRL_1 - DTS FIFO Control Parameters
 ***************************************************************************/
/* ECL :: DTS_FIFO_CTRL_1 :: reserved0 [31:01] */
#define BCHP_ECL_DTS_FIFO_CTRL_1_reserved0_MASK                    0xfffffffe
#define BCHP_ECL_DTS_FIFO_CTRL_1_reserved0_SHIFT                   1

/* ECL :: DTS_FIFO_CTRL_1 :: dts_pop [00:00] */
#define BCHP_ECL_DTS_FIFO_CTRL_1_dts_pop_MASK                      0x00000001
#define BCHP_ECL_DTS_FIFO_CTRL_1_dts_pop_SHIFT                     0
#define BCHP_ECL_DTS_FIFO_CTRL_1_dts_pop_DEFAULT                   0x00000000

/***************************************************************************
 *DTS_FIFO_DATA_MSB - DTS FIFO Data MSB
 ***************************************************************************/
/* ECL :: DTS_FIFO_DATA_MSB :: reserved0 [31:04] */
#define BCHP_ECL_DTS_FIFO_DATA_MSB_reserved0_MASK                  0xfffffff0
#define BCHP_ECL_DTS_FIFO_DATA_MSB_reserved0_SHIFT                 4

/* ECL :: DTS_FIFO_DATA_MSB :: dts_rddata_msb [03:00] */
#define BCHP_ECL_DTS_FIFO_DATA_MSB_dts_rddata_msb_MASK             0x0000000f
#define BCHP_ECL_DTS_FIFO_DATA_MSB_dts_rddata_msb_SHIFT            0
#define BCHP_ECL_DTS_FIFO_DATA_MSB_dts_rddata_msb_DEFAULT          0x00000000

/***************************************************************************
 *DTS_FIFO_DATA_LSB - DTS FIFO Data LSB
 ***************************************************************************/
/* ECL :: DTS_FIFO_DATA_LSB :: dts_rddata_lsb [31:00] */
#define BCHP_ECL_DTS_FIFO_DATA_LSB_dts_rddata_lsb_MASK             0xffffffff
#define BCHP_ECL_DTS_FIFO_DATA_LSB_dts_rddata_lsb_SHIFT            0
#define BCHP_ECL_DTS_FIFO_DATA_LSB_dts_rddata_lsb_DEFAULT          0x00000000

/***************************************************************************
 *ECL_GLOBAL_ENABLE - global control register
 ***************************************************************************/
/* ECL :: ECL_GLOBAL_ENABLE :: reserved0 [31:02] */
#define BCHP_ECL_ECL_GLOBAL_ENABLE_reserved0_MASK                  0xfffffffc
#define BCHP_ECL_ECL_GLOBAL_ENABLE_reserved0_SHIFT                 2

/* ECL :: ECL_GLOBAL_ENABLE :: ecl_rx_enable [01:01] */
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_rx_enable_MASK              0x00000002
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_rx_enable_SHIFT             1
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_rx_enable_DEFAULT           0x00000000

/* ECL :: ECL_GLOBAL_ENABLE :: ecl_tx_enable [00:00] */
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_tx_enable_MASK              0x00000001
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_tx_enable_SHIFT             0
#define BCHP_ECL_ECL_GLOBAL_ENABLE_ecl_tx_enable_DEFAULT           0x00000000

/***************************************************************************
 *ECL_DEBUG_TX_STATE - debug all state machine for debug
 ***************************************************************************/
/* ECL :: ECL_DEBUG_TX_STATE :: reserved0 [31:28] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved0_MASK                 0xf0000000
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved0_SHIFT                28

/* ECL :: ECL_DEBUG_TX_STATE :: ecl_debug_tx_stat_state [27:24] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_stat_state_MASK   0x0f000000
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_stat_state_SHIFT  24
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_stat_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_TX_STATE :: reserved1 [23:19] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved1_MASK                 0x00f80000
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved1_SHIFT                19

/* ECL :: ECL_DEBUG_TX_STATE :: ecl_debug_tx_clas_state [18:16] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_clas_state_MASK   0x00070000
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_clas_state_SHIFT  16
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_clas_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_TX_STATE :: reserved2 [15:11] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved2_MASK                 0x0000f800
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved2_SHIFT                11

/* ECL :: ECL_DEBUG_TX_STATE :: ecl_debug_tx_brg_state [10:08] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_brg_state_MASK    0x00000700
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_brg_state_SHIFT   8
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_brg_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_TX_STATE :: reserved3 [07:03] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved3_MASK                 0x000000f8
#define BCHP_ECL_ECL_DEBUG_TX_STATE_reserved3_SHIFT                3

/* ECL :: ECL_DEBUG_TX_STATE :: ecl_debug_tx_fsm_state [02:00] */
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_fsm_state_MASK    0x00000007
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_fsm_state_SHIFT   0
#define BCHP_ECL_ECL_DEBUG_TX_STATE_ecl_debug_tx_fsm_state_DEFAULT 0x00000000

/***************************************************************************
 *ECL_DEBUG_RX_STATE - debug all state machine for debug
 ***************************************************************************/
/* ECL :: ECL_DEBUG_RX_STATE :: reserved0 [31:28] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved0_MASK                 0xf0000000
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved0_SHIFT                28

/* ECL :: ECL_DEBUG_RX_STATE :: ecl_debug_rx_stat_state [27:24] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_stat_state_MASK   0x0f000000
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_stat_state_SHIFT  24
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_stat_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_RX_STATE :: reserved1 [23:19] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved1_MASK                 0x00f80000
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved1_SHIFT                19

/* ECL :: ECL_DEBUG_RX_STATE :: ecl_debug_rx_clas_state [18:16] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_clas_state_MASK   0x00070000
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_clas_state_SHIFT  16
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_clas_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_RX_STATE :: reserved2 [15:11] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved2_MASK                 0x0000f800
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved2_SHIFT                11

/* ECL :: ECL_DEBUG_RX_STATE :: ecl_debug_rx_brg_state [10:08] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_brg_state_MASK    0x00000700
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_brg_state_SHIFT   8
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_brg_state_DEFAULT 0x00000000

/* ECL :: ECL_DEBUG_RX_STATE :: reserved3 [07:03] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved3_MASK                 0x000000f8
#define BCHP_ECL_ECL_DEBUG_RX_STATE_reserved3_SHIFT                3

/* ECL :: ECL_DEBUG_RX_STATE :: ecl_debug_rx_fsm_state [02:00] */
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_fsm_state_MASK    0x00000007
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_fsm_state_SHIFT   0
#define BCHP_ECL_ECL_DEBUG_RX_STATE_ecl_debug_rx_fsm_state_DEFAULT 0x00000000

#endif /* #ifndef BCHP_ECL_H__ */

/* End of File */
