library ieee;
use ieee.std_logic_1164.all;


package EE638 is

    
      component AND_2 is              --component declaration
	  
       port(I0, I1 : in std_logic;   --inputs of AND gate
		      O0 : out std_logic);     --output of AND gate
      end component;
	   
		
	   component XOR_2 is             --component declaration
		
       port(I0, I1 : in std_logic;   --inputs of  XOR gate
		      O0 : out std_logic);     --output of  XOR gate
      end component;
		
		component OR_2 is
       port(I0, I1 : in std_logic;   --inputs of  OR gate
		      O0 : out std_logic);     --output of  OR gate
      end component;

end package;