[2025-09-18 01:22:43] START suite=qualcomm_srv trace=srv42_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv42_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2578710 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998346 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998346 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4998347 heartbeat IPC: 4.133 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13142187 heartbeat IPC: 1.228 cumulative IPC: 1.228 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 21248562 heartbeat IPC: 1.234 cumulative IPC: 1.231 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 29342903 heartbeat IPC: 1.235 cumulative IPC: 1.232 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 37372714 heartbeat IPC: 1.245 cumulative IPC: 1.236 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 45481690 heartbeat IPC: 1.233 cumulative IPC: 1.235 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 53538909 heartbeat IPC: 1.241 cumulative IPC: 1.236 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv42_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000025 cycles: 61673079 heartbeat IPC: 1.229 cumulative IPC: 1.235 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000026 cycles: 69808282 heartbeat IPC: 1.229 cumulative IPC: 1.234 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000030 cycles: 77959460 heartbeat IPC: 1.227 cumulative IPC: 1.234 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81106952 cumulative IPC: 1.233 (Simulation time: 00 hr 12 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81106952 cumulative IPC: 1.233 (Simulation time: 00 hr 12 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv42_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.233 instructions: 100000000 cycles: 81106952
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 30.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08563
BRANCH_INDIRECT: 0.3693
BRANCH_CONDITIONAL: 11.04
BRANCH_DIRECT_CALL: 0.4214
BRANCH_INDIRECT_CALL: 0.5452
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 11045
LQ_STALL: 0
SQ_STALL: 43640


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 167.5
REPLAY_LOAD: 158.5
NON_REPLAY_LOAD: 3.4353905

== Total ==
ADDR_TRANS: 335
REPLAY_LOAD: 634
NON_REPLAY_LOAD: 10076

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 2933

cpu0->cpu0_STLB TOTAL        ACCESS:    2117345 HIT:    2116666 MISS:        679 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117345 HIT:    2116666 MISS:        679 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 157.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9649983 HIT:    8964637 MISS:     685346 MSHR_MERGE:      35631
cpu0->cpu0_L2C LOAD         ACCESS:    7745903 HIT:    7196637 MISS:     549266 MSHR_MERGE:        480
cpu0->cpu0_L2C RFO          ACCESS:     580153 HIT:     513582 MISS:      66571 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     173646 HIT:     123089 MISS:      50557 MSHR_MERGE:      35151
cpu0->cpu0_L2C WRITE        ACCESS:    1149062 HIT:    1130845 MISS:      18217 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1219 HIT:        484 MISS:        735 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     118222 ISSUED:     111605 USEFUL:       1348 USELESS:       5124
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15879512 HIT:    7728289 MISS:    8151223 MSHR_MERGE:    2042167
cpu0->cpu0_L1I LOAD         ACCESS:   15879512 HIT:    7728289 MISS:    8151223 MSHR_MERGE:    2042167
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30907591 HIT:   26891249 MISS:    4016342 MSHR_MERGE:    1736011
cpu0->cpu0_L1D LOAD         ACCESS:   16673791 HIT:   14524516 MISS:    2149275 MSHR_MERGE:     512428
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     355072 HIT:     254779 MISS:     100293 MSHR_MERGE:      38182
cpu0->cpu0_L1D WRITE        ACCESS:   13877353 HIT:   12111825 MISS:    1765528 MSHR_MERGE:    1185374
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1375 HIT:        129 MISS:       1246 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:     554397 ISSUED:     355069 USEFUL:      12752 USELESS:      40476
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13015736 HIT:   10715225 MISS:    2300511 MSHR_MERGE:    1169447
cpu0->cpu0_ITLB LOAD         ACCESS:   13015736 HIT:   10715225 MISS:    2300511 MSHR_MERGE:    1169447
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29063570 HIT:   27736793 MISS:    1326777 MSHR_MERGE:     340496
cpu0->cpu0_DTLB LOAD         ACCESS:   29063570 HIT:   27736793 MISS:    1326777 MSHR_MERGE:     340496
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->LLC TOTAL        ACCESS:     740133 HIT:     728426 MISS:      11707 MSHR_MERGE:        374
cpu0->LLC LOAD         ACCESS:     548786 HIT:     540510 MISS:       8276 MSHR_MERGE:         59
cpu0->LLC RFO          ACCESS:      66571 HIT:      66537 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15406 HIT:      12292 MISS:       3114 MSHR_MERGE:        315
cpu0->LLC WRITE        ACCESS:     108635 HIT:     108625 MISS:         10 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        735 HIT:        462 MISS:        273 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        105
  ROW_BUFFER_MISS:      11218
  AVG DBUS CONGESTED CYCLE: 3.001
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         15
  FULL:          0
Channel 0 REFRESHES ISSUED:       6759

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529072       538174        67818          651
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           61           52           24
  STLB miss resolved @ L2C                0           61          288          206           33
  STLB miss resolved @ LLC                0           20          188          300           59
  STLB miss resolved @ MEM                0            0           83          130          148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197675        49621      1578238        96727           20
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            7           10
  STLB miss resolved @ L2C                0            0            0            4            0
  STLB miss resolved @ LLC                0            6            0           22            6
  STLB miss resolved @ MEM                0            0            0           13           18
[2025-09-18 01:34:52] END   suite=qualcomm_srv trace=srv42_ap (rc=0)
