FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"DDGT_P";
3"UN$1$HCT123$I9$Q2";
4"UN$1$LEDL$I18$A";
5"GND\G";
6"GND\G";
7"VCC\G";
8"VCC\G";
9"VCC\G";
10"VEE\G";
11"GND\G";
12"GND\G";
13"UN$1$CSMD0805$I15$B";
14"GND\G";
15"VCC\G";
16"GND\G";
17"GND\G";
18"LE";
19"DDGT_BITS";
20"GT_TTL";
21"VCC\G";
22"VCC\G";
23"VCC\G";
24"CLK";
25"DATA";
26"GND\G";
27"GND\G";
28"GND\G";
29"DGT_TTL";
30"DDGT_TTL";
31"UN$1$LEDL$I19$A";
32"VCC\G";
33"VCC\G";
34"UN$1$HCT123$I9$Q1";
35"UN$1$CSMD0805$I14$B";
36"VCC\G";
37"DGT_P";
38"DGT_N";
39"DGT2";
40"DDGT_N";
41"GND\G";
%"DS1023200"
"1","(-1800,2600)","0","ttl","I1";
;
$LOCATION"U1"
CDS_LOCATION"U1"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,200,-300"
CDS_LIB"ttl"
ROOM"GT_DELAY";
"VCC"
$PN"16"23;
"GND"
$PN"8"16;
"IN"
$PN"1"20;
"PWM"
$PN"9"0;
"OUT"
$PN"15"29;
"P3"
$PN"6"0;
"P4"
$PN"7"0;
"D/P2"
$PN"5"25;
"PS"
$PN"14"22;
"CLK/P1"
$PN"4"24;
"LE* \B"
$PN"2"18;
"Q/P0"
$PN"3"19;
"MS"
$PN"11"17;
"P5"
$PN"10"0;
"P6"
$PN"12"0;
"P7"
$PN"13"0;
%"MC10H124"
"1","(-200,1800)","0","ecl","I10";
;
$LOCATION"U8"
CDS_LOCATION"U8"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl"
ROOM"GT_DELAY";
"COMMON"
$PN"8"0;
"GND"
$PN"20"1;
"VCC"
$PN"12"9;
"VEE"
$PN"10"10;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"40;
"A_OUT* \B"
$PN"5"38;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"39;
"B_OUT"
$PN"2"2;
"A_OUT"
$PN"3"37;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"29;
"B_IN"
$PN"9"30;
"A_IN"
$PN"7"29;
%"CSMD0603"
"1","(200,2550)","1","capacitors","I11";
;
$LOCATION"C9"
CDS_LOCATION"C9"
$SEC"1"
CDS_SEC"1"
VALUE"1.0UF"
PACKTYPE"0603"
VOLTAGE"25V"
PART_NAME"CSMD0603"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
ROOM"GT_DELAY";
"B<0>"
$PN"2"11;
"A<0>"
$PN"1"36;
%"CSMD0603"
"1","(-350,1350)","4","capacitors","I12";
;
$LOCATION"C6"
CDS_LOCATION"C6"
$SEC"1"
CDS_SEC"1"
VALUE"1.0UF"
VOLTAGE"25V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"GT_DELAY";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"1;
%"CSMD0603"
"1","(-100,1350)","4","capacitors","I13";
;
$LOCATION"C7"
CDS_LOCATION"C7"
$SEC"1"
CDS_SEC"1"
VALUE"1.0UF"
PACKTYPE"0603"
VOLTAGE"25V"
PART_NAME"CSMD0603"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"GT_DELAY";
"B<0>"
$PN"2"1;
"A<0>"
$PN"1"10;
%"CSMD0805"
"1","(250,3650)","1","capacitors","I14";
;
$LOCATION"C10"
CDS_LOCATION"C10"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
POSTOL"10%"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
ROOM"GT_DELAY";
"B<0>"
$PN"2"35;
"A<0>"
$PN"1"41;
%"CSMD0805"
"1","(-50,3600)","1","capacitors","I15";
;
$LOCATION"C8"
CDS_LOCATION"C8"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
ROOM"GT_DELAY";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"12;
%"RSMD0805"
"1","(-400,3850)","0","resistors","I16";
;
$LOCATION"R2"
CDS_LOCATION"R2"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
PACKTYPE"0805"
POSTOL"5%"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
IC"UNDEF"
ROOM"GT_DELAY";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-400,4050)","0","resistors","I17";
;
$LOCATION"R1"
CDS_LOCATION"R1"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
PACKTYPE"0805"
POSTOL"5%"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
TOL"1%"
ROOM"GT_DELAY";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"35;
%"LED_L"
"1","(950,3250)","5","misc","I18";
;
$LOCATION"D1"
CDS_LOCATION"D1"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
TITLE"LED"
ABBREV"LED"
ROOM"GT_DELAY";
"A\NAC"
$PN"2"4;
"B\NAC"
$PN"1"6;
%"LED_L"
"1","(950,3050)","5","misc","I19";
;
$LOCATION"D2"
CDS_LOCATION"D2"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
TITLE"LED"
ABBREV"LED"
ROOM"GT_DELAY";
"A\NAC"
$PN"2"31;
"B\NAC"
$PN"1"5;
%"RSMD0805"
"1","(650,3250)","0","resistors","I20";
;
$LOCATION"R4"
CDS_LOCATION"R4"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
TOL"1%"
ROOM"GT_DELAY";
"A<0>"
$PN"1"34;
"B<0>"
$PN"2"4;
%"RSMD0805"
"1","(600,3050)","0","resistors","I21";
;
$LOCATION"R3"
CDS_LOCATION"R3"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
ROOM"GT_DELAY";
"A<0>"
$PN"1"3;
"B<0>"
$PN"2"31;
%"OUTPORT"
"1","(850,2100)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"OUTPORT"
"1","(850,2050)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"OUTPORT"
"1","(850,1975)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"GT_DELAY";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(875,1925)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"40;
%"DS1023500"
"1","(-1700,1300)","0","ttl","I26";
;
$LOCATION"U7"
CDS_LOCATION"U7"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,250,175,-250"
ROOM"GT_DELAY";
"GND"
$PN"8"28;
"VCC"
$PN"16"21;
"IN"
$PN"1"20;
"Q/P0"
$PN"3"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"CLK/P1"
$PN"4"24;
"D/P2"
$PN"5"19;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"MS"
$PN"11"14;
"PS"
$PN"14"15;
"PWM"
$PN"9"30;
"OUT"
$PN"15"0;
"LE* \B"
$PN"2"18;
%"OUTPORT"
"1","(875,1850)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"39;
%"INPORT"
"1","(-3450,2650)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"CSMD0603"
"1","(-1600,3200)","0","capacitors","I4";
;
$LOCATION"C5"
CDS_LOCATION"C5"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"1.0UF"
VOLTAGE"25V"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
ROOM"GT_DELAY";
"B<0>"
$PN"2"23;
"A<0>"
$PN"1"16;
%"CSMD0603"
"1","(-1650,1800)","0","capacitors","I5";
;
$LOCATION"C4"
CDS_LOCATION"C4"
$SEC"1"
CDS_SEC"1"
VALUE"1.0UF"
PACKTYPE"0603"
VOLTAGE"25V"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
ROOM"GT_DELAY";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"21;
%"INPORT"
"1","(-3450,2400)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-3450,2200)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-3450,2050)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"GT_DELAY";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"HCT123"
"1","(100,3050)","0","misc","I9";
;
$LOCATION"U9"
CDS_LOCATION"U9"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000"
CDS_LIB"misc"
ROOM"GT_DELAY";
"GND"
$PN"8"11;
"VCC"
$PN"16"36;
"IN_B2"
$PN"10"30;
"IN_B1"
$PN"2"29;
"IN_A2* \B"
$PN"9"27;
"IN_A1* \B"
$PN"1"26;
"REXT/CEXT2"
$PN"7"35;
"REXT/CEXT1"
$PN"15"13;
"CEXT2"
$PN"6"41;
"CEXT1"
$PN"14"12;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"5"3;
"Q1"
$PN"13"34;
"RD2* \B"
$PN"11"32;
"RD1* \B"
$PN"3"33;
END.
