OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[WARNING STA-0337] port 'clk' not found.
number instances in verilog is 709
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 95 rows of 480 sites.
[INFO RSZ-0026] Removed 40 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 582.96

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0815_ (positive level-sensitive latch)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 54.32    0.00    0.00 ^ _0815_/CLK (DHLx1_ASAP7_75t_R)
                  8.34   45.76   45.76 ^ _0815_/Q (DHLx1_ASAP7_75t_R)
     1    0.26                           mem[13][5] (net)
                  8.34    0.00   45.76 ^ _0536_/B2 (AO22x1_ASAP7_75t_R)
                  9.01   18.86   64.63 ^ _0536_/Y (AO22x1_ASAP7_75t_R)
     1    0.37                           _0194_ (net)
                  9.01    0.00   64.63 ^ _0553_/B (OR4x1_ASAP7_75t_R)
                  3.64   12.33   76.96 ^ _0553_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[5] (net)
                  3.64    0.00   76.96 ^ rdata_a_o[5] (out)
                                 76.96   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -76.96   data arrival time
-----------------------------------------------------------------------------
                                176.96   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
    42   21.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ _0398_/A (INVx1_ASAP7_75t_R)
                115.80   57.73  157.73 v _0398_/Y (INVx1_ASAP7_75t_R)
    32   17.16                           _0061_ (net)
                115.80    0.00  157.73 v _0467_/A (AND2x2_ASAP7_75t_R)
                 43.85   67.09  224.82 v _0467_/Y (AND2x2_ASAP7_75t_R)
    23   11.24                           _0129_ (net)
                 43.85    0.00  224.82 v _0539_/B (OA21x2_ASAP7_75t_R)
                  8.52   27.36  252.18 v _0539_/Y (OA21x2_ASAP7_75t_R)
     1    0.59                           _0197_ (net)
                  8.52    0.00  252.18 v _0549_/A (OR4x1_ASAP7_75t_R)
                 12.82   31.34  283.52 v _0549_/Y (OR4x1_ASAP7_75t_R)
     1    0.55                           _0207_ (net)
                 12.82    0.00  283.52 v _0553_/C (OR4x1_ASAP7_75t_R)
                  8.91   33.52  317.04 v _0553_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[5] (net)
                  8.91    0.00  317.04 v rdata_a_o[5] (out)
                                317.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -317.04   data arrival time
-----------------------------------------------------------------------------
                                582.96   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
    42   21.55                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ _0398_/A (INVx1_ASAP7_75t_R)
                115.80   57.73  157.73 v _0398_/Y (INVx1_ASAP7_75t_R)
    32   17.16                           _0061_ (net)
                115.80    0.00  157.73 v _0467_/A (AND2x2_ASAP7_75t_R)
                 43.85   67.09  224.82 v _0467_/Y (AND2x2_ASAP7_75t_R)
    23   11.24                           _0129_ (net)
                 43.85    0.00  224.82 v _0539_/B (OA21x2_ASAP7_75t_R)
                  8.52   27.36  252.18 v _0539_/Y (OA21x2_ASAP7_75t_R)
     1    0.59                           _0197_ (net)
                  8.52    0.00  252.18 v _0549_/A (OR4x1_ASAP7_75t_R)
                 12.82   31.34  283.52 v _0549_/Y (OR4x1_ASAP7_75t_R)
     1    0.55                           _0207_ (net)
                 12.82    0.00  283.52 v _0553_/C (OR4x1_ASAP7_75t_R)
                  8.91   33.52  317.04 v _0553_/Y (OR4x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[5] (net)
                  8.91    0.00  317.04 v rdata_a_o[5] (out)
                                317.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -317.04   data arrival time
-----------------------------------------------------------------------------
                                582.96   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   5.92e-06   4.19e-08   3.79e-05  53.9%
Combinational          1.96e-05   1.28e-05   5.31e-08   3.24e-05  46.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.16e-05   1.87e-05   9.49e-08   7.04e-05 100.0%
                          73.3%      26.5%       0.1%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 110 u^2 17% utilization.
Core area = 664848000

Elapsed time: 0:02.41[h:]min:sec. CPU time: user 2.07 sys 0.14 (92%). Peak memory: 186412KB.
