<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US5268861 - Semiconductor read only memory - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US5268861">
<meta property="og:url" content="http://www.google.com/patents/US5268861">
<meta name="title" content="Patent US5268861 - Semiconductor read only memory">
<meta name="description" content="A semiconductor read only memory with hierarchical bit lines in which a resistance against a discharge current is constant irrespective of the position of a memory cell from which information is to be read is disclosed. A bank selecting MOSFET is connected to one end portion of a sub-bit line. Another bank selecting MOSFET is connected to the other end portion of the adjacent sub-bit line. Bank selecting MOSFETs are connected in the same alternate manner as described above. Therefore, since the resistance on bit lines against the read-out current is constant, a larger read-out current can be used especially when diffusion bit lines are used, whereby the semiconductor read only memory of the invention can achieve a high-speed read operation.">
<meta property="og:title" content="Patent US5268861 - Semiconductor read only memory">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5268861"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=KRIlAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5268861&amp;usg=AFQjCNFX4kw0K3UShLSqdH0tiz8BmyA2Bw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US5268861.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US5268861.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US5268861" style="display:none">
<span itemprop="description">A semiconductor read only memory with hierarchical bit lines in which a resistance against a discharge current is constant irrespective of the position of a memory cell from which information is to be read is disclosed. A bank selecting MOSFET is connected to one end portion of a sub-bit line. Another...</span><span itemprop="url">http://www.google.com/patents/US5268861?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5268861 - Semiconductor read only memory</span><img itemprop="image" src="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US5268861 - Semiconductor read only memory" title="Patent US5268861 - Semiconductor read only memory">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Semiconductor read only memory</h1>&nbsp;<span class="addmd">Yasuhiro Hotta</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3vqyMb0DeT6o7Bj__iabSTSuZsxg" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US5268861?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US5268861?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US5268861?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US5268861?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="KRIlAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 5268861<br><b>Filing date</b>: Mar 3, 1992<br><b>Issue date</b>: Dec 7, 1993<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">A semiconductor read only memory with hierarchical bit lines in which a resistance against a discharge current is constant irrespective of the position of a memory cell from which information is to be read is disclosed. A bank selecting MOSFET is connected to one end portion of a sub-bit line. Another bank selecting MOSFET is connected to the other end portion of the adjacent sub-bit line. Bank selecting MOSFETs are connected in the same alternate manner as described above. Therefore, since the resistance on bit lines against the read-out current is constant, a larger read-out current can be used especially when diffusion bit lines are used, whereby the semiconductor read only memory of the invention can achieve a high-speed read operation.</p>
<div class="patent_bibdata">
<b>Inventor</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Yasuhiro+Hotta%22">Yasuhiro Hotta</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Sharp+Kabushiki+Kaisha%22">Sharp Kabushiki Kaisha</a><br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=KRIlAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S104000">365/104</a>; <a href="http://www.google.com/url?id=KRIlAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S051000">365/51</a><br><b>International Classification</b>:&nbsp;G11C 1300; G11C 1140<br><br><a href="http://www.google.com/url?id=KRIlAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5268861&amp;usg=AFQjCNEYdDzbtV4w_6e0sIVDJ693j5krvA">View patent at USPTO</a><br><a href="http://www.google.com/url?id=KRIlAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5268861&amp;usg=AFQjCNE3hBzS3_7aLigOyREtYfHmBg9nWg">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5050125?ie=ISO-8859-1">US5050125</a></td>
<td valign="top" nowrap>Nov 17, 1988</td>
<td valign="top" nowrap>Sep 17, 1991</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Electrically erasable programmable read-only memory with NAND cellstructure</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5341337?ie=ISO-8859-1">US5341337</a></td>
<td valign="top" nowrap>Sep 16, 1993</td>
<td valign="top" nowrap>Aug 23, 1994</td>
<td valign="top">Sharp Kabushiki Kaisha</td>
<td class="rel_patent_title" valign="top">Semiconductor read only memory with paralleled selecting transistors for higher speed</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5467300?ie=ISO-8859-1">US5467300</a></td>
<td valign="top" nowrap>Jun 28, 1993</td>
<td valign="top" nowrap>Nov 14, 1995</td>
<td valign="top">Creative Integrated Systems, Inc.</td>
<td class="rel_patent_title" valign="top">Grounded memory core for Roms, Eproms, and EEpproms having an address decoder, and sense amplifier</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5493527?ie=ISO-8859-1">US5493527</a></td>
<td valign="top" nowrap>Jan 9, 1995</td>
<td valign="top" nowrap>Feb 20, 1996</td>
<td valign="top">United Micro Electronics Corporation</td>
<td class="rel_patent_title" valign="top">High density ROM with select lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5506813?ie=ISO-8859-1">US5506813</a></td>
<td valign="top" nowrap>Apr 29, 1994</td>
<td valign="top" nowrap>Apr 9, 1996</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Semiconductor apparatus and method of manufacturing the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5777919?ie=ISO-8859-1">US5777919</a></td>
<td valign="top" nowrap>Sep 13, 1996</td>
<td valign="top" nowrap>Jul 7, 1998</td>
<td valign="top">Holtek Microelectronics, Inc.</td>
<td class="rel_patent_title" valign="top">Select gate enhanced high density read-only-memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5825683?ie=ISO-8859-1">US5825683</a></td>
<td valign="top" nowrap>Oct 29, 1997</td>
<td valign="top" nowrap>Oct 20, 1998</td>
<td valign="top">Utron Technology Inc.</td>
<td class="rel_patent_title" valign="top">Folded read-only memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5959922?ie=ISO-8859-1">US5959922</a></td>
<td valign="top" nowrap>Aug 20, 1998</td>
<td valign="top" nowrap>Sep 28, 1999</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Ferroelectric random access memory device with reference cell array blocks</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6069831?ie=ISO-8859-1">US6069831</a></td>
<td valign="top" nowrap>Jun 24, 1998</td>
<td valign="top" nowrap>May 30, 2000</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Semiconductor read-only memory with selection circuitry for routing dummy memory cell data to memory cell main bit lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6081474?ie=ISO-8859-1">US6081474</a></td>
<td valign="top" nowrap>Sep 18, 1998</td>
<td valign="top" nowrap>Jun 27, 2000</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6084793?ie=ISO-8859-1">US6084793</a></td>
<td valign="top" nowrap>Dec 3, 1997</td>
<td valign="top" nowrap>Jul 4, 2000</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Single-chip read-only memory (ROM) system</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6204541?ie=ISO-8859-1">US6204541</a></td>
<td valign="top" nowrap>Apr 27, 2000</td>
<td valign="top" nowrap>Mar 20, 2001</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6226214?ie=ISO-8859-1">US6226214</a></td>
<td valign="top" nowrap>May 21, 1998</td>
<td valign="top" nowrap>May 1, 2001</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Read only memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6269017?ie=ISO-8859-1">US6269017</a></td>
<td valign="top" nowrap>Mar 4, 1999</td>
<td valign="top" nowrap>Jul 31, 2001</td>
<td valign="top">Macronix International Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Multi level mask ROM with single current path</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6285574?ie=ISO-8859-1">US6285574</a></td>
<td valign="top" nowrap>Jul 6, 1999</td>
<td valign="top" nowrap>Sep 4, 2001</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Symmetric segmented memory array architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6333867?ie=ISO-8859-1">US6333867</a></td>
<td valign="top" nowrap>Jun 22, 2000</td>
<td valign="top" nowrap>Dec 25, 2001</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor storage device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6335874?ie=ISO-8859-1">US6335874</a></td>
<td valign="top" nowrap>Sep 11, 2000</td>
<td valign="top" nowrap>Jan 1, 2002</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Symmetric segmented memory array architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6424556?ie=ISO-8859-1">US6424556</a></td>
<td valign="top" nowrap>Dec 28, 2000</td>
<td valign="top" nowrap>Jul 23, 2002</td>
<td valign="top">Virage Logic Corp.</td>
<td class="rel_patent_title" valign="top">System and method for increasing performance in a compilable read-only memory (ROM)</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6430077?ie=ISO-8859-1">US6430077</a></td>
<td valign="top" nowrap>Mar 28, 2000</td>
<td valign="top" nowrap>Aug 6, 2002</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for regulating read voltage level at the drain of a cell in a symmetric array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6480422?ie=ISO-8859-1">US6480422</a></td>
<td valign="top" nowrap>Jun 14, 2001</td>
<td valign="top" nowrap>Nov 12, 2002</td>
<td valign="top">Multi Level Memory Technology</td>
<td class="rel_patent_title" valign="top">Contactless flash memory with shared buried diffusion bit line architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6496405?ie=ISO-8859-1">US6496405</a></td>
<td valign="top" nowrap>Apr 10, 2001</td>
<td valign="top" nowrap>Dec 17, 2002</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor memory apparatus and method for outputting data</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6535414?ie=ISO-8859-1">US6535414</a></td>
<td valign="top" nowrap>Oct 22, 2001</td>
<td valign="top" nowrap>Mar 18, 2003</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Semiconductor storage device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6570810?ie=ISO-8859-1">US6570810</a></td>
<td valign="top" nowrap>Apr 20, 2001</td>
<td valign="top" nowrap>May 27, 2003</td>
<td valign="top">Multi Level Memory Technology</td>
<td class="rel_patent_title" valign="top">Contactless flash memory with buried diffusion bit/virtual ground lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6587364?ie=ISO-8859-1">US6587364</a></td>
<td valign="top" nowrap>Apr 23, 2002</td>
<td valign="top" nowrap>Jul 1, 2003</td>
<td valign="top">Virage Logic Corp.</td>
<td class="rel_patent_title" valign="top">System and method for increasing performance in a compilable read-only memory (ROM)</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6614692?ie=ISO-8859-1">US6614692</a></td>
<td valign="top" nowrap>Jan 18, 2001</td>
<td valign="top" nowrap>Sep 2, 2003</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">EEPROM array and method for operation thereof</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6633496?ie=ISO-8859-1">US6633496</a></td>
<td valign="top" nowrap>Dec 4, 2000</td>
<td valign="top" nowrap>Oct 14, 2003</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Symmetric architecture for memory cells having widely spread metal bit lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6633499?ie=ISO-8859-1">US6633499</a></td>
<td valign="top" nowrap>Mar 28, 2000</td>
<td valign="top" nowrap>Oct 14, 2003</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for reducing voltage drops in symmetric array architectures</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6636440?ie=ISO-8859-1">US6636440</a></td>
<td valign="top" nowrap>Apr 25, 2001</td>
<td valign="top" nowrap>Oct 21, 2003</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for operation of an EEPROM array, including refresh thereof</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6643181?ie=ISO-8859-1">US6643181</a></td>
<td valign="top" nowrap>Oct 24, 2001</td>
<td valign="top" nowrap>Nov 4, 2003</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for erasing a memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6654282?ie=ISO-8859-1">US6654282</a></td>
<td valign="top" nowrap>Jul 18, 2002</td>
<td valign="top" nowrap>Nov 25, 2003</td>
<td valign="top">Seiko Epson Corporation</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6677805?ie=ISO-8859-1">US6677805</a></td>
<td valign="top" nowrap>Apr 5, 2001</td>
<td valign="top" nowrap>Jan 13, 2004</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Charge pump stage with body effect minimization</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6707720?ie=ISO-8859-1">US6707720</a></td>
<td valign="top" nowrap>May 31, 2002</td>
<td valign="top" nowrap>Mar 16, 2004</td>
<td valign="top">Seiko Epson Corporation</td>
<td class="rel_patent_title" valign="top">Nonvolatile semiconductor storage device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6731539?ie=ISO-8859-1">US6731539</a></td>
<td valign="top" nowrap>Apr 4, 2003</td>
<td valign="top" nowrap>May 4, 2004</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Memory with offset bank select cells at opposite ends of buried diffusion lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6744106?ie=ISO-8859-1">US6744106</a></td>
<td valign="top" nowrap>Jul 18, 2002</td>
<td valign="top" nowrap>Jun 1, 2004</td>
<td valign="top">Seiko Epson Corporation</td>
<td class="rel_patent_title" valign="top">Non-volatile semiconductor memory device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6747896?ie=ISO-8859-1">US6747896</a></td>
<td valign="top" nowrap>May 6, 2002</td>
<td valign="top" nowrap>Jun 8, 2004</td>
<td valign="top">Multi Level Memory Technology</td>
<td class="rel_patent_title" valign="top">Bi-directional floating gate nonvolatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6826084?ie=ISO-8859-1">US6826084</a></td>
<td valign="top" nowrap>Apr 23, 2004</td>
<td valign="top" nowrap>Nov 30, 2004</td>
<td valign="top">Multi Level Memory Technology</td>
<td class="rel_patent_title" valign="top">Accessing individual storage nodes in a bi-directional nonvolatile memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6826107?ie=ISO-8859-1">US6826107</a></td>
<td valign="top" nowrap>Aug 1, 2002</td>
<td valign="top" nowrap>Nov 30, 2004</td>
<td valign="top">Saifun Semiconductors Ltd.<br>Infineon Technologies Flash Ltd.</td>
<td class="rel_patent_title" valign="top">High voltage insertion in flash memory cards</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6829172?ie=ISO-8859-1">US6829172</a></td>
<td valign="top" nowrap>May 28, 2002</td>
<td valign="top" nowrap>Dec 7, 2004</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Programming of nonvolatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6864739?ie=ISO-8859-1">US6864739</a></td>
<td valign="top" nowrap>Dec 22, 2003</td>
<td valign="top" nowrap>Mar 8, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Charge pump stage with body effect minimization</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6885585?ie=ISO-8859-1">US6885585</a></td>
<td valign="top" nowrap>Dec 20, 2001</td>
<td valign="top" nowrap>Apr 26, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">NROM NOR array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6888757?ie=ISO-8859-1">US6888757</a></td>
<td valign="top" nowrap>Sep 8, 2003</td>
<td valign="top" nowrap>May 3, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for erasing a memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6914820?ie=ISO-8859-1">US6914820</a></td>
<td valign="top" nowrap>Sep 30, 2004</td>
<td valign="top" nowrap>Jul 5, 2005</td>
<td valign="top">Multi Level Memory Technology</td>
<td class="rel_patent_title" valign="top">Erasing storage nodes in a bi-directional nonvolatile memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6917544?ie=ISO-8859-1">US6917544</a></td>
<td valign="top" nowrap>Jul 10, 2002</td>
<td valign="top" nowrap>Jul 12, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Multiple use memory chip</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6928001?ie=ISO-8859-1">US6928001</a></td>
<td valign="top" nowrap>Dec 7, 2000</td>
<td valign="top" nowrap>Aug 9, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Programming and erasing methods for a non-volatile memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6937521?ie=ISO-8859-1">US6937521</a></td>
<td valign="top" nowrap>May 28, 2002</td>
<td valign="top" nowrap>Aug 30, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Programming and erasing methods for a non-volatile memory cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6975536?ie=ISO-8859-1">US6975536</a></td>
<td valign="top" nowrap>Aug 5, 2002</td>
<td valign="top" nowrap>Dec 13, 2005</td>
<td valign="top">Saifun Semiconductors Ltd.<br>Infineon Technologies Flash Ltd.</td>
<td class="rel_patent_title" valign="top">Mass storage array and methods for operation thereof</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7061801?ie=ISO-8859-1">US7061801</a></td>
<td valign="top" nowrap>Feb 13, 2004</td>
<td valign="top" nowrap>Jun 13, 2006</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Contactless bidirectional nonvolatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7221138?ie=ISO-8859-1">US7221138</a></td>
<td valign="top" nowrap>Sep 27, 2005</td>
<td valign="top" nowrap>May 22, 2007</td>
<td valign="top">Saifun Semiconductors Ltd</td>
<td class="rel_patent_title" valign="top">Method and apparatus for measuring charge pump output current</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7221591?ie=ISO-8859-1">US7221591</a></td>
<td valign="top" nowrap>Jun 14, 2005</td>
<td valign="top" nowrap>May 22, 2007</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Fabricating bi-directional nonvolatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7227779?ie=ISO-8859-1">US7227779</a></td>
<td valign="top" nowrap>Apr 26, 2006</td>
<td valign="top" nowrap>Jun 5, 2007</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Contactless bidirectional nonvolatile memory</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7317633?ie=ISO-8859-1">US7317633</a></td>
<td valign="top" nowrap>Jul 5, 2005</td>
<td valign="top" nowrap>Jan 8, 2008</td>
<td valign="top">Saifun Semiconductors Ltd</td>
<td class="rel_patent_title" valign="top">Protection of NROM devices from charge damage</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7352627?ie=ISO-8859-1">US7352627</a></td>
<td valign="top" nowrap>Jan 3, 2006</td>
<td valign="top" nowrap>Apr 1, 2008</td>
<td valign="top">Saifon Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method, system, and circuit for operating a non-volatile memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7355891?ie=ISO-8859-1">US7355891</a></td>
<td valign="top" nowrap>Dec 26, 2006</td>
<td valign="top" nowrap>Apr 8, 2008</td>
<td valign="top">Samsung Electronics Co., Ltd.</td>
<td class="rel_patent_title" valign="top">Fabricating bi-directional nonvolatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7369440?ie=ISO-8859-1">US7369440</a></td>
<td valign="top" nowrap>Jan 19, 2006</td>
<td valign="top" nowrap>May 6, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method, circuit and systems for erasing one or more non-volatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7405969?ie=ISO-8859-1">US7405969</a></td>
<td valign="top" nowrap>Aug 1, 2006</td>
<td valign="top" nowrap>Jul 29, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory cell and non-volatile memory devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7420848?ie=ISO-8859-1">US7420848</a></td>
<td valign="top" nowrap>Jan 9, 2006</td>
<td valign="top" nowrap>Sep 2, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method, system, and circuit for operating a non-volatile memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7457183?ie=ISO-8859-1">US7457183</a></td>
<td valign="top" nowrap>Oct 16, 2006</td>
<td valign="top" nowrap>Nov 25, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Operating array cells with matched reference cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7466594?ie=ISO-8859-1">US7466594</a></td>
<td valign="top" nowrap>Jul 19, 2006</td>
<td valign="top" nowrap>Dec 16, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Dynamic matching of signal path and reference path for sensing</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7468926?ie=ISO-8859-1">US7468926</a></td>
<td valign="top" nowrap>Jan 19, 2006</td>
<td valign="top" nowrap>Dec 23, 2008</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Partial erase verify</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7512009?ie=ISO-8859-1">US7512009</a></td>
<td valign="top" nowrap>Apr 27, 2006</td>
<td valign="top" nowrap>Mar 31, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for programming a reference cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7518908?ie=ISO-8859-1">US7518908</a></td>
<td valign="top" nowrap>May 28, 2002</td>
<td valign="top" nowrap>Apr 14, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">EEPROM array and method for operation thereof</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7532529?ie=ISO-8859-1">US7532529</a></td>
<td valign="top" nowrap>Aug 14, 2006</td>
<td valign="top" nowrap>May 12, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Apparatus and methods for multi-level sensing in a memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7535765?ie=ISO-8859-1">US7535765</a></td>
<td valign="top" nowrap>Jul 10, 2007</td>
<td valign="top" nowrap>May 19, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory device and method for reading cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7590001?ie=ISO-8859-1">US7590001</a></td>
<td valign="top" nowrap>Dec 18, 2007</td>
<td valign="top" nowrap>Sep 15, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Flash memory with optimized write sector spares</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7605579?ie=ISO-8859-1">US7605579</a></td>
<td valign="top" nowrap>Nov 21, 2006</td>
<td valign="top" nowrap>Oct 20, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Measuring and controlling current consumption and output current of charge pumps</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7638835?ie=ISO-8859-1">US7638835</a></td>
<td valign="top" nowrap>Dec 28, 2006</td>
<td valign="top" nowrap>Dec 29, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Double density NROM with nitride strips (DDNS)</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7638850?ie=ISO-8859-1">US7638850</a></td>
<td valign="top" nowrap>May 24, 2006</td>
<td valign="top" nowrap>Dec 29, 2009</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory structure and method of fabrication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7668017?ie=ISO-8859-1">US7668017</a></td>
<td valign="top" nowrap>Aug 17, 2005</td>
<td valign="top" nowrap>Feb 23, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method of erasing non-volatile memory cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7675782?ie=ISO-8859-1">US7675782</a></td>
<td valign="top" nowrap>Oct 17, 2006</td>
<td valign="top" nowrap>Mar 9, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method, system and circuit for programming a non-volatile memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7692961?ie=ISO-8859-1">US7692961</a></td>
<td valign="top" nowrap>Aug 2, 2006</td>
<td valign="top" nowrap>Apr 6, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7701779?ie=ISO-8859-1">US7701779</a></td>
<td valign="top" nowrap>Sep 11, 2006</td>
<td valign="top" nowrap>Apr 20, 2010</td>
<td valign="top">Sajfun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Method for programming a reference cell</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7738304?ie=ISO-8859-1">US7738304</a></td>
<td valign="top" nowrap>Oct 11, 2005</td>
<td valign="top" nowrap>Jun 15, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Multiple use memory chip</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7743230?ie=ISO-8859-1">US7743230</a></td>
<td valign="top" nowrap>Feb 12, 2007</td>
<td valign="top" nowrap>Jun 22, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Memory array programming circuit and a method for using the circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7760554?ie=ISO-8859-1">US7760554</a></td>
<td valign="top" nowrap>Aug 2, 2006</td>
<td valign="top" nowrap>Jul 20, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">NROM non-volatile memory and mode of operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7786512?ie=ISO-8859-1">US7786512</a></td>
<td valign="top" nowrap>Jul 18, 2006</td>
<td valign="top" nowrap>Aug 31, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Dense non-volatile memory array and method of fabrication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7808818?ie=ISO-8859-1">US7808818</a></td>
<td valign="top" nowrap>Dec 28, 2006</td>
<td valign="top" nowrap>Oct 5, 2010</td>
<td valign="top">Saifun Semiconductors Ltd.</td>
<td class="rel_patent_title" valign="top">Secondary injection for NROM</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7869246?ie=ISO-8859-1">US7869246</a></td>
<td valign="top" nowrap>May 27, 2008</td>
<td valign="top" nowrap>Jan 11, 2011</td>
<td valign="top">Marvell World Trade Ltd.</td>
<td class="rel_patent_title" valign="top">Bit line decoder architecture for NOR-type memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7869247?ie=ISO-8859-1">US7869247</a></td>
<td valign="top" nowrap>Sep 8, 2008</td>
<td valign="top" nowrap>Jan 11, 2011</td>
<td valign="top">Marvell World Trade Ltd.</td>
<td class="rel_patent_title" valign="top">Bit line decoder architecture for NOR-type memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7869248?ie=ISO-8859-1">US7869248</a></td>
<td valign="top" nowrap>Sep 8, 2008</td>
<td valign="top" nowrap>Jan 11, 2011</td>
<td valign="top">Marvell World Trade Ltd.</td>
<td class="rel_patent_title" valign="top">Bit line decoder architecture for NOR-type memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7936581?ie=ISO-8859-1">US7936581</a></td>
<td valign="top" nowrap>Sep 8, 2008</td>
<td valign="top" nowrap>May 3, 2011</td>
<td valign="top">Marvell World Trade Ltd.</td>
<td class="rel_patent_title" valign="top">Bit line decoder architecture for nor-type memory array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7964459?ie=ISO-8859-1">US7964459</a></td>
<td valign="top" nowrap>Dec 10, 2009</td>
<td valign="top" nowrap>Jun 21, 2011</td>
<td valign="top">Spansion Israel Ltd.</td>
<td class="rel_patent_title" valign="top">Non-volatile memory structure and method of fabrication</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8053812?ie=ISO-8859-1">US8053812</a></td>
<td valign="top" nowrap>Mar 13, 2006</td>
<td valign="top" nowrap>Nov 8, 2011</td>
<td valign="top">Spansion Israel Ltd</td>
<td class="rel_patent_title" valign="top">Contact in planar NROM technology</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8154902?ie=ISO-8859-1">US8154902</a></td>
<td valign="top" nowrap>May 3, 2011</td>
<td valign="top" nowrap>Apr 10, 2012</td>
<td valign="top">Marvell World Trade Ltd.</td>
<td class="rel_patent_title" valign="top">Bit line decoder architecture for NOR-type memory array</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. A semiconductor read only memory comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a plurality of first bit lines;</dd>
<dd style="margin-left:1em;">a plurality of groups of memory cells, in each group, memory cells being electrically connected in parallel between two adjacent ones of said first bit lines;</dd>
<dd style="margin-left:1em;">second bit lines, the proportion of said second bit lines to said first bit lines being 1 to 2;</dd>
<dd style="margin-left:1em;">a group of first bank selecting switches each of which is connected between one end of an odd-numbered one of said first bit lines and one end of an odd-numbered one of said second bit liens; and</dd>
<dd style="margin-left:1em;">a group of second bank selecting switches each of which is connected between one end of an even-numbered one of said first bit lines and one end of an even-numbered one of said second bit lines.</dd>
</dl>
<p>2. A semiconductor read only memory according to claim 1, wherein said groups of first and second bank selecting switches are constructed using a plurality of pairs of two adjacent selecting switches, said adjacent two selecting switches being connected to the same one of said second bit lines.</p>
<p>3. A semiconductor read only memory according to claim 1, wherein said memory cells and said selecting switches are MOSFETs.</p>
<p>4. A semiconductor read only memory according to claim 1, wherein said first bit liens are made by diffusion layers, and said second bit lines are metal lines.</p>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0XW_mEKAPtvlyyMBza9VG0t1V1WQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1202jcCVhwPx6Vaa3yWv2Nad4ghA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2DDQB85WgJdGtfYk4eWSqFw3lPxQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2ohvHzwmA_koxqN0xspFTejj4BSA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks4.books.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA6&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2igzo5CfZnD3uu4kRsgBpJ2YEm8w" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=KRIlAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U1UZD3bbsDSRk7Xbn-_-yO0auHsag\u0026id=KRIlAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U0QU3h1sfx3NdtLXRd3y06IptdYyQ\u0026id=KRIlAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U0lxrXuWkoQsJI3RhqNVhoWTC1yjA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/5268861_Semiconductor_read_only_memory.pdf?id=KRIlAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U0Tz4XU5nSJbRPESs9yASRdx0QqIQ"},"sample_url":"http://www.google.com/patents/reader?id=KRIlAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
