memory-map:
  bus: axi4-lite-32
  name: array1_axi4
  x-hdl:
    busgroup: True
  children:
  - reg:
      name: reg1
      type: unsigned
      width: 32
      access: rw
      preset: 0x12340000
  - array:
      name: arr
      repeat: 8
      children:
      - reg:
          name: ram1
          access: rw
          width: 32
  - submap:
      name: sub1_wb
      size: 0x1000
      description: A WB bus
      interface: wb-32-be
