#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 01:46:31 2025
# Process ID         : 16892
# Current directory  : C:/Users/mulla/Documents/thesis/hardware/ip_repo
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent39376 C:\Users\mulla\Documents\thesis\hardware\ip_repo\edit_KF_v1_0.xpr
# Log file           : C:/Users/mulla/Documents/thesis/hardware/ip_repo/vivado.log
# Journal file       : C:/Users/mulla/Documents/thesis/hardware/ip_repo\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 20838 MB
# Total Virtual      : 37714 MB
# Available Virtual  : 6238 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mulla/Documents/thesis/hardware/ip_repo/edit_KF_v1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mulla/Documents/thesis/hardware/ip_repo/edit_KF_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1641.547 ; gain = 420.930
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v C:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v C:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v C:/Users/mulla/Documents/thesis/verilog/gain.v C:/Users/mulla/Documents/thesis/verilog/kalman.v C:/Users/mulla/Documents/thesis/verilog/matrix_add.v C:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v C:/Users/mulla/Documents/thesis/verilog/kalman_predict.v C:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v C:/Users/mulla/Documents/thesis/verilog/kalman_update.v}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
remove_files  {C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/gain.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_predict.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_update.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_add.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_inverse.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_multiplication.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_subtract.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_transpose.v C:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/vector_add_sub.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\matrix_multiplication.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mulla\Documents\thesis\verilog\kalman_update.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::open_ipxact_file {C:\Users\mulla\Documents\thesis\hardware\ip_repo\KF_1_0\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/gain.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_predict.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_update.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_add.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_inverse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_multiplication.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_subtract.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_transpose.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/vector_add_sub.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/gain.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_update.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_add.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/gain.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_predict.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/kalman_update.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_add.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_inverse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_multiplication.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_subtract.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/matrix_transpose.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0/src/vector_add_sub.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/gain.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_update.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_add.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 02:00:16 2025...
