{
    "configurations": [
        {
            "name": "keil",
            "includePath": [
                "c:\\Users\\newuser\\OneDrive\\Documents\\University Documents\\Griffith Year 3\\Microprocessor Techniques\\Assignment\\DLS Project\\tiva cpp"
            ],
            "defines": [
                "__CC_ARM",
                "__arm__",
                "__align(x)=",
                "__ALIGNOF__(x)=",
                "__alignof__(x)=",
                "__asm(x)=",
                "__forceinline=",
                "__restrict=",
                "__global_reg(n)=",
                "__inline=",
                "__int64=long long",
                "__INTADDR(expr)=",
                "__irq=",
                "__packed=",
                "__pure=",
                "__smc(n)=",
                "__svc(n)=",
                "__svc_indirect(n)=",
                "__svc_indirect_r7(n)=",
                "__value_in_regs=",
                "__weak=",
                "__writeonly=",
                "__declspec(x)=",
                "__attribute__(x)=",
                "__nonnull__(x)=",
                "__register=",
                "__enable_fiq()=",
                "__disable_fiq()=",
                "__nop()=",
                "__wfi()=",
                "__wfe()=",
                "__sev()=",
                "__isb(x)=",
                "__dsb(x)=",
                "__dmb(x)=",
                "__schedule_barrier()=",
                "__rev(x)=0U",
                "__ror(x,y)=0U",
                "__breakpoint(x)=",
                "__clz(x)=0U",
                "__ldrex(x)=0U",
                "__strex(x,y)=0U",
                "__clrex()=",
                "__ssat(x,y)=0U",
                "__usat(x,y)=0U",
                "__ldrt(x)=0U",
                "__strt(x,y)="
            ],
            "intelliSenseMode": "${default}"
        },
        {
            "name": "Target 1",
            "includePath": [
                "c:\\Users\\newuser\\OneDrive\\Documents\\University Documents\\Griffith Year 3\\Microprocessor Techniques\\Assignment\\DLS Project\\tiva cpp"
            ],
            "defines": [
                "__CC_ARM",
                "__arm__",
                "__align(x)=",
                "__ALIGNOF__(x)=",
                "__alignof__(x)=",
                "__asm(x)=",
                "__forceinline=",
                "__restrict=",
                "__global_reg(n)=",
                "__inline=",
                "__int64=long long",
                "__INTADDR(expr)=",
                "__irq=",
                "__packed=",
                "__pure=",
                "__smc(n)=",
                "__svc(n)=",
                "__svc_indirect(n)=",
                "__svc_indirect_r7(n)=",
                "__value_in_regs=",
                "__weak=",
                "__writeonly=",
                "__declspec(x)=",
                "__attribute__(x)=",
                "__nonnull__(x)=",
                "__register=",
                "__enable_fiq()=",
                "__disable_fiq()=",
                "__nop()=",
                "__wfi()=",
                "__wfe()=",
                "__sev()=",
                "__isb(x)=",
                "__dsb(x)=",
                "__dmb(x)=",
                "__schedule_barrier()=",
                "__rev(x)=0U",
                "__ror(x,y)=0U",
                "__breakpoint(x)=",
                "__clz(x)=0U",
                "__ldrex(x)=0U",
                "__strex(x,y)=0U",
                "__clrex()=",
                "__ssat(x,y)=0U",
                "__usat(x,y)=0U",
                "__ldrt(x)=0U",
                "__strt(x,y)="
            ],
            "intelliSenseMode": "${default}"
        }
    ],
    "version": 4
}