$date
	Thu Oct 19 12:32:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux2_4_tb $end
$var wire 4 ! Out [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ s $end
$var integer 32 % i [31:0] $end
$scope module mux $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 $ s $end
$var wire 4 ( Out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
bx %
0$
b0 #
b0 "
b0 !
$end
#500
1$
b1 %
#1000
b1 !
b1 (
b1 "
b1 &
0$
b10 %
#1500
b0 !
b0 (
1$
b11 %
#2000
b1 #
b1 '
b0 "
b0 &
0$
b100 %
#2500
b1 !
b1 (
1$
b101 %
#3000
b1 "
b1 &
0$
b110 %
#3500
1$
b111 %
#4000
b10 !
b10 (
b0 #
b0 '
b10 "
b10 &
0$
b1000 %
#4500
b0 !
b0 (
1$
b1001 %
#5000
b11 !
b11 (
b11 "
b11 &
0$
b1010 %
#5500
b0 !
b0 (
1$
b1011 %
#6000
b10 !
b10 (
b1 #
b1 '
b10 "
b10 &
0$
b1100 %
#6500
b1 !
b1 (
1$
b1101 %
#7000
b11 !
b11 (
b11 "
b11 &
0$
b1110 %
#7500
b1 !
b1 (
1$
b1111 %
#8000
b0 !
b0 (
b10 #
b10 '
b0 "
b0 &
0$
b10000 %
#8500
b10 !
b10 (
1$
b10001 %
#9000
b1 !
b1 (
b1 "
b1 &
0$
b10010 %
#9500
b10 !
b10 (
1$
b10011 %
#10000
b0 !
b0 (
b11 #
b11 '
b0 "
b0 &
0$
b10100 %
#10500
b11 !
b11 (
1$
b10101 %
#11000
b1 !
b1 (
b1 "
b1 &
0$
b10110 %
#11500
b11 !
b11 (
1$
b10111 %
#12000
b10 !
b10 (
b10 #
b10 '
b10 "
b10 &
0$
b11000 %
#12500
1$
b11001 %
#13000
b11 !
b11 (
b11 "
b11 &
0$
b11010 %
#13500
b10 !
b10 (
1$
b11011 %
#14000
b11 #
b11 '
b10 "
b10 &
0$
b11100 %
#14500
b11 !
b11 (
1$
b11101 %
#15000
b11 "
b11 &
0$
b11110 %
#15500
1$
b11111 %
#16000
b100000 %
