INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/Reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/multiplier_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/reg_x.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADD_SUB9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/sync_debounce.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab4retry/lab4retry.srcs/sim_1/new/testbench_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
