/// Auto-generated register definitions for TIM10
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::stm32f407::tim10 {

// ============================================================================
// TIM10 - General-purpose-timers
// Base Address: 0x40014400
// ============================================================================

/// TIM10 Register Structure
struct TIM10_Registers {

    /// control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;
    uint8_t RESERVED_0004[8]; ///< Reserved

    /// DMA/Interrupt enable register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIER;

    /// status register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SR;

    /// event generation register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t EGR;

    /// capture/compare mode register 1 (output
          mode)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR1_Output;

    /// capture/compare mode register 1 (input
          mode)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCMR1_Input;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// capture/compare enable
          register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCER;

    /// counter
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CNT;

    /// prescaler
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PSC;

    /// auto-reload register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ARR;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// capture/compare register 1
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR1;
};

static_assert(sizeof(TIM10_Registers) >= 56, "TIM10_Registers size mismatch");

/// TIM10 peripheral instance
inline TIM10_Registers* TIM10() {
    return reinterpret_cast<TIM10_Registers*>(0x40014400);
}

}  // namespace alloy::hal::st::stm32f4::stm32f407::tim10
