Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 20:42:28 2025
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
TIMING-20  Warning           Non-clocked latch                                                 88          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (446)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (167)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (446)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (167)
--------------------------------
 There are 167 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.533        0.000                      0                  246        0.088        0.000                      0                  246        3.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         10.533        0.000                      0                  168        0.196        0.000                      0                  168        9.500        0.000                       0                   169  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       10.538        0.000                      0                  168        0.196        0.000                      0                  168        9.500        0.000                       0                   169  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         10.533        0.000                      0                  168        0.088        0.000                      0                  168  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       10.533        0.000                      0                  168        0.088        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.405        0.000                      0                   78        0.412        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.405        0.000                      0                   78        0.304        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.405        0.000                      0                   78        0.304        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.410        0.000                      0                   78        0.412        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 1.911ns (20.430%)  route 7.443ns (79.570%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.000     1.693    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X31Y10         LUT5 (Prop_lut5_I1_O)        0.328     2.021 r  battlefront_ww2_unit/g0_b1__12/O
                         net (fo=3, routed)           0.955     2.976    battlefront_ww2_unit/v_count_reg_reg[0]_rep_1[1]
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.154     3.130 r  battlefront_ww2_unit/rgb_reg[3]_i_14/O
                         net (fo=1, routed)           0.407     3.537    battlefront_ww2_unit/rgb_reg[3]_i_14_n_1
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.327     3.864 f  battlefront_ww2_unit/rgb_reg[3]_i_13/O
                         net (fo=1, routed)           0.481     4.345    battlefront_ww2_unit/rgb_reg[3]_i_13_n_1
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.469 f  battlefront_ww2_unit/rgb_reg[3]_i_9/O
                         net (fo=1, routed)           0.486     4.955    battlefront_ww2_unit/rgb_reg[3]_i_9_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.079 r  battlefront_ww2_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.763     5.841    vga_sync_unit/rgb_reg_reg[3]
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.799     6.764    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.888    vga_sync_unit_n_97
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 10.533    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.104ns (22.721%)  route 7.156ns (77.279%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.118     5.101 r  vga_sync_unit/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.734     5.836    vga_sync_unit/rgb_reg[7]_i_8_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.162 r  vga_sync_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.509     6.670    vga_sync_unit/rgb_reg[7]_i_3_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.794 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.794    vga_sync_unit_n_93
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.032    17.423    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.908ns (20.845%)  route 7.245ns (79.155%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.124     5.107 r  vga_sync_unit/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.559     5.666    vga_sync_unit/rgb_reg[11]_i_16_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.790 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.773     6.564    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.688 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     6.688    vga_sync_unit_n_89
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.789ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.908ns (20.977%)  route 7.188ns (79.023%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.467     4.394    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.518 r  battlefront_ww2_unit/rgb_reg[0]_i_12/O
                         net (fo=1, routed)           0.443     4.961    vga_sync_unit/rgb_reg[0]_i_2_3
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.085 r  vga_sync_unit/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.558     5.643    vga_sync_unit/rgb_reg[0]_i_5_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.739     6.506    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.630    vga_sync_unit_n_100
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    17.419    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 10.789    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 1.980ns (21.848%)  route 7.083ns (78.152%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.815     1.720    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.354     2.074 r  vga_sync_unit/g0_b2__7/O
                         net (fo=1, routed)           0.834     2.908    vga_sync_unit/g0_b2__7_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I1_O)        0.352     3.260 r  vga_sync_unit/rgb_reg_reg[4]_i_22/O
                         net (fo=1, routed)           0.599     3.859    vga_sync_unit/rgb_reg_reg[4]_i_22_n_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.328     4.187 f  vga_sync_unit/rgb_reg[4]_i_11/O
                         net (fo=1, routed)           0.304     4.491    vga_sync_unit/rgb_reg[4]_i_11_n_1
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.615 r  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=2, routed)           0.967     5.582    vga_sync_unit/rgb_reg[4]_i_4_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.706 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.770     6.476    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.600    vga_sync_unit_n_96
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.986ns (21.928%)  route 7.071ns (78.072%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.530     1.435    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.354     1.789 r  vga_sync_unit/g0_b5__0/O
                         net (fo=1, routed)           0.848     2.637    vga_sync_unit/battlefront_ww2_unit/data130
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.354     2.991 r  vga_sync_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.694     3.685    vga_sync_unit/rgb_reg[8]_i_19_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.332     4.017 r  vga_sync_unit/rgb_reg[8]_i_9/O
                         net (fo=1, routed)           0.414     4.430    vga_sync_unit/rgb_reg[8]_i_9_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.554 f  vga_sync_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           1.196     5.751    vga_sync_unit/rgb_reg[8]_i_4_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.875 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.595     6.470    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.594 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.594    vga_sync_unit_n_92
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 10.827    

Slack (MET) :             10.856ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.183ns (24.167%)  route 6.850ns (75.833%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.281     0.332    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.456 r  battlefront_ww2_unit/rgb_reg[6]_i_69/O
                         net (fo=1, routed)           0.000     0.456    vga_sync_unit/rgb_reg_reg[6]_i_16_0[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.857 r  vga_sync_unit/rgb_reg_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_sync_unit/rgb_reg_reg[6]_i_39_n_1
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.128 r  vga_sync_unit/rgb_reg_reg[6]_i_16/CO[0]
                         net (fo=1, routed)           0.955     2.083    vga_sync_unit/battlefront_ww2_unit/graph_rgb4114_in
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.373     2.456 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=9, routed)           0.473     2.928    vga_sync_unit/rgb_reg_reg[6]_i_19_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     3.052 r  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=11, routed)          1.547     4.600    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X42Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.724 r  vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           1.150     5.874    vga_sync_unit/rgb_reg[5]_i_3_n_1
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.443     6.441    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.565 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.565    vga_sync_unit_n_95
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 10.856    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.560ns (17.340%)  route 7.436ns (82.660%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.103     4.786    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.875     5.785    vga_sync_unit/rgb_reg[6]_i_3_n_1
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.909 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.501     6.410    vga_sync_unit/rgb_reg[6]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.534 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.534    vga_sync_unit_n_94
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.560ns (17.542%)  route 7.333ns (82.458%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.148     4.830    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  vga_sync_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.770     5.724    vga_sync_unit/rgb_reg[2]_i_3_n_1
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.848 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.458     6.306    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.430 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.430    vga_sync_unit_n_98
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.029    17.420    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.135ns (24.069%)  route 6.735ns (75.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.738     0.788    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     0.912 r  battlefront_ww2_unit/rgb_reg[11]_i_222/O
                         net (fo=1, routed)           0.000     0.912    vga_sync_unit/rgb_reg_reg[11]_i_145_0[2]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.288 r  vga_sync_unit/rgb_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.288    vga_sync_unit/rgb_reg_reg[11]_i_169_n_1
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.542 f  vga_sync_unit/rgb_reg_reg[11]_i_145/CO[0]
                         net (fo=1, routed)           1.200     2.742    vga_sync_unit/battlefront_ww2_unit/graph_rgb4124_in
    SLICE_X30Y24         LUT5 (Prop_lut5_I3_O)        0.367     3.109 f  vga_sync_unit/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.456     3.565    vga_sync_unit/rgb_reg[11]_i_86_n_1
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.689 f  vga_sync_unit/rgb_reg[11]_i_42/O
                         net (fo=1, routed)           0.154     3.843    vga_sync_unit/rgb_reg[11]_i_42_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     3.967 f  vga_sync_unit/rgb_reg[11]_i_14/O
                         net (fo=12, routed)          1.414     5.380    vga_sync_unit/rgb_reg[11]_i_14_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.504 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.775     6.279    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.403 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.403    vga_sync_unit_n_99
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 11.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.104%)  route 0.115ns (44.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.570    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X33Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/Q
                         net (fo=15, routed)          0.115    -0.314    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[3]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.047    -0.510    kb_code_unit/ps2_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X38Y24         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDPE (Prop_fdpe_C_Q)         0.148    -0.431 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.089    -0.342    display_rules
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.098    -0.244 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.120    -0.459    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.257    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.555    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.078    -0.477    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.314%)  route 0.185ns (56.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X28Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.185    -0.243    kb_code_unit/ps2_rx_unit/filter_next[6]
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X30Y38         FDCE (Hold_fdce_C_D)         0.063    -0.470    kb_code_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.225%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.151    -0.277    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.460    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.086%)  route 0.152ns (44.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.460    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.061%)  route 0.152ns (44.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDPE (Hold_fdpe_C_D)         0.091    -0.461    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.147    -0.292    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    battlefront_ww2_unit_n_213
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.092    -0.487    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.291    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    battlefront_ww2_unit_n_212
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.091    -0.488    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.174    -0.255    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[10]
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.828    -0.341    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.066    -0.503    kb_code_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y24    player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y24    player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y23    player_two_lives_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.538ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 1.911ns (20.430%)  route 7.443ns (79.570%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.000     1.693    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X31Y10         LUT5 (Prop_lut5_I1_O)        0.328     2.021 r  battlefront_ww2_unit/g0_b1__12/O
                         net (fo=3, routed)           0.955     2.976    battlefront_ww2_unit/v_count_reg_reg[0]_rep_1[1]
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.154     3.130 r  battlefront_ww2_unit/rgb_reg[3]_i_14/O
                         net (fo=1, routed)           0.407     3.537    battlefront_ww2_unit/rgb_reg[3]_i_14_n_1
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.327     3.864 f  battlefront_ww2_unit/rgb_reg[3]_i_13/O
                         net (fo=1, routed)           0.481     4.345    battlefront_ww2_unit/rgb_reg[3]_i_13_n_1
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.469 f  battlefront_ww2_unit/rgb_reg[3]_i_9/O
                         net (fo=1, routed)           0.486     4.955    battlefront_ww2_unit/rgb_reg[3]_i_9_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.079 r  battlefront_ww2_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.763     5.841    vga_sync_unit/rgb_reg_reg[3]
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.799     6.764    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.888    vga_sync_unit_n_97
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.427    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 10.538    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.104ns (22.721%)  route 7.156ns (77.279%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.118     5.101 r  vga_sync_unit/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.734     5.836    vga_sync_unit/rgb_reg[7]_i_8_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.162 r  vga_sync_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.509     6.670    vga_sync_unit/rgb_reg[7]_i_3_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.794 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.794    vga_sync_unit_n_93
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.032    17.428    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.428    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.908ns (20.845%)  route 7.245ns (79.155%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.124     5.107 r  vga_sync_unit/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.559     5.666    vga_sync_unit/rgb_reg[11]_i_16_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.790 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.773     6.564    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.688 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     6.688    vga_sync_unit_n_89
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.103    17.395    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.031    17.426    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.426    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.908ns (20.977%)  route 7.188ns (79.023%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.467     4.394    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.518 r  battlefront_ww2_unit/rgb_reg[0]_i_12/O
                         net (fo=1, routed)           0.443     4.961    vga_sync_unit/rgb_reg[0]_i_2_3
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.085 r  vga_sync_unit/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.558     5.643    vga_sync_unit/rgb_reg[0]_i_5_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.739     6.506    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.630    vga_sync_unit_n_100
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.103    17.395    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    17.424    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.424    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 10.794    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 1.980ns (21.848%)  route 7.083ns (78.152%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.815     1.720    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.354     2.074 r  vga_sync_unit/g0_b2__7/O
                         net (fo=1, routed)           0.834     2.908    vga_sync_unit/g0_b2__7_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I1_O)        0.352     3.260 r  vga_sync_unit/rgb_reg_reg[4]_i_22/O
                         net (fo=1, routed)           0.599     3.859    vga_sync_unit/rgb_reg_reg[4]_i_22_n_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.328     4.187 f  vga_sync_unit/rgb_reg[4]_i_11/O
                         net (fo=1, routed)           0.304     4.491    vga_sync_unit/rgb_reg[4]_i_11_n_1
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.615 r  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=2, routed)           0.967     5.582    vga_sync_unit/rgb_reg[4]_i_4_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.706 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.770     6.476    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.600    vga_sync_unit_n_96
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.427    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 10.827    

Slack (MET) :             10.832ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.986ns (21.928%)  route 7.071ns (78.072%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.530     1.435    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.354     1.789 r  vga_sync_unit/g0_b5__0/O
                         net (fo=1, routed)           0.848     2.637    vga_sync_unit/battlefront_ww2_unit/data130
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.354     2.991 r  vga_sync_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.694     3.685    vga_sync_unit/rgb_reg[8]_i_19_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.332     4.017 r  vga_sync_unit/rgb_reg[8]_i_9/O
                         net (fo=1, routed)           0.414     4.430    vga_sync_unit/rgb_reg[8]_i_9_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.554 f  vga_sync_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           1.196     5.751    vga_sync_unit/rgb_reg[8]_i_4_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.875 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.595     6.470    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.594 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.594    vga_sync_unit_n_92
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.103    17.395    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.426    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.426    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 10.832    

Slack (MET) :             10.861ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.183ns (24.167%)  route 6.850ns (75.833%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.281     0.332    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.456 r  battlefront_ww2_unit/rgb_reg[6]_i_69/O
                         net (fo=1, routed)           0.000     0.456    vga_sync_unit/rgb_reg_reg[6]_i_16_0[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.857 r  vga_sync_unit/rgb_reg_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_sync_unit/rgb_reg_reg[6]_i_39_n_1
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.128 r  vga_sync_unit/rgb_reg_reg[6]_i_16/CO[0]
                         net (fo=1, routed)           0.955     2.083    vga_sync_unit/battlefront_ww2_unit/graph_rgb4114_in
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.373     2.456 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=9, routed)           0.473     2.928    vga_sync_unit/rgb_reg_reg[6]_i_19_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     3.052 r  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=11, routed)          1.547     4.600    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X42Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.724 r  vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           1.150     5.874    vga_sync_unit/rgb_reg[5]_i_3_n_1
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.443     6.441    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.565 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.565    vga_sync_unit_n_95
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.427    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 10.861    

Slack (MET) :             10.893ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.560ns (17.340%)  route 7.436ns (82.660%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.103     4.786    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.875     5.785    vga_sync_unit/rgb_reg[6]_i_3_n_1
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.909 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.501     6.410    vga_sync_unit/rgb_reg[6]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.534 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.534    vga_sync_unit_n_94
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.427    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 10.893    

Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.560ns (17.542%)  route 7.333ns (82.458%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.148     4.830    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  vga_sync_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.770     5.724    vga_sync_unit/rgb_reg[2]_i_3_n_1
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.848 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.458     6.306    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.430 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.430    vga_sync_unit_n_98
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.029    17.425    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.425    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.135ns (24.069%)  route 6.735ns (75.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.738     0.788    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     0.912 r  battlefront_ww2_unit/rgb_reg[11]_i_222/O
                         net (fo=1, routed)           0.000     0.912    vga_sync_unit/rgb_reg_reg[11]_i_145_0[2]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.288 r  vga_sync_unit/rgb_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.288    vga_sync_unit/rgb_reg_reg[11]_i_169_n_1
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.542 f  vga_sync_unit/rgb_reg_reg[11]_i_145/CO[0]
                         net (fo=1, routed)           1.200     2.742    vga_sync_unit/battlefront_ww2_unit/graph_rgb4124_in
    SLICE_X30Y24         LUT5 (Prop_lut5_I3_O)        0.367     3.109 f  vga_sync_unit/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.456     3.565    vga_sync_unit/rgb_reg[11]_i_86_n_1
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.689 f  vga_sync_unit/rgb_reg[11]_i_42/O
                         net (fo=1, routed)           0.154     3.843    vga_sync_unit/rgb_reg[11]_i_42_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     3.967 f  vga_sync_unit/rgb_reg[11]_i_14/O
                         net (fo=12, routed)          1.414     5.380    vga_sync_unit/rgb_reg[11]_i_14_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.504 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.775     6.279    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.403 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.403    vga_sync_unit_n_99
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.103    17.395    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.426    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.426    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 11.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.104%)  route 0.115ns (44.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.570    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X33Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/Q
                         net (fo=15, routed)          0.115    -0.314    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[3]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.047    -0.510    kb_code_unit/ps2_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X38Y24         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDPE (Prop_fdpe_C_Q)         0.148    -0.431 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.089    -0.342    display_rules
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.098    -0.244 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.120    -0.459    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.257    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.555    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.078    -0.477    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.314%)  route 0.185ns (56.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X28Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.185    -0.243    kb_code_unit/ps2_rx_unit/filter_next[6]
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X30Y38         FDCE (Hold_fdce_C_D)         0.063    -0.470    kb_code_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.225%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.151    -0.277    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.460    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.086%)  route 0.152ns (44.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.460    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.061%)  route 0.152ns (44.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.214    -0.552    
    SLICE_X32Y38         FDPE (Hold_fdpe_C_D)         0.091    -0.461    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.147    -0.292    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    battlefront_ww2_unit_n_213
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.092    -0.487    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.291    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    battlefront_ww2_unit_n_212
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.227    -0.579    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.091    -0.488    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.174    -0.255    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[10]
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.828    -0.341    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.066    -0.503    kb_code_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y24    player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y24    player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y23    player_two_lives_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y24    FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y24    player_one_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 1.911ns (20.430%)  route 7.443ns (79.570%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.000     1.693    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X31Y10         LUT5 (Prop_lut5_I1_O)        0.328     2.021 r  battlefront_ww2_unit/g0_b1__12/O
                         net (fo=3, routed)           0.955     2.976    battlefront_ww2_unit/v_count_reg_reg[0]_rep_1[1]
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.154     3.130 r  battlefront_ww2_unit/rgb_reg[3]_i_14/O
                         net (fo=1, routed)           0.407     3.537    battlefront_ww2_unit/rgb_reg[3]_i_14_n_1
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.327     3.864 f  battlefront_ww2_unit/rgb_reg[3]_i_13/O
                         net (fo=1, routed)           0.481     4.345    battlefront_ww2_unit/rgb_reg[3]_i_13_n_1
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.469 f  battlefront_ww2_unit/rgb_reg[3]_i_9/O
                         net (fo=1, routed)           0.486     4.955    battlefront_ww2_unit/rgb_reg[3]_i_9_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.079 r  battlefront_ww2_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.763     5.841    vga_sync_unit/rgb_reg_reg[3]
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.799     6.764    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.888    vga_sync_unit_n_97
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 10.533    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.104ns (22.721%)  route 7.156ns (77.279%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.118     5.101 r  vga_sync_unit/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.734     5.836    vga_sync_unit/rgb_reg[7]_i_8_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.162 r  vga_sync_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.509     6.670    vga_sync_unit/rgb_reg[7]_i_3_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.794 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.794    vga_sync_unit_n_93
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.032    17.423    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.908ns (20.845%)  route 7.245ns (79.155%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.124     5.107 r  vga_sync_unit/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.559     5.666    vga_sync_unit/rgb_reg[11]_i_16_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.790 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.773     6.564    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.688 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     6.688    vga_sync_unit_n_89
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.789ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.908ns (20.977%)  route 7.188ns (79.023%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.467     4.394    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.518 r  battlefront_ww2_unit/rgb_reg[0]_i_12/O
                         net (fo=1, routed)           0.443     4.961    vga_sync_unit/rgb_reg[0]_i_2_3
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.085 r  vga_sync_unit/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.558     5.643    vga_sync_unit/rgb_reg[0]_i_5_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.739     6.506    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.630    vga_sync_unit_n_100
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    17.419    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 10.789    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 1.980ns (21.848%)  route 7.083ns (78.152%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.815     1.720    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.354     2.074 r  vga_sync_unit/g0_b2__7/O
                         net (fo=1, routed)           0.834     2.908    vga_sync_unit/g0_b2__7_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I1_O)        0.352     3.260 r  vga_sync_unit/rgb_reg_reg[4]_i_22/O
                         net (fo=1, routed)           0.599     3.859    vga_sync_unit/rgb_reg_reg[4]_i_22_n_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.328     4.187 f  vga_sync_unit/rgb_reg[4]_i_11/O
                         net (fo=1, routed)           0.304     4.491    vga_sync_unit/rgb_reg[4]_i_11_n_1
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.615 r  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=2, routed)           0.967     5.582    vga_sync_unit/rgb_reg[4]_i_4_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.706 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.770     6.476    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.600    vga_sync_unit_n_96
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.986ns (21.928%)  route 7.071ns (78.072%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.530     1.435    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.354     1.789 r  vga_sync_unit/g0_b5__0/O
                         net (fo=1, routed)           0.848     2.637    vga_sync_unit/battlefront_ww2_unit/data130
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.354     2.991 r  vga_sync_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.694     3.685    vga_sync_unit/rgb_reg[8]_i_19_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.332     4.017 r  vga_sync_unit/rgb_reg[8]_i_9/O
                         net (fo=1, routed)           0.414     4.430    vga_sync_unit/rgb_reg[8]_i_9_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.554 f  vga_sync_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           1.196     5.751    vga_sync_unit/rgb_reg[8]_i_4_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.875 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.595     6.470    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.594 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.594    vga_sync_unit_n_92
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 10.827    

Slack (MET) :             10.856ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.183ns (24.167%)  route 6.850ns (75.833%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.281     0.332    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.456 r  battlefront_ww2_unit/rgb_reg[6]_i_69/O
                         net (fo=1, routed)           0.000     0.456    vga_sync_unit/rgb_reg_reg[6]_i_16_0[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.857 r  vga_sync_unit/rgb_reg_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_sync_unit/rgb_reg_reg[6]_i_39_n_1
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.128 r  vga_sync_unit/rgb_reg_reg[6]_i_16/CO[0]
                         net (fo=1, routed)           0.955     2.083    vga_sync_unit/battlefront_ww2_unit/graph_rgb4114_in
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.373     2.456 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=9, routed)           0.473     2.928    vga_sync_unit/rgb_reg_reg[6]_i_19_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     3.052 r  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=11, routed)          1.547     4.600    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X42Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.724 r  vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           1.150     5.874    vga_sync_unit/rgb_reg[5]_i_3_n_1
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.443     6.441    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.565 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.565    vga_sync_unit_n_95
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 10.856    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.560ns (17.340%)  route 7.436ns (82.660%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.103     4.786    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.875     5.785    vga_sync_unit/rgb_reg[6]_i_3_n_1
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.909 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.501     6.410    vga_sync_unit/rgb_reg[6]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.534 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.534    vga_sync_unit_n_94
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.560ns (17.542%)  route 7.333ns (82.458%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.148     4.830    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  vga_sync_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.770     5.724    vga_sync_unit/rgb_reg[2]_i_3_n_1
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.848 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.458     6.306    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.430 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.430    vga_sync_unit_n_98
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.029    17.420    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.135ns (24.069%)  route 6.735ns (75.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.738     0.788    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     0.912 r  battlefront_ww2_unit/rgb_reg[11]_i_222/O
                         net (fo=1, routed)           0.000     0.912    vga_sync_unit/rgb_reg_reg[11]_i_145_0[2]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.288 r  vga_sync_unit/rgb_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.288    vga_sync_unit/rgb_reg_reg[11]_i_169_n_1
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.542 f  vga_sync_unit/rgb_reg_reg[11]_i_145/CO[0]
                         net (fo=1, routed)           1.200     2.742    vga_sync_unit/battlefront_ww2_unit/graph_rgb4124_in
    SLICE_X30Y24         LUT5 (Prop_lut5_I3_O)        0.367     3.109 f  vga_sync_unit/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.456     3.565    vga_sync_unit/rgb_reg[11]_i_86_n_1
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.689 f  vga_sync_unit/rgb_reg[11]_i_42/O
                         net (fo=1, routed)           0.154     3.843    vga_sync_unit/rgb_reg[11]_i_42_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     3.967 f  vga_sync_unit/rgb_reg[11]_i_14/O
                         net (fo=12, routed)          1.414     5.380    vga_sync_unit/rgb_reg[11]_i_14_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.504 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.775     6.279    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.403 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.403    vga_sync_unit_n_99
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 11.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.104%)  route 0.115ns (44.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.570    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X33Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/Q
                         net (fo=15, routed)          0.115    -0.314    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[3]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                         clock pessimism             -0.216    -0.557    
                         clock uncertainty            0.108    -0.450    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.047    -0.403    kb_code_unit/ps2_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X38Y24         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDPE (Prop_fdpe_C_Q)         0.148    -0.431 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.089    -0.342    display_rules
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.098    -0.244 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.120    -0.352    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.257    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.555    
                         clock uncertainty            0.108    -0.448    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.078    -0.370    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.314%)  route 0.185ns (56.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X28Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.185    -0.243    kb_code_unit/ps2_rx_unit/filter_next[6]
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.108    -0.426    
    SLICE_X30Y38         FDCE (Hold_fdce_C_D)         0.063    -0.363    kb_code_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.225%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.151    -0.277    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.353    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.086%)  route 0.152ns (44.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.353    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.061%)  route 0.152ns (44.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDPE (Hold_fdpe_C_D)         0.091    -0.354    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.147    -0.292    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    battlefront_ww2_unit_n_213
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.092    -0.380    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.291    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    battlefront_ww2_unit_n_212
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.091    -0.381    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.174    -0.255    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[10]
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.828    -0.341    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.066    -0.396    kb_code_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.533ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 1.911ns (20.430%)  route 7.443ns (79.570%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.000     1.693    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X31Y10         LUT5 (Prop_lut5_I1_O)        0.328     2.021 r  battlefront_ww2_unit/g0_b1__12/O
                         net (fo=3, routed)           0.955     2.976    battlefront_ww2_unit/v_count_reg_reg[0]_rep_1[1]
    SLICE_X31Y11         LUT4 (Prop_lut4_I0_O)        0.154     3.130 r  battlefront_ww2_unit/rgb_reg[3]_i_14/O
                         net (fo=1, routed)           0.407     3.537    battlefront_ww2_unit/rgb_reg[3]_i_14_n_1
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.327     3.864 f  battlefront_ww2_unit/rgb_reg[3]_i_13/O
                         net (fo=1, routed)           0.481     4.345    battlefront_ww2_unit/rgb_reg[3]_i_13_n_1
    SLICE_X31Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.469 f  battlefront_ww2_unit/rgb_reg[3]_i_9/O
                         net (fo=1, routed)           0.486     4.955    battlefront_ww2_unit/rgb_reg[3]_i_9_n_1
    SLICE_X31Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.079 r  battlefront_ww2_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.763     5.841    vga_sync_unit/rgb_reg_reg[3]
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.799     6.764    vga_sync_unit/rgb_reg[3]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.888 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.888    vga_sync_unit_n_97
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                 10.533    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 2.104ns (22.721%)  route 7.156ns (77.279%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.118     5.101 r  vga_sync_unit/rgb_reg[7]_i_8/O
                         net (fo=2, routed)           0.734     5.836    vga_sync_unit/rgb_reg[7]_i_8_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.326     6.162 r  vga_sync_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.509     6.670    vga_sync_unit/rgb_reg[7]_i_3_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.794 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.794    vga_sync_unit_n_93
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.032    17.423    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.423    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 1.908ns (20.845%)  route 7.245ns (79.155%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.325     4.252    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.376 f  battlefront_ww2_unit/rgb_reg[11]_i_49/O
                         net (fo=2, routed)           0.607     4.983    vga_sync_unit/rgb_reg[3]_i_2_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I1_O)        0.124     5.107 r  vga_sync_unit/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.559     5.666    vga_sync_unit/rgb_reg[11]_i_16_n_1
    SLICE_X36Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.790 f  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.773     6.564    vga_sync_unit/rgb_reg[11]_i_6_n_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.688 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     6.688    vga_sync_unit_n_89
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X28Y19         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.789ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.908ns (20.977%)  route 7.188ns (79.023%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.553    -2.466    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.456    -2.010 r  battlefront_ww2_unit/p1_y_reg_reg[1]/Q
                         net (fo=49, routed)          1.552    -0.457    vga_sync_unit/rgb_reg_reg[6]_i_19_2[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.150    -0.307 r  vga_sync_unit/g0_b0__14_i_1/O
                         net (fo=110, routed)         2.181     1.873    battlefront_ww2_unit/rgb_reg[6]_i_12_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I1_O)        0.356     2.229 r  battlefront_ww2_unit/g0_b0__23/O
                         net (fo=1, routed)           0.848     3.078    battlefront_ww2_unit/g0_b0__23_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.326     3.404 r  battlefront_ww2_unit/rgb_reg_reg[11]_i_161/O
                         net (fo=1, routed)           0.399     3.803    battlefront_ww2_unit/rgb_reg_reg[11]_i_161_n_1
    SLICE_X37Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.927 r  battlefront_ww2_unit/rgb_reg[11]_i_101/O
                         net (fo=3, routed)           0.467     4.394    battlefront_ww2_unit/rgb_reg[11]_i_101_n_1
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.518 r  battlefront_ww2_unit/rgb_reg[0]_i_12/O
                         net (fo=1, routed)           0.443     4.961    vga_sync_unit/rgb_reg[0]_i_2_3
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.085 r  vga_sync_unit/rgb_reg[0]_i_5/O
                         net (fo=1, routed)           0.558     5.643    vga_sync_unit/rgb_reg[0]_i_5_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.739     6.506    vga_sync_unit/rgb_reg[0]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.630 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.630    vga_sync_unit_n_100
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    17.419    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 10.789    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 1.980ns (21.848%)  route 7.083ns (78.152%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.815     1.720    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.354     2.074 r  vga_sync_unit/g0_b2__7/O
                         net (fo=1, routed)           0.834     2.908    vga_sync_unit/g0_b2__7_n_1
    SLICE_X38Y13         LUT3 (Prop_lut3_I1_O)        0.352     3.260 r  vga_sync_unit/rgb_reg_reg[4]_i_22/O
                         net (fo=1, routed)           0.599     3.859    vga_sync_unit/rgb_reg_reg[4]_i_22_n_1
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.328     4.187 f  vga_sync_unit/rgb_reg[4]_i_11/O
                         net (fo=1, routed)           0.304     4.491    vga_sync_unit/rgb_reg[4]_i_11_n_1
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.615 r  vga_sync_unit/rgb_reg[4]_i_4/O
                         net (fo=2, routed)           0.967     5.582    vga_sync_unit/rgb_reg[4]_i_4_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.706 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.770     6.476    vga_sync_unit/rgb_reg[4]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.600    vga_sync_unit_n_96
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.986ns (21.928%)  route 7.071ns (78.072%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=60, routed)          1.793    -0.213    battlefront_ww2_unit/rgb_reg_reg[11]_i_144[2]
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.118    -0.095 r  battlefront_ww2_unit/g0_b0_i_2/O
                         net (fo=89, routed)          1.530     1.435    vga_sync_unit/rgb_reg[7]_i_16_0[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.354     1.789 r  vga_sync_unit/g0_b5__0/O
                         net (fo=1, routed)           0.848     2.637    vga_sync_unit/battlefront_ww2_unit/data130
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.354     2.991 r  vga_sync_unit/rgb_reg[8]_i_19/O
                         net (fo=2, routed)           0.694     3.685    vga_sync_unit/rgb_reg[8]_i_19_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.332     4.017 r  vga_sync_unit/rgb_reg[8]_i_9/O
                         net (fo=1, routed)           0.414     4.430    vga_sync_unit/rgb_reg[8]_i_9_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.554 f  vga_sync_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           1.196     5.751    vga_sync_unit/rgb_reg[8]_i_4_n_1
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.875 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.595     6.470    vga_sync_unit/rgb_reg[8]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.594 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.594    vga_sync_unit_n_92
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 10.827    

Slack (MET) :             10.856ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.183ns (24.167%)  route 6.850ns (75.833%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.281     0.332    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X32Y27         LUT4 (Prop_lut4_I1_O)        0.124     0.456 r  battlefront_ww2_unit/rgb_reg[6]_i_69/O
                         net (fo=1, routed)           0.000     0.456    vga_sync_unit/rgb_reg_reg[6]_i_16_0[2]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.857 r  vga_sync_unit/rgb_reg_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     0.857    vga_sync_unit/rgb_reg_reg[6]_i_39_n_1
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.128 r  vga_sync_unit/rgb_reg_reg[6]_i_16/CO[0]
                         net (fo=1, routed)           0.955     2.083    vga_sync_unit/battlefront_ww2_unit/graph_rgb4114_in
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.373     2.456 r  vga_sync_unit/rgb_reg[6]_i_5/O
                         net (fo=9, routed)           0.473     2.928    vga_sync_unit/rgb_reg_reg[6]_i_19_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     3.052 r  vga_sync_unit/rgb_reg[11]_i_11/O
                         net (fo=11, routed)          1.547     4.600    vga_sync_unit/rgb_reg[11]_i_11_n_1
    SLICE_X42Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.724 r  vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           1.150     5.874    vga_sync_unit/rgb_reg[5]_i_3_n_1
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.998 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.443     6.441    vga_sync_unit/rgb_reg[5]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.565 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.565    vga_sync_unit_n_95
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                 10.856    

Slack (MET) :             10.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 1.560ns (17.340%)  route 7.436ns (82.660%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.103     4.786    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.875     5.785    vga_sync_unit/rgb_reg[6]_i_3_n_1
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.909 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.501     6.410    vga_sync_unit/rgb_reg[6]_i_2_n_1
    SLICE_X29Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.534 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.534    vga_sync_unit_n_94
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X29Y18         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.031    17.422    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 10.888    

Slack (MET) :             10.989ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.560ns (17.542%)  route 7.333ns (82.458%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.556    -2.463    vga_sync_unit/clk_out1
    SLICE_X31Y17         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=73, routed)          1.783    -0.223    vga_sync_unit/Q[1]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    -0.099 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=118, routed)         1.691     1.592    vga_sync_unit/battlefront_ww2_unit/sel[1]
    SLICE_X46Y20         LUT5 (Prop_lut5_I1_O)        0.124     1.716 r  vga_sync_unit/g0_b3__7/O
                         net (fo=1, routed)           0.670     2.386    vga_sync_unit/battlefront_ww2_unit/data200
    SLICE_X46Y20         LUT3 (Prop_lut3_I1_O)        0.153     2.539 r  vga_sync_unit/rgb_reg_reg[6]_i_27/O
                         net (fo=1, routed)           0.812     3.352    vga_sync_unit/rgb_reg_reg[6]_i_27_n_1
    SLICE_X46Y18         LUT6 (Prop_lut6_I2_O)        0.331     3.683 f  vga_sync_unit/rgb_reg[6]_i_8/O
                         net (fo=2, routed)           1.148     4.830    vga_sync_unit/rgb_reg[6]_i_8_n_1
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  vga_sync_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.770     5.724    vga_sync_unit/rgb_reg[2]_i_3_n_1
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.848 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.458     6.306    vga_sync_unit/rgb_reg[2]_i_2_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.430 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.430    vga_sync_unit_n_98
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    clock
    SLICE_X28Y18         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.029    17.420    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 10.989    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 2.135ns (24.069%)  route 6.735ns (75.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.551    -2.468    vga_sync_unit/clk_out1
    SLICE_X34Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.950 r  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          2.738     0.788    battlefront_ww2_unit/rgb_reg_reg[11]_i_146[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     0.912 r  battlefront_ww2_unit/rgb_reg[11]_i_222/O
                         net (fo=1, routed)           0.000     0.912    vga_sync_unit/rgb_reg_reg[11]_i_145_0[2]
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.288 r  vga_sync_unit/rgb_reg_reg[11]_i_169/CO[3]
                         net (fo=1, routed)           0.000     1.288    vga_sync_unit/rgb_reg_reg[11]_i_169_n_1
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.542 f  vga_sync_unit/rgb_reg_reg[11]_i_145/CO[0]
                         net (fo=1, routed)           1.200     2.742    vga_sync_unit/battlefront_ww2_unit/graph_rgb4124_in
    SLICE_X30Y24         LUT5 (Prop_lut5_I3_O)        0.367     3.109 f  vga_sync_unit/rgb_reg[11]_i_86/O
                         net (fo=1, routed)           0.456     3.565    vga_sync_unit/rgb_reg[11]_i_86_n_1
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.689 f  vga_sync_unit/rgb_reg[11]_i_42/O
                         net (fo=1, routed)           0.154     3.843    vga_sync_unit/rgb_reg[11]_i_42_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I3_O)        0.124     3.967 f  vga_sync_unit/rgb_reg[11]_i_14/O
                         net (fo=12, routed)          1.414     5.380    vga_sync_unit/rgb_reg[11]_i_14_n_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.504 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.775     6.279    vga_sync_unit/rgb_reg[1]_i_2_n_1
    SLICE_X29Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.403 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.403    vga_sync_unit_n_99
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    clock
    SLICE_X29Y19         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.031    17.421    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                 11.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.104%)  route 0.115ns (44.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.559    -0.570    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X33Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  kb_code_unit/ps2_rx_unit/b_reg_reg[3]/Q
                         net (fo=15, routed)          0.115    -0.314    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[3]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[2]/C
                         clock pessimism             -0.216    -0.557    
                         clock uncertainty            0.108    -0.450    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.047    -0.403    kb_code_unit/ps2_rx_unit/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X38Y24         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDPE (Prop_fdpe_C_Q)         0.148    -0.431 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.089    -0.342    display_rules
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.098    -0.244 r  FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    FSM_onehot_state_reg[1]_i_1_n_1
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.120    -0.352    FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.257    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[9]
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.827    -0.342    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y35         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[8]/C
                         clock pessimism             -0.214    -0.555    
                         clock uncertainty            0.108    -0.448    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.078    -0.370    kb_code_unit/ps2_rx_unit/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.314%)  route 0.185ns (56.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X28Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/filter_reg_reg[7]/Q
                         net (fo=3, routed)           0.185    -0.243    kb_code_unit/ps2_rx_unit/filter_next[6]
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X30Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/filter_reg_reg[6]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.108    -0.426    
    SLICE_X30Y38         FDCE (Hold_fdce_C_D)         0.063    -0.363    kb_code_unit/ps2_rx_unit/filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.225%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.151    -0.277    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.232 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[1]_i_1__0_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.353    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.086%)  route 0.152ns (44.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[2]_i_1_n_1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDCE (Hold_fdce_C_D)         0.092    -0.353    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.061%)  route 0.152ns (44.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.561    -0.568    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X31Y38         FDCE                                         r  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  kb_code_unit/ps2_rx_unit/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.152    -0.276    kb_code_unit/ps2_rx_unit/f_ps2c_reg
    SLICE_X32Y38         LUT5 (Prop_lut5_I1_O)        0.045    -0.231 r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg[0]_i_1_n_1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.830    -0.339    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y38         FDPE                                         r  kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.108    -0.445    
    SLICE_X32Y38         FDPE (Hold_fdpe_C_D)         0.091    -0.354    kb_code_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.937%)  route 0.147ns (44.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.147    -0.292    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    battlefront_ww2_unit_n_213
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.092    -0.380    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.550    -0.579    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  player_one_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.291    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.246 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    battlefront_ww2_unit_n_212
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    clock
    SLICE_X37Y24         FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.227    -0.579    
                         clock uncertainty            0.108    -0.472    
    SLICE_X37Y24         FDPE (Hold_fdpe_C_D)         0.091    -0.381    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.560    -0.569    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  kb_code_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.174    -0.255    kb_code_unit/ps2_rx_unit/b_reg_reg_n_1_[10]
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.828    -0.341    kb_code_unit/ps2_rx_unit/clk_out1
    SLICE_X32Y37         FDCE                                         r  kb_code_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.108    -0.462    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.066    -0.396    kb_code_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.766ns (12.558%)  route 5.334ns (87.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     3.626    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.664ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.766ns (13.117%)  route 5.074ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     3.366    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X43Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.031    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 13.664    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.766ns (13.507%)  route 4.905ns (86.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     3.198    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X39Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    17.030    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.030    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.926ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.766ns (13.851%)  route 4.764ns (86.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     3.057    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.495    
                         clock uncertainty           -0.108    17.388    
    SLICE_X39Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.983    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 13.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.386    battlefront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.386    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.043%)  route 0.454ns (70.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.256     0.062    battlefront_ww2_unit/p1_x_reg0
    SLICE_X34Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X34Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.316    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    battlefront_ww2_unit/projectile_p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.787%)  route 0.349ns (65.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.150    -0.044    battlefront_ww2_unit/p1_x_reg0
    SLICE_X40Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X40Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/C
                         clock pessimism             -0.195    -0.545    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    battlefront_ww2_unit/projectile_p2_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.133    -0.061    battlefront_ww2_unit/p1_x_reg0
    SLICE_X36Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X36Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.344%)  route 0.448ns (70.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.250     0.055    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X39Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    battlefront_ww2_unit/projectile_p2_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.788%)  route 0.709ns (79.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.511     0.316    battlefront_ww2_unit/p1_x_reg0
    SLICE_X33Y24         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.778%)  route 0.805ns (81.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.606     0.412    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y25         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X32Y25         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.413    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.766ns (12.558%)  route 5.334ns (87.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     3.626    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.664ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.766ns (13.117%)  route 5.074ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     3.366    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X43Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.031    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 13.664    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.766ns (13.507%)  route 4.905ns (86.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     3.198    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X39Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    17.030    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.030    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.926ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.766ns (13.851%)  route 4.764ns (86.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     3.057    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.495    
                         clock uncertainty           -0.108    17.388    
    SLICE_X39Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.983    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 13.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.279    battlefront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.279    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.043%)  route 0.454ns (70.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.256     0.062    battlefront_ww2_unit/p1_x_reg0
    SLICE_X34Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X34Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.316    
                         clock uncertainty            0.108    -0.209    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.276    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    battlefront_ww2_unit/projectile_p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.787%)  route 0.349ns (65.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.150    -0.044    battlefront_ww2_unit/p1_x_reg0
    SLICE_X40Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X40Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/C
                         clock pessimism             -0.195    -0.545    
                         clock uncertainty            0.108    -0.438    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    battlefront_ww2_unit/projectile_p2_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.133    -0.061    battlefront_ww2_unit/p1_x_reg0
    SLICE_X36Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X36Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.108    -0.458    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.344%)  route 0.448ns (70.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.250     0.055    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.108    -0.458    
    SLICE_X39Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    battlefront_ww2_unit/projectile_p2_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.788%)  route 0.709ns (79.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.511     0.316    battlefront_ww2_unit/p1_x_reg0
    SLICE_X33Y24         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.108    -0.211    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.778%)  route 0.805ns (81.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.606     0.412    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y25         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X32Y25         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.108    -0.211    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.306    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.766ns (12.558%)  route 5.334ns (87.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     3.626    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.664ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.766ns (13.117%)  route 5.074ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     3.366    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.108    17.390    
    SLICE_X43Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.031    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 13.664    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.709ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.108    17.391    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.032    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.032    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.709    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.750ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.108    17.316    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.911    battlefront_ww2_unit/p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.750    

Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.766ns (13.507%)  route 4.905ns (86.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     3.198    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.108    17.389    
    SLICE_X39Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    17.030    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.030    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.846ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.108    17.317    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.958    battlefront_ww2_unit/p1_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.846    

Slack (MET) :             13.926ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.766ns (13.851%)  route 4.764ns (86.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     3.057    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.495    
                         clock uncertainty           -0.108    17.388    
    SLICE_X39Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.983    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 13.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.279    battlefront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.279    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.043%)  route 0.454ns (70.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.256     0.062    battlefront_ww2_unit/p1_x_reg0
    SLICE_X34Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X34Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.316    
                         clock uncertainty            0.108    -0.209    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.276    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/C
                         clock pessimism              0.034    -0.315    
                         clock uncertainty            0.108    -0.208    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    battlefront_ww2_unit/projectile_p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.787%)  route 0.349ns (65.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.150    -0.044    battlefront_ww2_unit/p1_x_reg0
    SLICE_X40Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X40Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/C
                         clock pessimism             -0.195    -0.545    
                         clock uncertainty            0.108    -0.438    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    battlefront_ww2_unit/projectile_p2_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.133    -0.061    battlefront_ww2_unit/p1_x_reg0
    SLICE_X36Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X36Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.108    -0.458    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.344%)  route 0.448ns (70.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.250     0.055    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                         clock pessimism             -0.214    -0.565    
                         clock uncertainty            0.108    -0.458    
    SLICE_X39Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    battlefront_ww2_unit/projectile_p2_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.788%)  route 0.709ns (79.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.511     0.316    battlefront_ww2_unit/p1_x_reg0
    SLICE_X33Y24         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.108    -0.211    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.303    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.778%)  route 0.805ns (81.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.606     0.412    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y25         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X32Y25         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.318    
                         clock uncertainty            0.108    -0.211    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.306    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.410ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.766ns (12.558%)  route 5.334ns (87.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     3.626    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X45Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    17.037    battlefront_ww2_unit/p2_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                 13.410    

Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.766ns (13.117%)  route 5.074ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 17.923 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     3.366    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    17.923    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.497    
                         clock uncertainty           -0.103    17.395    
    SLICE_X43Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.036    battlefront_ww2_unit/p2_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                 13.669    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.037    battlefront_ww2_unit/p2_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.766ns (13.215%)  route 5.031ns (86.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     3.323    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    17.924    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.498    
                         clock uncertainty           -0.103    17.396    
    SLICE_X45Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    17.037    battlefront_ww2_unit/p2_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.037    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.103    17.321    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.916    battlefront_ww2_unit/p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     3.160    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C
                         clock pessimism             -0.497    17.423    
                         clock uncertainty           -0.103    17.321    
    SLICE_X31Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.916    battlefront_ww2_unit/p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.916    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.837ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.766ns (13.507%)  route 4.905ns (86.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     3.198    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.496    
                         clock uncertainty           -0.103    17.394    
    SLICE_X39Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    17.035    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.035    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 13.837    

Slack (MET) :             13.851ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.103    17.322    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.963    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.851    

Slack (MET) :             13.851ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.715%)  route 4.819ns (86.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     3.111    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    17.922    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C
                         clock pessimism             -0.497    17.424    
                         clock uncertainty           -0.103    17.322    
    SLICE_X31Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    16.963    battlefront_ww2_unit/p1_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         16.963    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 13.851    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.766ns (13.851%)  route 4.764ns (86.149%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 17.921 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.545    -2.474    clock
    SLICE_X38Y24         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518    -1.956 f  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=12, routed)          1.052    -0.904    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_1[0]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.124    -0.780 f  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_1/O
                         net (fo=7, routed)           0.828     0.049    battlefront_ww2_unit/projectile_p2_active_reg_reg_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     0.173 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     3.057    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    17.921    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.495    
                         clock uncertainty           -0.103    17.393    
    SLICE_X39Y30         FDCE (Recov_fdce_C_CLR)     -0.405    16.988    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                 13.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.386    battlefront_ww2_unit/player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.818%)  route 0.418ns (69.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.219     0.025    battlefront_ww2_unit/p1_x_reg0
    SLICE_X30Y22         FDPE                                         f  battlefront_ww2_unit/player_two_lives_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X30Y22         FDPE                                         r  battlefront_ww2_unit/player_two_lives_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X30Y22         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.386    battlefront_ww2_unit/player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.043%)  route 0.454ns (70.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.256     0.062    battlefront_ww2_unit/p1_x_reg0
    SLICE_X34Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X34Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism              0.034    -0.316    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.469%)  route 0.574ns (75.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.376     0.182    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y22         FDCE                                         f  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[2]/C
                         clock pessimism              0.034    -0.315    
    SLICE_X32Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    battlefront_ww2_unit/projectile_p2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.787%)  route 0.349ns (65.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.150    -0.044    battlefront_ww2_unit/p1_x_reg0
    SLICE_X40Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.818    -0.351    battlefront_ww2_unit/clk_out1
    SLICE_X40Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[6]/C
                         clock pessimism             -0.195    -0.545    
    SLICE_X40Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.637    battlefront_ww2_unit/projectile_p2_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.133    -0.061    battlefront_ww2_unit/p1_x_reg0
    SLICE_X36Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X36Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.344%)  route 0.448ns (70.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.250     0.055    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y23         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C
                         clock pessimism             -0.214    -0.565    
    SLICE_X39Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    battlefront_ww2_unit/projectile_p2_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.788%)  route 0.709ns (79.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.511     0.316    battlefront_ww2_unit/p1_x_reg0
    SLICE_X33Y24         FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 player_two_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.778%)  route 0.805ns (81.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.551    -0.578    clock
    SLICE_X37Y23         FDPE                                         r  player_two_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  player_two_lives_reg_reg[0]/Q
                         net (fo=7, routed)           0.198    -0.239    battlefront_ww2_unit/player_two_lives_reg[0]
    SLICE_X38Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          0.606     0.412    battlefront_ww2_unit/p1_x_reg0
    SLICE_X32Y25         FDPE                                         f  battlefront_ww2_unit/player_one_lives_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X32Y25         FDPE                                         r  battlefront_ww2_unit/player_one_lives_reg_reg[0]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.413    battlefront_ww2_unit/player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.826    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 2.172ns (23.246%)  route 7.173ns (76.754%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     8.389    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.320     8.709 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.637     9.345    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 2.178ns (23.744%)  route 6.996ns (76.256%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.284     8.470    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.796 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     9.175    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X33Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 1.948ns (21.379%)  route 7.165ns (78.621%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           1.308     7.505    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.629 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_2/O
                         net (fo=1, routed)           0.363     7.992    battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_2_n_1
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.116 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.998     9.114    battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1_n_1
    SLICE_X37Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.066ns  (logic 2.178ns (24.029%)  route 6.888ns (75.971%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.047     8.233    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.326     8.559 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.507     9.066    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X33Y22         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 2.178ns (24.076%)  route 6.870ns (75.924%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.986     8.172    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.498 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.550     9.048    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X35Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.045ns  (logic 2.178ns (24.085%)  route 6.866ns (75.915%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     8.389    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.326     8.715 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.330     9.045    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X37Y25         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 1.948ns (22.158%)  route 6.845ns (77.842%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.908     7.104    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_2/O
                         net (fo=1, routed)           0.804     8.033    battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_2_n_1
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.157 r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.637     8.793    battlefront_ww2_unit/projectile_p1_x_next_reg[3]_i_1_n_1
    SLICE_X36Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 2.178ns (25.218%)  route 6.460ns (74.782%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.748     7.933    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.326     8.259 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     8.638    battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_1
    SLICE_X33Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 2.178ns (25.373%)  route 6.407ns (74.627%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           0.837     7.034    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.152     7.186 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.744     7.929    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.255 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.330     8.586    battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1_n_1
    SLICE_X33Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 1.824ns (21.486%)  route 6.667ns (78.514%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.859     4.312    kb_code_unit/ps2_rx_unit/btn_IBUF[2]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.436 f  kb_code_unit/ps2_rx_unit/projectile_p1_y_next_reg[9]_i_3/O
                         net (fo=6, routed)           1.637     6.073    vga_sync_unit/btn_key[0]
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.197 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_5/O
                         net (fo=9, routed)           1.602     7.799    vga_sync_unit/projectile_p1_active_reg_reg_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.923 r  vga_sync_unit/projectile_p1_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.568     8.491    battlefront_ww2_unit/D[0]
    SLICE_X39Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 0.309ns (17.207%)  route 1.489ns (82.793%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.365    kb_code_unit/ps2_rx_unit/btn_IBUF[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.410 r  kb_code_unit/ps2_rx_unit/p1_x_next_reg[9]_i_5/O
                         net (fo=10, routed)          0.343     1.753    battlefront_ww2_unit/btn_key[0]
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  battlefront_ww2_unit/p1_x_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    battlefront_ww2_unit/p1_x_next_reg[3]_i_1_n_1
    SLICE_X40Y30         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 0.314ns (17.048%)  route 1.529ns (82.952%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.075     1.300    kb_code_unit/ps2_rx_unit/sw_IBUF[0]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  kb_code_unit/ps2_rx_unit/p2_x_next_reg[9]_i_5/O
                         net (fo=11, routed)          0.454     1.798    battlefront_ww2_unit/btn_key[3]
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  battlefront_ww2_unit/p2_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    battlefront_ww2_unit/p2_x_next_reg[1]_i_1_n_1
    SLICE_X42Y30         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 0.314ns (16.929%)  route 1.542ns (83.071%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.075     1.300    kb_code_unit/ps2_rx_unit/sw_IBUF[0]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  kb_code_unit/ps2_rx_unit/p2_x_next_reg[9]_i_5/O
                         net (fo=11, routed)          0.467     1.811    battlefront_ww2_unit/btn_key[3]
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 0.309ns (16.558%)  route 1.559ns (83.442%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.365    kb_code_unit/ps2_rx_unit/btn_IBUF[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.410 r  kb_code_unit/ps2_rx_unit/p1_x_next_reg[9]_i_5/O
                         net (fo=10, routed)          0.269     1.678    battlefront_ww2_unit/btn_key[0]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.723 r  battlefront_ww2_unit/p1_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.145     1.868    battlefront_ww2_unit/p1_x_next_reg[4]_i_1_n_1
    SLICE_X38Y31         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 0.356ns (18.794%)  route 1.538ns (81.206%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.074     1.295    kb_code_unit/ps2_rx_unit/sw_IBUF[2]
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.340 f  kb_code_unit/ps2_rx_unit/p2_y_next_reg[8]_i_6/O
                         net (fo=6, routed)           0.274     1.614    battlefront_ww2_unit/btn_key[4]
    SLICE_X43Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.659 r  battlefront_ww2_unit/p2_y_next_reg[6]_i_3/O
                         net (fo=1, routed)           0.135     1.794    battlefront_ww2_unit/p2_y_next_reg[6]_i_3_n_1
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  battlefront_ww2_unit/p2_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.055     1.894    battlefront_ww2_unit/p2_y_next_reg[6]_i_1_n_1
    SLICE_X42Y25         LDCE                                         r  battlefront_ww2_unit/p2_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 0.403ns (21.271%)  route 1.493ns (78.729%))
  Logic Levels:           5  (IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.942     1.166    kb_code_unit/ps2_rx_unit/sw_IBUF[1]
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.211 r  kb_code_unit/ps2_rx_unit/p2_x_next_reg[2]_i_20/O
                         net (fo=1, routed)           0.194     1.404    battlefront_ww2_unit/p2_x_next_reg[2]_i_3_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.449 r  battlefront_ww2_unit/p2_x_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.082     1.531    battlefront_ww2_unit/p2_x_next_reg[2]_i_8_n_1
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.576 r  battlefront_ww2_unit/p2_x_next_reg[2]_i_3/O
                         net (fo=5, routed)           0.159     1.735    battlefront_ww2_unit/p2_x_next_reg[2]_i_3_n_1
    SLICE_X42Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  battlefront_ww2_unit/p2_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.896    battlefront_ww2_unit/p2_x_next_reg[2]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 0.309ns (16.199%)  route 1.600ns (83.801%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.145     1.365    kb_code_unit/ps2_rx_unit/btn_IBUF[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.410 r  kb_code_unit/ps2_rx_unit/p1_x_next_reg[9]_i_5/O
                         net (fo=10, routed)          0.339     1.749    battlefront_ww2_unit/btn_key[0]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  battlefront_ww2_unit/p1_x_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     1.910    battlefront_ww2_unit/p1_x_next_reg[8]_i_1_n_1
    SLICE_X38Y32         LDCE                                         r  battlefront_ww2_unit/p1_x_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 0.357ns (18.542%)  route 1.568ns (81.458%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.145     1.367    kb_code_unit/ps2_rx_unit/btn_IBUF[1]
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.412 f  kb_code_unit/ps2_rx_unit/p1_y_next_reg[8]_i_10/O
                         net (fo=3, routed)           0.339     1.751    battlefront_ww2_unit/btn_key[1]
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  battlefront_ww2_unit/p1_y_next_reg[8]_i_2/O
                         net (fo=8, routed)           0.083     1.880    battlefront_ww2_unit/p1_y_next_reg[8]_i_2_n_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  battlefront_ww2_unit/p1_y_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.925    battlefront_ww2_unit/p1_y_next_reg[7]_i_1_n_1
    SLICE_X32Y32         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 0.314ns (16.203%)  route 1.625ns (83.797%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.075     1.300    kb_code_unit/ps2_rx_unit/sw_IBUF[0]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  kb_code_unit/ps2_rx_unit/p2_x_next_reg[9]_i_5/O
                         net (fo=11, routed)          0.428     1.773    battlefront_ww2_unit/btn_key[3]
    SLICE_X44Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  battlefront_ww2_unit/p2_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.122     1.939    battlefront_ww2_unit/p2_x_next_reg[7]_i_1_n_1
    SLICE_X44Y30         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.314ns (16.173%)  route 1.629ns (83.827%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.075     1.300    kb_code_unit/ps2_rx_unit/sw_IBUF[0]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  kb_code_unit/ps2_rx_unit/p2_x_next_reg[9]_i_5/O
                         net (fo=11, routed)          0.437     1.782    battlefront_ww2_unit/btn_key[3]
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  battlefront_ww2_unit/p2_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.116     1.943    battlefront_ww2_unit/p2_x_next_reg[9]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 1.914ns (18.687%)  route 8.328ns (81.313%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     6.819    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.320     7.139 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.637     7.776    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 1.920ns (19.064%)  route 8.151ns (80.936%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.284     6.900    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.226 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     7.605    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X33Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 1.724ns (17.225%)  route 8.285ns (82.775%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.992     6.614    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.804     7.542    battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1_n_1
    SLICE_X37Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 1.920ns (19.272%)  route 8.043ns (80.728%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.047     6.663    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.326     6.989 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.507     7.496    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X33Y22         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 1.920ns (19.306%)  route 8.025ns (80.694%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.986     6.602    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.326     6.928 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.550     7.478    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X35Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 1.920ns (19.313%)  route 8.022ns (80.687%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     6.819    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.326     7.145 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.330     7.475    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X37Y25         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 1.724ns (17.600%)  route 8.071ns (82.400%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.585     6.207    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.331 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.998     7.329    battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1_n_1
    SLICE_X37Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 1.724ns (17.997%)  route 7.855ns (82.003%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.799     6.421    vga_sync_unit/v_count_reg_reg[5]_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  vga_sync_unit/projectile_p1_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.568     7.113    battlefront_ww2_unit/D[0]
    SLICE_X39Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 1.920ns (20.136%)  route 7.615ns (79.864%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.748     6.364    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.326     6.690 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     7.069    battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_1
    SLICE_X33Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 1.920ns (20.248%)  route 7.562ns (79.752%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.744     6.360    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.326     6.686 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.330     7.016    battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1_n_1
    SLICE_X33Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.625ns  (logic 0.467ns (74.672%)  route 0.158ns (25.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y29         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.158    -1.552    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.100    -1.452 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.452    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.707ns  (logic 0.462ns (65.325%)  route 0.245ns (34.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X33Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/Q
                         net (fo=13, routed)          0.245    -1.467    battlefront_ww2_unit/projectile_p1_y_reg_reg[9]_0[2]
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.095    -1.372 r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.372    battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1_n_1
    SLICE_X32Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.734ns  (logic 0.467ns (63.586%)  route 0.267ns (36.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/Q
                         net (fo=18, routed)          0.267    -1.445    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.100    -1.345 r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.345    battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1_n_1
    SLICE_X37Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.518ns (68.397%)  route 0.239ns (31.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.431    -2.082    battlefront_ww2_unit/clk_out1
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.418    -1.664 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/Q
                         net (fo=14, routed)          0.239    -1.425    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[5]
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.100    -1.325 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.325    battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1_n_1
    SLICE_X39Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.518ns (67.034%)  route 0.255ns (32.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.418    -1.658 r  battlefront_ww2_unit/p1_y_reg_reg[4]/Q
                         net (fo=46, routed)          0.255    -1.403    battlefront_ww2_unit/p1_y_reg_reg[8]_0[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.100    -1.303 r  battlefront_ww2_unit/p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.303    battlefront_ww2_unit/p1_y_next_reg[4]_i_1_n_1
    SLICE_X31Y32         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.518ns (65.345%)  route 0.275ns (34.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.418    -1.662 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/Q
                         net (fo=15, routed)          0.275    -1.387    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.100    -1.287 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.287    battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1_n_1
    SLICE_X39Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.886ns  (logic 0.518ns (58.495%)  route 0.368ns (41.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X34Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.418    -1.662 r  battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/Q
                         net (fo=9, routed)           0.368    -1.295    battlefront_ww2_unit/projectile_p1_y_reg_reg[9]_0[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.100    -1.195 r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.195    battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_1
    SLICE_X34Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.467ns (51.870%)  route 0.433ns (48.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y29         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.155    -1.555    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.100    -1.455 r  battlefront_ww2_unit/p2_x_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.278    -1.177    battlefront_ww2_unit/p2_x_next_reg[3]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.467ns (51.799%)  route 0.435ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDPE (Prop_fdpe_C_Q)         0.367    -1.711 r  battlefront_ww2_unit/p1_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.435    -1.277    battlefront_ww2_unit/p1_y_reg_reg[8]_0[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.100    -1.177 r  battlefront_ww2_unit/p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.177    battlefront_ww2_unit/p1_y_next_reg[5]_i_1_n_1
    SLICE_X32Y31         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.964ns  (logic 0.518ns (53.748%)  route 0.446ns (46.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.418    -1.661 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/Q
                         net (fo=13, routed)          0.161    -1.501    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[5]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.100    -1.401 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.285    -1.115    battlefront_ww2_unit/projectile_p2_x_next_reg[6]_i_1_n_1
    SLICE_X31Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 1.914ns (18.687%)  route 8.328ns (81.313%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     6.819    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.320     7.139 r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.637     7.776    battlefront_ww2_unit/projectile_p1_y_next_reg[0]_i_1_n_1
    SLICE_X36Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 1.920ns (19.064%)  route 8.151ns (80.936%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.284     6.900    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.226 r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     7.605    battlefront_ww2_unit/projectile_p1_y_next_reg[3]_i_1_n_1
    SLICE_X33Y26         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 1.724ns (17.225%)  route 8.285ns (82.775%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.992     6.614    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.738 r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.804     7.542    battlefront_ww2_unit/projectile_p1_x_next_reg[9]_i_1_n_1
    SLICE_X37Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 1.920ns (19.272%)  route 8.043ns (80.728%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.047     6.663    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I0_O)        0.326     6.989 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.507     7.496    battlefront_ww2_unit/projectile_p1_y_next_reg[1]_i_1_n_1
    SLICE_X33Y22         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 1.920ns (19.306%)  route 8.025ns (80.694%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.986     6.602    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.326     6.928 r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.550     7.478    battlefront_ww2_unit/projectile_p1_y_next_reg[5]_i_1_n_1
    SLICE_X35Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 1.920ns (19.313%)  route 8.022ns (80.687%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          1.203     6.819    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.326     7.145 r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.330     7.475    battlefront_ww2_unit/projectile_p1_x_next_reg[1]_i_1_n_1
    SLICE_X37Y25         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 1.724ns (17.600%)  route 8.071ns (82.400%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.585     6.207    battlefront_ww2_unit/projectile_p1_x_reg_reg[2]_1
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.331 r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.998     7.329    battlefront_ww2_unit/projectile_p1_x_next_reg[5]_i_1_n_1
    SLICE_X37Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 1.724ns (17.997%)  route 7.855ns (82.003%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.326     5.622 f  vga_sync_unit/projectile_p1_x_next_reg[9]_i_2/O
                         net (fo=8, routed)           0.799     6.421    vga_sync_unit/v_count_reg_reg[5]_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.545 r  vga_sync_unit/projectile_p1_x_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.568     7.113    battlefront_ww2_unit/D[0]
    SLICE_X39Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 1.920ns (20.136%)  route 7.615ns (79.864%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.748     6.364    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.326     6.690 r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     7.069    battlefront_ww2_unit/projectile_p1_y_next_reg[4]_i_1_n_1
    SLICE_X33Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 1.920ns (20.248%)  route 7.562ns (79.752%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.552    -2.467    vga_sync_unit/clk_out1
    SLICE_X30Y20         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=64, routed)          1.709    -0.239    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X37Y19         LUT4 (Prop_lut4_I3_O)        0.153    -0.086 f  vga_sync_unit/p2_y_next_reg[8]_i_14/O
                         net (fo=3, routed)           1.275     1.188    vga_sync_unit/p2_y_next_reg[8]_i_14_n_1
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.327     1.515 f  vga_sync_unit/p2_y_next_reg[8]_i_5/O
                         net (fo=32, routed)          2.411     3.926    battlefront_ww2_unit/player_two_lives_reg_reg[0]_1
    SLICE_X37Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.050 f  battlefront_ww2_unit/player_two_lives_reg[1]_i_2/O
                         net (fo=6, routed)           0.679     4.729    battlefront_ww2_unit/p1_hit_p2
    SLICE_X37Y29         LUT4 (Prop_lut4_I0_O)        0.152     4.881 r  battlefront_ww2_unit/projectile_p1_y_next_reg[9]_i_2/O
                         net (fo=4, routed)           0.415     5.296    vga_sync_unit/projectile_p1_y_next_reg[8]_i_1
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.320     5.616 f  vga_sync_unit/projectile_p1_y_next_reg[8]_i_2/O
                         net (fo=10, routed)          0.744     6.360    battlefront_ww2_unit/projectile_p1_x_reg_reg[1]_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.326     6.686 r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.330     7.016    battlefront_ww2_unit/projectile_p1_y_next_reg[8]_i_1_n_1
    SLICE_X33Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.625ns  (logic 0.467ns (74.672%)  route 0.158ns (25.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y29         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.158    -1.552    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.100    -1.452 r  battlefront_ww2_unit/p2_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.452    battlefront_ww2_unit/p2_x_next_reg[4]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.707ns  (logic 0.462ns (65.325%)  route 0.245ns (34.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X33Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/Q
                         net (fo=13, routed)          0.245    -1.467    battlefront_ww2_unit/projectile_p1_y_reg_reg[9]_0[2]
    SLICE_X32Y30         LUT5 (Prop_lut5_I1_O)        0.095    -1.372 r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.372    battlefront_ww2_unit/projectile_p1_y_next_reg[2]_i_1_n_1
    SLICE_X32Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.734ns  (logic 0.467ns (63.586%)  route 0.267ns (36.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.712 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[2]/Q
                         net (fo=18, routed)          0.267    -1.445    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[1]
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.100    -1.345 r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.345    battlefront_ww2_unit/projectile_p1_x_next_reg[2]_i_1_n_1
    SLICE_X37Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.757ns  (logic 0.518ns (68.397%)  route 0.239ns (31.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.431    -2.082    battlefront_ww2_unit/clk_out1
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.418    -1.664 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/Q
                         net (fo=14, routed)          0.239    -1.425    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[5]
    SLICE_X39Y27         LUT6 (Prop_lut6_I3_O)        0.100    -1.325 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.325    battlefront_ww2_unit/projectile_p1_x_next_reg[6]_i_1_n_1
    SLICE_X39Y27         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.518ns (67.034%)  route 0.255ns (32.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.418    -1.658 r  battlefront_ww2_unit/p1_y_reg_reg[4]/Q
                         net (fo=46, routed)          0.255    -1.403    battlefront_ww2_unit/p1_y_reg_reg[8]_0[3]
    SLICE_X31Y32         LUT5 (Prop_lut5_I2_O)        0.100    -1.303 r  battlefront_ww2_unit/p1_y_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.303    battlefront_ww2_unit/p1_y_next_reg[4]_i_1_n_1
    SLICE_X31Y32         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.518ns (65.345%)  route 0.275ns (34.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.418    -1.662 r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/Q
                         net (fo=15, routed)          0.275    -1.387    battlefront_ww2_unit/projectile_p1_x_reg_reg[9]_0[3]
    SLICE_X39Y28         LUT5 (Prop_lut5_I2_O)        0.100    -1.287 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.287    battlefront_ww2_unit/projectile_p1_x_next_reg[4]_i_1_n_1
    SLICE_X39Y28         LDCE                                         r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.886ns  (logic 0.518ns (58.495%)  route 0.368ns (41.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.433    -2.080    battlefront_ww2_unit/clk_out1
    SLICE_X34Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDCE (Prop_fdce_C_Q)         0.418    -1.662 r  battlefront_ww2_unit/projectile_p1_y_reg_reg[6]/Q
                         net (fo=9, routed)           0.368    -1.295    battlefront_ww2_unit/projectile_p1_y_reg_reg[9]_0[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.100    -1.195 r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -1.195    battlefront_ww2_unit/projectile_p1_y_next_reg[6]_i_1_n_1
    SLICE_X34Y30         LDCE                                         r  battlefront_ww2_unit/projectile_p1_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p2_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p2_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.467ns (51.870%)  route 0.433ns (48.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y29         FDCE                                         r  battlefront_ww2_unit/p2_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.710 r  battlefront_ww2_unit/p2_x_reg_reg[3]/Q
                         net (fo=30, routed)          0.155    -1.555    battlefront_ww2_unit/p2_x_reg_reg[9]_0[2]
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.100    -1.455 r  battlefront_ww2_unit/p2_x_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.278    -1.177    battlefront_ww2_unit/p2_x_next_reg[3]_i_1_n_1
    SLICE_X42Y29         LDCE                                         r  battlefront_ww2_unit/p2_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.467ns (51.799%)  route 0.435ns (48.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDPE (Prop_fdpe_C_Q)         0.367    -1.711 r  battlefront_ww2_unit/p1_y_reg_reg[5]/Q
                         net (fo=41, routed)          0.435    -1.277    battlefront_ww2_unit/p1_y_reg_reg[8]_0[4]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.100    -1.177 r  battlefront_ww2_unit/p1_y_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.177    battlefront_ww2_unit/p1_y_next_reg[5]_i_1_n_1
    SLICE_X32Y31         LDCE                                         r  battlefront_ww2_unit/p1_y_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.964ns  (logic 0.518ns (53.748%)  route 0.446ns (46.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.418    -1.661 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/Q
                         net (fo=13, routed)          0.161    -1.501    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[5]
    SLICE_X31Y29         LUT6 (Prop_lut6_I3_O)        0.100    -1.401 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.285    -1.115    battlefront_ww2_unit/projectile_p2_x_next_reg[6]_i_1_n_1
    SLICE_X31Y29         LDCE                                         r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 1.565ns (18.833%)  route 6.746ns (81.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     8.311    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 1.565ns (19.441%)  route 6.486ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     8.052    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 1.565ns (19.546%)  route 6.443ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     8.008    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 1.565ns (19.546%)  route 6.443ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     8.008    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.565ns (19.858%)  route 6.317ns (80.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     7.883    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.846ns  (logic 1.565ns (19.951%)  route 6.280ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     7.846    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.846ns  (logic 1.565ns (19.951%)  route 6.280ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     7.846    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 1.565ns (20.077%)  route 6.231ns (79.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     7.797    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 1.565ns (20.077%)  route 6.231ns (79.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     7.797    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.565ns (20.219%)  route 6.176ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     7.742    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/G
    SLICE_X31Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/Q
                         net (fo=1, routed)           0.091     0.249    battlefront_ww2_unit/projectile_p2_x_next[6]
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/G
    SLICE_X33Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/Q
                         net (fo=1, routed)           0.097     0.255    battlefront_ww2_unit/projectile_p1_y_next[1]
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.751%)  route 0.098ns (38.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_x_next_reg[7]/G
    SLICE_X37Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.098     0.256    battlefront_ww2_unit/p1_x_next[7]
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_y_next_reg[8]/G
    SLICE_X32Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.103     0.261    battlefront_ww2_unit/p1_y_next[8]
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/projectile_p2_y_next[4]
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_y_next_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_y_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p2_y_next[1]
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.327%)  route 0.113ns (41.673%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.271    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X30Y26         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X30Y26         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_y_next_reg[4]/G
    SLICE_X31Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/p1_y_next[4]
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/G
    SLICE_X39Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/projectile_p1_x_next[4]
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.820    -0.349    battlefront_ww2_unit/clk_out1
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/projectile_p1_x_next[6]
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.311ns  (logic 1.565ns (18.833%)  route 6.746ns (81.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.454     8.311    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y29         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y29         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.052ns  (logic 1.565ns (19.441%)  route 6.486ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.194     8.052    battlefront_ww2_unit/p1_x_reg0
    SLICE_X43Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.436    -2.077    battlefront_ww2_unit/clk_out1
    SLICE_X43Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 1.565ns (19.546%)  route 6.443ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     8.008    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 1.565ns (19.546%)  route 6.443ns (80.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.150     8.008    battlefront_ww2_unit/p1_x_reg0
    SLICE_X45Y30         FDPE                                         f  battlefront_ww2_unit/p2_x_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.437    -2.076    battlefront_ww2_unit/clk_out1
    SLICE_X45Y30         FDPE                                         r  battlefront_ww2_unit/p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.565ns (19.858%)  route 6.317ns (80.142%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          3.025     7.883    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y31         FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X39Y31         FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.846ns  (logic 1.565ns (19.951%)  route 6.280ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     7.846    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.846ns  (logic 1.565ns (19.951%)  route 6.280ns (80.049%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.988     7.846    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y30         FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X31Y30         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 1.565ns (20.077%)  route 6.231ns (79.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     7.797    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.797ns  (logic 1.565ns (20.077%)  route 6.231ns (79.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.939     7.797    battlefront_ww2_unit/p1_x_reg0
    SLICE_X31Y31         FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.435    -2.078    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.565ns (20.219%)  route 6.176ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=80, routed)          3.292     4.734    battlefront_ww2_unit/reset_IBUF
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.858 f  battlefront_ww2_unit/p2_y_reg[8]_i_1/O
                         net (fo=78, routed)          2.884     7.742    battlefront_ww2_unit/p1_x_reg0
    SLICE_X39Y30         FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         1.434    -2.079    battlefront_ww2_unit/clk_out1
    SLICE_X39Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/G
    SLICE_X31Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[6]/Q
                         net (fo=1, routed)           0.091     0.249    battlefront_ww2_unit/projectile_p2_x_next[6]
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.821    -0.348    battlefront_ww2_unit/clk_out1
    SLICE_X30Y29         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[6]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_y_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/G
    SLICE_X33Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_y_next_reg[1]/Q
                         net (fo=1, routed)           0.097     0.255    battlefront_ww2_unit/projectile_p1_y_next[1]
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X32Y22         FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_x_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.751%)  route 0.098ns (38.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_x_next_reg[7]/G
    SLICE_X37Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_x_next_reg[7]/Q
                         net (fo=1, routed)           0.098     0.256    battlefront_ww2_unit/p1_x_next[7]
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.822    -0.347    battlefront_ww2_unit/clk_out1
    SLICE_X36Y30         FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_y_next_reg[8]/G
    SLICE_X32Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_y_next_reg[8]/Q
                         net (fo=1, routed)           0.103     0.261    battlefront_ww2_unit/p1_y_next[8]
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.823    -0.346    battlefront_ww2_unit/clk_out1
    SLICE_X31Y31         FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[8]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_y_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    battlefront_ww2_unit/projectile_p2_y_next[4]
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X39Y23         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_y_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_y_next_reg[1]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_y_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    battlefront_ww2_unit/projectile_p2_y_next[1]
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.816    -0.353    battlefront_ww2_unit/clk_out1
    SLICE_X33Y24         FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p2_x_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.327%)  route 0.113ns (41.673%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]/G
    SLICE_X29Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p2_x_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.271    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X30Y26         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.817    -0.352    battlefront_ww2_unit/clk_out1
    SLICE_X30Y26         FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/p1_y_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         LDCE                         0.000     0.000 r  battlefront_ww2_unit/p1_y_next_reg[4]/G
    SLICE_X31Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/p1_y_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/p1_y_next[4]
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.824    -0.345    battlefront_ww2_unit/clk_out1
    SLICE_X30Y32         FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/G
    SLICE_X39Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/projectile_p1_x_next[4]
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.820    -0.349    battlefront_ww2_unit/clk_out1
    SLICE_X38Y28         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 battlefront_ww2_unit/projectile_p1_x_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_unit/projectile_p1_x_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.274    battlefront_ww2_unit/projectile_p1_x_next[6]
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=167, routed)         0.819    -0.350    battlefront_ww2_unit/clk_out1
    SLICE_X38Y27         FDCE                                         r  battlefront_ww2_unit/projectile_p1_x_reg_reg[6]/C





