/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_mcu_confg_ls.h
//[Revision time]   : Mon May 23 13:43:15 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_MCU_CONFG_LS_REGS_H__
#define __CONN_MCU_CONFG_LS_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_MCU_CONFG_LS CR Definitions                     
//
//****************************************************************************

#define CONN_MCU_CONFG_LS_BASE                                 0x88000000

#define CONN_MCU_CONFG_IP_VERSION_ADDR                         (CONN_MCU_CONFG_LS_BASE + 0x000) // 0000
#define CONN_MCU_CONFG_FW_VERSION_ADDR                         (CONN_MCU_CONFG_LS_BASE + 0x004) // 0004
#define CONN_MCU_CONFG_CFG_DBG1_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x00C) // 000C
#define CONN_MCU_CONFG_CFG_DBG2_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x010) // 0010
#define CONN_MCU_CONFG_MCCR_ADDR                               (CONN_MCU_CONFG_LS_BASE + 0x014) // 0014
#define CONN_MCU_CONFG_MCCR_SET_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x018) // 0018
#define CONN_MCU_CONFG_MCCR_CLEAR_ADDR                         (CONN_MCU_CONFG_LS_BASE + 0x01C) // 001C
#define CONN_MCU_CONFG_MCU_CFG_WM_WA_ADDR                      (CONN_MCU_CONFG_LS_BASE + 0x050) // 0050
#define CONN_MCU_CONFG_MCU_CFG_WF_MCUSYS_ID_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x054) // 0054
#define CONN_MCU_CONFG_FPGA_RSV_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x100) // 0100
#define CONN_MCU_CONFG_RESERVE0_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x150) // 0150
#define CONN_MCU_CONFG_COM_REG0_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x200) // 0200
#define CONN_MCU_CONFG_COM_REG1_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x204) // 0204
#define CONN_MCU_CONFG_COM_REG2_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x208) // 0208
#define CONN_MCU_CONFG_COM_REG3_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x20C) // 020C
#define CONN_MCU_CONFG_COM_REG4_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x210) // 0210
#define CONN_MCU_CONFG_COM_REG5_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x214) // 0214
#define CONN_MCU_CONFG_COM_REG6_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x218) // 0218
#define CONN_MCU_CONFG_COM_REG7_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x21C) // 021C
#define CONN_MCU_CONFG_COM_REG8_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x220) // 0220
#define CONN_MCU_CONFG_COM_REG9_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x224) // 0224
#define CONN_MCU_CONFG_COM_REG10_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x228) // 0228
#define CONN_MCU_CONFG_COM_REG11_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x22C) // 022C
#define CONN_MCU_CONFG_COM_REG12_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x230) // 0230
#define CONN_MCU_CONFG_COM_REG13_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x234) // 0234
#define CONN_MCU_CONFG_COM_REG14_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x238) // 0238
#define CONN_MCU_CONFG_COM_REG15_ADDR                          (CONN_MCU_CONFG_LS_BASE + 0x23C) // 023C
#define CONN_MCU_CONFG_MCU_CG_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x29C) // 029C
#define CONN_MCU_CONFG_SEMA00_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x320) // 0320
#define CONN_MCU_CONFG_SEMA01_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x324) // 0324
#define CONN_MCU_CONFG_SEMA02_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x328) // 0328
#define CONN_MCU_CONFG_SEMA03_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x32C) // 032C
#define CONN_MCU_CONFG_SEMA04_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x330) // 0330
#define CONN_MCU_CONFG_SEMA05_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x334) // 0334
#define CONN_MCU_CONFG_SEMA06_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x338) // 0338
#define CONN_MCU_CONFG_SEMA07_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x33C) // 033C
#define CONN_MCU_CONFG_SEMA08_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x340) // 0340
#define CONN_MCU_CONFG_SEMA09_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x344) // 0344
#define CONN_MCU_CONFG_SEMA10_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x348) // 0348
#define CONN_MCU_CONFG_SEMA11_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x34C) // 034C
#define CONN_MCU_CONFG_SEMA12_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x350) // 0350
#define CONN_MCU_CONFG_SEMA13_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x354) // 0354
#define CONN_MCU_CONFG_SEMA14_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x358) // 0358
#define CONN_MCU_CONFG_SEMA15_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x35C) // 035C
#define CONN_MCU_CONFG_SEMA16_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x360) // 0360
#define CONN_MCU_CONFG_SEMA17_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x364) // 0364
#define CONN_MCU_CONFG_SEMA18_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x368) // 0368
#define CONN_MCU_CONFG_SEMA19_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x36C) // 036C
#define CONN_MCU_CONFG_SEMA20_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x370) // 0370
#define CONN_MCU_CONFG_SEMA21_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x374) // 0374
#define CONN_MCU_CONFG_SEMA22_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x378) // 0378
#define CONN_MCU_CONFG_SEMA23_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x37C) // 037C
#define CONN_MCU_CONFG_SEMA24_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x380) // 0380
#define CONN_MCU_CONFG_SEMA25_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x384) // 0384
#define CONN_MCU_CONFG_SEMA26_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x388) // 0388
#define CONN_MCU_CONFG_SEMA27_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x38C) // 038C
#define CONN_MCU_CONFG_SEMA28_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x390) // 0390
#define CONN_MCU_CONFG_SEMA29_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x394) // 0394
#define CONN_MCU_CONFG_SEMA30_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x398) // 0398
#define CONN_MCU_CONFG_SEMA31_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x39C) // 039C
#define CONN_MCU_CONFG_DBGSR1_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x404) // 0404
#define CONN_MCU_CONFG_DBGSR3_ADDR                             (CONN_MCU_CONFG_LS_BASE + 0x40C) // 040C
#define CONN_MCU_CONFG_WM_NMI_PC_LOG_ADDR                      (CONN_MCU_CONFG_LS_BASE + 0x0410) // 0410
#define CONN_MCU_CONFG_WA_NMI_PC_LOG_ADDR                      (CONN_MCU_CONFG_LS_BASE + 0x0414) // 0414
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0420) // 0420
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0424) // 0424
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0428) // 0428
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x042C) // 042C
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x0430) // 0430
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x0434) // 0434
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0438) // 0438
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x043C) // 043C
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0440) // 0440
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0444) // 0444
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x0448) // 0448
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x044C) // 044C
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_ADDR                      (CONN_MCU_CONFG_LS_BASE + 0x0500) // 0500
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x0b00) // 0B00
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x0b04) // 0B04
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x0b08) // 0B08
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x0b0c) // 0B0C
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_ADDR               (CONN_MCU_CONFG_LS_BASE + 0x0b10) // 0B10
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x0b14) // 0B14
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x0b18) // 0B18
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x0b1c) // 0B1C
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x0b20) // 0B20
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_CLR_ADDR           (CONN_MCU_CONFG_LS_BASE + 0x0b3c) // 0B3C
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_CLR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x0b40) // 0B40
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_CLR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x0b44) // 0B44
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_CLR_ADDR           (CONN_MCU_CONFG_LS_BASE + 0x0b48) // 0B48
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_ADDR    (CONN_MCU_CONFG_LS_BASE + 0x0b4c) // 0B4C
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_ADDR    (CONN_MCU_CONFG_LS_BASE + 0x0b50) // 0B50
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_ADDR    (CONN_MCU_CONFG_LS_BASE + 0x0b54) // 0B54
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_ADDR    (CONN_MCU_CONFG_LS_BASE + 0x0b58) // 0B58
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9000) // 9000
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9004) // 9004
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9008) // 9008
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x900C) // 900C
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9010) // 9010
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9014) // 9014
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9018) // 9018
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x901C) // 901C
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9020) // 9020
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR       (CONN_MCU_CONFG_LS_BASE + 0x9024) // 9024
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x9028) // 9028
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x902C) // 902C
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x9030) // 9030
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_ADDR        (CONN_MCU_CONFG_LS_BASE + 0x9034) // 9034
#define CONN_MCU_CONFG_VDNR_BUS_DEBUG_MON_SEL_ADDR             (CONN_MCU_CONFG_LS_BASE + 0x9100) // 9100
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_ADDR                    (CONN_MCU_CONFG_LS_BASE + 0x9110) // 9110
#define CONN_MCU_CONFG_RW_VDNR_RESERVED_CR_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x9200) // 9200
#define CONN_MCU_CONFG_RO_VDNR_RESERVED_CR_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x9204) // 9204
#define CONN_MCU_CONFG_SDM_BACKUP_TRIGGER_ADDR                 (CONN_MCU_CONFG_LS_BASE + 0x9300) // 9300
#define CONN_MCU_CONFG_SDM_RESTORE_TRIGGER_ADDR                (CONN_MCU_CONFG_LS_BASE + 0x9304) // 9304
#define CONN_MCU_CONFG_SDM_DONE_ADDR                           (CONN_MCU_CONFG_LS_BASE + 0x9308) // 9308
#define CONN_MCU_CONFG_SDM_ENGINE_0_EN_ADDR                    (CONN_MCU_CONFG_LS_BASE + 0x930C) // 930C
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_START_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x9310) // 9310
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_DESTI_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x9314) // 9314
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x9318) // 9318
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_START_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x931C) // 931C
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_DESTI_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x9320) // 9320
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x9324) // 9324
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_START_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x9328) // 9328
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_DESTI_ADDR_ADDR          (CONN_MCU_CONFG_LS_BASE + 0x932C) // 932C
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_ADDR              (CONN_MCU_CONFG_LS_BASE + 0x9330) // 9330
#define CONN_MCU_CONFG_SDM_ENGINE_0_DEBUG_ADDR                 (CONN_MCU_CONFG_LS_BASE + 0x9334) // 9334
#define CONN_MCU_CONFG_SDM_CMDBT_CR_ADDR                       (CONN_MCU_CONFG_LS_BASE + 0x93FC) // 93FC




/* =====================================================================================

  ---IP_VERSION (0x88000000 + 0x000)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define CONN_MCU_CONFG_IP_VERSION_IP_VERSION_ADDR              CONN_MCU_CONFG_IP_VERSION_ADDR
#define CONN_MCU_CONFG_IP_VERSION_IP_VERSION_MASK              0xFFFFFFFF                // IP_VERSION[31..0]
#define CONN_MCU_CONFG_IP_VERSION_IP_VERSION_SHFT              0

/* =====================================================================================

  ---FW_VERSION (0x88000000 + 0x004)---

    FW_VERSION[31..0]            - (RO) FW_VERSION

 =====================================================================================*/
#define CONN_MCU_CONFG_FW_VERSION_FW_VERSION_ADDR              CONN_MCU_CONFG_FW_VERSION_ADDR
#define CONN_MCU_CONFG_FW_VERSION_FW_VERSION_MASK              0xFFFFFFFF                // FW_VERSION[31..0]
#define CONN_MCU_CONFG_FW_VERSION_FW_VERSION_SHFT              0

/* =====================================================================================

  ---CFG_DBG1 (0x88000000 + 0x00C)---

    DEBUG_N0_EN[0]               - (RW) 0: Disable
                                     1: Enable
    DEBUG_N1_EN[1]               - (RW) 0: Disable
                                     1: Enable
    DEBUG_N2_EN[2]               - (RW) 0: Disable
                                     1: Enable
    DEBUG_N3_EN[3]               - (RW) 0: Disable
                                     1: Enable
    DBG_CTRL_SEL[4]              - (RW) 0: wf_wm_core_pc_index_hr_hif selection  
                                     1: wf_wm_mcu_dbg_gpr selection
    DBG_CTRL1_SEL[5]             - (RW) 0: wf_wa_core_pc_index_hr_hif selection  
                                     1: wf_wa_mcu_dbg_gpr selection
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL1_SEL_ADDR             CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL1_SEL_MASK             0x00000020                // DBG_CTRL1_SEL[5]
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL1_SEL_SHFT             5
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL_SEL_ADDR              CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL_SEL_MASK              0x00000010                // DBG_CTRL_SEL[4]
#define CONN_MCU_CONFG_CFG_DBG1_DBG_CTRL_SEL_SHFT              4
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N3_EN_ADDR               CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N3_EN_MASK               0x00000008                // DEBUG_N3_EN[3]
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N3_EN_SHFT               3
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N2_EN_ADDR               CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N2_EN_MASK               0x00000004                // DEBUG_N2_EN[2]
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N2_EN_SHFT               2
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N1_EN_ADDR               CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N1_EN_MASK               0x00000002                // DEBUG_N1_EN[1]
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N1_EN_SHFT               1
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N0_EN_ADDR               CONN_MCU_CONFG_CFG_DBG1_ADDR
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N0_EN_MASK               0x00000001                // DEBUG_N0_EN[0]
#define CONN_MCU_CONFG_CFG_DBG1_DEBUG_N0_EN_SHFT               0

/* =====================================================================================

  ---CFG_DBG2 (0x88000000 + 0x010)---

    DEBUG_L1_N0_MOD_SEL[7..0]    - (RW) Debug flag selection
    DEBUG_L1_N1_MOD_SEL[15..8]   - (RW) Debug flag selection
    DEBUG_L1_N2_MOD_SEL[23..16]  - (RW) Debug flag selection
    DEBUG_L1_N3_MOD_SEL[31..24]  - (RW) Debug flag selection

 =====================================================================================*/
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N3_MOD_SEL_ADDR       CONN_MCU_CONFG_CFG_DBG2_ADDR
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N3_MOD_SEL_MASK       0xFF000000                // DEBUG_L1_N3_MOD_SEL[31..24]
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N3_MOD_SEL_SHFT       24
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N2_MOD_SEL_ADDR       CONN_MCU_CONFG_CFG_DBG2_ADDR
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N2_MOD_SEL_MASK       0x00FF0000                // DEBUG_L1_N2_MOD_SEL[23..16]
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N2_MOD_SEL_SHFT       16
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N1_MOD_SEL_ADDR       CONN_MCU_CONFG_CFG_DBG2_ADDR
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N1_MOD_SEL_MASK       0x0000FF00                // DEBUG_L1_N1_MOD_SEL[15..8]
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N1_MOD_SEL_SHFT       8
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N0_MOD_SEL_ADDR       CONN_MCU_CONFG_CFG_DBG2_ADDR
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N0_MOD_SEL_MASK       0x000000FF                // DEBUG_L1_N0_MOD_SEL[7..0]
#define CONN_MCU_CONFG_CFG_DBG2_DEBUG_L1_N0_MOD_SEL_SHFT       0

/* =====================================================================================

  ---MCCR (0x88000000 + 0x014)---

    RESERVED0[1..0]              - (RO) Reserved bits
    AHB_STOP[2]                  - (RO) AHB STOP control
                                     Triggered by CR set and released by CR clear,
                                     1'b0: AXI bus and AXI slaves clock is enabled
                                     1'b1: AXI bus and AXI slaves clock will be stopped when all AXI Masters completed the AXI access. It will be resumed as long as there comes an interrupt request or reset.
                                     
                                     This bit will be cleared automatically as long as there comes an interrupt request or reset.
    RESERVED3[3]                 - (RO) Reserved bits
    MON_STOP[4]                  - (RO) MON STOP control
                                     Triggered by CR set and released by CR clear
    RESERVED5[9..5]              - (RO) Reserved bits
    UART_DBG_STOP[11..10]        - (RO) UART_DBG STOP control
                                     Triggered by CR set and released by CR clear
    RESERVED12[30..12]           - (RO) Reserved bits
    AHB_AUTO_DIS[31]             - (RO) AHB AUTO DISABLE control
                                     Triggered by CR set and released by CR clear

 =====================================================================================*/
#define CONN_MCU_CONFG_MCCR_AHB_AUTO_DIS_ADDR                  CONN_MCU_CONFG_MCCR_ADDR
#define CONN_MCU_CONFG_MCCR_AHB_AUTO_DIS_MASK                  0x80000000                // AHB_AUTO_DIS[31]
#define CONN_MCU_CONFG_MCCR_AHB_AUTO_DIS_SHFT                  31
#define CONN_MCU_CONFG_MCCR_UART_DBG_STOP_ADDR                 CONN_MCU_CONFG_MCCR_ADDR
#define CONN_MCU_CONFG_MCCR_UART_DBG_STOP_MASK                 0x00000C00                // UART_DBG_STOP[11..10]
#define CONN_MCU_CONFG_MCCR_UART_DBG_STOP_SHFT                 10
#define CONN_MCU_CONFG_MCCR_MON_STOP_ADDR                      CONN_MCU_CONFG_MCCR_ADDR
#define CONN_MCU_CONFG_MCCR_MON_STOP_MASK                      0x00000010                // MON_STOP[4]
#define CONN_MCU_CONFG_MCCR_MON_STOP_SHFT                      4
#define CONN_MCU_CONFG_MCCR_AHB_STOP_ADDR                      CONN_MCU_CONFG_MCCR_ADDR
#define CONN_MCU_CONFG_MCCR_AHB_STOP_MASK                      0x00000004                // AHB_STOP[2]
#define CONN_MCU_CONFG_MCCR_AHB_STOP_SHFT                      2

/* =====================================================================================

  ---MCCR_SET (0x88000000 + 0x018)---

    RESERVED0[1..0]              - (RO) Reserved bits
    AHB[2]                       - (W1S) AHB_STOP Set. Write 1 to set stop
    RESERVED3[3]                 - (RO) Reserved bits
    MON[4]                       - (W1S) MON_STOP Set. Write 1 to set stop
    RESERVED5[9..5]              - (RO) Reserved bits
    UART_DBG[11..10]             - (W1S) UART_DBG_STOP Set. Write 1 to set stop
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_MCCR_SET_UART_DBG_ADDR                  CONN_MCU_CONFG_MCCR_SET_ADDR
#define CONN_MCU_CONFG_MCCR_SET_UART_DBG_MASK                  0x00000C00                // UART_DBG[11..10]
#define CONN_MCU_CONFG_MCCR_SET_UART_DBG_SHFT                  10
#define CONN_MCU_CONFG_MCCR_SET_MON_ADDR                       CONN_MCU_CONFG_MCCR_SET_ADDR
#define CONN_MCU_CONFG_MCCR_SET_MON_MASK                       0x00000010                // MON[4]
#define CONN_MCU_CONFG_MCCR_SET_MON_SHFT                       4
#define CONN_MCU_CONFG_MCCR_SET_AHB_ADDR                       CONN_MCU_CONFG_MCCR_SET_ADDR
#define CONN_MCU_CONFG_MCCR_SET_AHB_MASK                       0x00000004                // AHB[2]
#define CONN_MCU_CONFG_MCCR_SET_AHB_SHFT                       2

/* =====================================================================================

  ---MCCR_CLEAR (0x88000000 + 0x01C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    AHB[2]                       - (W1C) AHB_STOP Clear. Write 1 to set clear
    RESERVED3[3]                 - (RO) Reserved bits
    MON[4]                       - (W1C) MON_STOP Clear. Write 1 to set celar
    RESERVED5[9..5]              - (RO) Reserved bits
    UART_DBG[11..10]             - (W1C) UART_DBG_STOP Clear. Write 1 to set clear
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_MCCR_CLEAR_UART_DBG_ADDR                CONN_MCU_CONFG_MCCR_CLEAR_ADDR
#define CONN_MCU_CONFG_MCCR_CLEAR_UART_DBG_MASK                0x00000C00                // UART_DBG[11..10]
#define CONN_MCU_CONFG_MCCR_CLEAR_UART_DBG_SHFT                10
#define CONN_MCU_CONFG_MCCR_CLEAR_MON_ADDR                     CONN_MCU_CONFG_MCCR_CLEAR_ADDR
#define CONN_MCU_CONFG_MCCR_CLEAR_MON_MASK                     0x00000010                // MON[4]
#define CONN_MCU_CONFG_MCCR_CLEAR_MON_SHFT                     4
#define CONN_MCU_CONFG_MCCR_CLEAR_AHB_ADDR                     CONN_MCU_CONFG_MCCR_CLEAR_ADDR
#define CONN_MCU_CONFG_MCCR_CLEAR_AHB_MASK                     0x00000004                // AHB[2]
#define CONN_MCU_CONFG_MCCR_CLEAR_AHB_SHFT                     2

/* =====================================================================================

  ---MCU_CFG_WM_WA (0x88000000 + 0x050)---

    WA_CPU_RSTB[0]               - (RW) WA CPU software reset (low active)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_MCU_CFG_WM_WA_WA_CPU_RSTB_ADDR          CONN_MCU_CONFG_MCU_CFG_WM_WA_ADDR
#define CONN_MCU_CONFG_MCU_CFG_WM_WA_WA_CPU_RSTB_MASK          0x00000001                // WA_CPU_RSTB[0]
#define CONN_MCU_CONFG_MCU_CFG_WM_WA_WA_CPU_RSTB_SHFT          0

/* =====================================================================================

  ---MCU_CFG_WF_MCUSYS_ID (0x88000000 + 0x054)---

    WF_MCUSYS_ID[7..0]           - (RO) WF_MCUSYS0 ID : 0xa0, WF_MCUSYS1 ID : 0xa1
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_MCU_CFG_WF_MCUSYS_ID_WF_MCUSYS_ID_ADDR  CONN_MCU_CONFG_MCU_CFG_WF_MCUSYS_ID_ADDR
#define CONN_MCU_CONFG_MCU_CFG_WF_MCUSYS_ID_WF_MCUSYS_ID_MASK  0x000000FF                // WF_MCUSYS_ID[7..0]
#define CONN_MCU_CONFG_MCU_CFG_WF_MCUSYS_ID_WF_MCUSYS_ID_SHFT  0

/* =====================================================================================

  ---FPGA_RSV (0x88000000 + 0x100)---

    FPGA_RSV[31..0]              - (RW) FPGA reserve register

 =====================================================================================*/
#define CONN_MCU_CONFG_FPGA_RSV_FPGA_RSV_ADDR                  CONN_MCU_CONFG_FPGA_RSV_ADDR
#define CONN_MCU_CONFG_FPGA_RSV_FPGA_RSV_MASK                  0xFFFFFFFF                // FPGA_RSV[31..0]
#define CONN_MCU_CONFG_FPGA_RSV_FPGA_RSV_SHFT                  0

/* =====================================================================================

  ---RESERVE0 (0x88000000 + 0x150)---

    RESERVE0_bit0to26[26..0]     - (RW) RESERVE0_bit0to26
    SHA_FIFO_ROLLBACK[27]        - (RW) SHA_FIFO_ROLLBACK
                                     1: Disable ROLLBACK
                                     0: Enable ROLLBACK
    RESERVE0_bit28to31[31..28]   - (RW) RESERVE0_bit28to31

 =====================================================================================*/
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit28to31_ADDR        CONN_MCU_CONFG_RESERVE0_ADDR
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit28to31_MASK        0xF0000000                // RESERVE0_bit28to31[31..28]
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit28to31_SHFT        28
#define CONN_MCU_CONFG_RESERVE0_SHA_FIFO_ROLLBACK_ADDR         CONN_MCU_CONFG_RESERVE0_ADDR
#define CONN_MCU_CONFG_RESERVE0_SHA_FIFO_ROLLBACK_MASK         0x08000000                // SHA_FIFO_ROLLBACK[27]
#define CONN_MCU_CONFG_RESERVE0_SHA_FIFO_ROLLBACK_SHFT         27
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit0to26_ADDR         CONN_MCU_CONFG_RESERVE0_ADDR
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit0to26_MASK         0x07FFFFFF                // RESERVE0_bit0to26[26..0]
#define CONN_MCU_CONFG_RESERVE0_RESERVE0_bit0to26_SHFT         0

/* =====================================================================================

  ---COM_REG0 (0x88000000 + 0x200)---

    CON_REG0[31..0]              - (RW) WF_MCUSYS COMMON register no.0

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG0_CON_REG0_ADDR                  CONN_MCU_CONFG_COM_REG0_ADDR
#define CONN_MCU_CONFG_COM_REG0_CON_REG0_MASK                  0xFFFFFFFF                // CON_REG0[31..0]
#define CONN_MCU_CONFG_COM_REG0_CON_REG0_SHFT                  0

/* =====================================================================================

  ---COM_REG1 (0x88000000 + 0x204)---

    CON_REG1[31..0]              - (RW) WF_MCUSYS COMMON register no.1

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG1_CON_REG1_ADDR                  CONN_MCU_CONFG_COM_REG1_ADDR
#define CONN_MCU_CONFG_COM_REG1_CON_REG1_MASK                  0xFFFFFFFF                // CON_REG1[31..0]
#define CONN_MCU_CONFG_COM_REG1_CON_REG1_SHFT                  0

/* =====================================================================================

  ---COM_REG2 (0x88000000 + 0x208)---

    CON_REG2[31..0]              - (RW) WF_MCUSYS COMMON register no.2

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG2_CON_REG2_ADDR                  CONN_MCU_CONFG_COM_REG2_ADDR
#define CONN_MCU_CONFG_COM_REG2_CON_REG2_MASK                  0xFFFFFFFF                // CON_REG2[31..0]
#define CONN_MCU_CONFG_COM_REG2_CON_REG2_SHFT                  0

/* =====================================================================================

  ---COM_REG3 (0x88000000 + 0x20C)---

    CON_REG3[31..0]              - (RW) WF_MCUSYS COMMON register no.3

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG3_CON_REG3_ADDR                  CONN_MCU_CONFG_COM_REG3_ADDR
#define CONN_MCU_CONFG_COM_REG3_CON_REG3_MASK                  0xFFFFFFFF                // CON_REG3[31..0]
#define CONN_MCU_CONFG_COM_REG3_CON_REG3_SHFT                  0

/* =====================================================================================

  ---COM_REG4 (0x88000000 + 0x210)---

    CON_REG4[31..0]              - (RW) WF_MCUSYS COMMON register no.4

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG4_CON_REG4_ADDR                  CONN_MCU_CONFG_COM_REG4_ADDR
#define CONN_MCU_CONFG_COM_REG4_CON_REG4_MASK                  0xFFFFFFFF                // CON_REG4[31..0]
#define CONN_MCU_CONFG_COM_REG4_CON_REG4_SHFT                  0

/* =====================================================================================

  ---COM_REG5 (0x88000000 + 0x214)---

    CON_REG5[31..0]              - (RW) WF_MCUSYS COMMON register no.5

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG5_CON_REG5_ADDR                  CONN_MCU_CONFG_COM_REG5_ADDR
#define CONN_MCU_CONFG_COM_REG5_CON_REG5_MASK                  0xFFFFFFFF                // CON_REG5[31..0]
#define CONN_MCU_CONFG_COM_REG5_CON_REG5_SHFT                  0

/* =====================================================================================

  ---COM_REG6 (0x88000000 + 0x218)---

    CON_REG6[31..0]              - (RW) WF_MCUSYS COMMON register no.6

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG6_CON_REG6_ADDR                  CONN_MCU_CONFG_COM_REG6_ADDR
#define CONN_MCU_CONFG_COM_REG6_CON_REG6_MASK                  0xFFFFFFFF                // CON_REG6[31..0]
#define CONN_MCU_CONFG_COM_REG6_CON_REG6_SHFT                  0

/* =====================================================================================

  ---COM_REG7 (0x88000000 + 0x21C)---

    CON_REG7[31..0]              - (RW) WF_MCUSYS COMMON register no.7

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG7_CON_REG7_ADDR                  CONN_MCU_CONFG_COM_REG7_ADDR
#define CONN_MCU_CONFG_COM_REG7_CON_REG7_MASK                  0xFFFFFFFF                // CON_REG7[31..0]
#define CONN_MCU_CONFG_COM_REG7_CON_REG7_SHFT                  0

/* =====================================================================================

  ---COM_REG8 (0x88000000 + 0x220)---

    CON_REG8[31..0]              - (RW) WF_MCUSYS COMMON register no.8

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG8_CON_REG8_ADDR                  CONN_MCU_CONFG_COM_REG8_ADDR
#define CONN_MCU_CONFG_COM_REG8_CON_REG8_MASK                  0xFFFFFFFF                // CON_REG8[31..0]
#define CONN_MCU_CONFG_COM_REG8_CON_REG8_SHFT                  0

/* =====================================================================================

  ---COM_REG9 (0x88000000 + 0x224)---

    CON_REG9[31..0]              - (RW) WF_MCUSYS COMMON register no.9

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG9_CON_REG9_ADDR                  CONN_MCU_CONFG_COM_REG9_ADDR
#define CONN_MCU_CONFG_COM_REG9_CON_REG9_MASK                  0xFFFFFFFF                // CON_REG9[31..0]
#define CONN_MCU_CONFG_COM_REG9_CON_REG9_SHFT                  0

/* =====================================================================================

  ---COM_REG10 (0x88000000 + 0x228)---

    CON_REG10[31..0]             - (RW) WF_MCUSYS COMMON register no.10

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG10_CON_REG10_ADDR                CONN_MCU_CONFG_COM_REG10_ADDR
#define CONN_MCU_CONFG_COM_REG10_CON_REG10_MASK                0xFFFFFFFF                // CON_REG10[31..0]
#define CONN_MCU_CONFG_COM_REG10_CON_REG10_SHFT                0

/* =====================================================================================

  ---COM_REG11 (0x88000000 + 0x22C)---

    CON_REG11[31..0]             - (RW) WF_MCUSYS COMMON register no.11

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG11_CON_REG11_ADDR                CONN_MCU_CONFG_COM_REG11_ADDR
#define CONN_MCU_CONFG_COM_REG11_CON_REG11_MASK                0xFFFFFFFF                // CON_REG11[31..0]
#define CONN_MCU_CONFG_COM_REG11_CON_REG11_SHFT                0

/* =====================================================================================

  ---COM_REG12 (0x88000000 + 0x230)---

    CON_REG12[31..0]             - (RW) WF_MCUSYS COMMON register no.12

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG12_CON_REG12_ADDR                CONN_MCU_CONFG_COM_REG12_ADDR
#define CONN_MCU_CONFG_COM_REG12_CON_REG12_MASK                0xFFFFFFFF                // CON_REG12[31..0]
#define CONN_MCU_CONFG_COM_REG12_CON_REG12_SHFT                0

/* =====================================================================================

  ---COM_REG13 (0x88000000 + 0x234)---

    CON_REG13[31..0]             - (RW) WF_MCUSYS COMMON register no.13

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG13_CON_REG13_ADDR                CONN_MCU_CONFG_COM_REG13_ADDR
#define CONN_MCU_CONFG_COM_REG13_CON_REG13_MASK                0xFFFFFFFF                // CON_REG13[31..0]
#define CONN_MCU_CONFG_COM_REG13_CON_REG13_SHFT                0

/* =====================================================================================

  ---COM_REG14 (0x88000000 + 0x238)---

    CON_REG14[31..0]             - (RW) WF_MCUSYS COMMON register no.14

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG14_CON_REG14_ADDR                CONN_MCU_CONFG_COM_REG14_ADDR
#define CONN_MCU_CONFG_COM_REG14_CON_REG14_MASK                0xFFFFFFFF                // CON_REG14[31..0]
#define CONN_MCU_CONFG_COM_REG14_CON_REG14_SHFT                0

/* =====================================================================================

  ---COM_REG15 (0x88000000 + 0x23C)---

    CON_REG15[31..0]             - (RW) WF_MCUSYS COMMON register no.15

 =====================================================================================*/
#define CONN_MCU_CONFG_COM_REG15_CON_REG15_ADDR                CONN_MCU_CONFG_COM_REG15_ADDR
#define CONN_MCU_CONFG_COM_REG15_CON_REG15_MASK                0xFFFFFFFF                // CON_REG15[31..0]
#define CONN_MCU_CONFG_COM_REG15_CON_REG15_SHFT                0

/* =====================================================================================

  ---MCU_CG (0x88000000 + 0x29C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    SHB_HCLK_EN[8]               - (RW)  xxx 
    LS_BUS_GT_CKEN[9]            - (RW)  xxx 
    LS_BUS_DIVFR_CKEN[10]        - (RW)  xxx 
    RESERVED11[12..11]           - (RO) Reserved bits
    CFG_LS_PCLK_GT_EN[13]        - (RW)  xxx 
    RESERVED14[15..14]           - (RO) Reserved bits
    MDAHBMON_PCLK_GT_EN[16]      - (RW)  xxx 
    WF_MCU_CRYPTO_ENGINEER_CLK_GT_EN[17] - (RW)  xxx 
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_MCU_CG_WF_MCU_CRYPTO_ENGINEER_CLK_GT_EN_ADDR CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_WF_MCU_CRYPTO_ENGINEER_CLK_GT_EN_MASK 0x00020000                // WF_MCU_CRYPTO_ENGINEER_CLK_GT_EN[17]
#define CONN_MCU_CONFG_MCU_CG_WF_MCU_CRYPTO_ENGINEER_CLK_GT_EN_SHFT 17
#define CONN_MCU_CONFG_MCU_CG_MDAHBMON_PCLK_GT_EN_ADDR         CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_MDAHBMON_PCLK_GT_EN_MASK         0x00010000                // MDAHBMON_PCLK_GT_EN[16]
#define CONN_MCU_CONFG_MCU_CG_MDAHBMON_PCLK_GT_EN_SHFT         16
#define CONN_MCU_CONFG_MCU_CG_CFG_LS_PCLK_GT_EN_ADDR           CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_CFG_LS_PCLK_GT_EN_MASK           0x00002000                // CFG_LS_PCLK_GT_EN[13]
#define CONN_MCU_CONFG_MCU_CG_CFG_LS_PCLK_GT_EN_SHFT           13
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_DIVFR_CKEN_ADDR           CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_DIVFR_CKEN_MASK           0x00000400                // LS_BUS_DIVFR_CKEN[10]
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_DIVFR_CKEN_SHFT           10
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_GT_CKEN_ADDR              CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_GT_CKEN_MASK              0x00000200                // LS_BUS_GT_CKEN[9]
#define CONN_MCU_CONFG_MCU_CG_LS_BUS_GT_CKEN_SHFT              9
#define CONN_MCU_CONFG_MCU_CG_SHB_HCLK_EN_ADDR                 CONN_MCU_CONFG_MCU_CG_ADDR
#define CONN_MCU_CONFG_MCU_CG_SHB_HCLK_EN_MASK                 0x00000100                // SHB_HCLK_EN[8]
#define CONN_MCU_CONFG_MCU_CG_SHB_HCLK_EN_SHFT                 8

/* =====================================================================================

  ---SEMA00 (0x88000000 + 0x320)---

    SEMA00[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA00_SEMA00_ADDR                      CONN_MCU_CONFG_SEMA00_ADDR
#define CONN_MCU_CONFG_SEMA00_SEMA00_MASK                      0x00000001                // SEMA00[0]
#define CONN_MCU_CONFG_SEMA00_SEMA00_SHFT                      0

/* =====================================================================================

  ---SEMA01 (0x88000000 + 0x324)---

    SEMA01[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA01_SEMA01_ADDR                      CONN_MCU_CONFG_SEMA01_ADDR
#define CONN_MCU_CONFG_SEMA01_SEMA01_MASK                      0x00000001                // SEMA01[0]
#define CONN_MCU_CONFG_SEMA01_SEMA01_SHFT                      0

/* =====================================================================================

  ---SEMA02 (0x88000000 + 0x328)---

    SEMA02[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA02_SEMA02_ADDR                      CONN_MCU_CONFG_SEMA02_ADDR
#define CONN_MCU_CONFG_SEMA02_SEMA02_MASK                      0x00000001                // SEMA02[0]
#define CONN_MCU_CONFG_SEMA02_SEMA02_SHFT                      0

/* =====================================================================================

  ---SEMA03 (0x88000000 + 0x32C)---

    SEMA03[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA03_SEMA03_ADDR                      CONN_MCU_CONFG_SEMA03_ADDR
#define CONN_MCU_CONFG_SEMA03_SEMA03_MASK                      0x00000001                // SEMA03[0]
#define CONN_MCU_CONFG_SEMA03_SEMA03_SHFT                      0

/* =====================================================================================

  ---SEMA04 (0x88000000 + 0x330)---

    SEMA04[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA04_SEMA04_ADDR                      CONN_MCU_CONFG_SEMA04_ADDR
#define CONN_MCU_CONFG_SEMA04_SEMA04_MASK                      0x00000001                // SEMA04[0]
#define CONN_MCU_CONFG_SEMA04_SEMA04_SHFT                      0

/* =====================================================================================

  ---SEMA05 (0x88000000 + 0x334)---

    SEMA05[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA05_SEMA05_ADDR                      CONN_MCU_CONFG_SEMA05_ADDR
#define CONN_MCU_CONFG_SEMA05_SEMA05_MASK                      0x00000001                // SEMA05[0]
#define CONN_MCU_CONFG_SEMA05_SEMA05_SHFT                      0

/* =====================================================================================

  ---SEMA06 (0x88000000 + 0x338)---

    SEMA06[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA06_SEMA06_ADDR                      CONN_MCU_CONFG_SEMA06_ADDR
#define CONN_MCU_CONFG_SEMA06_SEMA06_MASK                      0x00000001                // SEMA06[0]
#define CONN_MCU_CONFG_SEMA06_SEMA06_SHFT                      0

/* =====================================================================================

  ---SEMA07 (0x88000000 + 0x33C)---

    SEMA07[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA07_SEMA07_ADDR                      CONN_MCU_CONFG_SEMA07_ADDR
#define CONN_MCU_CONFG_SEMA07_SEMA07_MASK                      0x00000001                // SEMA07[0]
#define CONN_MCU_CONFG_SEMA07_SEMA07_SHFT                      0

/* =====================================================================================

  ---SEMA08 (0x88000000 + 0x340)---

    SEMA08[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA08_SEMA08_ADDR                      CONN_MCU_CONFG_SEMA08_ADDR
#define CONN_MCU_CONFG_SEMA08_SEMA08_MASK                      0x00000001                // SEMA08[0]
#define CONN_MCU_CONFG_SEMA08_SEMA08_SHFT                      0

/* =====================================================================================

  ---SEMA09 (0x88000000 + 0x344)---

    SEMA09[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA09_SEMA09_ADDR                      CONN_MCU_CONFG_SEMA09_ADDR
#define CONN_MCU_CONFG_SEMA09_SEMA09_MASK                      0x00000001                // SEMA09[0]
#define CONN_MCU_CONFG_SEMA09_SEMA09_SHFT                      0

/* =====================================================================================

  ---SEMA10 (0x88000000 + 0x348)---

    SEMA10[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA10_SEMA10_ADDR                      CONN_MCU_CONFG_SEMA10_ADDR
#define CONN_MCU_CONFG_SEMA10_SEMA10_MASK                      0x00000001                // SEMA10[0]
#define CONN_MCU_CONFG_SEMA10_SEMA10_SHFT                      0

/* =====================================================================================

  ---SEMA11 (0x88000000 + 0x34C)---

    SEMA11[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA11_SEMA11_ADDR                      CONN_MCU_CONFG_SEMA11_ADDR
#define CONN_MCU_CONFG_SEMA11_SEMA11_MASK                      0x00000001                // SEMA11[0]
#define CONN_MCU_CONFG_SEMA11_SEMA11_SHFT                      0

/* =====================================================================================

  ---SEMA12 (0x88000000 + 0x350)---

    SEMA12[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA12_SEMA12_ADDR                      CONN_MCU_CONFG_SEMA12_ADDR
#define CONN_MCU_CONFG_SEMA12_SEMA12_MASK                      0x00000001                // SEMA12[0]
#define CONN_MCU_CONFG_SEMA12_SEMA12_SHFT                      0

/* =====================================================================================

  ---SEMA13 (0x88000000 + 0x354)---

    SEMA13[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA13_SEMA13_ADDR                      CONN_MCU_CONFG_SEMA13_ADDR
#define CONN_MCU_CONFG_SEMA13_SEMA13_MASK                      0x00000001                // SEMA13[0]
#define CONN_MCU_CONFG_SEMA13_SEMA13_SHFT                      0

/* =====================================================================================

  ---SEMA14 (0x88000000 + 0x358)---

    SEMA14[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA14_SEMA14_ADDR                      CONN_MCU_CONFG_SEMA14_ADDR
#define CONN_MCU_CONFG_SEMA14_SEMA14_MASK                      0x00000001                // SEMA14[0]
#define CONN_MCU_CONFG_SEMA14_SEMA14_SHFT                      0

/* =====================================================================================

  ---SEMA15 (0x88000000 + 0x35C)---

    SEMA15[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA15_SEMA15_ADDR                      CONN_MCU_CONFG_SEMA15_ADDR
#define CONN_MCU_CONFG_SEMA15_SEMA15_MASK                      0x00000001                // SEMA15[0]
#define CONN_MCU_CONFG_SEMA15_SEMA15_SHFT                      0

/* =====================================================================================

  ---SEMA16 (0x88000000 + 0x360)---

    SEMA16[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA16_SEMA16_ADDR                      CONN_MCU_CONFG_SEMA16_ADDR
#define CONN_MCU_CONFG_SEMA16_SEMA16_MASK                      0x00000001                // SEMA16[0]
#define CONN_MCU_CONFG_SEMA16_SEMA16_SHFT                      0

/* =====================================================================================

  ---SEMA17 (0x88000000 + 0x364)---

    SEMA17[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA17_SEMA17_ADDR                      CONN_MCU_CONFG_SEMA17_ADDR
#define CONN_MCU_CONFG_SEMA17_SEMA17_MASK                      0x00000001                // SEMA17[0]
#define CONN_MCU_CONFG_SEMA17_SEMA17_SHFT                      0

/* =====================================================================================

  ---SEMA18 (0x88000000 + 0x368)---

    SEMA18[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA18_SEMA18_ADDR                      CONN_MCU_CONFG_SEMA18_ADDR
#define CONN_MCU_CONFG_SEMA18_SEMA18_MASK                      0x00000001                // SEMA18[0]
#define CONN_MCU_CONFG_SEMA18_SEMA18_SHFT                      0

/* =====================================================================================

  ---SEMA19 (0x88000000 + 0x36C)---

    SEMA19[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA19_SEMA19_ADDR                      CONN_MCU_CONFG_SEMA19_ADDR
#define CONN_MCU_CONFG_SEMA19_SEMA19_MASK                      0x00000001                // SEMA19[0]
#define CONN_MCU_CONFG_SEMA19_SEMA19_SHFT                      0

/* =====================================================================================

  ---SEMA20 (0x88000000 + 0x370)---

    SEMA20[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA20_SEMA20_ADDR                      CONN_MCU_CONFG_SEMA20_ADDR
#define CONN_MCU_CONFG_SEMA20_SEMA20_MASK                      0x00000001                // SEMA20[0]
#define CONN_MCU_CONFG_SEMA20_SEMA20_SHFT                      0

/* =====================================================================================

  ---SEMA21 (0x88000000 + 0x374)---

    SEMA21[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA21_SEMA21_ADDR                      CONN_MCU_CONFG_SEMA21_ADDR
#define CONN_MCU_CONFG_SEMA21_SEMA21_MASK                      0x00000001                // SEMA21[0]
#define CONN_MCU_CONFG_SEMA21_SEMA21_SHFT                      0

/* =====================================================================================

  ---SEMA22 (0x88000000 + 0x378)---

    SEMA22[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA22_SEMA22_ADDR                      CONN_MCU_CONFG_SEMA22_ADDR
#define CONN_MCU_CONFG_SEMA22_SEMA22_MASK                      0x00000001                // SEMA22[0]
#define CONN_MCU_CONFG_SEMA22_SEMA22_SHFT                      0

/* =====================================================================================

  ---SEMA23 (0x88000000 + 0x37C)---

    SEMA23[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA23_SEMA23_ADDR                      CONN_MCU_CONFG_SEMA23_ADDR
#define CONN_MCU_CONFG_SEMA23_SEMA23_MASK                      0x00000001                // SEMA23[0]
#define CONN_MCU_CONFG_SEMA23_SEMA23_SHFT                      0

/* =====================================================================================

  ---SEMA24 (0x88000000 + 0x380)---

    SEMA24[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA24_SEMA24_ADDR                      CONN_MCU_CONFG_SEMA24_ADDR
#define CONN_MCU_CONFG_SEMA24_SEMA24_MASK                      0x00000001                // SEMA24[0]
#define CONN_MCU_CONFG_SEMA24_SEMA24_SHFT                      0

/* =====================================================================================

  ---SEMA25 (0x88000000 + 0x384)---

    SEMA25[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA25_SEMA25_ADDR                      CONN_MCU_CONFG_SEMA25_ADDR
#define CONN_MCU_CONFG_SEMA25_SEMA25_MASK                      0x00000001                // SEMA25[0]
#define CONN_MCU_CONFG_SEMA25_SEMA25_SHFT                      0

/* =====================================================================================

  ---SEMA26 (0x88000000 + 0x388)---

    SEMA26[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA26_SEMA26_ADDR                      CONN_MCU_CONFG_SEMA26_ADDR
#define CONN_MCU_CONFG_SEMA26_SEMA26_MASK                      0x00000001                // SEMA26[0]
#define CONN_MCU_CONFG_SEMA26_SEMA26_SHFT                      0

/* =====================================================================================

  ---SEMA27 (0x88000000 + 0x38C)---

    SEMA27[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA27_SEMA27_ADDR                      CONN_MCU_CONFG_SEMA27_ADDR
#define CONN_MCU_CONFG_SEMA27_SEMA27_MASK                      0x00000001                // SEMA27[0]
#define CONN_MCU_CONFG_SEMA27_SEMA27_SHFT                      0

/* =====================================================================================

  ---SEMA28 (0x88000000 + 0x390)---

    SEMA28[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA28_SEMA28_ADDR                      CONN_MCU_CONFG_SEMA28_ADDR
#define CONN_MCU_CONFG_SEMA28_SEMA28_MASK                      0x00000001                // SEMA28[0]
#define CONN_MCU_CONFG_SEMA28_SEMA28_SHFT                      0

/* =====================================================================================

  ---SEMA29 (0x88000000 + 0x394)---

    SEMA29[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA29_SEMA29_ADDR                      CONN_MCU_CONFG_SEMA29_ADDR
#define CONN_MCU_CONFG_SEMA29_SEMA29_MASK                      0x00000001                // SEMA29[0]
#define CONN_MCU_CONFG_SEMA29_SEMA29_SHFT                      0

/* =====================================================================================

  ---SEMA30 (0x88000000 + 0x398)---

    SEMA30[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA30_SEMA30_ADDR                      CONN_MCU_CONFG_SEMA30_ADDR
#define CONN_MCU_CONFG_SEMA30_SEMA30_MASK                      0x00000001                // SEMA30[0]
#define CONN_MCU_CONFG_SEMA30_SEMA30_SHFT                      0

/* =====================================================================================

  ---SEMA31 (0x88000000 + 0x39C)---

    SEMA31[0]                    - (W1SRC) WF_MCUSYS SEMAPHORE register (Write 1 set, read clear)
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SEMA31_SEMA31_ADDR                      CONN_MCU_CONFG_SEMA31_ADDR
#define CONN_MCU_CONFG_SEMA31_SEMA31_MASK                      0x00000001                // SEMA31[0]
#define CONN_MCU_CONFG_SEMA31_SEMA31_SHFT                      0

/* =====================================================================================

  ---DBGSR1 (0x88000000 + 0x404)---

    CacheSYSRAM_PD_SLP_DETECT_IRQ_EN[0] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    RESERVED1[7..1]              - (RO) Reserved bits
    CacheSYSRAM_BANK0_PD_SLP_DETECT_IRQ_STATUS[8] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK1_PD_SLP_DETECT_IRQ_STATUS[9] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK2_PD_SLP_DETECT_IRQ_STATUS[10] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK3_PD_SLP_DETECT_IRQ_STATUS[11] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK4_PD_SLP_DETECT_IRQ_STATUS[12] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK5_PD_SLP_DETECT_IRQ_STATUS[13] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK6_PD_SLP_DETECT_IRQ_STATUS[14] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK7_PD_SLP_DETECT_IRQ_STATUS[15] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK8_PD_SLP_DETECT_IRQ_STATUS[16] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK9_PD_SLP_DETECT_IRQ_STATUS[17] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK10_PD_SLP_DETECT_IRQ_STATUS[18] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK11_PD_SLP_DETECT_IRQ_STATUS[19] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK12_PD_SLP_DETECT_IRQ_STATUS[20] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK13_PD_SLP_DETECT_IRQ_STATUS[21] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK14_PD_SLP_DETECT_IRQ_STATUS[22] - (RO) 1: IRQ ACTIVE
    CacheSYSRAM_BANK15_PD_SLP_DETECT_IRQ_STATUS[23] - (RO) 1: IRQ ACTIVE
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK15_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK15_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00800000                // CacheSYSRAM_BANK15_PD_SLP_DETECT_IRQ_STATUS[23]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK15_PD_SLP_DETECT_IRQ_STATUS_SHFT 23
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK14_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK14_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00400000                // CacheSYSRAM_BANK14_PD_SLP_DETECT_IRQ_STATUS[22]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK14_PD_SLP_DETECT_IRQ_STATUS_SHFT 22
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK13_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK13_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00200000                // CacheSYSRAM_BANK13_PD_SLP_DETECT_IRQ_STATUS[21]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK13_PD_SLP_DETECT_IRQ_STATUS_SHFT 21
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK12_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK12_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00100000                // CacheSYSRAM_BANK12_PD_SLP_DETECT_IRQ_STATUS[20]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK12_PD_SLP_DETECT_IRQ_STATUS_SHFT 20
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK11_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK11_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00080000                // CacheSYSRAM_BANK11_PD_SLP_DETECT_IRQ_STATUS[19]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK11_PD_SLP_DETECT_IRQ_STATUS_SHFT 19
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK10_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK10_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00040000                // CacheSYSRAM_BANK10_PD_SLP_DETECT_IRQ_STATUS[18]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK10_PD_SLP_DETECT_IRQ_STATUS_SHFT 18
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK9_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK9_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00020000                // CacheSYSRAM_BANK9_PD_SLP_DETECT_IRQ_STATUS[17]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK9_PD_SLP_DETECT_IRQ_STATUS_SHFT 17
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK8_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK8_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00010000                // CacheSYSRAM_BANK8_PD_SLP_DETECT_IRQ_STATUS[16]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK8_PD_SLP_DETECT_IRQ_STATUS_SHFT 16
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK7_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK7_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00008000                // CacheSYSRAM_BANK7_PD_SLP_DETECT_IRQ_STATUS[15]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK7_PD_SLP_DETECT_IRQ_STATUS_SHFT 15
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK6_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK6_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00004000                // CacheSYSRAM_BANK6_PD_SLP_DETECT_IRQ_STATUS[14]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK6_PD_SLP_DETECT_IRQ_STATUS_SHFT 14
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK5_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK5_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00002000                // CacheSYSRAM_BANK5_PD_SLP_DETECT_IRQ_STATUS[13]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK5_PD_SLP_DETECT_IRQ_STATUS_SHFT 13
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK4_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK4_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00001000                // CacheSYSRAM_BANK4_PD_SLP_DETECT_IRQ_STATUS[12]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK4_PD_SLP_DETECT_IRQ_STATUS_SHFT 12
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK3_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK3_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00000800                // CacheSYSRAM_BANK3_PD_SLP_DETECT_IRQ_STATUS[11]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK3_PD_SLP_DETECT_IRQ_STATUS_SHFT 11
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK2_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK2_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00000400                // CacheSYSRAM_BANK2_PD_SLP_DETECT_IRQ_STATUS[10]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK2_PD_SLP_DETECT_IRQ_STATUS_SHFT 10
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK1_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK1_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00000200                // CacheSYSRAM_BANK1_PD_SLP_DETECT_IRQ_STATUS[9]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK1_PD_SLP_DETECT_IRQ_STATUS_SHFT 9
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK0_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK0_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00000100                // CacheSYSRAM_BANK0_PD_SLP_DETECT_IRQ_STATUS[8]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_BANK0_PD_SLP_DETECT_IRQ_STATUS_SHFT 8
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR1_ADDR
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_PD_SLP_DETECT_IRQ_EN_MASK 0x00000001                // CacheSYSRAM_PD_SLP_DETECT_IRQ_EN[0]
#define CONN_MCU_CONFG_DBGSR1_CacheSYSRAM_PD_SLP_DETECT_IRQ_EN_SHFT 0

/* =====================================================================================

  ---DBGSR3 (0x88000000 + 0x40C)---

    IBANK0_PD_SLP_DETECT_IRQ_EN[0] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    IBANK1_PD_SLP_DETECT_IRQ_EN[1] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    DBANK0_PD_SLP_DETECT_IRQ_EN[2] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    DBANK1_PD_SLP_DETECT_IRQ_EN[3] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    IBANK0_OUT_OF_RANGE_DETECT_IRQ_EN[4] - (RW) 1: Enable out of range detect irq, 
                                     0: DISABLE/CLR out of range detect irq
    IBANK1_OUT_OF_RANGE_DETECT_IRQ_EN[5] - (RW) 1: Enable out of range detect irq, 
                                     0: DISABLE/CLR out of range detect irq
    DBANK0_OUT_OF_RANGE_DETECT_IRQ_EN[6] - (RW) 1: Enable out of range detect irq, 
                                     0: DISABLE/CLR out of range detect irq
    DBANK1_OUT_OF_RANGE_DETECT_IRQ_EN[7] - (RW) 1: Enable out of range detect irq, 
                                     0: DISABLE/CLR out of range detect irq
    SYSRAM_PD_SLP_DETECT_IRQ_EN[8] - (RW) 1: Enable PD & SLP Detect irq, 
                                     0: DISABLE/CLR PD & SLP access detect irq
    IDLM_MEM_ACCESS_ERROR_IRQ_UNMASK[9] - (RW) 1: IRQ UNMASK
                                     0: IRQ MASK
    RESERVED10[15..10]           - (RO) Reserved bits
    IBANK0_PD_SLP_DETECT_IRQ_STATUS[16] - (RO) 1: IRQ ACTIVE
    IBANK1_PD_SLP_DETECT_IRQ_STATUS[17] - (RO) 1: IRQ ACTIVE
    DBANK0_PD_SLP_DETECT_IRQ_STATUS[18] - (RO) 1: IRQ ACTIVE
    DBANK1_PD_SLP_DETECT_IRQ_STATUS[19] - (RO) 1: IRQ ACTIVE
    IBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS[20] - (RO) 1: IRQ ACTIVE
    IBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS[21] - (RO) 1: IRQ ACTIVE
    DBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS[22] - (RO) 1: IRQ ACTIVE
    DBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS[23] - (RO) 1: IRQ ACTIVE
    SYSRAM_PD_SLP_DETECT_IRQ_STATUS[24] - (RO) 1: IRQ ACTIVE
    RESERVED25[30..25]           - (RO) Reserved bits
    MEM_ERR_ACCESS_IRQ_B_STATUS[31] - (RO) 0: IRQ ACTIVE

 =====================================================================================*/
#define CONN_MCU_CONFG_DBGSR3_MEM_ERR_ACCESS_IRQ_B_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_MEM_ERR_ACCESS_IRQ_B_STATUS_MASK 0x80000000                // MEM_ERR_ACCESS_IRQ_B_STATUS[31]
#define CONN_MCU_CONFG_DBGSR3_MEM_ERR_ACCESS_IRQ_B_STATUS_SHFT 31
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_STATUS_MASK 0x01000000                // SYSRAM_PD_SLP_DETECT_IRQ_STATUS[24]
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_STATUS_SHFT 24
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_MASK 0x00800000                // DBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS[23]
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_SHFT 23
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_MASK 0x00400000                // DBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS[22]
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_SHFT 22
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_MASK 0x00200000                // IBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS[21]
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_STATUS_SHFT 21
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_MASK 0x00100000                // IBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS[20]
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_STATUS_SHFT 20
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00080000                // DBANK1_PD_SLP_DETECT_IRQ_STATUS[19]
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_STATUS_SHFT 19
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00040000                // DBANK0_PD_SLP_DETECT_IRQ_STATUS[18]
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_STATUS_SHFT 18
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00020000                // IBANK1_PD_SLP_DETECT_IRQ_STATUS[17]
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_STATUS_SHFT 17
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_STATUS_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_STATUS_MASK 0x00010000                // IBANK0_PD_SLP_DETECT_IRQ_STATUS[16]
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_STATUS_SHFT 16
#define CONN_MCU_CONFG_DBGSR3_IDLM_MEM_ACCESS_ERROR_IRQ_UNMASK_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IDLM_MEM_ACCESS_ERROR_IRQ_UNMASK_MASK 0x00000200                // IDLM_MEM_ACCESS_ERROR_IRQ_UNMASK[9]
#define CONN_MCU_CONFG_DBGSR3_IDLM_MEM_ACCESS_ERROR_IRQ_UNMASK_SHFT 9
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_EN_MASK 0x00000100                // SYSRAM_PD_SLP_DETECT_IRQ_EN[8]
#define CONN_MCU_CONFG_DBGSR3_SYSRAM_PD_SLP_DETECT_IRQ_EN_SHFT 8
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_MASK 0x00000080                // DBANK1_OUT_OF_RANGE_DETECT_IRQ_EN[7]
#define CONN_MCU_CONFG_DBGSR3_DBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_SHFT 7
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_MASK 0x00000040                // DBANK0_OUT_OF_RANGE_DETECT_IRQ_EN[6]
#define CONN_MCU_CONFG_DBGSR3_DBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_SHFT 6
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_MASK 0x00000020                // IBANK1_OUT_OF_RANGE_DETECT_IRQ_EN[5]
#define CONN_MCU_CONFG_DBGSR3_IBANK1_OUT_OF_RANGE_DETECT_IRQ_EN_SHFT 5
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_MASK 0x00000010                // IBANK0_OUT_OF_RANGE_DETECT_IRQ_EN[4]
#define CONN_MCU_CONFG_DBGSR3_IBANK0_OUT_OF_RANGE_DETECT_IRQ_EN_SHFT 4
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_EN_MASK 0x00000008                // DBANK1_PD_SLP_DETECT_IRQ_EN[3]
#define CONN_MCU_CONFG_DBGSR3_DBANK1_PD_SLP_DETECT_IRQ_EN_SHFT 3
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_EN_MASK 0x00000004                // DBANK0_PD_SLP_DETECT_IRQ_EN[2]
#define CONN_MCU_CONFG_DBGSR3_DBANK0_PD_SLP_DETECT_IRQ_EN_SHFT 2
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_EN_MASK 0x00000002                // IBANK1_PD_SLP_DETECT_IRQ_EN[1]
#define CONN_MCU_CONFG_DBGSR3_IBANK1_PD_SLP_DETECT_IRQ_EN_SHFT 1
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_EN_ADDR CONN_MCU_CONFG_DBGSR3_ADDR
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_EN_MASK 0x00000001                // IBANK0_PD_SLP_DETECT_IRQ_EN[0]
#define CONN_MCU_CONFG_DBGSR3_IBANK0_PD_SLP_DETECT_IRQ_EN_SHFT 0

/* =====================================================================================

  ---WM_NMI_PC_LOG (0x88000000 + 0x0410)---

    WM_NMI_PC_LOG[31..0]         - (RO) the current wm PC VALUE when NMI IRQ is triggered.

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_NMI_PC_LOG_WM_NMI_PC_LOG_ADDR        CONN_MCU_CONFG_WM_NMI_PC_LOG_ADDR
#define CONN_MCU_CONFG_WM_NMI_PC_LOG_WM_NMI_PC_LOG_MASK        0xFFFFFFFF                // WM_NMI_PC_LOG[31..0]
#define CONN_MCU_CONFG_WM_NMI_PC_LOG_WM_NMI_PC_LOG_SHFT        0

/* =====================================================================================

  ---WA_NMI_PC_LOG (0x88000000 + 0x0414)---

    WA_NMI_PC_LOG[31..0]         - (RO) the current wa PC VALUE when NMI IRQ is triggered.

 =====================================================================================*/
#define CONN_MCU_CONFG_WA_NMI_PC_LOG_WA_NMI_PC_LOG_ADDR        CONN_MCU_CONFG_WA_NMI_PC_LOG_ADDR
#define CONN_MCU_CONFG_WA_NMI_PC_LOG_WA_NMI_PC_LOG_MASK        0xFFFFFFFF                // WA_NMI_PC_LOG[31..0]
#define CONN_MCU_CONFG_WA_NMI_PC_LOG_WA_NMI_PC_LOG_SHFT        0

/* =====================================================================================

  ---WM_IBK0_PD_SLP_DUMP (0x88000000 + 0x0420)---

    RESERVED0[2..0]              - (RO) Reserved bits
    WM_ILM_BK0_ADDR[19..3]       - (RO) Access IBANK0 MEM Aaddress, IBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_ILM_BK0_WE[20]            - (RO) 0: read
                                     1: write
                                     IBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_ILM_BK0_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_USER_ADDR CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_USER_MASK 0x00600000                // WM_ILM_BK0_USER[22..21]
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_USER_SHFT 21
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_WE_ADDR  CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_WE_MASK  0x00100000                // WM_ILM_BK0_WE[20]
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_WE_SHFT  20
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_ADDR_ADDR CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_ADDR_MASK 0x000FFFF8                // WM_ILM_BK0_ADDR[19..3]
#define CONN_MCU_CONFG_WM_IBK0_PD_SLP_DUMP_WM_ILM_BK0_ADDR_SHFT 3

/* =====================================================================================

  ---WM_IBK1_PD_SLP_DUMP (0x88000000 + 0x0424)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_ILM_BK1_ADDR[19..2]       - (RO) Access IBANK1 MEM Aaddress, IBANK1_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_ILM_BK1_WE[20]            - (RO) 0: read
                                     1: write
                                     IBANK1_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_ILM_BK1_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IBANK1_PD_SLP_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_USER_ADDR CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_USER_MASK 0x00600000                // WM_ILM_BK1_USER[22..21]
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_USER_SHFT 21
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_WE_ADDR  CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_WE_MASK  0x00100000                // WM_ILM_BK1_WE[20]
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_WE_SHFT  20
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_ADDR_ADDR CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_ADDR_MASK 0x000FFFFC                // WM_ILM_BK1_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IBK1_PD_SLP_DUMP_WM_ILM_BK1_ADDR_SHFT 2

/* =====================================================================================

  ---WM_DBK0_PD_SLP_DUMP (0x88000000 + 0x0428)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_DLM_BK0_ADDR[19..2]       - (RO) Access DBANK0 MEM Aaddress, DBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_DLM_BK0_WE[20]            - (RO) 0: read
                                     1: write
                                     DBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    WM_DLM_BK0_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     DBANK0_PD_SLP_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_USER_ADDR CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_USER_MASK 0x00600000                // WM_DLM_BK0_USER[22..21]
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_USER_SHFT 21
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_WE_ADDR  CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_WE_MASK  0x00100000                // WM_DLM_BK0_WE[20]
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_WE_SHFT  20
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_ADDR_ADDR CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_ADDR_MASK 0x000FFFFC                // WM_DLM_BK0_ADDR[19..2]
#define CONN_MCU_CONFG_WM_DBK0_PD_SLP_DUMP_WM_DLM_BK0_ADDR_SHFT 2

/* =====================================================================================

  ---WM_IBK0_OUT_RNG_DUMP (0x88000000 + 0x042C)---

    RESERVED0[2..0]              - (RO) Reserved bits
    WM_ILM_BK0_ADDR[19..3]       - (RO) Access IBANK0 MEM Aaddress, IBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_ILM_BK0_WE[20]            - (RO) 0: read
                                     1: write
                                     IBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_ILM_BK0_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_USER_ADDR CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_USER_MASK 0x00600000                // WM_ILM_BK0_USER[22..21]
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_USER_SHFT 21
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_WE_ADDR CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_WE_MASK 0x00100000                // WM_ILM_BK0_WE[20]
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_WE_SHFT 20
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_ADDR_ADDR CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_ADDR_MASK 0x000FFFF8                // WM_ILM_BK0_ADDR[19..3]
#define CONN_MCU_CONFG_WM_IBK0_OUT_RNG_DUMP_WM_ILM_BK0_ADDR_SHFT 3

/* =====================================================================================

  ---WM_IBK1_OUT_RNG_DUMP (0x88000000 + 0x0430)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_ILM_BK1_ADDR[19..2]       - (RO) Access IBANK1 MEM Aaddress, IBANK1_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_ILM_BK1_WE[20]            - (RO) 0: read
                                     1: write
                                     IBANK1_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_ILM_BK1_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IBANK1_OUT_RNG_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_USER_ADDR CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_USER_MASK 0x00600000                // WM_ILM_BK1_USER[22..21]
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_USER_SHFT 21
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_WE_ADDR CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_WE_MASK 0x00100000                // WM_ILM_BK1_WE[20]
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_WE_SHFT 20
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_ADDR_ADDR CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_ADDR_MASK 0x000FFFFC                // WM_ILM_BK1_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IBK1_OUT_RNG_DUMP_WM_ILM_BK1_ADDR_SHFT 2

/* =====================================================================================

  ---WM_DBK0_OUT_RNG_DUMP (0x88000000 + 0x0434)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_DLM_BK0_ADDR[19..2]       - (RO) Access DBANK0 MEM Aaddress, DBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_DLM_BK0_WE[20]            - (RO) 0: read
                                     1: write
                                     DBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    WM_DLM_BK0_USER[22..21]      - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     DBANK0_OUT_RNG_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_USER_ADDR CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_USER_MASK 0x00600000                // WM_DLM_BK0_USER[22..21]
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_USER_SHFT 21
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_WE_ADDR CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_WE_MASK 0x00100000                // WM_DLM_BK0_WE[20]
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_WE_SHFT 20
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_ADDR_ADDR CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_ADDR
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_ADDR_MASK 0x000FFFFC                // WM_DLM_BK0_ADDR[19..2]
#define CONN_MCU_CONFG_WM_DBK0_OUT_RNG_DUMP_WM_DLM_BK0_ADDR_SHFT 2

/* =====================================================================================

  ---WM_IDLM_PROT_0_DUMP (0x88000000 + 0x0438)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_0_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_0_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_0_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_0_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WM_IDLM_PROT_1_DUMP (0x88000000 + 0x043C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_1_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_1_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_1_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_1_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WM_IDLM_PROT_2_DUMP (0x88000000 + 0x0440)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_2_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_2_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_2_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_2_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WM_IDLM_PROT_3_DUMP (0x88000000 + 0x0444)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_3_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_3_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_3_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_3_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WM_IDLM_PROT_4_DUMP (0x88000000 + 0x0448)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_4_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_4_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_4_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_4_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WM_IDLM_PROT_5_DUMP (0x88000000 + 0x044C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    WM_IDLM_ADDR[19..2]          - (RO) Access IDLM MEM Aaddress, IDLM_PROTECT_5_DETECT_IRQ_EN=0 clear
    WM_IDLM_WE[20]               - (RO) 0: read
                                     1: write
                                     IDLM_PROTECT_5_DETECT_IRQ_EN=0 clear
    WM_IDLM_USER[22..21]         - (RO) 0: LSU
                                     1: IFU
                                     2: SLV0
                                     3: SLV1
                                     IDLM_PROTECT_5_DETECT_IRQ_EN=0 clear
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_USER_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_USER_MASK   0x00600000                // WM_IDLM_USER[22..21]
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_USER_SHFT   21
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_WE_ADDR     CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_WE_MASK     0x00100000                // WM_IDLM_WE[20]
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_WE_SHFT     20
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_ADDR_ADDR   CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_ADDR
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_ADDR_MASK   0x000FFFFC                // WM_IDLM_ADDR[19..2]
#define CONN_MCU_CONFG_WM_IDLM_PROT_5_DUMP_WM_IDLM_ADDR_SHFT   2

/* =====================================================================================

  ---WF_AXI_DMA_CR (0x88000000 + 0x0500)---

    CR_WF_AXIDMA_TOP_CG_EN[0]    - (RW) CG_EN for wf_axidma_top, default clock disable
    CR_WF_SDO_TOP_CG_EN[1]       - (RW) CG_EN for wf_sdo_top, default clock disable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_SDO_TOP_CG_EN_ADDR  CONN_MCU_CONFG_WF_AXI_DMA_CR_ADDR
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_SDO_TOP_CG_EN_MASK  0x00000002                // CR_WF_SDO_TOP_CG_EN[1]
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_SDO_TOP_CG_EN_SHFT  1
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_AXIDMA_TOP_CG_EN_ADDR CONN_MCU_CONFG_WF_AXI_DMA_CR_ADDR
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_AXIDMA_TOP_CG_EN_MASK 0x00000001                // CR_WF_AXIDMA_TOP_CG_EN[0]
#define CONN_MCU_CONFG_WF_AXI_DMA_CR_CR_WF_AXIDMA_TOP_CG_EN_SHFT 0

/* =====================================================================================

  ---WF_MCU_MEM_RECORD_CTL (0x88000000 + 0x0b00)---

    MEM_RECORD_EN[0]             - (RW) enable all WF_MCU MEM write record
    MEM_RECORD_GLOBAL_CLR[1]     - (RW) Global clear all WF_MCU MEM write record
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_GLOBAL_CLR_ADDR CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_ADDR
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_GLOBAL_CLR_MASK 0x00000002                // MEM_RECORD_GLOBAL_CLR[1]
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_GLOBAL_CLR_SHFT 1
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_EN_ADDR CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_ADDR
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_EN_MASK 0x00000001                // MEM_RECORD_EN[0]
#define CONN_MCU_CONFG_WF_MCU_MEM_RECORD_CTL_MEM_RECORD_EN_SHFT 0

/* =====================================================================================

  ---WM_ILM_MEM_WR_RECORD (0x88000000 + 0x0b04)---

    WM_ILM_MEM_WR_RECORD[31..0]  - (RW) WM ILM  31-0 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_WM_ILM_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_WM_ILM_MEM_WR_RECORD_MASK 0xFFFFFFFF                // WM_ILM_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_WM_ILM_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---WM_DLM0_MEM_WR_RECORD (0x88000000 + 0x0b08)---

    WM_DLM0_MEM_WR_RECORD[31..0] - (RW) WM DLM 31-0 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_WM_DLM0_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_WM_DLM0_MEM_WR_RECORD_MASK 0xFFFFFFFF                // WM_DLM0_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_WM_DLM0_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---WM_DLM1_MEM_WR_RECORD (0x88000000 + 0x0b0c)---

    WM_DLM1_MEM_WR_RECORD[31..0] - (RW) WM DLM 64-32 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_WM_DLM1_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_WM_DLM1_MEM_WR_RECORD_MASK 0xFFFFFFFF                // WM_DLM1_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_WM_DLM1_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---SYSRAM_MEM_WR_RECORD (0x88000000 + 0x0b10)---

    SYSRAM_MEM_WR_RECORD[31..0]  - (RW) SYSRAM 31-0 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_SYSRAM_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_SYSRAM_MEM_WR_RECORD_MASK 0xFFFFFFFF                // SYSRAM_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_SYSRAM_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM0_MEM_WR_RECORD (0x88000000 + 0x0b14)---

    CACHE_SYSRAM0_MEM_WR_RECORD[31..0] - (RW) CACHE SYSRAM 31-0 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CACHE_SYSRAM0_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CACHE_SYSRAM0_MEM_WR_RECORD_MASK 0xFFFFFFFF                // CACHE_SYSRAM0_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CACHE_SYSRAM0_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM1_MEM_WR_RECORD (0x88000000 + 0x0b18)---

    CACHE_SYSRAM1_MEM_WR_RECORD[31..0] - (RW) CACHE SYSRAM 63-32 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CACHE_SYSRAM1_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CACHE_SYSRAM1_MEM_WR_RECORD_MASK 0xFFFFFFFF                // CACHE_SYSRAM1_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CACHE_SYSRAM1_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM2_MEM_WR_RECORD (0x88000000 + 0x0b1c)---

    CACHE_SYSRAM2_MEM_WR_RECORD[31..0] - (RW) CACHE SYSRAM 95-64 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CACHE_SYSRAM2_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CACHE_SYSRAM2_MEM_WR_RECORD_MASK 0xFFFFFFFF                // CACHE_SYSRAM2_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CACHE_SYSRAM2_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM3_MEM_WR_RECORD (0x88000000 + 0x0b20)---

    CACHE_SYSRAM3_MEM_WR_RECORD[31..0] - (RW) CACHE SYSRAM 127-96 bank MEM write record

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CACHE_SYSRAM3_MEM_WR_RECORD_ADDR CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CACHE_SYSRAM3_MEM_WR_RECORD_MASK 0xFFFFFFFF                // CACHE_SYSRAM3_MEM_WR_RECORD[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CACHE_SYSRAM3_MEM_WR_RECORD_SHFT 0

/* =====================================================================================

  ---WM_ILM_MEM_WR_RECORD_CLR (0x88000000 + 0x0b3c)---

    WM_ILM_MEM_WR_RECORD_CLR[31..0] - (RW) WM ILM  31-0 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_CLR_WM_ILM_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_CLR_WM_ILM_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // WM_ILM_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_WM_ILM_MEM_WR_RECORD_CLR_WM_ILM_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---WM_DLM0_MEM_WR_RECORD_CLR (0x88000000 + 0x0b40)---

    WM_DLM0_MEM_WR_RECORD_CLR[31..0] - (RW) WM DLM 31-0 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_CLR_WM_DLM0_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_CLR_WM_DLM0_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // WM_DLM0_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_WM_DLM0_MEM_WR_RECORD_CLR_WM_DLM0_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---WM_DLM1_MEM_WR_RECORD_CLR (0x88000000 + 0x0b44)---

    WM_DLM1_MEM_WR_RECORD_CLR[31..0] - (RW) WM DLM 63-32 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_CLR_WM_DLM1_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_CLR_WM_DLM1_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // WM_DLM1_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_WM_DLM1_MEM_WR_RECORD_CLR_WM_DLM1_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---SYSRAM_MEM_WR_RECORD_CLR (0x88000000 + 0x0b48)---

    SYSRAM_MEM_WR_RECORD_CLR[31..0] - (RW) SYSRAM 31-0 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_CLR_SYSRAM_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_CLR_SYSRAM_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // SYSRAM_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_SYSRAM_MEM_WR_RECORD_CLR_SYSRAM_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM0_MEM_WR_RECORD_CLR (0x88000000 + 0x0b4c)---

    CACHE_SYSRAM0_MEM_WR_RECORD_CLR[31..0] - (RW) CACHE SYSRAM 31-0 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // CACHE_SYSRAM0_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_CACHE_SYSRAM0_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM1_MEM_WR_RECORD_CLR (0x88000000 + 0x0b50)---

    CACHE_SYSRAM1_MEM_WR_RECORD_CLR[31..0] - (RW) CACHE SYSRAM 63-32 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // CACHE_SYSRAM1_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_CACHE_SYSRAM1_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM2_MEM_WR_RECORD_CLR (0x88000000 + 0x0b54)---

    CACHE_SYSRAM2_MEM_WR_RECORD_CLR[31..0] - (RW) CACHE SYSRAM 95-64 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // CACHE_SYSRAM2_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_CACHE_SYSRAM2_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---CACHE_SYSRAM3_MEM_WR_RECORD_CLR (0x88000000 + 0x0b58)---

    CACHE_SYSRAM3_MEM_WR_RECORD_CLR[31..0] - (RW) CACHE SYSRAM 127-96 bank MEM write record clear HW store bits

 =====================================================================================*/
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_ADDR CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_ADDR
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_MASK 0xFFFFFFFF                // CACHE_SYSRAM3_MEM_WR_RECORD_CLR[31..0]
#define CONN_MCU_CONFG_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_CACHE_SYSRAM3_MEM_WR_RECORD_CLR_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_0 (0x88000000 + 0x9000)---

    mcusys_cache_sysram_rbist_direct_access_bank_0[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_0
    mcusys_cache_sysram_rbist_direct_access_bank_1[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_1
    mcusys_cache_sysram_rbist_direct_access_bank_2[23..16] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_2
    mcusys_cache_sysram_rbist_direct_access_bank_3[31..24] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_3

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_MASK 0xFF000000                // mcusys_cache_sysram_rbist_direct_access_bank_3[31..24]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_3_SHFT 24
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_MASK 0x00FF0000                // mcusys_cache_sysram_rbist_direct_access_bank_2[23..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_2_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_MASK 0x0000FF00                // mcusys_cache_sysram_rbist_direct_access_bank_1[15..8]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_1_SHFT 8
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_MASK 0x000000FF                // mcusys_cache_sysram_rbist_direct_access_bank_0[7..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_0_mcusys_cache_sysram_rbist_direct_access_bank_0_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_1 (0x88000000 + 0x9004)---

    mcusys_cache_sysram_rbist_direct_access_bank_4[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_4
    mcusys_cache_sysram_rbist_direct_access_bank_5[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_5
    mcusys_cache_sysram_rbist_direct_access_bank_6[23..16] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_6
    mcusys_sysram_rbist_direct_access_bank[31..24] - (RW) wf_mcusys_sysram_rbist_direct_access_bank

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_MASK 0xFF000000                // mcusys_sysram_rbist_direct_access_bank[31..24]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_sysram_rbist_direct_access_bank_SHFT 24
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_MASK 0x00FF0000                // mcusys_cache_sysram_rbist_direct_access_bank_6[23..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_6_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_MASK 0x0000FF00                // mcusys_cache_sysram_rbist_direct_access_bank_5[15..8]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_5_SHFT 8
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_MASK 0x000000FF                // mcusys_cache_sysram_rbist_direct_access_bank_4[7..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_1_mcusys_cache_sysram_rbist_direct_access_bank_4_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_SETTING_2 (0x88000000 + 0x9008)---

    mcusys_cache_sysram_rbist_direct_access_bank_7[7..0] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_7
    mcusys_cache_sysram_rbist_direct_access_bank_8[15..8] - (RW) wf_mcusys_cache_sysram_rbist_direct_access_bank_8
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_MASK 0x0000FF00                // mcusys_cache_sysram_rbist_direct_access_bank_8[15..8]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_8_SHFT 8
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_MASK 0x000000FF                // mcusys_cache_sysram_rbist_direct_access_bank_7[7..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_SETTING_2_mcusys_cache_sysram_rbist_direct_access_bank_7_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_SEL_0 (0x88000000 + 0x900C)---

    cr_umac_sysram_icap_num_sel[2..0] - (RW) select icap number for memory backdoor
    cr_wf_mcu_sysram_icap_num_sel[5..3] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_0_icap_num_sel[8..6] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_1_icap_num_sel[11..9] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_2_icap_num_sel[14..12] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_3_icap_num_sel[17..15] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_4_icap_num_sel[20..18] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_5_icap_num_sel[23..21] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_6_icap_num_sel[26..24] - (RW) select icap number for memory backdoor
    cr_wf_mcu_cache_sysram_7_icap_num_sel[29..27] - (RW) select icap number for memory backdoor
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_MASK 0x38000000                // cr_wf_mcu_cache_sysram_7_icap_num_sel[29..27]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_7_icap_num_sel_SHFT 27
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_MASK 0x07000000                // cr_wf_mcu_cache_sysram_6_icap_num_sel[26..24]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_6_icap_num_sel_SHFT 24
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_MASK 0x00E00000                // cr_wf_mcu_cache_sysram_5_icap_num_sel[23..21]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_5_icap_num_sel_SHFT 21
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_MASK 0x001C0000                // cr_wf_mcu_cache_sysram_4_icap_num_sel[20..18]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_4_icap_num_sel_SHFT 18
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_MASK 0x00038000                // cr_wf_mcu_cache_sysram_3_icap_num_sel[17..15]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_3_icap_num_sel_SHFT 15
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_MASK 0x00007000                // cr_wf_mcu_cache_sysram_2_icap_num_sel[14..12]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_2_icap_num_sel_SHFT 12
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_MASK 0x00000E00                // cr_wf_mcu_cache_sysram_1_icap_num_sel[11..9]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_1_icap_num_sel_SHFT 9
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_MASK 0x000001C0                // cr_wf_mcu_cache_sysram_0_icap_num_sel[8..6]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_cache_sysram_0_icap_num_sel_SHFT 6
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_MASK 0x00000038                // cr_wf_mcu_sysram_icap_num_sel[5..3]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_wf_mcu_sysram_icap_num_sel_SHFT 3
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_MASK 0x00000007                // cr_umac_sysram_icap_num_sel[2..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_0_cr_umac_sysram_icap_num_sel_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_SEL_1 (0x88000000 + 0x9010)---

    cr_wf_mcu_cache_sysram_8_icap_num_sel[2..0] - (RW) select icap number for memory backdoor
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_MASK 0x00000007                // cr_wf_mcu_cache_sysram_8_icap_num_sel[2..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_SEL_1_cr_wf_mcu_cache_sysram_8_icap_num_sel_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_0 (0x88000000 + 0x9014)---

    cr_icap_mcu_cache_sysram_0_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_1_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_MASK 0xFFFF0000                // cr_icap_mcu_cache_sysram_1_decode_value[31..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_1_decode_value_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_MASK 0x0000FFFF                // cr_icap_mcu_cache_sysram_0_decode_value[15..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_0_cr_icap_mcu_cache_sysram_0_decode_value_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_1 (0x88000000 + 0x9018)---

    cr_icap_mcu_cache_sysram_2_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_3_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_MASK 0xFFFF0000                // cr_icap_mcu_cache_sysram_3_decode_value[31..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_3_decode_value_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_MASK 0x0000FFFF                // cr_icap_mcu_cache_sysram_2_decode_value[15..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_1_cr_icap_mcu_cache_sysram_2_decode_value_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_2 (0x88000000 + 0x901C)---

    cr_icap_mcu_cache_sysram_4_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_5_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_MASK 0xFFFF0000                // cr_icap_mcu_cache_sysram_5_decode_value[31..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_5_decode_value_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_MASK 0x0000FFFF                // cr_icap_mcu_cache_sysram_4_decode_value[15..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_2_cr_icap_mcu_cache_sysram_4_decode_value_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_3 (0x88000000 + 0x9020)---

    cr_icap_mcu_cache_sysram_6_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_cache_sysram_7_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_MASK 0xFFFF0000                // cr_icap_mcu_cache_sysram_7_decode_value[31..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_7_decode_value_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_MASK 0x0000FFFF                // cr_icap_mcu_cache_sysram_6_decode_value[15..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_3_cr_icap_mcu_cache_sysram_6_decode_value_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_DEC_4 (0x88000000 + 0x9024)---

    cr_icap_mcu_cache_sysram_8_decode_value[15..0] - (RW) decode bit for memory
    cr_icap_mcu_sysram_decode_value[31..16] - (RW) decode bit for memory

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_MASK 0xFFFF0000                // cr_icap_mcu_sysram_decode_value[31..16]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_sysram_decode_value_SHFT 16
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_MASK 0x0000FFFF                // cr_icap_mcu_cache_sysram_8_decode_value[15..0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_DEC_4_cr_icap_mcu_cache_sysram_8_decode_value_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_EN_0 (0x88000000 + 0x9028)---

    cr_icap_0_use_umac_memory[0] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_0_mcu_memory_select[10..1] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    cr_icap_1_use_umac_memory[11] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_1_mcu_memory_select[21..12] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_mcu_memory_select_MASK 0x003FF000                // cr_icap_1_mcu_memory_select[21..12]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_mcu_memory_select_SHFT 12
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_use_umac_memory_MASK 0x00000800                // cr_icap_1_use_umac_memory[11]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_1_use_umac_memory_SHFT 11
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_mcu_memory_select_MASK 0x000007FE                // cr_icap_0_mcu_memory_select[10..1]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_mcu_memory_select_SHFT 1
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_use_umac_memory_MASK 0x00000001                // cr_icap_0_use_umac_memory[0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_0_cr_icap_0_use_umac_memory_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_EN_1 (0x88000000 + 0x902C)---

    cr_icap_2_use_umac_memory[0] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_2_mcu_memory_select[10..1] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    cr_icap_3_use_umac_memory[11] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_3_mcu_memory_select[21..12] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_mcu_memory_select_MASK 0x003FF000                // cr_icap_3_mcu_memory_select[21..12]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_mcu_memory_select_SHFT 12
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_use_umac_memory_MASK 0x00000800                // cr_icap_3_use_umac_memory[11]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_3_use_umac_memory_SHFT 11
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_mcu_memory_select_MASK 0x000007FE                // cr_icap_2_mcu_memory_select[10..1]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_mcu_memory_select_SHFT 1
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_use_umac_memory_MASK 0x00000001                // cr_icap_2_use_umac_memory[0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_1_cr_icap_2_use_umac_memory_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_EN_2 (0x88000000 + 0x9030)---

    cr_icap_4_use_umac_memory[0] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_4_mcu_memory_select[10..1] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    cr_icap_5_use_umac_memory[11] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_5_mcu_memory_select[21..12] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_mcu_memory_select_MASK 0x003FF000                // cr_icap_5_mcu_memory_select[21..12]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_mcu_memory_select_SHFT 12
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_use_umac_memory_MASK 0x00000800                // cr_icap_5_use_umac_memory[11]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_5_use_umac_memory_SHFT 11
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_mcu_memory_select_MASK 0x000007FE                // cr_icap_4_mcu_memory_select[10..1]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_mcu_memory_select_SHFT 1
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_use_umac_memory_MASK 0x00000001                // cr_icap_4_use_umac_memory[0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_2_cr_icap_4_use_umac_memory_SHFT 0

/* =====================================================================================

  ---ICAP_DIRECT_ACCESS_MEM_EN_3 (0x88000000 + 0x9034)---

    cr_icap_6_use_umac_memory[0] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_6_mcu_memory_select[10..1] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    cr_icap_7_use_umac_memory[11] - (RW) 0: umac sysram is not used 1: umac sysram is used
    cr_icap_7_mcu_memory_select[21..12] - (RW) [0]cache_sysram_0
                                     [1]cache_sysram_1
                                     [2]cache_sysram_2
                                     [3]cache_sysram_3
                                     [4]cache_sysram_4
                                     [5]cache_sysram_5
                                     [6]cache_sysram_6
                                     [7]cache_sysram_7
                                     [8]cache_sysram_8
                                     [9]mcu_sysram
                                     (0: not use/ 1: use)
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_mcu_memory_select_MASK 0x003FF000                // cr_icap_7_mcu_memory_select[21..12]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_mcu_memory_select_SHFT 12
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_use_umac_memory_MASK 0x00000800                // cr_icap_7_use_umac_memory[11]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_7_use_umac_memory_SHFT 11
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_mcu_memory_select_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_mcu_memory_select_MASK 0x000007FE                // cr_icap_6_mcu_memory_select[10..1]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_mcu_memory_select_SHFT 1
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_use_umac_memory_ADDR CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_ADDR
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_use_umac_memory_MASK 0x00000001                // cr_icap_6_use_umac_memory[0]
#define CONN_MCU_CONFG_ICAP_DIRECT_ACCESS_MEM_EN_3_cr_icap_6_use_umac_memory_SHFT 0

/* =====================================================================================

  ---VDNR_BUS_DEBUG_MON_SEL (0x88000000 + 0x9100)---

    VDNR_BUS_DEBUG_MON_SEL[31..0] - (RW) BUS VDNR debug mon select control

 =====================================================================================*/
#define CONN_MCU_CONFG_VDNR_BUS_DEBUG_MON_SEL_VDNR_BUS_DEBUG_MON_SEL_ADDR CONN_MCU_CONFG_VDNR_BUS_DEBUG_MON_SEL_ADDR
#define CONN_MCU_CONFG_VDNR_BUS_DEBUG_MON_SEL_VDNR_BUS_DEBUG_MON_SEL_MASK 0xFFFFFFFF                // VDNR_BUS_DEBUG_MON_SEL[31..0]
#define CONN_MCU_CONFG_VDNR_BUS_DEBUG_MON_SEL_VDNR_BUS_DEBUG_MON_SEL_SHFT 0

/* =====================================================================================

  ---VDNR_BUS_DEVAPC (0x88000000 + 0x9110)---

    cr_devapc_wrapper_dbg_mode[0] - (RW) devapc dbg mode control
    cr_devapc_wrapper_sen[1]     - (RO) read devapc sen value
    cr_devapc_ao_wrapper_dbg_mode[2] - (RW) devapc_ao dbg mode control
    cr_devapc_ao_wrapper_sen[3]  - (RO) read devapc_ao sen value
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_sen_ADDR CONN_MCU_CONFG_VDNR_BUS_DEVAPC_ADDR
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_sen_MASK 0x00000008                // cr_devapc_ao_wrapper_sen[3]
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_sen_SHFT 3
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_dbg_mode_ADDR CONN_MCU_CONFG_VDNR_BUS_DEVAPC_ADDR
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_dbg_mode_MASK 0x00000004                // cr_devapc_ao_wrapper_dbg_mode[2]
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_ao_wrapper_dbg_mode_SHFT 2
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_sen_ADDR CONN_MCU_CONFG_VDNR_BUS_DEVAPC_ADDR
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_sen_MASK 0x00000002                // cr_devapc_wrapper_sen[1]
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_sen_SHFT 1
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_dbg_mode_ADDR CONN_MCU_CONFG_VDNR_BUS_DEVAPC_ADDR
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_dbg_mode_MASK 0x00000001                // cr_devapc_wrapper_dbg_mode[0]
#define CONN_MCU_CONFG_VDNR_BUS_DEVAPC_cr_devapc_wrapper_dbg_mode_SHFT 0

/* =====================================================================================

  ---RW_VDNR_RESERVED_CR (0x88000000 + 0x9200)---

    cr_vdnr_reserved_rw[31..0]   - (RW) [0]: wf2conn_bist_en
                                     [2:1]: wf2conn_reg_haddr_en
                                     [5:3]: wf2conn_reg_hsize_en
                                     [9:6]: wf2conn_reg_hburst_en
                                     [11:10]: wf2conn_reg_hprot_en
                                     [15:12]: wf2conn_reg_data_en
                                     [17:16]: wf2conn_reg_wr_rd_en
                                     [19:18]: wf2conn_reg_sideband_en

 =====================================================================================*/
#define CONN_MCU_CONFG_RW_VDNR_RESERVED_CR_cr_vdnr_reserved_rw_ADDR CONN_MCU_CONFG_RW_VDNR_RESERVED_CR_ADDR
#define CONN_MCU_CONFG_RW_VDNR_RESERVED_CR_cr_vdnr_reserved_rw_MASK 0xFFFFFFFF                // cr_vdnr_reserved_rw[31..0]
#define CONN_MCU_CONFG_RW_VDNR_RESERVED_CR_cr_vdnr_reserved_rw_SHFT 0

/* =====================================================================================

  ---RO_VDNR_RESERVED_CR (0x88000000 + 0x9204)---

    cr_vdnr_reserved_ro[31..0]   - (RO) [0]: wf2conn_bist_done
                                     [1]: wf2conn_bist_fail

 =====================================================================================*/
#define CONN_MCU_CONFG_RO_VDNR_RESERVED_CR_cr_vdnr_reserved_ro_ADDR CONN_MCU_CONFG_RO_VDNR_RESERVED_CR_ADDR
#define CONN_MCU_CONFG_RO_VDNR_RESERVED_CR_cr_vdnr_reserved_ro_MASK 0xFFFFFFFF                // cr_vdnr_reserved_ro[31..0]
#define CONN_MCU_CONFG_RO_VDNR_RESERVED_CR_cr_vdnr_reserved_ro_SHFT 0

/* =====================================================================================

  ---SDM_BACKUP_TRIGGER (0x88000000 + 0x9300)---

    cr_wf_mcu_sdm_backup_trigger[0] - (RW) 0 : not trigger backup
                                     1 : trigger backup
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_BACKUP_TRIGGER_cr_wf_mcu_sdm_backup_trigger_ADDR CONN_MCU_CONFG_SDM_BACKUP_TRIGGER_ADDR
#define CONN_MCU_CONFG_SDM_BACKUP_TRIGGER_cr_wf_mcu_sdm_backup_trigger_MASK 0x00000001                // cr_wf_mcu_sdm_backup_trigger[0]
#define CONN_MCU_CONFG_SDM_BACKUP_TRIGGER_cr_wf_mcu_sdm_backup_trigger_SHFT 0

/* =====================================================================================

  ---SDM_RESTORE_TRIGGER (0x88000000 + 0x9304)---

    cr_wf_mcu_sdm_resotre_trigger[0] - (RW) 0 : not trigger restore
                                     1 : trigger restore
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_RESTORE_TRIGGER_cr_wf_mcu_sdm_resotre_trigger_ADDR CONN_MCU_CONFG_SDM_RESTORE_TRIGGER_ADDR
#define CONN_MCU_CONFG_SDM_RESTORE_TRIGGER_cr_wf_mcu_sdm_resotre_trigger_MASK 0x00000001                // cr_wf_mcu_sdm_resotre_trigger[0]
#define CONN_MCU_CONFG_SDM_RESTORE_TRIGGER_cr_wf_mcu_sdm_resotre_trigger_SHFT 0

/* =====================================================================================

  ---SDM_DONE (0x88000000 + 0x9308)---

    wf_mcu_sdm_done[0]           - (RO) 0 : backup/restore not start or not done
                                     1 : backup/restore done
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_DONE_wf_mcu_sdm_done_ADDR           CONN_MCU_CONFG_SDM_DONE_ADDR
#define CONN_MCU_CONFG_SDM_DONE_wf_mcu_sdm_done_MASK           0x00000001                // wf_mcu_sdm_done[0]
#define CONN_MCU_CONFG_SDM_DONE_wf_mcu_sdm_done_SHFT           0

/* =====================================================================================

  ---SDM_ENGINE_0_EN (0x88000000 + 0x930C)---

    cr_wf_mcu_sdm_engine_0_en[2..0] - (RW) [0] engine0_en
                                     [1] engine1_en
                                     [2] engine2_en
                                     0:disable engine   1:enable engine
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_EN_cr_wf_mcu_sdm_engine_0_en_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_EN_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_EN_cr_wf_mcu_sdm_engine_0_en_MASK 0x00000007                // cr_wf_mcu_sdm_engine_0_en[2..0]
#define CONN_MCU_CONFG_SDM_ENGINE_0_EN_cr_wf_mcu_sdm_engine_0_en_SHFT 0

/* =====================================================================================

  ---SDM_ENGINE_0_0_START_ADDR (0x88000000 + 0x9310)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_0_start_addr[31..2] - (RW) engine0 backup start address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_START_ADDR_cr_wf_mcu_sdm_engine_0_0_start_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_0_START_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_START_ADDR_cr_wf_mcu_sdm_engine_0_0_start_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_0_start_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_START_ADDR_cr_wf_mcu_sdm_engine_0_0_start_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_0_DESTI_ADDR (0x88000000 + 0x9314)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_0_desti_addr[31..2] - (RW) engine0 backup destination address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_0_desti_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_0_DESTI_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_0_desti_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_0_desti_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_0_desti_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_0_LENGTH (0x88000000 + 0x9318)---

    cr_wf_mcu_sdm_engine_0_0_length[11..0] - (RW) engine0 backup length
                                     valid value : 0~4095 (decimal)
                                     0 : backup length is 4byte
                                     2047 : backup length is 8KB
                                     4095 : backup length is 16KB
    cr_wf_mcu_sdm_engine_0_0_length_reserved[12] - (RW) reserve for extend engine0 backup length
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_reserved_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_reserved_MASK 0x00001000                // cr_wf_mcu_sdm_engine_0_0_length_reserved[12]
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_reserved_SHFT 12
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_MASK 0x00000FFF                // cr_wf_mcu_sdm_engine_0_0_length[11..0]
#define CONN_MCU_CONFG_SDM_ENGINE_0_0_LENGTH_cr_wf_mcu_sdm_engine_0_0_length_SHFT 0

/* =====================================================================================

  ---SDM_ENGINE_0_1_START_ADDR (0x88000000 + 0x931C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_1_start_addr[31..2] - (RW) engine1 backup start address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_START_ADDR_cr_wf_mcu_sdm_engine_0_1_start_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_1_START_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_START_ADDR_cr_wf_mcu_sdm_engine_0_1_start_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_1_start_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_START_ADDR_cr_wf_mcu_sdm_engine_0_1_start_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_1_DESTI_ADDR (0x88000000 + 0x9320)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_1_desti_addr[31..2] - (RW) engine1 backup destination address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_1_desti_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_1_DESTI_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_1_desti_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_1_desti_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_1_desti_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_1_LENGTH (0x88000000 + 0x9324)---

    cr_wf_mcu_sdm_engine_0_1_length[11..0] - (RW) engine1 backup length
                                     valid value : 0~4095 (decimal)
                                     0 : backup length is 4byte
                                     2047 : backup length is 8KB
                                     4095 : backup length is 16KB
    cr_wf_mcu_sdm_engine_0_1_length_reserved[12] - (RW) reserve for extend engine1 backup length
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_reserved_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_reserved_MASK 0x00001000                // cr_wf_mcu_sdm_engine_0_1_length_reserved[12]
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_reserved_SHFT 12
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_MASK 0x00000FFF                // cr_wf_mcu_sdm_engine_0_1_length[11..0]
#define CONN_MCU_CONFG_SDM_ENGINE_0_1_LENGTH_cr_wf_mcu_sdm_engine_0_1_length_SHFT 0

/* =====================================================================================

  ---SDM_ENGINE_0_2_START_ADDR (0x88000000 + 0x9328)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_2_start_addr[31..2] - (RW) engine2 backup start address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_START_ADDR_cr_wf_mcu_sdm_engine_0_2_start_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_2_START_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_START_ADDR_cr_wf_mcu_sdm_engine_0_2_start_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_2_start_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_START_ADDR_cr_wf_mcu_sdm_engine_0_2_start_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_2_DESTI_ADDR (0x88000000 + 0x932C)---

    RESERVED0[1..0]              - (RO) Reserved bits
    cr_wf_mcu_sdm_engine_0_2_desti_addr[31..2] - (RW) engine2 backup destination address(4 byte aligned address)

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_2_desti_addr_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_2_DESTI_ADDR_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_2_desti_addr_MASK 0xFFFFFFFC                // cr_wf_mcu_sdm_engine_0_2_desti_addr[31..2]
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_DESTI_ADDR_cr_wf_mcu_sdm_engine_0_2_desti_addr_SHFT 2

/* =====================================================================================

  ---SDM_ENGINE_0_2_LENGTH (0x88000000 + 0x9330)---

    cr_wf_mcu_sdm_engine_0_2_length[11..0] - (RW) engine2 backup length
                                     valid value : 0~4095 (decimal)
                                     0 : backup length is 4byte
                                     2047 : backup length is 8KB
                                     4095 : backup length is 16KB
    cr_wf_mcu_sdm_engine_0_2_length_reserved[12] - (RW) reserve for extend engine2 backup length
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_reserved_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_reserved_MASK 0x00001000                // cr_wf_mcu_sdm_engine_0_2_length_reserved[12]
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_reserved_SHFT 12
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_MASK 0x00000FFF                // cr_wf_mcu_sdm_engine_0_2_length[11..0]
#define CONN_MCU_CONFG_SDM_ENGINE_0_2_LENGTH_cr_wf_mcu_sdm_engine_0_2_length_SHFT 0

/* =====================================================================================

  ---SDM_ENGINE_0_DEBUG (0x88000000 + 0x9334)---

    wf_mcu_sdm_engine_0_debug[9..0] - (RO) engine0~3 status signal
                                     [0] engine0 is acting
                                     [1] engine1 is acting
                                     [2] engine2 is acting
                                     [3] engine0 bk/rs done
                                     [4] engine1 bk/rs done
                                     [5] engine2 bk/rs done
                                     [6] wf_mcu_sdm is accessing dlm0
                                     [7] wf_mcu_sdm is accessing dlm1
                                     [8] wf_mcu_sdm is accessing dlm2
                                     [9] wf_mcu_sdm is accessing dlm3
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_ENGINE_0_DEBUG_wf_mcu_sdm_engine_0_debug_ADDR CONN_MCU_CONFG_SDM_ENGINE_0_DEBUG_ADDR
#define CONN_MCU_CONFG_SDM_ENGINE_0_DEBUG_wf_mcu_sdm_engine_0_debug_MASK 0x000003FF                // wf_mcu_sdm_engine_0_debug[9..0]
#define CONN_MCU_CONFG_SDM_ENGINE_0_DEBUG_wf_mcu_sdm_engine_0_debug_SHFT 0

/* =====================================================================================

  ---SDM_CMDBT_CR (0x88000000 + 0x93FC)---

    wf_mcu_sdm_cmdbt_cr[0]       - (RO) 0 : none of engines are enabled --> CMDBT will not trigger wf_mcu_sdm
                                     1 : at least one engine is enabled --> CMDBT will trigger wf_mcu_sdm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_CONFG_SDM_CMDBT_CR_wf_mcu_sdm_cmdbt_cr_ADDR   CONN_MCU_CONFG_SDM_CMDBT_CR_ADDR
#define CONN_MCU_CONFG_SDM_CMDBT_CR_wf_mcu_sdm_cmdbt_cr_MASK   0x00000001                // wf_mcu_sdm_cmdbt_cr[0]
#define CONN_MCU_CONFG_SDM_CMDBT_CR_wf_mcu_sdm_cmdbt_cr_SHFT   0

#ifdef __cplusplus
}
#endif

#endif // __CONN_MCU_CONFG_LS_REGS_H__
