{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 01 03:00:46 2011 " "Info: Processing started: Sat Jan 01 03:00:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiaoshi -c jiaoshi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaoshi -c jiaoshi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register var1\[0\] register Q1L\[1\]~reg0 114.5 MHz 8.734 ns Internal " "Info: Clock \"clk\" has Internal fmax of 114.5 MHz between source register \"var1\[0\]\" and destination register \"Q1L\[1\]~reg0\" (period= 8.734 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.507 ns + Longest register register " "Info: + Longest register to register delay is 8.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns var1\[0\] 1 REG LCFF_X66_Y25_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y25_N31; Fanout = 2; REG Node = 'var1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { var1[0] } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.393 ns) 0.844 ns Add0~392 2 COMB LCCOMB_X65_Y25_N0 2 " "Info: 2: + IC(0.451 ns) + CELL(0.393 ns) = 0.844 ns; Loc. = LCCOMB_X65_Y25_N0; Fanout = 2; COMB Node = 'Add0~392'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { var1[0] Add0~392 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.915 ns Add0~394 3 COMB LCCOMB_X65_Y25_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.915 ns; Loc. = LCCOMB_X65_Y25_N2; Fanout = 2; COMB Node = 'Add0~394'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~392 Add0~394 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.986 ns Add0~396 4 COMB LCCOMB_X65_Y25_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.986 ns; Loc. = LCCOMB_X65_Y25_N4; Fanout = 2; COMB Node = 'Add0~396'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~394 Add0~396 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.057 ns Add0~398 5 COMB LCCOMB_X65_Y25_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.057 ns; Loc. = LCCOMB_X65_Y25_N6; Fanout = 2; COMB Node = 'Add0~398'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~396 Add0~398 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.128 ns Add0~400 6 COMB LCCOMB_X65_Y25_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.128 ns; Loc. = LCCOMB_X65_Y25_N8; Fanout = 2; COMB Node = 'Add0~400'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~398 Add0~400 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.199 ns Add0~402 7 COMB LCCOMB_X65_Y25_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.199 ns; Loc. = LCCOMB_X65_Y25_N10; Fanout = 2; COMB Node = 'Add0~402'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~400 Add0~402 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.270 ns Add0~404 8 COMB LCCOMB_X65_Y25_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.270 ns; Loc. = LCCOMB_X65_Y25_N12; Fanout = 2; COMB Node = 'Add0~404'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~402 Add0~404 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.429 ns Add0~406 9 COMB LCCOMB_X65_Y25_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.429 ns; Loc. = LCCOMB_X65_Y25_N14; Fanout = 2; COMB Node = 'Add0~406'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~404 Add0~406 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.500 ns Add0~408 10 COMB LCCOMB_X65_Y25_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.500 ns; Loc. = LCCOMB_X65_Y25_N16; Fanout = 2; COMB Node = 'Add0~408'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~406 Add0~408 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.571 ns Add0~410 11 COMB LCCOMB_X65_Y25_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.571 ns; Loc. = LCCOMB_X65_Y25_N18; Fanout = 2; COMB Node = 'Add0~410'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~408 Add0~410 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.642 ns Add0~412 12 COMB LCCOMB_X65_Y25_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.642 ns; Loc. = LCCOMB_X65_Y25_N20; Fanout = 2; COMB Node = 'Add0~412'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~410 Add0~412 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.713 ns Add0~414 13 COMB LCCOMB_X65_Y25_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.713 ns; Loc. = LCCOMB_X65_Y25_N22; Fanout = 2; COMB Node = 'Add0~414'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~412 Add0~414 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.784 ns Add0~416 14 COMB LCCOMB_X65_Y25_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.784 ns; Loc. = LCCOMB_X65_Y25_N24; Fanout = 2; COMB Node = 'Add0~416'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~414 Add0~416 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.855 ns Add0~418 15 COMB LCCOMB_X65_Y25_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.855 ns; Loc. = LCCOMB_X65_Y25_N26; Fanout = 2; COMB Node = 'Add0~418'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~416 Add0~418 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.926 ns Add0~420 16 COMB LCCOMB_X65_Y25_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.926 ns; Loc. = LCCOMB_X65_Y25_N28; Fanout = 2; COMB Node = 'Add0~420'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~418 Add0~420 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.072 ns Add0~422 17 COMB LCCOMB_X65_Y25_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.072 ns; Loc. = LCCOMB_X65_Y25_N30; Fanout = 2; COMB Node = 'Add0~422'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~420 Add0~422 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.143 ns Add0~424 18 COMB LCCOMB_X65_Y24_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.143 ns; Loc. = LCCOMB_X65_Y24_N0; Fanout = 2; COMB Node = 'Add0~424'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~422 Add0~424 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.214 ns Add0~426 19 COMB LCCOMB_X65_Y24_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.214 ns; Loc. = LCCOMB_X65_Y24_N2; Fanout = 2; COMB Node = 'Add0~426'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~424 Add0~426 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.285 ns Add0~428 20 COMB LCCOMB_X65_Y24_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.285 ns; Loc. = LCCOMB_X65_Y24_N4; Fanout = 2; COMB Node = 'Add0~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~426 Add0~428 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.356 ns Add0~430 21 COMB LCCOMB_X65_Y24_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.356 ns; Loc. = LCCOMB_X65_Y24_N6; Fanout = 2; COMB Node = 'Add0~430'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~428 Add0~430 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.427 ns Add0~432 22 COMB LCCOMB_X65_Y24_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.427 ns; Loc. = LCCOMB_X65_Y24_N8; Fanout = 2; COMB Node = 'Add0~432'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~430 Add0~432 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.498 ns Add0~434 23 COMB LCCOMB_X65_Y24_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.498 ns; Loc. = LCCOMB_X65_Y24_N10; Fanout = 2; COMB Node = 'Add0~434'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~432 Add0~434 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.569 ns Add0~436 24 COMB LCCOMB_X65_Y24_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.569 ns; Loc. = LCCOMB_X65_Y24_N12; Fanout = 2; COMB Node = 'Add0~436'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~434 Add0~436 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.728 ns Add0~438 25 COMB LCCOMB_X65_Y24_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.728 ns; Loc. = LCCOMB_X65_Y24_N14; Fanout = 2; COMB Node = 'Add0~438'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~436 Add0~438 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns Add0~440 26 COMB LCCOMB_X65_Y24_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LCCOMB_X65_Y24_N16; Fanout = 2; COMB Node = 'Add0~440'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~438 Add0~440 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.209 ns Add0~441 27 COMB LCCOMB_X65_Y24_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.209 ns; Loc. = LCCOMB_X65_Y24_N18; Fanout = 2; COMB Node = 'Add0~441'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~440 Add0~441 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.275 ns) 4.452 ns Equal6~364 28 COMB LCCOMB_X66_Y25_N22 1 " "Info: 28: + IC(0.968 ns) + CELL(0.275 ns) = 4.452 ns; Loc. = LCCOMB_X66_Y25_N22; Fanout = 1; COMB Node = 'Equal6~364'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { Add0~441 Equal6~364 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.853 ns Equal6~368 29 COMB LCCOMB_X66_Y25_N18 13 " "Info: 29: + IC(0.251 ns) + CELL(0.150 ns) = 4.853 ns; Loc. = LCCOMB_X66_Y25_N18; Fanout = 13; COMB Node = 'Equal6~368'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal6~364 Equal6~368 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.275 ns) 6.116 ns Q1L\[0\]~691 30 COMB LCCOMB_X69_Y24_N28 4 " "Info: 30: + IC(0.988 ns) + CELL(0.275 ns) = 6.116 ns; Loc. = LCCOMB_X69_Y24_N28; Fanout = 4; COMB Node = 'Q1L\[0\]~691'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Equal6~368 Q1L[0]~691 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.660 ns) 8.507 ns Q1L\[1\]~reg0 31 REG LCFF_X41_Y23_N3 12 " "Info: 31: + IC(1.731 ns) + CELL(0.660 ns) = 8.507 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 12; REG Node = 'Q1L\[1\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { Q1L[0]~691 Q1L[1]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.118 ns ( 48.41 % ) " "Info: Total cell delay = 4.118 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.389 ns ( 51.59 % ) " "Info: Total interconnect delay = 4.389 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { var1[0] Add0~392 Add0~394 Add0~396 Add0~398 Add0~400 Add0~402 Add0~404 Add0~406 Add0~408 Add0~410 Add0~412 Add0~414 Add0~416 Add0~418 Add0~420 Add0~422 Add0~424 Add0~426 Add0~428 Add0~430 Add0~432 Add0~434 Add0~436 Add0~438 Add0~440 Add0~441 Equal6~364 Equal6~368 Q1L[0]~691 Q1L[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { var1[0] {} Add0~392 {} Add0~394 {} Add0~396 {} Add0~398 {} Add0~400 {} Add0~402 {} Add0~404 {} Add0~406 {} Add0~408 {} Add0~410 {} Add0~412 {} Add0~414 {} Add0~416 {} Add0~418 {} Add0~420 {} Add0~422 {} Add0~424 {} Add0~426 {} Add0~428 {} Add0~430 {} Add0~432 {} Add0~434 {} Add0~436 {} Add0~438 {} Add0~440 {} Add0~441 {} Equal6~364 {} Equal6~368 {} Q1L[0]~691 {} Q1L[1]~reg0 {} } { 0.000ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.968ns 0.251ns 0.988ns 1.731ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns - Smallest " "Info: - Smallest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 89 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.537 ns) 2.836 ns Q1L\[1\]~reg0 3 REG LCFF_X41_Y23_N3 12 " "Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.836 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 12; REG Node = 'Q1L\[1\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { clk~clkctrl Q1L[1]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.75 % ) " "Info: Total cell delay = 1.496 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.340 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl Q1L[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} Q1L[1]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 89 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 2.849 ns var1\[0\] 3 REG LCFF_X66_Y25_N31 2 " "Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.849 ns; Loc. = LCFF_X66_Y25_N31; Fanout = 2; REG Node = 'var1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk~clkctrl var1[0] } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.51 % ) " "Info: Total cell delay = 1.496 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.353 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl var1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} var1[0] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl Q1L[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} Q1L[1]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl var1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} var1[0] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.507 ns" { var1[0] Add0~392 Add0~394 Add0~396 Add0~398 Add0~400 Add0~402 Add0~404 Add0~406 Add0~408 Add0~410 Add0~412 Add0~414 Add0~416 Add0~418 Add0~420 Add0~422 Add0~424 Add0~426 Add0~428 Add0~430 Add0~432 Add0~434 Add0~436 Add0~438 Add0~440 Add0~441 Equal6~364 Equal6~368 Q1L[0]~691 Q1L[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.507 ns" { var1[0] {} Add0~392 {} Add0~394 {} Add0~396 {} Add0~398 {} Add0~400 {} Add0~402 {} Add0~404 {} Add0~406 {} Add0~408 {} Add0~410 {} Add0~412 {} Add0~414 {} Add0~416 {} Add0~418 {} Add0~420 {} Add0~422 {} Add0~424 {} Add0~426 {} Add0~428 {} Add0~430 {} Add0~432 {} Add0~434 {} Add0~436 {} Add0~438 {} Add0~440 {} Add0~441 {} Equal6~364 {} Equal6~368 {} Q1L[0]~691 {} Q1L[1]~reg0 {} } { 0.000ns 0.451ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.968ns 0.251ns 0.988ns 1.731ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl Q1L[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} Q1L[1]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.228ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl var1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} var1[0] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q1H\[2\]~reg0 ld clk 11.277 ns register " "Info: tsu for register \"Q1H\[2\]~reg0\" (data pin = \"ld\", clock pin = \"clk\") is 11.277 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.150 ns + Longest pin register " "Info: + Longest pin to register delay is 14.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ld 1 PIN PIN_AB26 27 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 27; PIN Node = 'ld'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.014 ns) + CELL(0.275 ns) 8.121 ns Q1H\[0\]~718 2 COMB LCCOMB_X41_Y23_N10 2 " "Info: 2: + IC(7.014 ns) + CELL(0.275 ns) = 8.121 ns; Loc. = LCCOMB_X41_Y23_N10; Fanout = 2; COMB Node = 'Q1H\[0\]~718'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { ld Q1H[0]~718 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.393 ns) 11.170 ns Q1H\[0\]~719 3 COMB LCCOMB_X69_Y24_N26 1 " "Info: 3: + IC(2.656 ns) + CELL(0.393 ns) = 11.170 ns; Loc. = LCCOMB_X69_Y24_N26; Fanout = 1; COMB Node = 'Q1H\[0\]~719'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.049 ns" { Q1H[0]~718 Q1H[0]~719 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 11.812 ns Q1H\[0\]~720 4 COMB LCCOMB_X69_Y24_N20 4 " "Info: 4: + IC(0.249 ns) + CELL(0.393 ns) = 11.812 ns; Loc. = LCCOMB_X69_Y24_N20; Fanout = 4; COMB Node = 'Q1H\[0\]~720'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Q1H[0]~719 Q1H[0]~720 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.660 ns) 14.150 ns Q1H\[2\]~reg0 5 REG LCFF_X42_Y23_N21 11 " "Info: 5: + IC(1.678 ns) + CELL(0.660 ns) = 14.150 ns; Loc. = LCFF_X42_Y23_N21; Fanout = 11; REG Node = 'Q1H\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { Q1H[0]~720 Q1H[2]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 18.04 % ) " "Info: Total cell delay = 2.553 ns ( 18.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.597 ns ( 81.96 % ) " "Info: Total interconnect delay = 11.597 ns ( 81.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.150 ns" { ld Q1H[0]~718 Q1H[0]~719 Q1H[0]~720 Q1H[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.150 ns" { ld {} ld~combout {} Q1H[0]~718 {} Q1H[0]~719 {} Q1H[0]~720 {} Q1H[2]~reg0 {} } { 0.000ns 0.000ns 7.014ns 2.656ns 0.249ns 1.678ns } { 0.000ns 0.832ns 0.275ns 0.393ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 89 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.837 ns Q1H\[2\]~reg0 3 REG LCFF_X42_Y23_N21 11 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.837 ns; Loc. = LCFF_X42_Y23_N21; Fanout = 11; REG Node = 'Q1H\[2\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { clk~clkctrl Q1H[2]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.73 % ) " "Info: Total cell delay = 1.496 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.341 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl Q1H[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} Q1H[2]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.150 ns" { ld Q1H[0]~718 Q1H[0]~719 Q1H[0]~720 Q1H[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.150 ns" { ld {} ld~combout {} Q1H[0]~718 {} Q1H[0]~719 {} Q1H[0]~720 {} Q1H[2]~reg0 {} } { 0.000ns 0.000ns 7.014ns 2.656ns 0.249ns 1.678ns } { 0.000ns 0.832ns 0.275ns 0.393ns 0.393ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl Q1H[2]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} Q1H[2]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk co2 Q0H\[3\]~reg0 13.226 ns register " "Info: tco from clock \"clk\" to destination pin \"co2\" through register \"Q0H\[3\]~reg0\" is 13.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 89 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 2.847 ns Q0H\[3\]~reg0 3 REG LCFF_X67_Y24_N21 10 " "Info: 3: + IC(1.239 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X67_Y24_N21; Fanout = 10; REG Node = 'Q0H\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk~clkctrl Q0H[3]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.55 % ) " "Info: Total cell delay = 1.496 ns ( 52.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 47.45 % ) " "Info: Total interconnect delay = 1.351 ns ( 47.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl Q0H[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} Q0H[3]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.129 ns + Longest register pin " "Info: + Longest register to pin delay is 10.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q0H\[3\]~reg0 1 REG LCFF_X67_Y24_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y24_N21; Fanout = 10; REG Node = 'Q0H\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0H[3]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.371 ns) 1.297 ns co0~60 2 COMB LCCOMB_X67_Y20_N10 5 " "Info: 2: + IC(0.926 ns) + CELL(0.371 ns) = 1.297 ns; Loc. = LCCOMB_X67_Y20_N10; Fanout = 5; COMB Node = 'co0~60'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Q0H[3]~reg0 co0~60 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.275 ns) 2.861 ns co0~1 3 COMB LCCOMB_X60_Y24_N22 4 " "Info: 3: + IC(1.289 ns) + CELL(0.275 ns) = 2.861 ns; Loc. = LCCOMB_X60_Y24_N22; Fanout = 4; COMB Node = 'co0~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { co0~60 co0~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.264 ns co1~1 4 COMB LCCOMB_X60_Y24_N0 4 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X60_Y24_N0; Fanout = 4; COMB Node = 'co1~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { co0~1 co1~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.275 ns) 4.932 ns co2~1 5 COMB LCCOMB_X41_Y25_N18 1 " "Info: 5: + IC(1.393 ns) + CELL(0.275 ns) = 4.932 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 1; COMB Node = 'co2~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { co1~1 co2~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(2.778 ns) 10.129 ns co2 6 PIN PIN_AG14 0 " "Info: 6: + IC(2.419 ns) + CELL(2.778 ns) = 10.129 ns; Loc. = PIN_AG14; Fanout = 0; PIN Node = 'co2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { co2~1 co2 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.849 ns ( 38.00 % ) " "Info: Total cell delay = 3.849 ns ( 38.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.280 ns ( 62.00 % ) " "Info: Total interconnect delay = 6.280 ns ( 62.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.129 ns" { Q0H[3]~reg0 co0~60 co0~1 co1~1 co2~1 co2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.129 ns" { Q0H[3]~reg0 {} co0~60 {} co0~1 {} co1~1 {} co2~1 {} co2 {} } { 0.000ns 0.926ns 1.289ns 0.253ns 1.393ns 2.419ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.275ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl Q0H[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} Q0H[3]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.129 ns" { Q0H[3]~reg0 co0~60 co0~1 co1~1 co2~1 co2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.129 ns" { Q0H[3]~reg0 {} co0~60 {} co0~1 {} co1~1 {} co2~1 {} co2 {} } { 0.000ns 0.926ns 1.289ns 0.253ns 1.393ns 2.419ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.275ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "en1 co2 14.575 ns Longest " "Info: Longest tpd from source pin \"en1\" to destination pin \"co2\" is 14.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns en1 1 PIN PIN_AA23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 3; PIN Node = 'en1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { en1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.072 ns) + CELL(0.413 ns) 7.307 ns co0~1 2 COMB LCCOMB_X60_Y24_N22 4 " "Info: 2: + IC(6.072 ns) + CELL(0.413 ns) = 7.307 ns; Loc. = LCCOMB_X60_Y24_N22; Fanout = 4; COMB Node = 'co0~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.485 ns" { en1 co0~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.710 ns co1~1 3 COMB LCCOMB_X60_Y24_N0 4 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 7.710 ns; Loc. = LCCOMB_X60_Y24_N0; Fanout = 4; COMB Node = 'co1~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { co0~1 co1~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.275 ns) 9.378 ns co2~1 4 COMB LCCOMB_X41_Y25_N18 1 " "Info: 4: + IC(1.393 ns) + CELL(0.275 ns) = 9.378 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 1; COMB Node = 'co2~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { co1~1 co2~1 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(2.778 ns) 14.575 ns co2 5 PIN PIN_AG14 0 " "Info: 5: + IC(2.419 ns) + CELL(2.778 ns) = 14.575 ns; Loc. = PIN_AG14; Fanout = 0; PIN Node = 'co2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { co2~1 co2 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.438 ns ( 30.45 % ) " "Info: Total cell delay = 4.438 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.137 ns ( 69.55 % ) " "Info: Total interconnect delay = 10.137 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.575 ns" { en1 co0~1 co1~1 co2~1 co2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.575 ns" { en1 {} en1~combout {} co0~1 {} co1~1 {} co2~1 {} co2 {} } { 0.000ns 0.000ns 6.072ns 0.253ns 1.393ns 2.419ns } { 0.000ns 0.822ns 0.413ns 0.150ns 0.275ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q0L\[0\]~reg0 nclr clk -3.626 ns register " "Info: th for register \"Q0L\[0\]~reg0\" (data pin = \"nclr\", clock pin = \"clk\") is -3.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 89 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 89; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.537 ns) 2.847 ns Q0L\[0\]~reg0 3 REG LCFF_X67_Y24_N11 12 " "Info: 3: + IC(1.239 ns) + CELL(0.537 ns) = 2.847 ns; Loc. = LCFF_X67_Y24_N11; Fanout = 12; REG Node = 'Q0L\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { clk~clkctrl Q0L[0]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.55 % ) " "Info: Total cell delay = 1.496 ns ( 52.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 47.45 % ) " "Info: Total interconnect delay = 1.351 ns ( 47.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl Q0L[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} Q0L[0]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.739 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns nclr 1 PIN PIN_U30 22 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 22; PIN Node = 'nclr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nclr } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.653 ns) + CELL(0.150 ns) 6.655 ns Q0L~247 2 COMB LCCOMB_X67_Y24_N10 1 " "Info: 2: + IC(5.653 ns) + CELL(0.150 ns) = 6.655 ns; Loc. = LCCOMB_X67_Y24_N10; Fanout = 1; COMB Node = 'Q0L~247'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { nclr Q0L~247 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.739 ns Q0L\[0\]~reg0 3 REG LCFF_X67_Y24_N11 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.739 ns; Loc. = LCFF_X67_Y24_N11; Fanout = 12; REG Node = 'Q0L\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q0L~247 Q0L[0]~reg0 } "NODE_NAME" } } { "jiaoshi.vhd" "" { Text "D:/bao4/jiaoshi.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 16.12 % ) " "Info: Total cell delay = 1.086 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 83.88 % ) " "Info: Total interconnect delay = 5.653 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { nclr Q0L~247 Q0L[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { nclr {} nclr~combout {} Q0L~247 {} Q0L[0]~reg0 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl Q0L[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} Q0L[0]~reg0 {} } { 0.000ns 0.000ns 0.112ns 1.239ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { nclr Q0L~247 Q0L[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { nclr {} nclr~combout {} Q0L~247 {} Q0L[0]~reg0 {} } { 0.000ns 0.000ns 5.653ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 01 03:00:47 2011 " "Info: Processing ended: Sat Jan 01 03:00:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
