

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Oct 13 09:19:21 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    17                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    18                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 23/03/2023 GMT
    22                           ; 
    23                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F4620 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000000                     
    56                           	psect	idataCOMRAM
    57   001398                     __pidataCOMRAM:
    58                           	callstack 0
    59                           
    60                           ;initializer for _port_registers
    61   001398  80                 	db	128
    62   001399  0F                 	db	15
    63   00139A  81                 	db	129
    64   00139B  0F                 	db	15
    65   00139C  82                 	db	130
    66   00139D  0F                 	db	15
    67   00139E  83                 	db	131
    68   00139F  0F                 	db	15
    69   0013A0  84                 	db	132
    70   0013A1  0F                 	db	15
    71                           
    72                           ;initializer for _lat_registers
    73   0013A2  89                 	db	137
    74   0013A3  0F                 	db	15
    75   0013A4  8A                 	db	138
    76   0013A5  0F                 	db	15
    77   0013A6  8B                 	db	139
    78   0013A7  0F                 	db	15
    79   0013A8  8C                 	db	140
    80   0013A9  0F                 	db	15
    81   0013AA  8D                 	db	141
    82   0013AB  0F                 	db	15
    83                           
    84                           ;initializer for _tris_registers
    85   0013AC  92                 	db	146
    86   0013AD  0F                 	db	15
    87   0013AE  93                 	db	147
    88   0013AF  0F                 	db	15
    89   0013B0  94                 	db	148
    90   0013B1  0F                 	db	15
    91   0013B2  95                 	db	149
    92   0013B3  0F                 	db	15
    93   0013B4  96                 	db	150
    94   0013B5  0F                 	db	15
    95                           
    96                           ;initializer for _btn_1
    97   0013B6  43                 	db	67
    98                           
    99                           ;initializer for _led_3
   100   0013B7  12                 	db	18
   101                           
   102                           ;initializer for _led_2
   103   0013B8  0A                 	db	10
   104                           
   105                           ;initializer for _led_1
   106   0013B9  02                 	db	2
   107                           
   108                           	psect	nvCOMRAM
   109   000030                     __pnvCOMRAM:
   110                           	callstack 0
   111   000030                     _ret:
   112                           	callstack 0
   113   000030                     	ds	1
   114   000000                     _PORTE	set	3972
   115   000000                     _PORTD	set	3971
   116   000000                     _PORTC	set	3970
   117   000000                     _PORTB	set	3969
   118   000000                     _PORTA	set	3968
   119   000000                     _LATA	set	3977
   120   000000                     _TRISA	set	3986
   121   000000                     _TRISE	set	3990
   122   000000                     _TRISD	set	3989
   123   000000                     _TRISC	set	3988
   124   000000                     _TRISB	set	3987
   125   000000                     _LATE	set	3981
   126   000000                     _LATD	set	3980
   127   000000                     _LATC	set	3979
   128   000000                     _LATB	set	3978
   129                           
   130                           ; #config settings
   131                           
   132                           	psect	cinit
   133   00136A                     __pcinit:
   134                           	callstack 0
   135   00136A                     start_initialization:
   136                           	callstack 0
   137   00136A                     __initialization:
   138                           	callstack 0
   139                           
   140                           ; Initialize objects allocated to COMRAM (34 bytes)
   141                           ; load TBLPTR registers with __pidataCOMRAM
   142   00136A  0E98               	movlw	low __pidataCOMRAM
   143   00136C  6EF6               	movwf	tblptrl,c
   144   00136E  0E13               	movlw	high __pidataCOMRAM
   145   001370  6EF7               	movwf	tblptrh,c
   146   001372  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   147   001374  6EF8               	movwf	tblptru,c
   148   001376  EE00  F001         	lfsr	0,__pdataCOMRAM
   149   00137A  EE10 F022          	lfsr	1,34
   150   00137E                     copy_data0:
   151   00137E  0009               	tblrd		*+
   152   001380  CFF5 FFEE          	movff	tablat,postinc0
   153   001384  50E5               	movf	postdec1,w,c
   154   001386  50E1               	movf	fsr1l,w,c
   155   001388  E1FA               	bnz	copy_data0
   156                           
   157                           ; Clear objects allocated to COMRAM (2 bytes)
   158   00138A  6A2F               	clrf	(__pbssCOMRAM+1)& (0+255),c
   159   00138C  6A2E               	clrf	__pbssCOMRAM& (0+255),c
   160   00138E                     end_of_initialization:
   161                           	callstack 0
   162   00138E                     __end_of__initialization:
   163                           	callstack 0
   164   00138E  0E00               	movlw	low (__Lmediumconst shr (0+16))
   165   001390  6EF8               	movwf	tblptru,c
   166   001392  0100               	movlb	0
   167   001394  EF8C  F009         	goto	_main	;jump to C main() function
   168                           
   169                           	psect	bssCOMRAM
   170   00002E                     __pbssCOMRAM:
   171                           	callstack 0
   172   00002E                     _btn_1_st:
   173                           	callstack 0
   174   00002E                     	ds	1
   175   00002F                     _led_1_st:
   176                           	callstack 0
   177   00002F                     	ds	1
   178                           
   179                           	psect	dataCOMRAM
   180   000001                     __pdataCOMRAM:
   181                           	callstack 0
   182   000001                     _port_registers:
   183                           	callstack 0
   184   000001                     	ds	10
   185   00000B                     _lat_registers:
   186                           	callstack 0
   187   00000B                     	ds	10
   188   000015                     _tris_registers:
   189                           	callstack 0
   190   000015                     	ds	10
   191   00001F                     _btn_1:
   192                           	callstack 0
   193   00001F                     	ds	1
   194   000020                     _led_3:
   195                           	callstack 0
   196   000020                     	ds	1
   197   000021                     _led_2:
   198                           	callstack 0
   199   000021                     	ds	1
   200   000022                     _led_1:
   201                           	callstack 0
   202   000022                     	ds	1
   203                           
   204                           	psect	cstackCOMRAM
   205   000023                     __pcstackCOMRAM:
   206                           	callstack 0
   207   000023                     gpio_pin_direction_initialize@_pin_config:
   208                           	callstack 0
   209   000023                     gpio_pin_write_logic@_pin_config:
   210                           	callstack 0
   211   000023                     gpio_pin_toggle_logic@_pin_config:
   212                           	callstack 0
   213                           
   214                           ; 1 bytes @ 0x0
   215   000023                     	ds	1
   216   000024                     ??_gpio_pin_direction_initialize:
   217   000024                     ??_gpio_pin_toggle_logic:
   218   000024                     gpio_pin_write_logic@logic:
   219                           	callstack 0
   220                           
   221                           ; 1 bytes @ 0x1
   222   000024                     	ds	1
   223   000025                     ??_gpio_pin_write_logic:
   224                           
   225                           ; 1 bytes @ 0x2
   226   000025                     	ds	3
   227   000028                     gpio_pin_toggle_logic@ret:
   228                           	callstack 0
   229                           
   230                           ; 1 bytes @ 0x5
   231   000028                     	ds	1
   232   000029                     gpio_pin_direction_initialize@ret:
   233                           	callstack 0
   234                           
   235                           ; 1 bytes @ 0x6
   236   000029                     	ds	1
   237   00002A                     gpio_pin_write_logic@ret:
   238                           	callstack 0
   239                           
   240                           ; 1 bytes @ 0x7
   241   00002A                     	ds	1
   242   00002B                     gpio_pin_initialize@_pin_config:
   243                           	callstack 0
   244                           
   245                           ; 1 bytes @ 0x8
   246   00002B                     	ds	1
   247   00002C                     ??_gpio_pin_initialize:
   248                           
   249                           ; 1 bytes @ 0x9
   250   00002C                     	ds	1
   251   00002D                     gpio_pin_initialize@ret:
   252                           	callstack 0
   253                           
   254                           ; 1 bytes @ 0xA
   255   00002D                     	ds	1
   256   00002E                     
   257                           ; 1 bytes @ 0xB
   258 ;;
   259 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   260 ;;
   261 ;; *************** function _main *****************
   262 ;; Defined at:
   263 ;;		line 42 in file "appplication.c"
   264 ;; Parameters:    Size  Location     Type
   265 ;;		None
   266 ;; Auto vars:     Size  Location     Type
   267 ;;		None
   268 ;; Return value:  Size  Location     Type
   269 ;;                  2  141[None  ] int 
   270 ;; Registers used:
   271 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   272 ;; Tracked objects:
   273 ;;		On entry : 0/0
   274 ;;		On exit  : 0/0
   275 ;;		Unchanged: 0/0
   276 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   277 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   278 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   279 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   280 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   281 ;;Total ram usage:        0 bytes
   282 ;; Hardware stack levels required when called: 2
   283 ;; This function calls:
   284 ;;		_gpio_pin_initialize
   285 ;;		_gpio_pin_toggle_logic
   286 ;;		_gpio_pin_write_logic
   287 ;; This function is called by:
   288 ;;		Startup code after reset
   289 ;; This function uses a non-reentrant model
   290 ;;
   291                           
   292                           	psect	text0
   293   001318                     __ptext0:
   294                           	callstack 0
   295   001318                     _main:
   296                           	callstack 29
   297   001318                     
   298                           ;appplication.c: 44:     ret = gpio_pin_initialize(&btn_1);
   299   001318  0E1F               	movlw	low _btn_1
   300   00131A  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   301   00131C  EC62  F009         	call	_gpio_pin_initialize	;wreg free
   302   001320  6E30               	movwf	_ret^0,c
   303                           
   304                           ;appplication.c: 45:     ret = gpio_pin_initialize(&led_1);
   305   001322  0E22               	movlw	low _led_1
   306   001324  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   307   001326  EC62  F009         	call	_gpio_pin_initialize	;wreg free
   308   00132A  6E30               	movwf	_ret^0,c
   309                           
   310                           ;appplication.c: 46:     ret = gpio_pin_initialize(&led_2);
   311   00132C  0E21               	movlw	low _led_2
   312   00132E  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   313   001330  EC62  F009         	call	_gpio_pin_initialize	;wreg free
   314   001334  6E30               	movwf	_ret^0,c
   315                           
   316                           ;appplication.c: 47:     ret = gpio_pin_initialize(&led_3);
   317   001336  0E20               	movlw	low _led_3
   318   001338  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   319   00133A  EC62  F009         	call	_gpio_pin_initialize	;wreg free
   320   00133E  6E30               	movwf	_ret^0,c
   321                           
   322                           ;appplication.c: 48:     ret = gpio_pin_write_logic(&led_2, GPIO_HIGH);
   323   001340  0E21               	movlw	low _led_2
   324   001342  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   325   001344  0E01               	movlw	1
   326   001346  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   327   001348  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   328   00134C  6E30               	movwf	_ret^0,c
   329   00134E                     l142:
   330                           
   331                           ;appplication.c: 52:         ret = gpio_pin_toggle_logic(&led_1);
   332   00134E  0E22               	movlw	low _led_1
   333   001350  6E23               	movwf	gpio_pin_toggle_logic@_pin_config^0,c
   334   001352  EC1C  F009         	call	_gpio_pin_toggle_logic	;wreg free
   335   001356  6E30               	movwf	_ret^0,c
   336                           
   337                           ;appplication.c: 54:         ret = gpio_pin_toggle_logic(&led_2);
   338   001358  0E21               	movlw	low _led_2
   339   00135A  6E23               	movwf	gpio_pin_toggle_logic@_pin_config^0,c
   340   00135C  EC1C  F009         	call	_gpio_pin_toggle_logic	;wreg free
   341   001360  6E30               	movwf	_ret^0,c
   342   001362  EFA7  F009         	goto	l142
   343   001366  EF00  F000         	goto	start
   344   00136A                     __end_of_main:
   345                           	callstack 0
   346                           
   347 ;; *************** function _gpio_pin_toggle_logic *****************
   348 ;; Defined at:
   349 ;;		line 157 in file "MCAL_Layer/GPIO/hal_gpio.c"
   350 ;; Parameters:    Size  Location     Type
   351 ;;  _pin_config     1    0[COMRAM] PTR struct .
   352 ;;		 -> led_2(1), led_1(1), 
   353 ;; Auto vars:     Size  Location     Type
   354 ;;  ret             1    5[COMRAM] unsigned char 
   355 ;; Return value:  Size  Location     Type
   356 ;;                  1    wreg      unsigned char 
   357 ;; Registers used:
   358 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   359 ;; Tracked objects:
   360 ;;		On entry : 0/0
   361 ;;		On exit  : 0/0
   362 ;;		Unchanged: 0/0
   363 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   364 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   365 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   366 ;;      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   367 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   368 ;;Total ram usage:        6 bytes
   369 ;; Hardware stack levels used: 1
   370 ;; This function calls:
   371 ;;		Nothing
   372 ;; This function is called by:
   373 ;;		_main
   374 ;; This function uses a non-reentrant model
   375 ;;
   376                           
   377                           	psect	text1
   378   001238                     __ptext1:
   379                           	callstack 0
   380   001238                     _gpio_pin_toggle_logic:
   381                           	callstack 30
   382   001238                     
   383                           ;MCAL_Layer/GPIO/hal_gpio.c: 158:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   384   001238  0E01               	movlw	1
   385   00123A  6E28               	movwf	gpio_pin_toggle_logic@ret^0,c
   386                           
   387                           ;MCAL_Layer/GPIO/hal_gpio.c: 159:     if(((void*)0) == _pin_config || _pin_config->pin >
      +                           (8 - 1))
   388   00123C  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   389   00123E  B4D8               	btfsc	status,2,c
   390   001240  EF24  F009         	goto	u431
   391   001244  EF26  F009         	goto	u430
   392   001248                     u431:
   393   001248  EF36  F009         	goto	l1044
   394   00124C                     u430:
   395   00124C  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   396   00124E  6ED9               	movwf	fsr2l,c
   397   001250  6ADA               	clrf	fsr2h,c
   398   001252  30DF               	rrcf	223,w,c
   399   001254  32E8               	rrcf	wreg,f,c
   400   001256  32E8               	rrcf	wreg,f,c
   401   001258  0B07               	andlw	7
   402   00125A  6E24               	movwf	??_gpio_pin_toggle_logic^0,c
   403   00125C  0E07               	movlw	7
   404   00125E  6424               	cpfsgt	??_gpio_pin_toggle_logic^0,c
   405   001260  EF34  F009         	goto	u441
   406   001264  EF36  F009         	goto	u440
   407   001268                     u441:
   408   001268  EF3A  F009         	goto	l1046
   409   00126C                     u440:
   410   00126C                     l1044:
   411                           
   412                           ;MCAL_Layer/GPIO/hal_gpio.c: 160:     {;MCAL_Layer/GPIO/hal_gpio.c: 161:         ret = (
      +                          Std_ReturnType)0x00;
   413   00126C  0E00               	movlw	0
   414   00126E  6E28               	movwf	gpio_pin_toggle_logic@ret^0,c
   415                           
   416                           ;MCAL_Layer/GPIO/hal_gpio.c: 162:     }
   417   001270  EF60  F009         	goto	l1048
   418   001274                     l1046:
   419                           
   420                           ;MCAL_Layer/GPIO/hal_gpio.c: 164:     {;MCAL_Layer/GPIO/hal_gpio.c: 165:         (*lat_r
      +                          egisters[_pin_config->port] ^= (((uint8)1) << _pin_config->pin));
   421   001274  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   422   001276  6ED9               	movwf	fsr2l,c
   423   001278  6ADA               	clrf	fsr2h,c
   424   00127A  30DF               	rrcf	223,w,c
   425   00127C  32E8               	rrcf	wreg,f,c
   426   00127E  32E8               	rrcf	wreg,f,c
   427   001280  0B07               	andlw	7
   428   001282  6E24               	movwf	??_gpio_pin_toggle_logic^0,c
   429   001284  0E01               	movlw	1
   430   001286  6E25               	movwf	(??_gpio_pin_toggle_logic+1)^0,c
   431   001288  2A24               	incf	??_gpio_pin_toggle_logic^0,f,c
   432   00128A  EF49  F009         	goto	u454
   433   00128E                     u455:
   434   00128E  90D8               	bcf	status,0,c
   435   001290  3625               	rlcf	(??_gpio_pin_toggle_logic+1)^0,f,c
   436   001292                     u454:
   437   001292  2E24               	decfsz	??_gpio_pin_toggle_logic^0,f,c
   438   001294  EF47  F009         	goto	u455
   439   001298  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   440   00129A  6ED9               	movwf	fsr2l,c
   441   00129C  6ADA               	clrf	fsr2h,c
   442   00129E  50DF               	movf	223,w,c
   443   0012A0  0B07               	andlw	7
   444   0012A2  0D02               	mullw	2
   445   0012A4  50F3               	movf	243,w,c
   446   0012A6  0F0B               	addlw	low _lat_registers
   447   0012A8  6ED9               	movwf	fsr2l,c
   448   0012AA  6ADA               	clrf	fsr2h,c
   449   0012AC  CFDE F026          	movff	postinc2,??_gpio_pin_toggle_logic+2
   450   0012B0  CFDD F027          	movff	postdec2,??_gpio_pin_toggle_logic+3
   451   0012B4  C026  FFD9         	movff	??_gpio_pin_toggle_logic+2,fsr2l
   452   0012B8  C027  FFDA         	movff	??_gpio_pin_toggle_logic+3,fsr2h
   453   0012BC  5025               	movf	(??_gpio_pin_toggle_logic+1)^0,w,c
   454   0012BE  1ADF               	xorwf	indf2,f,c
   455   0012C0                     l1048:
   456                           
   457                           ;MCAL_Layer/GPIO/hal_gpio.c: 167:     return ret;
   458   0012C0  5028               	movf	gpio_pin_toggle_logic@ret^0,w,c
   459   0012C2  0012               	return		;funcret
   460   0012C4                     __end_of_gpio_pin_toggle_logic:
   461                           	callstack 0
   462                           
   463 ;; *************** function _gpio_pin_initialize *****************
   464 ;; Defined at:
   465 ;;		line 134 in file "MCAL_Layer/GPIO/hal_gpio.c"
   466 ;; Parameters:    Size  Location     Type
   467 ;;  _pin_config     1    8[COMRAM] PTR struct .
   468 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   469 ;; Auto vars:     Size  Location     Type
   470 ;;  ret             1   10[COMRAM] unsigned char 
   471 ;; Return value:  Size  Location     Type
   472 ;;                  1    wreg      unsigned char 
   473 ;; Registers used:
   474 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   475 ;; Tracked objects:
   476 ;;		On entry : 0/0
   477 ;;		On exit  : 0/0
   478 ;;		Unchanged: 0/0
   479 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   480 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   481 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   482 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   483 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   484 ;;Total ram usage:        3 bytes
   485 ;; Hardware stack levels used: 1
   486 ;; Hardware stack levels required when called: 1
   487 ;; This function calls:
   488 ;;		_gpio_pin_direction_initialize
   489 ;;		_gpio_pin_write_logic
   490 ;; This function is called by:
   491 ;;		_main
   492 ;; This function uses a non-reentrant model
   493 ;;
   494                           
   495                           	psect	text2
   496   0012C4                     __ptext2:
   497                           	callstack 0
   498   0012C4                     _gpio_pin_initialize:
   499                           	callstack 29
   500   0012C4                     
   501                           ;MCAL_Layer/GPIO/hal_gpio.c: 136:     if(((void*)0) == _pin_config || _pin_config->pin >
      +                           (8 - 1))
   502   0012C4  502B               	movf	gpio_pin_initialize@_pin_config^0,w,c
   503   0012C6  B4D8               	btfsc	status,2,c
   504   0012C8  EF68  F009         	goto	u411
   505   0012CC  EF6A  F009         	goto	u410
   506   0012D0                     u411:
   507   0012D0  EF7A  F009         	goto	l1032
   508   0012D4                     u410:
   509   0012D4  502B               	movf	gpio_pin_initialize@_pin_config^0,w,c
   510   0012D6  6ED9               	movwf	fsr2l,c
   511   0012D8  6ADA               	clrf	fsr2h,c
   512   0012DA  30DF               	rrcf	223,w,c
   513   0012DC  32E8               	rrcf	wreg,f,c
   514   0012DE  32E8               	rrcf	wreg,f,c
   515   0012E0  0B07               	andlw	7
   516   0012E2  6E2C               	movwf	??_gpio_pin_initialize^0,c
   517   0012E4  0E07               	movlw	7
   518   0012E6  642C               	cpfsgt	??_gpio_pin_initialize^0,c
   519   0012E8  EF78  F009         	goto	u421
   520   0012EC  EF7A  F009         	goto	u420
   521   0012F0                     u421:
   522   0012F0  EF7E  F009         	goto	l1034
   523   0012F4                     u420:
   524   0012F4                     l1032:
   525                           
   526                           ;MCAL_Layer/GPIO/hal_gpio.c: 137:     {;MCAL_Layer/GPIO/hal_gpio.c: 138:         ret = (
      +                          Std_ReturnType)0x00;
   527   0012F4  0E00               	movlw	0
   528   0012F6  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   529                           
   530                           ;MCAL_Layer/GPIO/hal_gpio.c: 139:     }
   531   0012F8  EF8A  F009         	goto	l1036
   532   0012FC                     l1034:
   533                           
   534                           ;MCAL_Layer/GPIO/hal_gpio.c: 141:     {;MCAL_Layer/GPIO/hal_gpio.c: 142:         ret = g
      +                          pio_pin_direction_initialize(_pin_config);
   535   0012FC  C02B  F023         	movff	gpio_pin_initialize@_pin_config,gpio_pin_direction_initialize@_pin_config
   536   001300  EC01  F008         	call	_gpio_pin_direction_initialize	;wreg free
   537   001304  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   538                           
   539                           ;MCAL_Layer/GPIO/hal_gpio.c: 143:         ret = gpio_pin_write_logic(_pin_config, GPIO_L
      +                          OW);
   540   001306  C02B  F023         	movff	gpio_pin_initialize@_pin_config,gpio_pin_write_logic@_pin_config
   541   00130A  0E00               	movlw	0
   542   00130C  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   543   00130E  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   544   001312  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   545   001314                     l1036:
   546                           
   547                           ;MCAL_Layer/GPIO/hal_gpio.c: 145:     return ret;
   548   001314  502D               	movf	gpio_pin_initialize@ret^0,w,c
   549   001316  0012               	return		;funcret
   550   001318                     __end_of_gpio_pin_initialize:
   551                           	callstack 0
   552                           
   553 ;; *************** function _gpio_pin_write_logic *****************
   554 ;; Defined at:
   555 ;;		line 78 in file "MCAL_Layer/GPIO/hal_gpio.c"
   556 ;; Parameters:    Size  Location     Type
   557 ;;  _pin_config     1    0[COMRAM] PTR struct .
   558 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   559 ;;  logic           1    1[COMRAM] enum E2811
   560 ;; Auto vars:     Size  Location     Type
   561 ;;  ret             1    7[COMRAM] unsigned char 
   562 ;; Return value:  Size  Location     Type
   563 ;;                  1    wreg      unsigned char 
   564 ;; Registers used:
   565 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   566 ;; Tracked objects:
   567 ;;		On entry : 0/0
   568 ;;		On exit  : 0/0
   569 ;;		Unchanged: 0/0
   570 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   571 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   572 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   573 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   574 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   575 ;;Total ram usage:        8 bytes
   576 ;; Hardware stack levels used: 1
   577 ;; This function calls:
   578 ;;		Nothing
   579 ;; This function is called by:
   580 ;;		_gpio_pin_initialize
   581 ;;		_main
   582 ;; This function uses a non-reentrant model
   583 ;;
   584                           
   585                           	psect	text3
   586   001128                     __ptext3:
   587                           	callstack 0
   588   001128                     _gpio_pin_write_logic:
   589                           	callstack 30
   590   001128                     
   591                           ;MCAL_Layer/GPIO/hal_gpio.c: 79:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   592   001128  0E01               	movlw	1
   593   00112A  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   594                           
   595                           ;MCAL_Layer/GPIO/hal_gpio.c: 80:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          (8 - 1))
   596   00112C  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   597   00112E  B4D8               	btfsc	status,2,c
   598   001130  EF9C  F008         	goto	u371
   599   001134  EF9E  F008         	goto	u370
   600   001138                     u371:
   601   001138  EFAE  F008         	goto	l1010
   602   00113C                     u370:
   603   00113C  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   604   00113E  6ED9               	movwf	fsr2l,c
   605   001140  6ADA               	clrf	fsr2h,c
   606   001142  30DF               	rrcf	223,w,c
   607   001144  32E8               	rrcf	wreg,f,c
   608   001146  32E8               	rrcf	wreg,f,c
   609   001148  0B07               	andlw	7
   610   00114A  6E25               	movwf	??_gpio_pin_write_logic^0,c
   611   00114C  0E07               	movlw	7
   612   00114E  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   613   001150  EFAC  F008         	goto	u381
   614   001154  EFAE  F008         	goto	u380
   615   001158                     u381:
   616   001158  EF05  F009         	goto	l1018
   617   00115C                     u380:
   618   00115C                     l1010:
   619                           
   620                           ;MCAL_Layer/GPIO/hal_gpio.c: 81:     {;MCAL_Layer/GPIO/hal_gpio.c: 82:         ret = (St
      +                          d_ReturnType)0x00;
   621   00115C  0E00               	movlw	0
   622   00115E  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   623                           
   624                           ;MCAL_Layer/GPIO/hal_gpio.c: 83:     }
   625   001160  EF1A  F009         	goto	l1020
   626   001164                     l1012:
   627                           
   628                           ;MCAL_Layer/GPIO/hal_gpio.c: 89:                 (*lat_registers[_pin_config->port] &= ~
      +                          (((uint8)1) << _pin_config->pin));
   629   001164  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   630   001166  6ED9               	movwf	fsr2l,c
   631   001168  6ADA               	clrf	fsr2h,c
   632   00116A  30DF               	rrcf	223,w,c
   633   00116C  32E8               	rrcf	wreg,f,c
   634   00116E  32E8               	rrcf	wreg,f,c
   635   001170  0B07               	andlw	7
   636   001172  6E25               	movwf	??_gpio_pin_write_logic^0,c
   637   001174  0E01               	movlw	1
   638   001176  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   639   001178  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   640   00117A  EFC1  F008         	goto	u394
   641   00117E                     u395:
   642   00117E  90D8               	bcf	status,0,c
   643   001180  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   644   001182                     u394:
   645   001182  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   646   001184  EFBF  F008         	goto	u395
   647   001188  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   648   00118A  0AFF               	xorlw	255
   649   00118C  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   650   00118E  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   651   001190  6ED9               	movwf	fsr2l,c
   652   001192  6ADA               	clrf	fsr2h,c
   653   001194  50DF               	movf	223,w,c
   654   001196  0B07               	andlw	7
   655   001198  0D02               	mullw	2
   656   00119A  50F3               	movf	243,w,c
   657   00119C  0F0B               	addlw	low _lat_registers
   658   00119E  6ED9               	movwf	fsr2l,c
   659   0011A0  6ADA               	clrf	fsr2h,c
   660   0011A2  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   661   0011A6  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   662   0011AA  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   663   0011AE  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   664   0011B2  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   665   0011B4  16DF               	andwf	indf2,f,c
   666                           
   667                           ;MCAL_Layer/GPIO/hal_gpio.c: 90:                 break;
   668   0011B6  EF1A  F009         	goto	l1020
   669   0011BA                     l1014:
   670                           
   671                           ;MCAL_Layer/GPIO/hal_gpio.c: 92:                 (*lat_registers[_pin_config->port] |= (
      +                          ((uint8)1) << _pin_config->pin));
   672   0011BA  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   673   0011BC  6ED9               	movwf	fsr2l,c
   674   0011BE  6ADA               	clrf	fsr2h,c
   675   0011C0  30DF               	rrcf	223,w,c
   676   0011C2  32E8               	rrcf	wreg,f,c
   677   0011C4  32E8               	rrcf	wreg,f,c
   678   0011C6  0B07               	andlw	7
   679   0011C8  6E25               	movwf	??_gpio_pin_write_logic^0,c
   680   0011CA  0E01               	movlw	1
   681   0011CC  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   682   0011CE  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   683   0011D0  EFEC  F008         	goto	u404
   684   0011D4                     u405:
   685   0011D4  90D8               	bcf	status,0,c
   686   0011D6  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   687   0011D8                     u404:
   688   0011D8  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   689   0011DA  EFEA  F008         	goto	u405
   690   0011DE  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   691   0011E0  6ED9               	movwf	fsr2l,c
   692   0011E2  6ADA               	clrf	fsr2h,c
   693   0011E4  50DF               	movf	223,w,c
   694   0011E6  0B07               	andlw	7
   695   0011E8  0D02               	mullw	2
   696   0011EA  50F3               	movf	243,w,c
   697   0011EC  0F0B               	addlw	low _lat_registers
   698   0011EE  6ED9               	movwf	fsr2l,c
   699   0011F0  6ADA               	clrf	fsr2h,c
   700   0011F2  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+2
   701   0011F6  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+3
   702   0011FA  C027  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   703   0011FE  C028  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   704   001202  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   705   001204  12DF               	iorwf	indf2,f,c
   706                           
   707                           ;MCAL_Layer/GPIO/hal_gpio.c: 93:                 break;
   708   001206  EF1A  F009         	goto	l1020
   709   00120A                     l1018:
   710   00120A  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   711   00120C  6E25               	movwf	??_gpio_pin_write_logic^0,c
   712   00120E  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   713                           
   714                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   715                           ; Switch size 1, requested type "simple"
   716                           ; Number of cases is 1, Range of values is 0 to 0
   717                           ; switch strategies available:
   718                           ; Name         Instructions Cycles
   719                           ; simple_byte            4     3 (average)
   720                           ;	Chosen strategy is simple_byte
   721   001210  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   722   001212  0A00               	xorlw	0	; case 0
   723   001214  B4D8               	btfsc	status,2,c
   724   001216  EF0F  F009         	goto	l1062
   725   00121A  EFAE  F008         	goto	l1010
   726   00121E                     l1062:
   727                           
   728                           ; Switch size 1, requested type "simple"
   729                           ; Number of cases is 2, Range of values is 0 to 1
   730                           ; switch strategies available:
   731                           ; Name         Instructions Cycles
   732                           ; simple_byte            7     4 (average)
   733                           ;	Chosen strategy is simple_byte
   734   00121E  5025               	movf	??_gpio_pin_write_logic^0,w,c
   735   001220  0A00               	xorlw	0	; case 0
   736   001222  B4D8               	btfsc	status,2,c
   737   001224  EFB2  F008         	goto	l1012
   738   001228  0A01               	xorlw	1	; case 1
   739   00122A  B4D8               	btfsc	status,2,c
   740   00122C  EFDD  F008         	goto	l1014
   741   001230  EFAE  F008         	goto	l1010
   742   001234                     l1020:
   743                           
   744                           ;MCAL_Layer/GPIO/hal_gpio.c: 99:     return ret;
   745   001234  502A               	movf	gpio_pin_write_logic@ret^0,w,c
   746   001236  0012               	return		;funcret
   747   001238                     __end_of_gpio_pin_write_logic:
   748                           	callstack 0
   749                           
   750 ;; *************** function _gpio_pin_direction_initialize *****************
   751 ;; Defined at:
   752 ;;		line 22 in file "MCAL_Layer/GPIO/hal_gpio.c"
   753 ;; Parameters:    Size  Location     Type
   754 ;;  _pin_config     1    0[COMRAM] PTR struct .
   755 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   756 ;; Auto vars:     Size  Location     Type
   757 ;;  ret             1    6[COMRAM] unsigned char 
   758 ;; Return value:  Size  Location     Type
   759 ;;                  1    wreg      unsigned char 
   760 ;; Registers used:
   761 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   762 ;; Tracked objects:
   763 ;;		On entry : 0/0
   764 ;;		On exit  : 0/0
   765 ;;		Unchanged: 0/0
   766 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   767 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   768 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   769 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   770 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   771 ;;Total ram usage:        7 bytes
   772 ;; Hardware stack levels used: 1
   773 ;; This function calls:
   774 ;;		Nothing
   775 ;; This function is called by:
   776 ;;		_gpio_pin_initialize
   777 ;; This function uses a non-reentrant model
   778 ;;
   779                           
   780                           	psect	text4
   781   001002                     __ptext4:
   782                           	callstack 0
   783   001002                     _gpio_pin_direction_initialize:
   784                           	callstack 29
   785   001002                     
   786                           ;MCAL_Layer/GPIO/hal_gpio.c: 22: Std_ReturnType gpio_pin_direction_initialize(pin_config
      +                          _t *_pin_config);MCAL_Layer/GPIO/hal_gpio.c: 23: {;MCAL_Layer/GPIO/hal_gpio.c: 24:     S
      +                          td_ReturnType ret = (Std_ReturnType)0x01 ;
   787   001002  0E01               	movlw	1
   788   001004  6E29               	movwf	gpio_pin_direction_initialize@ret^0,c
   789                           
   790                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          (8 - 1))
   791   001006  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   792   001008  B4D8               	btfsc	status,2,c
   793   00100A  EF09  F008         	goto	u311
   794   00100E  EF0B  F008         	goto	u310
   795   001012                     u311:
   796   001012  EF1B  F008         	goto	l988
   797   001016                     u310:
   798   001016  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   799   001018  6ED9               	movwf	fsr2l,c
   800   00101A  6ADA               	clrf	fsr2h,c
   801   00101C  30DF               	rrcf	223,w,c
   802   00101E  32E8               	rrcf	wreg,f,c
   803   001020  32E8               	rrcf	wreg,f,c
   804   001022  0B07               	andlw	7
   805   001024  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   806   001026  0E07               	movlw	7
   807   001028  6424               	cpfsgt	??_gpio_pin_direction_initialize^0,c
   808   00102A  EF19  F008         	goto	u321
   809   00102E  EF1B  F008         	goto	u320
   810   001032                     u321:
   811   001032  EF72  F008         	goto	l996
   812   001036                     u320:
   813   001036                     l988:
   814                           
   815                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     {;MCAL_Layer/GPIO/hal_gpio.c: 27:         ret = (St
      +                          d_ReturnType)0x00;
   816   001036  0E00               	movlw	0
   817   001038  6E29               	movwf	gpio_pin_direction_initialize@ret^0,c
   818                           
   819                           ;MCAL_Layer/GPIO/hal_gpio.c: 28:     }
   820   00103A  EF92  F008         	goto	l998
   821   00103E                     l990:
   822                           
   823                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:                 (*tris_registers[_pin_config->port] &= 
      +                          ~(((uint8)1) << _pin_config->pin));
   824   00103E  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   825   001040  6ED9               	movwf	fsr2l,c
   826   001042  6ADA               	clrf	fsr2h,c
   827   001044  30DF               	rrcf	223,w,c
   828   001046  32E8               	rrcf	wreg,f,c
   829   001048  32E8               	rrcf	wreg,f,c
   830   00104A  0B07               	andlw	7
   831   00104C  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   832   00104E  0E01               	movlw	1
   833   001050  6E25               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   834   001052  2A24               	incf	??_gpio_pin_direction_initialize^0,f,c
   835   001054  EF2E  F008         	goto	u334
   836   001058                     u335:
   837   001058  90D8               	bcf	status,0,c
   838   00105A  3625               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   839   00105C                     u334:
   840   00105C  2E24               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   841   00105E  EF2C  F008         	goto	u335
   842   001062  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   843   001064  0AFF               	xorlw	255
   844   001066  6E26               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
   845   001068  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   846   00106A  6ED9               	movwf	fsr2l,c
   847   00106C  6ADA               	clrf	fsr2h,c
   848   00106E  50DF               	movf	223,w,c
   849   001070  0B07               	andlw	7
   850   001072  0D02               	mullw	2
   851   001074  50F3               	movf	243,w,c
   852   001076  0F15               	addlw	low _tris_registers
   853   001078  6ED9               	movwf	fsr2l,c
   854   00107A  6ADA               	clrf	fsr2h,c
   855   00107C  CFDE F027          	movff	postinc2,??_gpio_pin_direction_initialize+3
   856   001080  CFDD F028          	movff	postdec2,??_gpio_pin_direction_initialize+4
   857   001084  C027  FFD9         	movff	??_gpio_pin_direction_initialize+3,fsr2l
   858   001088  C028  FFDA         	movff	??_gpio_pin_direction_initialize+4,fsr2h
   859   00108C  5026               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
   860   00108E  16DF               	andwf	indf2,f,c
   861                           
   862                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 break;
   863   001090  EF92  F008         	goto	l998
   864   001094                     l992:
   865                           
   866                           ;MCAL_Layer/GPIO/hal_gpio.c: 36:                 (*tris_registers[_pin_config->port] |= 
      +                          (((uint8)1) << _pin_config->pin));
   867   001094  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   868   001096  6ED9               	movwf	fsr2l,c
   869   001098  6ADA               	clrf	fsr2h,c
   870   00109A  30DF               	rrcf	223,w,c
   871   00109C  32E8               	rrcf	wreg,f,c
   872   00109E  32E8               	rrcf	wreg,f,c
   873   0010A0  0B07               	andlw	7
   874   0010A2  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   875   0010A4  0E01               	movlw	1
   876   0010A6  6E25               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   877   0010A8  2A24               	incf	??_gpio_pin_direction_initialize^0,f,c
   878   0010AA  EF59  F008         	goto	u344
   879   0010AE                     u345:
   880   0010AE  90D8               	bcf	status,0,c
   881   0010B0  3625               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   882   0010B2                     u344:
   883   0010B2  2E24               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   884   0010B4  EF57  F008         	goto	u345
   885   0010B8  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   886   0010BA  6ED9               	movwf	fsr2l,c
   887   0010BC  6ADA               	clrf	fsr2h,c
   888   0010BE  50DF               	movf	223,w,c
   889   0010C0  0B07               	andlw	7
   890   0010C2  0D02               	mullw	2
   891   0010C4  50F3               	movf	243,w,c
   892   0010C6  0F15               	addlw	low _tris_registers
   893   0010C8  6ED9               	movwf	fsr2l,c
   894   0010CA  6ADA               	clrf	fsr2h,c
   895   0010CC  CFDE F026          	movff	postinc2,??_gpio_pin_direction_initialize+2
   896   0010D0  CFDD F027          	movff	postdec2,??_gpio_pin_direction_initialize+3
   897   0010D4  C026  FFD9         	movff	??_gpio_pin_direction_initialize+2,fsr2l
   898   0010D8  C027  FFDA         	movff	??_gpio_pin_direction_initialize+3,fsr2h
   899   0010DC  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   900   0010DE  12DF               	iorwf	indf2,f,c
   901                           
   902                           ;MCAL_Layer/GPIO/hal_gpio.c: 37:                 break;
   903   0010E0  EF92  F008         	goto	l998
   904   0010E4                     l996:
   905   0010E4  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   906   0010E6  6ED9               	movwf	fsr2l,c
   907   0010E8  6ADA               	clrf	fsr2h,c
   908   0010EA  BCDF               	btfsc	indf2,6,c
   909   0010EC  EF7A  F008         	goto	u351
   910   0010F0  EF7D  F008         	goto	u350
   911   0010F4                     u351:
   912   0010F4  0E01               	movlw	1
   913   0010F6  EF7E  F008         	goto	u360
   914   0010FA                     u350:
   915   0010FA  0E00               	movlw	0
   916   0010FC                     u360:
   917   0010FC  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   918   0010FE  6A25               	clrf	(??_gpio_pin_direction_initialize+1)^0,c
   919                           
   920                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   921                           ; Switch size 1, requested type "simple"
   922                           ; Number of cases is 1, Range of values is 0 to 0
   923                           ; switch strategies available:
   924                           ; Name         Instructions Cycles
   925                           ; simple_byte            4     3 (average)
   926                           ;	Chosen strategy is simple_byte
   927   001100  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   928   001102  0A00               	xorlw	0	; case 0
   929   001104  B4D8               	btfsc	status,2,c
   930   001106  EF87  F008         	goto	l1064
   931   00110A  EF1B  F008         	goto	l988
   932   00110E                     l1064:
   933                           
   934                           ; Switch size 1, requested type "simple"
   935                           ; Number of cases is 2, Range of values is 0 to 1
   936                           ; switch strategies available:
   937                           ; Name         Instructions Cycles
   938                           ; simple_byte            7     4 (average)
   939                           ;	Chosen strategy is simple_byte
   940   00110E  5024               	movf	??_gpio_pin_direction_initialize^0,w,c
   941   001110  0A00               	xorlw	0	; case 0
   942   001112  B4D8               	btfsc	status,2,c
   943   001114  EF1F  F008         	goto	l990
   944   001118  0A01               	xorlw	1	; case 1
   945   00111A  B4D8               	btfsc	status,2,c
   946   00111C  EF4A  F008         	goto	l992
   947   001120  EF1B  F008         	goto	l988
   948   001124                     l998:
   949                           
   950                           ;MCAL_Layer/GPIO/hal_gpio.c: 42:     return ret;
   951   001124  5029               	movf	gpio_pin_direction_initialize@ret^0,w,c
   952   001126  0012               	return		;funcret
   953   001128                     __end_of_gpio_pin_direction_initialize:
   954                           	callstack 0
   955                           
   956                           	psect	smallconst
   957   001000                     __psmallconst:
   958                           	callstack 0
   959   001000  00                 	db	0
   960   001001  00                 	db	0	; dummy byte at the end
   961   000000                     
   962                           	psect	rparam
   963   000000                     
   964                           	psect	config
   965                           
   966                           ; Padding undefined space
   967   300000                     	org	3145728
   968   300000  FF                 	db	255
   969                           
   970                           ;Config register CONFIG1H @ 0x300001
   971                           ;	Oscillator Selection bits
   972                           ;	OSC = HS, HS oscillator
   973                           ;	Fail-Safe Clock Monitor Enable bit
   974                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   975                           ;	Internal/External Oscillator Switchover bit
   976                           ;	IESO = OFF, Oscillator Switchover mode disabled
   977   300001                     	org	3145729
   978   300001  02                 	db	2
   979                           
   980                           ;Config register CONFIG2L @ 0x300002
   981                           ;	Power-up Timer Enable bit
   982                           ;	PWRT = OFF, PWRT disabled
   983                           ;	Brown-out Reset Enable bits
   984                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   985                           ;	Brown Out Reset Voltage bits
   986                           ;	BORV = 1, 
   987   300002                     	org	3145730
   988   300002  09                 	db	9
   989                           
   990                           ;Config register CONFIG2H @ 0x300003
   991                           ;	Watchdog Timer Enable bit
   992                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   993                           ;	Watchdog Timer Postscale Select bits
   994                           ;	WDTPS = 32768, 1:32768
   995   300003                     	org	3145731
   996   300003  1E                 	db	30
   997                           
   998                           ; Padding undefined space
   999   300004                     	org	3145732
  1000   300004  FF                 	db	255
  1001                           
  1002                           ;Config register CONFIG3H @ 0x300005
  1003                           ;	CCP2 MUX bit
  1004                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1005                           ;	PORTB A/D Enable bit
  1006                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1007                           ;	Low-Power Timer1 Oscillator Enable bit
  1008                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1009                           ;	MCLR Pin Enable bit
  1010                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1011   300005                     	org	3145733
  1012   300005  81                 	db	129
  1013                           
  1014                           ;Config register CONFIG4L @ 0x300006
  1015                           ;	Stack Full/Underflow Reset Enable bit
  1016                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1017                           ;	Single-Supply ICSP Enable bit
  1018                           ;	LVP = OFF, Single-Supply ICSP disabled
  1019                           ;	Extended Instruction Set Enable bit
  1020                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1021                           ;	Background Debugger Enable bit
  1022                           ;	DEBUG = 0x1, unprogrammed default
  1023   300006                     	org	3145734
  1024   300006  81                 	db	129
  1025                           
  1026                           ; Padding undefined space
  1027   300007                     	org	3145735
  1028   300007  FF                 	db	255
  1029                           
  1030                           ;Config register CONFIG5L @ 0x300008
  1031                           ;	Code Protection bit
  1032                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1033                           ;	Code Protection bit
  1034                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1035                           ;	Code Protection bit
  1036                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1037                           ;	Code Protection bit
  1038                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1039   300008                     	org	3145736
  1040   300008  0F                 	db	15
  1041                           
  1042                           ;Config register CONFIG5H @ 0x300009
  1043                           ;	Boot Block Code Protection bit
  1044                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1045                           ;	Data EEPROM Code Protection bit
  1046                           ;	CPD = OFF, Data EEPROM not code-protected
  1047   300009                     	org	3145737
  1048   300009  C0                 	db	192
  1049                           
  1050                           ;Config register CONFIG6L @ 0x30000A
  1051                           ;	Write Protection bit
  1052                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1053                           ;	Write Protection bit
  1054                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1055                           ;	Write Protection bit
  1056                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1057                           ;	Write Protection bit
  1058                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1059   30000A                     	org	3145738
  1060   30000A  0F                 	db	15
  1061                           
  1062                           ;Config register CONFIG6H @ 0x30000B
  1063                           ;	Configuration Register Write Protection bit
  1064                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1065                           ;	Boot Block Write Protection bit
  1066                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1067                           ;	Data EEPROM Write Protection bit
  1068                           ;	WRTD = OFF, Data EEPROM not write-protected
  1069   30000B                     	org	3145739
  1070   30000B  E0                 	db	224
  1071                           
  1072                           ;Config register CONFIG7L @ 0x30000C
  1073                           ;	Table Read Protection bit
  1074                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1075                           ;	Table Read Protection bit
  1076                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1077                           ;	Table Read Protection bit
  1078                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1079                           ;	Table Read Protection bit
  1080                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1081   30000C                     	org	3145740
  1082   30000C  0F                 	db	15
  1083                           
  1084                           ;Config register CONFIG7H @ 0x30000D
  1085                           ;	Boot Block Table Read Protection bit
  1086                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1087   30000D                     	org	3145741
  1088   30000D  40                 	db	64
  1089                           tosu	equ	0xFFF
  1090                           tosh	equ	0xFFE
  1091                           tosl	equ	0xFFD
  1092                           stkptr	equ	0xFFC
  1093                           pclatu	equ	0xFFB
  1094                           pclath	equ	0xFFA
  1095                           pcl	equ	0xFF9
  1096                           tblptru	equ	0xFF8
  1097                           tblptrh	equ	0xFF7
  1098                           tblptrl	equ	0xFF6
  1099                           tablat	equ	0xFF5
  1100                           prodh	equ	0xFF4
  1101                           prodl	equ	0xFF3
  1102                           indf0	equ	0xFEF
  1103                           postinc0	equ	0xFEE
  1104                           postdec0	equ	0xFED
  1105                           preinc0	equ	0xFEC
  1106                           plusw0	equ	0xFEB
  1107                           fsr0h	equ	0xFEA
  1108                           fsr0l	equ	0xFE9
  1109                           wreg	equ	0xFE8
  1110                           indf1	equ	0xFE7
  1111                           postinc1	equ	0xFE6
  1112                           postdec1	equ	0xFE5
  1113                           preinc1	equ	0xFE4
  1114                           plusw1	equ	0xFE3
  1115                           fsr1h	equ	0xFE2
  1116                           fsr1l	equ	0xFE1
  1117                           bsr	equ	0xFE0
  1118                           indf2	equ	0xFDF
  1119                           postinc2	equ	0xFDE
  1120                           postdec2	equ	0xFDD
  1121                           preinc2	equ	0xFDC
  1122                           plusw2	equ	0xFDB
  1123                           fsr2h	equ	0xFDA
  1124                           fsr2l	equ	0xFD9
  1125                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        34
    BSS         2
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     11      48
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_initialize@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_initialize@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_toggle_logic@_pin_config	PTR struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0    1903
                _gpio_pin_initialize
              _gpio_pin_toggle_logic
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_toggle_logic                                6     5      1     264
                                              0 COMRAM     6     5      1
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_initialize                                  3     2      1    1156
                                              8 COMRAM     3     2      1
      _gpio_pin_direction_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2     483
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_initialize                        7     6      1     255
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_initialize
     _gpio_pin_direction_initialize
     _gpio_pin_write_logic
   _gpio_pin_toggle_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      B      30       1       37.8%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      30      39        0.0%
DATA                 0      0      30       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Oct 13 09:19:21 2023

                                      l48 1126                                        l81 1316  
                                      l67 1236                                        l88 12C2  
                                     l142 134E                                       l990 103E  
                                     l992 1094                                       l984 1002  
                                     l986 1016                                       l996 10E4  
                                     l988 1036                                       l998 1124  
                                     u310 1016                                       u311 1012  
                                     u320 1036                                       u321 1032  
                                     u410 12D4                                       u411 12D0  
                                     u404 11D8                                       u420 12F4  
                                     u405 11D4                                       u421 12F0  
                                     u350 10FA                                       u334 105C  
                                     u430 124C                                       u351 10F4  
                                     u335 1058                                       u431 1248  
                                     u360 10FC                                       u344 10B2  
                                     u440 126C                                       u345 10AE  
                                     u441 1268                                       u370 113C  
                                     u371 1138                                       u380 115C  
                                     u381 1158                                       u454 1292  
                                     u455 128E                                       u394 1182  
                                     u395 117E                                       _ret 0030  
                                     wreg 0FE8                                      l1010 115C  
                                    l1012 1164                                      l1020 1234  
                                    l1014 11BA                                      l1006 1128  
                                    l1030 12D4                                      l1008 113C  
                                    l1032 12F4                                      l1040 1238  
                                    l1018 120A                                      l1034 12FC  
                                    l1042 124C                                      l1036 1314  
                                    l1028 12C4                                      l1044 126C  
                                    l1052 1318                                      l1062 121E  
                                    l1046 1274                                      l1064 110E  
                                    l1048 12C0                                      _LATA 0F89  
                                    _LATB 0F8A                                      _LATC 0F8B  
                                    _LATD 0F8C                                      _LATE 0F8D  
                                    _main 1318                                      fsr2h 0FDA  
                                    indf2 0FDF                                      fsr1l 0FE1  
                                    fsr2l 0FD9                                      prodl 0FF3  
                                    start 0000                              ___param_bank 0000  
                  ?_gpio_pin_toggle_logic 0023                      _gpio_pin_write_logic 1128  
                                   ?_main 0023                                     _PORTA 0F80  
                                   _PORTB 0F81                                     _PORTC 0F82  
                                   _PORTD 0F83                                     _PORTE 0F84  
                                   _TRISA 0F92                                     _TRISB 0F93  
                                   _TRISC 0F94                                     _TRISD 0F95  
                                   _TRISE 0F96                                     _led_1 0022  
                                   _btn_1 001F                                     _led_2 0021  
                                   _led_3 0020                                     tablat 0FF5  
                                   status 0FD8            ?_gpio_pin_direction_initialize 0023  
                         __initialization 136A                              __end_of_main 136A  
                   ?_gpio_pin_write_logic 0023                             _lat_registers 000B  
                                  ??_main 002E                             __activetblptr 0002  
        gpio_pin_toggle_logic@_pin_config 0023                  gpio_pin_toggle_logic@ret 0028  
                                  isa$std 0001                              __pdataCOMRAM 0001  
                            __mediumconst 0000                                    tblptrh 0FF7  
                                  tblptrl 0FF6                                    tblptru 0FF8  
                              __accesstop 0080                   __end_of__initialization 138E  
                           ___rparam_used 0001                    ??_gpio_pin_write_logic 0025  
                          __pcstackCOMRAM 0023  gpio_pin_direction_initialize@_pin_config 0023  
                              __pnvCOMRAM 0030                   ??_gpio_pin_toggle_logic 0024  
                          _tris_registers 0015                                   __Hparam 0000  
                                 __Lparam 0000                       _gpio_pin_initialize 12C4  
                            __psmallconst 1000                                   __pcinit 136A  
                                 __ramtop 1000                                   __ptext0 1318  
                                 __ptext1 1238                                   __ptext2 12C4  
                                 __ptext3 1128                                   __ptext4 1002  
         ??_gpio_pin_direction_initialize 0024                      ?_gpio_pin_initialize 002B  
                    end_of_initialization 138E                             __Lmediumconst 0000  
                                 postdec1 0FE5                                   postdec2 0FDD  
                                 postinc0 0FEE                                   postinc2 0FDE  
                   ??_gpio_pin_initialize 002C                             __pidataCOMRAM 1398  
                     start_initialization 136A     __end_of_gpio_pin_direction_initialize 1128  
           _gpio_pin_direction_initialize 1002             __end_of_gpio_pin_toggle_logic 12C4  
                             __pbssCOMRAM 002E           gpio_pin_write_logic@_pin_config 0023  
               gpio_pin_write_logic@logic 0024                               __smallconst 1000  
        gpio_pin_direction_initialize@ret 0029                    gpio_pin_initialize@ret 002D  
                 gpio_pin_write_logic@ret 002A                                 copy_data0 137E  
                                __Hrparam 0000                                  __Lrparam 0000  
             __end_of_gpio_pin_initialize 1318            gpio_pin_initialize@_pin_config 002B  
                                _led_1_st 002F                                  _btn_1_st 002E  
                                isa$xinst 0000              __end_of_gpio_pin_write_logic 1238  
                   _gpio_pin_toggle_logic 1238                            _port_registers 0001  
