INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller
INFO: [VRFC 10-2458] undeclared symbol cSum_ready, assumed default net type wire [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:117]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:149]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedmultiplyCompute
INFO: [VRFC 10-2458] undeclared symbol multiplicand_sign, assumed default net type wire [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v:30]
INFO: [VRFC 10-2458] undeclared symbol multiplier_sign, assumed default net type wire [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_int_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_w_BRAM_TB
INFO: [VRFC 10-2458] undeclared symbol AddressSelect, assumed default net type wire [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v:136]
WARNING: [VRFC 10-3248] data object 'i' is already declared [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v:253]
WARNING: [VRFC 10-3703] second declaration of 'i' ignored [/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v:253]
