Source Block: hdl/library/axi_dmac/address_generator.v@86:105@HdlStmProcess

reg addr_valid_d1;

// If we already asserted addr_valid we have to wait until it is accepted before
// we can disable the address generator.
always @(posedge clk) begin
	if (resetn == 1'b0) begin
		enabled <= 1'b0;
	end else begin
		if (enable)
			enabled <= 1'b1;
		else if (~addr_valid)
			enabled <= 1'b0;
	end
end

always @(posedge clk) begin
	if (eot == 1'b1)
		length <= req_last_burst_length;
	else

Diff Content:
- 92 	if (resetn == 1'b0) begin
- 93 		enabled <= 1'b0;
- 94 	end else begin
- 95 		if (enable)
- 96 			enabled <= 1'b1;
- 97 		else if (~addr_valid)
- 98 			enabled <= 1'b0;
- 99 	end
+ 99   if (resetn == 1'b0) begin
+ 99     enabled <= 1'b0;
+ 99   end else begin
+ 99     if (enable)
+ 99       enabled <= 1'b1;
+ 99     else if (~addr_valid)
+ 99       enabled <= 1'b0;
+ 99   end
+ 99 end
+ 99 always @(posedge clk) begin
+ 99   if (addr_valid == 1'b0) begin
+ 99     if (eot == 1'b1)
+ 99       length <= req_last_burst_length;
+ 99     else
+ 99       length <= MAX_BEATS_PER_BURST - 1;
+ 99   end

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/address_generator.v@97:112
		else if (~addr_valid)
			enabled <= 1'b0;
	end
end

always @(posedge clk) begin
	if (eot == 1'b1)
		length <= req_last_burst_length;
	else
		length <= MAX_BEATS_PER_BURST - 1;
end

always @(posedge clk) begin
	if (resetn == 1'b0) begin
		address <= 'h00;
		last_burst_len <= 'h00;

