

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10'
================================================================
* Date:           Thu Feb  5 04:58:13 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16647|    16647|  0.166 ms|  0.166 ms|  16641|  16641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_87_9_VITIS_LOOP_90_10  |    16645|    16645|         7|          1|          1|  16640|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    363|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|    109|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     179|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     179|    603|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_5_1_U72     |mul_24s_17s_41_5_1     |        0|   1|  0|  23|    0|
    |sparsemux_17_3_17_1_1_U71  |sparsemux_17_3_17_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_17_3_24_1_1_U70  |sparsemux_17_3_24_1_1  |        0|   0|  0|  43|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   1|  0| 109|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_779_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln87_1_fu_466_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln87_fu_478_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln90_fu_580_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln96_fu_548_p2         |         +|   0|  0|  18|          11|          11|
    |and_ln103_1_fu_865_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln103_2_fu_879_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln103_3_fu_903_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln103_4_fu_909_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln103_5_fu_927_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln103_fu_799_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io_grp1    |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_574_p2       |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln103_1_fu_839_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln103_2_fu_845_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln103_fu_823_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln87_fu_460_p2        |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln90_fu_484_p2        |      icmp|   0|  0|  14|           7|           7|
    |or_ln103_1_fu_941_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln103_2_fu_915_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln103_fu_891_p2         |        or|   0|  0|   2|           1|           1|
    |s_cur_1_fu_706_p3          |    select|   0|  0|  17|           1|           1|
    |select_ln103_1_fu_871_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln103_2_fu_933_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln103_3_fu_947_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln103_fu_851_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln87_1_fu_607_p3    |    select|   0|  0|  17|           1|           1|
    |select_ln87_2_fu_614_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln87_3_fu_498_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln87_fu_490_p3      |    select|   0|  0|   7|           1|           1|
    |t_cur_1_fu_699_p3          |    select|   0|  0|  24|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_1_fu_859_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_2_fu_885_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_3_fu_897_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_4_fu_921_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln103_fu_793_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 363|         130|         152|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                               |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |empty_29_fu_190                         |   9|          2|   17|         34|
    |empty_fu_186                            |   9|          2|   24|         48|
    |i_fu_198                                |   9|          2|    9|         18|
    |indvar_flatten15_fu_202                 |   9|          2|   15|         30|
    |j_fu_194                                |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  106|        212|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_29_fu_190                   |  17|   0|   17|          0|
    |empty_fu_186                      |  24|   0|   24|          0|
    |i_fu_198                          |   9|   0|    9|          0|
    |icmp_ln100_reg_1107               |   1|   0|    1|          0|
    |icmp_ln90_reg_1009                |   1|   0|    1|          0|
    |indvar_flatten15_fu_202           |  15|   0|   15|          0|
    |j_fu_194                          |   7|   0|    7|          0|
    |select_ln103_3_reg_1121           |  24|   0|   24|          0|
    |tmp_reg_1061                      |   1|   0|    1|          0|
    |trunc_ln90_reg_1015               |   3|   0|    3|          0|
    |icmp_ln100_reg_1107               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 179|  32|  116|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|        top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10|  return value|
|m_axi_C_0_AWVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WVALID                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WREADY                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WDATA                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WSTRB                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WLAST                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WID                                                        |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WUSER                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RDATA                                                      |   in|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RLAST                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RFIFONUM                                                   |   in|    9|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|sext_ln87                                                            |   in|   62|     ap_none|                                                   sext_ln87|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0          |  out|   11|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0               |  out|    1|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0                |   in|   24|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |  out|    3|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0          |   in|   17|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:90]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:87]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln87_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln87"   --->   Operation 15 'read' 'sext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln87_cast = sext i62 %sext_ln87_read"   --->   Operation 16 'sext' 'sext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten15"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 0, i9 %i" [top.cpp:87]   --->   Operation 35 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln90 = store i7 0, i7 %j" [top.cpp:90]   --->   Operation 36 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %empty_29"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body100"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i15 %indvar_flatten15" [top.cpp:87]   --->   Operation 40 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp_eq  i15 %indvar_flatten15_load, i15 16640" [top.cpp:87]   --->   Operation 42 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%add_ln87_1 = add i15 %indvar_flatten15_load, i15 1" [top.cpp:87]   --->   Operation 43 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc120, void %for.end122.exitStub" [top.cpp:87]   --->   Operation 44 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:87]   --->   Operation 46 'load' 'i_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.92ns)   --->   "%add_ln87 = add i9 %i_load, i9 1" [top.cpp:87]   --->   Operation 47 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.89ns)   --->   "%icmp_ln90 = icmp_eq  i7 %j_load, i7 65" [top.cpp:90]   --->   Operation 48 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%select_ln87 = select i1 %icmp_ln90, i7 0, i7 %j_load" [top.cpp:87]   --->   Operation 49 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%select_ln87_3 = select i1 %icmp_ln90, i9 %add_ln87, i9 %i_load" [top.cpp:87]   --->   Operation 50 'select' 'select_ln87_3' <Predicate = (!icmp_ln87)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i9 %select_ln87_3" [top.cpp:96]   --->   Operation 51 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln96, i3 0" [top.cpp:96]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %select_ln87" [top.cpp:90]   --->   Operation 53 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln87, i32 3, i32 6" [top.cpp:90]   --->   Operation 54 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %lshr_ln4" [top.cpp:90]   --->   Operation 55 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i4 %lshr_ln4" [top.cpp:96]   --->   Operation 56 'zext' 'zext_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.94ns)   --->   "%add_ln96 = add i11 %tmp_s, i11 %zext_ln96" [top.cpp:96]   --->   Operation 57 'add' 'add_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i11 %add_ln96" [top.cpp:96]   --->   Operation 58 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln96_1" [top.cpp:96]   --->   Operation 66 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln87, i32 6" [top.cpp:95]   --->   Operation 67 'bitselect' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:96]   --->   Operation 68 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:96]   --->   Operation 69 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:96]   --->   Operation 70 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:96]   --->   Operation 71 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:96]   --->   Operation 72 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:96]   --->   Operation 73 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:96]   --->   Operation 74 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:96]   --->   Operation 75 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 76 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 77 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 78 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 79 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 80 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 81 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 82 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln90" [top.cpp:97]   --->   Operation 83 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:97]   --->   Operation 84 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:97]   --->   Operation 85 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:97]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:97]   --->   Operation 87 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:97]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:97]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:97]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:97]   --->   Operation 91 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 92 [1/1] (0.89ns)   --->   "%icmp_ln100 = icmp_eq  i7 %select_ln87, i7 0" [top.cpp:100]   --->   Operation 92 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln87)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %fpga_resource_hint.if.then109.0, void %for.inc117" [top.cpp:100]   --->   Operation 93 'br' 'br_ln100' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.89ns)   --->   "%add_ln90 = add i7 %select_ln87, i7 1" [top.cpp:90]   --->   Operation 94 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln87 = store i15 %add_ln87_1, i15 %indvar_flatten15" [top.cpp:87]   --->   Operation 95 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 %select_ln87_3, i9 %i" [top.cpp:87]   --->   Operation 96 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln90 = store i7 %add_ln90, i7 %j" [top.cpp:90]   --->   Operation 97 'store' 'store_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.11>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_load12 = load i24 %empty" [top.cpp:87]   --->   Operation 98 'load' 'p_load12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_load = load i17 %empty_29" [top.cpp:87]   --->   Operation 99 'load' 'p_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%select_ln87_1 = select i1 %icmp_ln90, i17 0, i17 %p_load" [top.cpp:87]   --->   Operation 100 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.43ns)   --->   "%select_ln87_2 = select i1 %icmp_ln90, i24 0, i24 %p_load12" [top.cpp:87]   --->   Operation 101 'select' 'select_ln87_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:96]   --->   Operation 102 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:96]   --->   Operation 103 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:96]   --->   Operation 104 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:96]   --->   Operation 105 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:96]   --->   Operation 106 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:96]   --->   Operation 107 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:96]   --->   Operation 108 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 109 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:96]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/1] (0.83ns)   --->   "%t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln90" [top.cpp:96]   --->   Operation 110 'sparsemux' 't_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:97]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:97]   --->   Operation 112 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:97]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:97]   --->   Operation 114 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:97]   --->   Operation 115 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:97]   --->   Operation 116 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:97]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:97]   --->   Operation 118 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "%s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln90" [top.cpp:97]   --->   Operation 119 'sparsemux' 's_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.43ns)   --->   "%t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur" [top.cpp:95]   --->   Operation 120 'select' 't_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur" [top.cpp:95]   --->   Operation 121 'select' 's_cur_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i24 %select_ln87_2" [top.cpp:103]   --->   Operation 122 'sext' 'sext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln103_1 = sext i17 %select_ln87_1" [top.cpp:103]   --->   Operation 123 'sext' 'sext_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 124 [5/5] (1.79ns)   --->   "%mul_ln103 = mul i41 %sext_ln103, i41 %sext_ln103_1" [top.cpp:103]   --->   Operation 124 'mul' 'mul_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.48ns)   --->   "%store_ln95 = store i17 %s_cur_1, i17 %empty_29" [top.cpp:95]   --->   Operation 125 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln95 = store i24 %t_cur_1, i24 %empty" [top.cpp:95]   --->   Operation 126 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body100" [top.cpp:90]   --->   Operation 127 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 128 [4/5] (1.79ns)   --->   "%mul_ln103 = mul i41 %sext_ln103, i41 %sext_ln103_1" [top.cpp:103]   --->   Operation 128 'mul' 'mul_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 129 [3/5] (1.79ns)   --->   "%mul_ln103 = mul i41 %sext_ln103, i41 %sext_ln103_1" [top.cpp:103]   --->   Operation 129 'mul' 'mul_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 130 [2/5] (1.79ns)   --->   "%mul_ln103 = mul i41 %sext_ln103, i41 %sext_ln103_1" [top.cpp:103]   --->   Operation 130 'mul' 'mul_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 131 [1/5] (1.79ns)   --->   "%mul_ln103 = mul i41 %sext_ln103, i41 %sext_ln103_1" [top.cpp:103]   --->   Operation 131 'mul' 'mul_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i41 %mul_ln103" [top.cpp:102]   --->   Operation 132 'sext' 'sext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln103, i64 12, i64 3, i64 4" [top.cpp:102]   --->   Operation 133 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 47" [top.cpp:103]   --->   Operation 134 'bitselect' 'tmp_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln103, i32 14, i32 37" [top.cpp:103]   --->   Operation 135 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 13" [top.cpp:103]   --->   Operation 136 'bitselect' 'tmp_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln103)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 37" [top.cpp:103]   --->   Operation 137 'bitselect' 'tmp_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i1 %tmp_2" [top.cpp:103]   --->   Operation 138 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.10ns)   --->   "%add_ln103 = add i24 %trunc_ln5, i24 %zext_ln103" [top.cpp:103]   --->   Operation 139 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln103, i32 23" [top.cpp:103]   --->   Operation 140 'bitselect' 'tmp_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln103)   --->   "%xor_ln103 = xor i1 %tmp_4, i1 1" [top.cpp:103]   --->   Operation 141 'xor' 'xor_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln103 = and i1 %tmp_3, i1 %xor_ln103" [top.cpp:103]   --->   Operation 142 'and' 'and_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 38" [top.cpp:103]   --->   Operation 143 'bitselect' 'tmp_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln103, i32 39, i32 40" [top.cpp:103]   --->   Operation 144 'partselect' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.62ns)   --->   "%icmp_ln103 = icmp_eq  i2 %tmp_6, i2 3" [top.cpp:103]   --->   Operation 145 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln103, i32 38, i32 40" [top.cpp:103]   --->   Operation 146 'partselect' 'tmp_7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.74ns)   --->   "%icmp_ln103_1 = icmp_eq  i3 %tmp_7, i3 7" [top.cpp:103]   --->   Operation 147 'icmp' 'icmp_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.74ns)   --->   "%icmp_ln103_2 = icmp_eq  i3 %tmp_7, i3 0" [top.cpp:103]   --->   Operation 148 'icmp' 'icmp_ln103_2' <Predicate = (!icmp_ln100)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_3)   --->   "%select_ln103 = select i1 %and_ln103, i1 %icmp_ln103_1, i1 %icmp_ln103_2" [top.cpp:103]   --->   Operation 149 'select' 'select_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_4)   --->   "%xor_ln103_1 = xor i1 %tmp_5, i1 1" [top.cpp:103]   --->   Operation 150 'xor' 'xor_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_4)   --->   "%and_ln103_1 = and i1 %icmp_ln103, i1 %xor_ln103_1" [top.cpp:103]   --->   Operation 151 'and' 'and_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_4)   --->   "%select_ln103_1 = select i1 %and_ln103, i1 %and_ln103_1, i1 %icmp_ln103_1" [top.cpp:103]   --->   Operation 152 'select' 'select_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_1)   --->   "%and_ln103_2 = and i1 %and_ln103, i1 %icmp_ln103_1" [top.cpp:103]   --->   Operation 153 'and' 'and_ln103_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_3)   --->   "%xor_ln103_2 = xor i1 %select_ln103, i1 1" [top.cpp:103]   --->   Operation 154 'xor' 'xor_ln103_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_3)   --->   "%or_ln103 = or i1 %tmp_4, i1 %xor_ln103_2" [top.cpp:103]   --->   Operation 155 'or' 'or_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln103_3)   --->   "%xor_ln103_3 = xor i1 %tmp_1, i1 1" [top.cpp:103]   --->   Operation 156 'xor' 'xor_ln103_3' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln103_3 = and i1 %or_ln103, i1 %xor_ln103_3" [top.cpp:103]   --->   Operation 157 'and' 'and_ln103_3' <Predicate = (!icmp_ln100)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln103_4 = and i1 %tmp_4, i1 %select_ln103_1" [top.cpp:103]   --->   Operation 158 'and' 'and_ln103_4' <Predicate = (!icmp_ln100)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_1)   --->   "%or_ln103_2 = or i1 %and_ln103_2, i1 %and_ln103_4" [top.cpp:103]   --->   Operation 159 'or' 'or_ln103_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_1)   --->   "%xor_ln103_4 = xor i1 %or_ln103_2, i1 1" [top.cpp:103]   --->   Operation 160 'xor' 'xor_ln103_4' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln103_1)   --->   "%and_ln103_5 = and i1 %tmp_1, i1 %xor_ln103_4" [top.cpp:103]   --->   Operation 161 'and' 'and_ln103_5' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln103_3)   --->   "%select_ln103_2 = select i1 %and_ln103_3, i24 8388607, i24 8388608" [top.cpp:103]   --->   Operation 162 'select' 'select_ln103_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln103_1 = or i1 %and_ln103_3, i1 %and_ln103_5" [top.cpp:103]   --->   Operation 163 'or' 'or_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln103_3 = select i1 %or_ln103_1, i24 %select_ln103_2, i24 %add_ln103" [top.cpp:103]   --->   Operation 164 'select' 'select_ln103_3' <Predicate = (!icmp_ln100)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln87_cast" [top.cpp:87]   --->   Operation 165 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_87_9_VITIS_LOOP_90_10_str"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16640, i64 16640, i64 16640"   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:91]   --->   Operation 168 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [top.cpp:101]   --->   Operation 169 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin" [top.cpp:103]   --->   Operation 170 'specregionend' 'rend' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i24 %select_ln103_3" [top.cpp:104]   --->   Operation 171 'zext' 'zext_ln104' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (7.30ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln104, i4 15" [top.cpp:104]   --->   Operation 172 'write' 'write_ln104' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc117" [top.cpp:105]   --->   Operation 173 'br' 'br_ln105' <Predicate = (!icmp_ln100)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                           (alloca           ) [ 01100000]
empty_29                                                        (alloca           ) [ 01100000]
j                                                               (alloca           ) [ 01000000]
i                                                               (alloca           ) [ 01000000]
indvar_flatten15                                                (alloca           ) [ 01000000]
sext_ln87_read                                                  (read             ) [ 00000000]
sext_ln87_cast                                                  (sext             ) [ 01111111]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specinterface_ln0                                               (specinterface    ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln87                                                      (store            ) [ 00000000]
store_ln90                                                      (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
br_ln0                                                          (br               ) [ 00000000]
indvar_flatten15_load                                           (load             ) [ 00000000]
specbitsmap_ln0                                                 (specbitsmap      ) [ 00000000]
icmp_ln87                                                       (icmp             ) [ 01111110]
add_ln87_1                                                      (add              ) [ 00000000]
br_ln87                                                         (br               ) [ 00000000]
j_load                                                          (load             ) [ 00000000]
i_load                                                          (load             ) [ 00000000]
add_ln87                                                        (add              ) [ 00000000]
icmp_ln90                                                       (icmp             ) [ 01100000]
select_ln87                                                     (select           ) [ 00000000]
select_ln87_3                                                   (select           ) [ 00000000]
trunc_ln96                                                      (trunc            ) [ 00000000]
tmp_s                                                           (bitconcatenate   ) [ 00000000]
trunc_ln90                                                      (trunc            ) [ 01100000]
lshr_ln4                                                        (partselect       ) [ 00000000]
zext_ln90                                                       (zext             ) [ 00000000]
zext_ln96                                                       (zext             ) [ 00000000]
add_ln96                                                        (add              ) [ 00000000]
zext_ln96_1                                                     (zext             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr         (getelementptr    ) [ 01100000]
tmp                                                             (bitselect        ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr   (getelementptr    ) [ 01100000]
icmp_ln100                                                      (icmp             ) [ 01111111]
br_ln100                                                        (br               ) [ 00000000]
add_ln90                                                        (add              ) [ 00000000]
store_ln87                                                      (store            ) [ 00000000]
store_ln87                                                      (store            ) [ 00000000]
store_ln90                                                      (store            ) [ 00000000]
p_load12                                                        (load             ) [ 00000000]
p_load                                                          (load             ) [ 00000000]
select_ln87_1                                                   (select           ) [ 00000000]
select_ln87_2                                                   (select           ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load         (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load       (load             ) [ 00000000]
t_cur                                                           (sparsemux        ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load   (load             ) [ 00000000]
s_cur                                                           (sparsemux        ) [ 00000000]
t_cur_1                                                         (select           ) [ 00000000]
s_cur_1                                                         (select           ) [ 00000000]
sext_ln103                                                      (sext             ) [ 01011110]
sext_ln103_1                                                    (sext             ) [ 01011110]
store_ln95                                                      (store            ) [ 00000000]
store_ln95                                                      (store            ) [ 00000000]
br_ln90                                                         (br               ) [ 00000000]
mul_ln103                                                       (mul              ) [ 00000000]
sext_ln102                                                      (sext             ) [ 00000000]
specfucore_ln102                                                (specfucore       ) [ 00000000]
tmp_1                                                           (bitselect        ) [ 00000000]
trunc_ln5                                                       (partselect       ) [ 00000000]
tmp_2                                                           (bitselect        ) [ 00000000]
tmp_3                                                           (bitselect        ) [ 00000000]
zext_ln103                                                      (zext             ) [ 00000000]
add_ln103                                                       (add              ) [ 00000000]
tmp_4                                                           (bitselect        ) [ 00000000]
xor_ln103                                                       (xor              ) [ 00000000]
and_ln103                                                       (and              ) [ 00000000]
tmp_5                                                           (bitselect        ) [ 00000000]
tmp_6                                                           (partselect       ) [ 00000000]
icmp_ln103                                                      (icmp             ) [ 00000000]
tmp_7                                                           (partselect       ) [ 00000000]
icmp_ln103_1                                                    (icmp             ) [ 00000000]
icmp_ln103_2                                                    (icmp             ) [ 00000000]
select_ln103                                                    (select           ) [ 00000000]
xor_ln103_1                                                     (xor              ) [ 00000000]
and_ln103_1                                                     (and              ) [ 00000000]
select_ln103_1                                                  (select           ) [ 00000000]
and_ln103_2                                                     (and              ) [ 00000000]
xor_ln103_2                                                     (xor              ) [ 00000000]
or_ln103                                                        (or               ) [ 00000000]
xor_ln103_3                                                     (xor              ) [ 00000000]
and_ln103_3                                                     (and              ) [ 00000000]
and_ln103_4                                                     (and              ) [ 00000000]
or_ln103_2                                                      (or               ) [ 00000000]
xor_ln103_4                                                     (xor              ) [ 00000000]
and_ln103_5                                                     (and              ) [ 00000000]
select_ln103_2                                                  (select           ) [ 00000000]
or_ln103_1                                                      (or               ) [ 00000000]
select_ln103_3                                                  (select           ) [ 01000001]
C_addr                                                          (getelementptr    ) [ 00000000]
specloopname_ln0                                                (specloopname     ) [ 00000000]
speclooptripcount_ln0                                           (speclooptripcount) [ 00000000]
specpipeline_ln91                                               (specpipeline     ) [ 00000000]
rbegin                                                          (specregionbegin  ) [ 00000000]
rend                                                            (specregionend    ) [ 00000000]
zext_ln104                                                      (zext             ) [ 00000000]
write_ln104                                                     (write            ) [ 00000000]
br_ln105                                                        (br               ) [ 00000000]
ret_ln0                                                         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln87">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i17.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_87_9_VITIS_LOOP_90_10_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="empty_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_29_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten15_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln87_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="62" slack="0"/>
<pin id="208" dir="0" index="1" bw="62" slack="0"/>
<pin id="209" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln87_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="11" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="11" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="17" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="17" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="17" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="write_ln104_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="24" slack="0"/>
<pin id="424" dir="0" index="3" bw="1" slack="0"/>
<pin id="425" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln87_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="62" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_cast/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln0_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="15" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln87_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln90_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln0_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="17" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln0_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="24" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="indvar_flatten15_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="15" slack="0"/>
<pin id="459" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln87_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="0" index="1" bw="15" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln87_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="j_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln87_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln90_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="7" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln87_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln87_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="9" slack="0"/>
<pin id="501" dir="0" index="2" bw="9" slack="0"/>
<pin id="502" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_3/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln96_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_s_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln90_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="lshr_ln4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="7" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="4" slack="0"/>
<pin id="527" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln90_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln96_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln96_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln96_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="7" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln100_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln90_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln87_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="0"/>
<pin id="588" dir="0" index="1" bw="15" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln87_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln90_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_load12_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="24" slack="1"/>
<pin id="603" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="17" slack="1"/>
<pin id="606" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln87_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="17" slack="0"/>
<pin id="610" dir="0" index="2" bw="17" slack="0"/>
<pin id="611" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_1/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln87_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="24" slack="0"/>
<pin id="617" dir="0" index="2" bw="24" slack="0"/>
<pin id="618" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln87_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="t_cur_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="0"/>
<pin id="623" dir="0" index="1" bw="3" slack="0"/>
<pin id="624" dir="0" index="2" bw="24" slack="0"/>
<pin id="625" dir="0" index="3" bw="3" slack="0"/>
<pin id="626" dir="0" index="4" bw="24" slack="0"/>
<pin id="627" dir="0" index="5" bw="3" slack="0"/>
<pin id="628" dir="0" index="6" bw="24" slack="0"/>
<pin id="629" dir="0" index="7" bw="3" slack="0"/>
<pin id="630" dir="0" index="8" bw="24" slack="0"/>
<pin id="631" dir="0" index="9" bw="3" slack="0"/>
<pin id="632" dir="0" index="10" bw="24" slack="0"/>
<pin id="633" dir="0" index="11" bw="3" slack="0"/>
<pin id="634" dir="0" index="12" bw="24" slack="0"/>
<pin id="635" dir="0" index="13" bw="3" slack="0"/>
<pin id="636" dir="0" index="14" bw="24" slack="0"/>
<pin id="637" dir="0" index="15" bw="3" slack="0"/>
<pin id="638" dir="0" index="16" bw="24" slack="0"/>
<pin id="639" dir="0" index="17" bw="24" slack="0"/>
<pin id="640" dir="0" index="18" bw="3" slack="1"/>
<pin id="641" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="t_cur/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="s_cur_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="17" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="0" index="2" bw="17" slack="0"/>
<pin id="664" dir="0" index="3" bw="3" slack="0"/>
<pin id="665" dir="0" index="4" bw="17" slack="0"/>
<pin id="666" dir="0" index="5" bw="3" slack="0"/>
<pin id="667" dir="0" index="6" bw="17" slack="0"/>
<pin id="668" dir="0" index="7" bw="3" slack="0"/>
<pin id="669" dir="0" index="8" bw="17" slack="0"/>
<pin id="670" dir="0" index="9" bw="3" slack="0"/>
<pin id="671" dir="0" index="10" bw="17" slack="0"/>
<pin id="672" dir="0" index="11" bw="3" slack="0"/>
<pin id="673" dir="0" index="12" bw="17" slack="0"/>
<pin id="674" dir="0" index="13" bw="3" slack="0"/>
<pin id="675" dir="0" index="14" bw="17" slack="0"/>
<pin id="676" dir="0" index="15" bw="3" slack="0"/>
<pin id="677" dir="0" index="16" bw="17" slack="0"/>
<pin id="678" dir="0" index="17" bw="17" slack="0"/>
<pin id="679" dir="0" index="18" bw="3" slack="1"/>
<pin id="680" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_cur/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="t_cur_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="24" slack="0"/>
<pin id="702" dir="0" index="2" bw="24" slack="0"/>
<pin id="703" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_cur_1/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="s_cur_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="17" slack="0"/>
<pin id="709" dir="0" index="2" bw="17" slack="0"/>
<pin id="710" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_cur_1/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln103_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="24" slack="0"/>
<pin id="715" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln103_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="17" slack="0"/>
<pin id="719" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103_1/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="24" slack="0"/>
<pin id="723" dir="0" index="1" bw="17" slack="0"/>
<pin id="724" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln103/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln95_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="17" slack="0"/>
<pin id="729" dir="0" index="1" bw="17" slack="1"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln95_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="24" slack="0"/>
<pin id="734" dir="0" index="1" bw="24" slack="1"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln102_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="41" slack="0"/>
<pin id="739" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="41" slack="0"/>
<pin id="744" dir="0" index="2" bw="7" slack="0"/>
<pin id="745" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="24" slack="0"/>
<pin id="751" dir="0" index="1" bw="41" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="41" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="41" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln103_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln103_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="24" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_4_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="24" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln103_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="and_ln103_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_5_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="41" slack="0"/>
<pin id="808" dir="0" index="2" bw="7" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_6_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="0" index="1" bw="41" slack="0"/>
<pin id="816" dir="0" index="2" bw="7" slack="0"/>
<pin id="817" dir="0" index="3" bw="7" slack="0"/>
<pin id="818" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln103_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="0"/>
<pin id="825" dir="0" index="1" bw="2" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_7_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="0" index="1" bw="41" slack="0"/>
<pin id="832" dir="0" index="2" bw="7" slack="0"/>
<pin id="833" dir="0" index="3" bw="7" slack="0"/>
<pin id="834" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp_ln103_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="0"/>
<pin id="841" dir="0" index="1" bw="3" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103_1/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln103_2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="0" index="1" bw="3" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103_2/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln103_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="xor_ln103_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103_1/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln103_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_1/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="select_ln103_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_1/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="and_ln103_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_2/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="xor_ln103_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103_2/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln103_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="xor_ln103_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103_3/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="and_ln103_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_3/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="and_ln103_4_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_4/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="or_ln103_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103_2/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="xor_ln103_4_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103_4/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="and_ln103_5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103_5/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="select_ln103_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="24" slack="0"/>
<pin id="936" dir="0" index="2" bw="24" slack="0"/>
<pin id="937" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_2/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_ln103_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103_1/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="select_ln103_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="24" slack="0"/>
<pin id="950" dir="0" index="2" bw="24" slack="0"/>
<pin id="951" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103_3/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="C_addr_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="0"/>
<pin id="957" dir="0" index="1" bw="64" slack="6"/>
<pin id="958" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln104_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="24" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/7 "/>
</bind>
</comp>

<comp id="965" class="1005" name="empty_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="24" slack="0"/>
<pin id="967" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="972" class="1005" name="empty_29_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="17" slack="0"/>
<pin id="974" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="979" class="1005" name="j_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="0"/>
<pin id="981" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="986" class="1005" name="i_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="0"/>
<pin id="988" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="993" class="1005" name="indvar_flatten15_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="15" slack="0"/>
<pin id="995" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="sext_ln87_cast_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="6"/>
<pin id="1002" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln87_cast "/>
</bind>
</comp>

<comp id="1005" class="1005" name="icmp_ln87_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="5"/>
<pin id="1007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln90_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="trunc_ln90_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="1"/>
<pin id="1017" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="1"/>
<pin id="1023" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="11" slack="1"/>
<pin id="1028" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="1"/>
<pin id="1033" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="11" slack="1"/>
<pin id="1038" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="1"/>
<pin id="1043" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr "/>
</bind>
</comp>

<comp id="1046" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="11" slack="1"/>
<pin id="1048" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr "/>
</bind>
</comp>

<comp id="1051" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="1"/>
<pin id="1053" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="1056" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="11" slack="1"/>
<pin id="1058" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1067" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="1"/>
<pin id="1069" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr "/>
</bind>
</comp>

<comp id="1072" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="1"/>
<pin id="1074" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="3" slack="1"/>
<pin id="1079" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="1"/>
<pin id="1084" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="1"/>
<pin id="1089" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="1"/>
<pin id="1094" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="3" slack="1"/>
<pin id="1099" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr "/>
</bind>
</comp>

<comp id="1102" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="1"/>
<pin id="1104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln100_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sext_ln103_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="41" slack="1"/>
<pin id="1113" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln103 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="sext_ln103_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="41" slack="1"/>
<pin id="1118" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln103_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="select_ln103_3_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="24" slack="1"/>
<pin id="1123" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln103_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="96" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="96" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="8" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="212" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="254" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="261" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="219" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="226" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="233" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="240" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="247" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="96" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="96" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="96" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="96" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="96" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="316" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="323" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="330" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="337" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="344" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="351" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="358" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="365" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="426"><net_src comp="182" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="184" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="431"><net_src comp="206" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="457" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="472" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="472" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="484" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="478" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="475" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="86" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="490" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="490" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="94" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="543"><net_src comp="532" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="547"><net_src comp="522" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="510" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="571"><net_src comp="98" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="490" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="490" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="70" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="490" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="100" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="466" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="498" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="580" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="601" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="642"><net_src comp="102" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="643"><net_src comp="88" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="644"><net_src comp="268" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="645"><net_src comp="104" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="646"><net_src comp="274" pin="3"/><net_sink comp="621" pin=4"/></net>

<net id="647"><net_src comp="106" pin="0"/><net_sink comp="621" pin=5"/></net>

<net id="648"><net_src comp="280" pin="3"/><net_sink comp="621" pin=6"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="621" pin=7"/></net>

<net id="650"><net_src comp="286" pin="3"/><net_sink comp="621" pin=8"/></net>

<net id="651"><net_src comp="110" pin="0"/><net_sink comp="621" pin=9"/></net>

<net id="652"><net_src comp="292" pin="3"/><net_sink comp="621" pin=10"/></net>

<net id="653"><net_src comp="112" pin="0"/><net_sink comp="621" pin=11"/></net>

<net id="654"><net_src comp="298" pin="3"/><net_sink comp="621" pin=12"/></net>

<net id="655"><net_src comp="114" pin="0"/><net_sink comp="621" pin=13"/></net>

<net id="656"><net_src comp="304" pin="3"/><net_sink comp="621" pin=14"/></net>

<net id="657"><net_src comp="116" pin="0"/><net_sink comp="621" pin=15"/></net>

<net id="658"><net_src comp="310" pin="3"/><net_sink comp="621" pin=16"/></net>

<net id="659"><net_src comp="118" pin="0"/><net_sink comp="621" pin=17"/></net>

<net id="681"><net_src comp="120" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="682"><net_src comp="88" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="683"><net_src comp="372" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="685"><net_src comp="378" pin="3"/><net_sink comp="660" pin=4"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="660" pin=5"/></net>

<net id="687"><net_src comp="384" pin="3"/><net_sink comp="660" pin=6"/></net>

<net id="688"><net_src comp="108" pin="0"/><net_sink comp="660" pin=7"/></net>

<net id="689"><net_src comp="390" pin="3"/><net_sink comp="660" pin=8"/></net>

<net id="690"><net_src comp="110" pin="0"/><net_sink comp="660" pin=9"/></net>

<net id="691"><net_src comp="396" pin="3"/><net_sink comp="660" pin=10"/></net>

<net id="692"><net_src comp="112" pin="0"/><net_sink comp="660" pin=11"/></net>

<net id="693"><net_src comp="402" pin="3"/><net_sink comp="660" pin=12"/></net>

<net id="694"><net_src comp="114" pin="0"/><net_sink comp="660" pin=13"/></net>

<net id="695"><net_src comp="408" pin="3"/><net_sink comp="660" pin=14"/></net>

<net id="696"><net_src comp="116" pin="0"/><net_sink comp="660" pin=15"/></net>

<net id="697"><net_src comp="414" pin="3"/><net_sink comp="660" pin=16"/></net>

<net id="698"><net_src comp="122" pin="0"/><net_sink comp="660" pin=17"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="621" pin="19"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="660" pin="19"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="614" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="607" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="713" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="706" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="699" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="721" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="132" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="134" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="755"><net_src comp="136" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="721" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="138" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="140" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="764"><net_src comp="132" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="737" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="142" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="772"><net_src comp="132" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="737" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="140" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="759" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="749" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="144" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="146" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="148" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="767" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="132" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="737" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="150" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="819"><net_src comp="152" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="721" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="154" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="156" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="827"><net_src comp="813" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="158" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="835"><net_src comp="160" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="721" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="150" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="156" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="843"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="116" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="829" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="88" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="799" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="839" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="845" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="805" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="148" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="823" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="876"><net_src comp="799" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="839" pin="2"/><net_sink comp="871" pin=2"/></net>

<net id="883"><net_src comp="799" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="839" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="851" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="148" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="785" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="741" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="148" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="891" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="897" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="785" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="871" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="879" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="148" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="741" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="921" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="938"><net_src comp="903" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="162" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="164" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="903" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="927" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="933" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="779" pin="2"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="0" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="955" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="968"><net_src comp="186" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="975"><net_src comp="190" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="982"><net_src comp="194" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="989"><net_src comp="198" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="996"><net_src comp="202" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="999"><net_src comp="993" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1003"><net_src comp="428" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1008"><net_src comp="460" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="484" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1018"><net_src comp="518" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="621" pin=18"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="660" pin=18"/></net>

<net id="1024"><net_src comp="212" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1029"><net_src comp="219" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1034"><net_src comp="226" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1039"><net_src comp="233" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1044"><net_src comp="240" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1049"><net_src comp="247" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1054"><net_src comp="254" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1059"><net_src comp="261" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1064"><net_src comp="566" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1070"><net_src comp="316" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1075"><net_src comp="323" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1080"><net_src comp="330" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1085"><net_src comp="337" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1090"><net_src comp="344" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1095"><net_src comp="351" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1100"><net_src comp="358" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1105"><net_src comp="365" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1110"><net_src comp="574" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="713" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1119"><net_src comp="717" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1124"><net_src comp="947" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="961" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : sext_ln87 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln87 : 1
		store_ln90 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten15_load : 1
		icmp_ln87 : 2
		add_ln87_1 : 2
		br_ln87 : 3
		j_load : 1
		i_load : 1
		add_ln87 : 2
		icmp_ln90 : 2
		select_ln87 : 3
		select_ln87_3 : 3
		trunc_ln96 : 4
		tmp_s : 5
		trunc_ln90 : 4
		lshr_ln4 : 4
		zext_ln90 : 5
		zext_ln96 : 5
		add_ln96 : 6
		zext_ln96_1 : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr : 8
		tmp : 4
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load : 7
		icmp_ln100 : 4
		br_ln100 : 5
		add_ln90 : 4
		store_ln87 : 3
		store_ln87 : 4
		store_ln90 : 5
	State 2
		select_ln87_1 : 1
		select_ln87_2 : 1
		t_cur : 1
		s_cur : 1
		t_cur_1 : 2
		s_cur_1 : 2
		sext_ln103 : 2
		sext_ln103_1 : 2
		mul_ln103 : 3
		store_ln95 : 3
		store_ln95 : 3
	State 3
	State 4
	State 5
	State 6
		sext_ln102 : 1
		specfucore_ln102 : 1
		tmp_1 : 2
		trunc_ln5 : 1
		tmp_2 : 2
		tmp_3 : 2
		zext_ln103 : 3
		add_ln103 : 4
		tmp_4 : 5
		xor_ln103 : 6
		and_ln103 : 6
		tmp_5 : 2
		tmp_6 : 1
		icmp_ln103 : 2
		tmp_7 : 1
		icmp_ln103_1 : 2
		icmp_ln103_2 : 2
		select_ln103 : 6
		xor_ln103_1 : 3
		and_ln103_1 : 3
		select_ln103_1 : 6
		and_ln103_2 : 6
		xor_ln103_2 : 7
		or_ln103 : 7
		xor_ln103_3 : 3
		and_ln103_3 : 7
		and_ln103_4 : 7
		or_ln103_2 : 7
		xor_ln103_4 : 7
		and_ln103_5 : 7
		select_ln103_2 : 7
		or_ln103_1 : 7
		select_ln103_3 : 7
	State 7
		rend : 1
		write_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln87_fu_490     |    0    |    0    |    7    |
|          |    select_ln87_3_fu_498    |    0    |    0    |    8    |
|          |    select_ln87_1_fu_607    |    0    |    0    |    17   |
|          |    select_ln87_2_fu_614    |    0    |    0    |    24   |
|  select  |       t_cur_1_fu_699       |    0    |    0    |    24   |
|          |       s_cur_1_fu_706       |    0    |    0    |    17   |
|          |     select_ln103_fu_851    |    0    |    0    |    2    |
|          |    select_ln103_1_fu_871   |    0    |    0    |    2    |
|          |    select_ln103_2_fu_933   |    0    |    0    |    24   |
|          |    select_ln103_3_fu_947   |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln87_1_fu_466     |    0    |    0    |    22   |
|          |       add_ln87_fu_478      |    0    |    0    |    16   |
|    add   |       add_ln96_fu_548      |    0    |    0    |    18   |
|          |       add_ln90_fu_580      |    0    |    0    |    14   |
|          |      add_ln103_fu_779      |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|        t_cur_fu_621        |    0    |    0    |    43   |
|          |        s_cur_fu_660        |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln87_fu_460      |    0    |    0    |    22   |
|          |      icmp_ln90_fu_484      |    0    |    0    |    14   |
|   icmp   |      icmp_ln100_fu_574     |    0    |    0    |    14   |
|          |      icmp_ln103_fu_823     |    0    |    0    |    9    |
|          |     icmp_ln103_1_fu_839    |    0    |    0    |    10   |
|          |     icmp_ln103_2_fu_845    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_721         |    1    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln103_fu_799      |    0    |    0    |    2    |
|          |     and_ln103_1_fu_865     |    0    |    0    |    2    |
|    and   |     and_ln103_2_fu_879     |    0    |    0    |    2    |
|          |     and_ln103_3_fu_903     |    0    |    0    |    2    |
|          |     and_ln103_4_fu_909     |    0    |    0    |    2    |
|          |     and_ln103_5_fu_927     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln103_fu_793      |    0    |    0    |    2    |
|          |     xor_ln103_1_fu_859     |    0    |    0    |    2    |
|    xor   |     xor_ln103_2_fu_885     |    0    |    0    |    2    |
|          |     xor_ln103_3_fu_897     |    0    |    0    |    2    |
|          |     xor_ln103_4_fu_921     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln103_fu_891      |    0    |    0    |    2    |
|    or    |      or_ln103_2_fu_915     |    0    |    0    |    2    |
|          |      or_ln103_1_fu_941     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln87_read_read_fu_206 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln104_write_fu_420  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln87_cast_fu_428   |    0    |    0    |    0    |
|   sext   |      sext_ln103_fu_713     |    0    |    0    |    0    |
|          |     sext_ln103_1_fu_717    |    0    |    0    |    0    |
|          |      sext_ln102_fu_737     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln96_fu_506     |    0    |    0    |    0    |
|          |      trunc_ln90_fu_518     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_510        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       lshr_ln4_fu_522      |    0    |    0    |    0    |
|partselect|      trunc_ln5_fu_749      |    0    |    0    |    0    |
|          |        tmp_6_fu_813        |    0    |    0    |    0    |
|          |        tmp_7_fu_829        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln90_fu_532      |    0    |    0    |    0    |
|          |      zext_ln96_fu_544      |    0    |    0    |    0    |
|   zext   |     zext_ln96_1_fu_554     |    0    |    0    |    0    |
|          |      zext_ln103_fu_775     |    0    |    0    |    0    |
|          |      zext_ln104_fu_961     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_566         |    0    |    0    |    0    |
|          |        tmp_1_fu_741        |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_759        |    0    |    0    |    0    |
|          |        tmp_3_fu_767        |    0    |    0    |    0    |
|          |        tmp_4_fu_785        |    0    |    0    |    0    |
|          |        tmp_5_fu_805        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   466   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                            empty_29_reg_972                            |   17   |
|                              empty_reg_965                             |   24   |
|                                i_reg_986                               |    9   |
|                           icmp_ln100_reg_1107                          |    1   |
|                           icmp_ln87_reg_1005                           |    1   |
|                           icmp_ln90_reg_1009                           |    1   |
|                        indvar_flatten15_reg_993                        |   15   |
|                                j_reg_979                               |    7   |
|                         select_ln103_3_reg_1121                        |   24   |
|                          sext_ln103_1_reg_1116                         |   41   |
|                           sext_ln103_reg_1111                          |   41   |
|                         sext_ln87_cast_reg_1000                        |   64   |
|                              tmp_reg_1061                              |    1   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1097|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1092|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1087|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1082|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1077|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1072|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1067|    3   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1102 |    3   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1051   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1046   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1041   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1036   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1031   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_1026   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_1021   |   11   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1056    |   11   |
|                           trunc_ln90_reg_1015                          |    3   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   361  |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_268 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_274 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_280 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_286 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_292 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_298 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_304 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_310 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_372 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_378 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_384 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_390 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_396 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_402 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_408 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_414 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_721    |  p0  |   2  |  24  |   48   ||    0    ||    9    |
|     grp_fu_721    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   306  ||  8.802  ||    0    ||   162   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   162  |
|  Register |    -   |    -   |   361  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   361  |   628  |
+-----------+--------+--------+--------+--------+
