
*** Running vivado
    with args -log ov_carplate_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov_carplate_top_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ov_carplate_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hdmi_driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_box'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_lenet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_top'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ov_carplate_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1027.320 ; gain = 236.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_top_0_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_top_0_0/synth/ov_carplate_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_AXILiteS_s_axi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_XLEFT_S_DATA_0 bound to: 6'b010000 
	Parameter ADDR_XLEFT_S_CTRL bound to: 6'b010100 
	Parameter ADDR_XRIGHT_S_DATA_0 bound to: 6'b011000 
	Parameter ADDR_XRIGHT_S_CTRL bound to: 6'b011100 
	Parameter ADDR_YTOP_S_DATA_0 bound to: 6'b100000 
	Parameter ADDR_YTOP_S_CTRL bound to: 6'b100100 
	Parameter ADDR_YDOWN_S_DATA_0 bound to: 6'b101000 
	Parameter ADDR_YDOWN_S_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_AXILiteS_s_axi.v:212]
INFO: [Synth 8-6155] done synthesizing module 'top_AXILiteS_s_axi' (1#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Block_proc377' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Block_proc377.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Block_proc377.v:205]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc377' (2#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Block_proc377.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/AXIvideo2Mat.v:118]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (6#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state34 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:102]
INFO: [Synth 8-6157] synthesizing module 'top_udiv_20s_8ns_bkb' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 24 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_20s_8ns_bkb_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:67]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_20s_8ns_bkb_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:7]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
	Parameter cal_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[19].divisor_tmp_reg[20] was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:51]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_20s_8ns_bkb_div_u' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_20s_8ns_bkb_div' (8#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:67]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_20s_8ns_bkb' (9#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:127]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_20ns_cud' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_20ns_cud.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_20ns_cud_DSP48_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_20ns_cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_20ns_cud_DSP48_0' (10#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_20ns_cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_20ns_cud' (11#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_20ns_cud.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2094]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (12#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'In_Range' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/In_Range.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/In_Range.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/In_Range.v:445]
INFO: [Synth 8-6155] done synthesizing module 'In_Range' (13#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/In_Range.v:10]
INFO: [Synth 8-6157] synthesizing module 'MedianBlur_5' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state14 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:59]
INFO: [Synth 8-6157] synthesizing module 'MedianBlur_5_linedEe' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MedianBlur_5_linedEe_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:21]
INFO: [Synth 8-3876] $readmem data file './MedianBlur_5_linedEe_ram.dat' is read successfully [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MedianBlur_5_linedEe_ram' (14#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MedianBlur_5_linedEe' (15#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v:49]
INFO: [Synth 8-6157] synthesizing module 'median_5' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:1706]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'median_5' (16#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MedianBlur_5' (17#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'Erode' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v:52]
INFO: [Synth 8-6157] synthesizing module 'Erode_k_buf_0_val_3' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Erode_k_buf_0_val_3_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Erode_k_buf_0_val_3_ram' (18#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Erode_k_buf_0_val_3' (19#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_mux_32_8_1_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mux_32_8_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_mux_32_8_1_1' (20#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mux_32_8_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Erode' (21#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate203' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203.v:66]
INFO: [Synth 8-6157] synthesizing module 'Dilate203_k_buf_0hbi' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v:50]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Dilate203_k_buf_0hbi_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Dilate203_k_buf_0hbi_ram' (22#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dilate203_k_buf_0hbi' (23#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Dilate203' (24#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203.v:10]
INFO: [Synth 8-6157] synthesizing module 'Resize204' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize204.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize204.v:100]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linear' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:10]
	Parameter ap_ST_fsm_state1 bound to: 52'b0000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 52'b0000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 52'b0000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 52'b0000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 52'b0000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 52'b0000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 52'b0000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 52'b0000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 52'b0000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 52'b0000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 52'b0000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 52'b0000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 52'b0000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 52'b0000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 52'b0000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 52'b0000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 52'b0000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 52'b0000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 52'b0000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 52'b0000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 52'b0000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 52'b0000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 52'b0000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 52'b0000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 52'b0000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 52'b0000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 52'b0000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 52'b0000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 52'b0000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 52'b0000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 52'b0000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 52'b0000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 52'b0000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 52'b0000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 52'b0000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 52'b0000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 52'b0000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 52'b0000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 52'b0000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 52'b0000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 52'b0000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 52'b0000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 52'b0000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 52'b0000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 52'b0000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 52'b0000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 52'b0000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 52'b0001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 52'b0010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 52'b0100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 52'b1000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:105]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearkbM' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1281 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearkbM_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1281 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearkbM_ram' (25#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearkbM' (26#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v:52]
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearlbW' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1281 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Resize_opr_linearlbW_ram' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1281 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearlbW_ram' (27#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linearlbW' (28#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v:46]
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_44ns_28smb6' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 48 - type: integer 
	Parameter din0_WIDTH bound to: 44 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_44ns_28smb6_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:87]
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_44ns_28smb6_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:7]
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 44 - type: integer 
	Parameter cal_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_44ns_28smb6_div_u' (29#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_44ns_28smb6_div' (30#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:87]
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_44ns_28smb6' (31#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:178]
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_43ns_27sncg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 47 - type: integer 
	Parameter din0_WIDTH bound to: 43 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_43ns_27sncg_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:87]
	Parameter in0_WIDTH bound to: 43 - type: integer 
	Parameter in1_WIDTH bound to: 27 - type: integer 
	Parameter out_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_sdiv_43ns_27sncg_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:7]
	Parameter in0_WIDTH bound to: 43 - type: integer 
	Parameter in1_WIDTH bound to: 27 - type: integer 
	Parameter out_WIDTH bound to: 43 - type: integer 
	Parameter cal_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_43ns_27sncg_div_u' (32#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_43ns_27sncg_div' (33#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:87]
INFO: [Synth 8-6155] done synthesizing module 'top_sdiv_43ns_27sncg' (34#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:178]
INFO: [Synth 8-6157] synthesizing module 'top_udiv_27ns_32socq' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_27ns_32socq_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:67]
	Parameter in0_WIDTH bound to: 27 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_27ns_32socq_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:7]
	Parameter in0_WIDTH bound to: 27 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[26].divisor_tmp_reg[27] was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:51]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_27ns_32socq_div_u' (35#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_27ns_32socq_div' (36#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:67]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_27ns_32socq' (37#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:127]
INFO: [Synth 8-6157] synthesizing module 'top_udiv_26ns_32spcA' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 30 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_26ns_32spcA_div' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:67]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_udiv_26ns_32spcA_div_u' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:7]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[25].divisor_tmp_reg[26] was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:51]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_26ns_32spcA_div_u' (38#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_26ns_32spcA_div' (39#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:67]
INFO: [Synth 8-6155] done synthesizing module 'top_udiv_26ns_32spcA' (40#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:127]
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_2qcK' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_8ns_2qcK.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mul_mul_8ns_2qcK_DSP48_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_8ns_2qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_2qcK_DSP48_1' (41#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_8ns_2qcK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_mul_mul_8ns_2qcK' (42#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_8ns_2qcK.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Resize_opr_linear' (43#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Resize204' (44#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize204.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate205' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate205.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate205.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Dilate205' (45#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate205.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate206' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate206.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate206.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Dilate206' (46#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate206.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate207' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate207.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate207.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Dilate207' (47#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate207.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate.v:74]
INFO: [Synth 8-6155] done synthesizing module 'Dilate' (48#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Duplicate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (49#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_CACHE_LEN_proc2' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Loop_CACHE_LEN_proc2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Loop_CACHE_LEN_proc2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Loop_CACHE_LEN_proc2' (50#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Loop_CACHE_LEN_proc2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Resize' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Resize' (51#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor_1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (52#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Rectangle' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Add_Rectangle.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Add_Rectangle.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Add_Rectangle' (53#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Add_Rectangle.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Mat2AXIvideo.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (54#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (55#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (56#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (57#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (58#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d7_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d7_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d7_A_shiftReg' (59#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d7_A' (60#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d7_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d7_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d7_A_shiftReg' (61#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d7_A' (62#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d8_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d8_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d8_A_shiftReg' (63#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d8_A' (64#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d8_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d8_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d8_A_shiftReg' (65#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d8_A' (66#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d8_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d8_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d8_A_shiftReg' (67#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d8_A' (68#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d8_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d8_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d8_A_shiftReg' (69#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d8_A' (70#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d10_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d10_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d10_A_shiftReg' (71#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d10_A' (72#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d10_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d10_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d10_A_shiftReg' (73#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d10_A' (74#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d11_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d11_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d11_A_shiftReg' (75#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d11_A' (76#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d11_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d11_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d11_A_shiftReg' (77#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d11_A' (78#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d12_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d12_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d12_A_shiftReg' (79#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d12_A' (80#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d12_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d12_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d12_A_shiftReg' (81#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d12_A' (82#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d14_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d14_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d14_A_shiftReg' (83#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d14_A' (84#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d14_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d14_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v:8]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d14_A_shiftReg' (85#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d14_A' (86#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d14_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d14_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d14_A_shiftReg' (87#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d14_A' (88#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d14_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d14_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d14_A_shiftReg' (89#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d14_A' (90#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d16_A' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d16_A_shiftReg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d16_A_shiftReg' (91#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d16_A' (92#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (93#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (94#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top.v:2165]
WARNING: [Synth 8-6014] Unused sequential element Block_proc377_U0_ap_ready_count_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top.v:2173]
WARNING: [Synth 8-3331] design top_udiv_26ns_32spcA_div_u has unconnected port reset
WARNING: [Synth 8-3331] design top_udiv_27ns_32socq_div_u has unconnected port reset
WARNING: [Synth 8-3331] design Resize_opr_linearlbW has unconnected port reset
WARNING: [Synth 8-3331] design Resize_opr_linearkbM has unconnected port reset
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[31]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[30]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[29]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[28]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[27]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[26]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[25]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[24]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[23]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[22]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[21]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[20]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[19]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[18]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[17]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[16]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[15]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[14]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[13]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[12]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[11]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[10]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[9]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[8]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[7]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[6]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[5]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[4]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[3]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[2]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[1]
WARNING: [Synth 8-3331] design Loop_CACHE_LEN_proc2 has unconnected port buffer_V_Dout_A[0]
WARNING: [Synth 8-3331] design Dilate203_k_buf_0hbi has unconnected port reset
WARNING: [Synth 8-3331] design Erode_k_buf_0_val_3 has unconnected port reset
WARNING: [Synth 8-3331] design median_5 has unconnected port ap_rst
WARNING: [Synth 8-3331] design MedianBlur_5_linedEe has unconnected port reset
WARNING: [Synth 8-3331] design top_udiv_20s_8ns_bkb_div_u has unconnected port reset
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[31]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[30]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[29]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[28]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[27]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[26]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[25]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[24]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[23]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[22]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[21]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[20]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[19]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[18]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[17]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[16]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[15]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[14]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[13]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[12]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[11]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[10]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[9]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[8]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[7]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[6]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[5]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[4]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[3]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[2]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[1]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_A[0]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[31]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[30]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[29]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[28]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[27]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[26]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[25]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[24]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[23]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[22]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[21]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[20]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[19]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[18]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[17]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[16]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[15]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[14]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[13]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[12]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[11]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[10]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[9]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[8]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[7]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[6]
WARNING: [Synth 8-3331] design top has unconnected port buffer_V_Dout_B[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1228.605 ; gain = 437.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.605 ; gain = 437.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1228.605 ; gain = 437.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1228.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1402.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1427.609 ; gain = 25.578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '20' to '19' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v:50]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_305_reg[19:0]' into 'ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_316_reg[19:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1170]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_305_reg[19:0]' into 'ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_316_reg[19:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1232]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_305_reg[19:0]' into 'ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_316_reg[19:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1239]
INFO: [Synth 8-4471] merging register 'mul_ln703_reg_1196_reg[1:0]' into 'sub_ln703_3_reg_1186_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1796]
INFO: [Synth 8-4471] merging register 'H_V_3_reg_1222_reg[0:0]' into 'sub_ln1148_4_reg_1212_reg[0:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2004]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2044]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:2070]
WARNING: [Synth 8-3936] Found unconnected internal register 'H_V_3_reg_1222_reg' and it is trimmed from '36' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1085]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1978]
WARNING: [Synth 8-6014] Unused sequential element mul_ln703_reg_1196_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1525]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'line_buffer_2_addr_reg_499_reg[10:0]' into 'line_buffer_1_addr_reg_493_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:271]
INFO: [Synth 8-4471] merging register 'line_buffer_3_addr_reg_505_reg[10:0]' into 'line_buffer_1_addr_reg_493_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:287]
INFO: [Synth 8-4471] merging register 'line_buffer_4_addr_reg_511_reg[10:0]' into 'line_buffer_1_addr_reg_493_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v:303]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_853_reg[10:0]' into 'k_buf_0_val_3_addr_reg_847_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v:465]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_859_reg[10:0]' into 'k_buf_0_val_3_addr_reg_847_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v:466]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1214_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1208_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203.v:601]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '27' to '12' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].dividend_tmp_reg[27]' and it is trimmed from '27' to '12' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '27' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '26' to '11' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].dividend_tmp_reg[26]' and it is trimmed from '26' to '11' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '26' to '25' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v:50]
INFO: [Synth 8-4471] merging register 'sext_ln703_1_reg_1927_reg[5:0]' into 'sext_ln703_reg_1922_reg[5:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2531]
INFO: [Synth 8-4471] merging register 'p_Val2_16_reg_2121_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2691]
INFO: [Synth 8-4471] merging register 'v1_V_reg_2142_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2603]
INFO: [Synth 8-4471] merging register 'p_Val2_17_reg_2147_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2613]
INFO: [Synth 8-4471] merging register 'p_Val2_18_reg_2153_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2932]
INFO: [Synth 8-4471] merging register 'p_Val2_18_reg_2153_pp0_iter36_reg_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2763]
INFO: [Synth 8-4471] merging register 'sext_ln1118_reg_2158_reg[1:0]' into 'p_Val2_15_reg_2115_reg[1:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2623]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1118_reg_2158_reg' and it is trimmed from '26' to '18' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1816]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1148_4_reg_1890_reg' and it is trimmed from '31' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1757]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1148_5_reg_1895_reg' and it is trimmed from '31' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1758]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1148_1_reg_1875_reg' and it is trimmed from '31' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1755]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1148_2_reg_1880_reg' and it is trimmed from '31' to '26' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1756]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2629]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2617]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2607]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2639]
INFO: [Synth 8-4471] merging register 'sext_ln2357_reg_1965_reg[10:0]' into 'add_ln2357_reg_1960_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:1433]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1220_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1214_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate205.v:602]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1220_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1214_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate206.v:602]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1220_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1214_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate207.v:602]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1220_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1214_reg[10:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate.v:624]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2DeQ.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Resize2Ee0.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2Ffa.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2Gfk.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate_U0.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Resize_U0.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Add_RecHfu.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "Dilate203_k_buf_0hbi_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Resize_opr_linearkbM_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (regslice_both__parameterized1) to 'inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Resize_opr_linear |           2|     23315|
|2     |Resize204__GC0    |           1|        87|
|3     |Resize__GC0       |           1|        87|
|4     |top__GCB0         |           1|     21572|
|5     |top__GCB1         |           1|     18724|
|6     |top__GCB2         |           1|     15635|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 4     
	   3 Input     45 Bit       Adders := 2     
	   2 Input     44 Bit       Adders := 6     
	   3 Input     44 Bit       Adders := 2     
	   2 Input     43 Bit       Adders := 6     
	   2 Input     37 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 110   
	   2 Input     32 Bit       Adders := 39    
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   3 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 8     
	   3 Input     21 Bit       Adders := 40    
	   2 Input     20 Bit       Adders := 8     
	   3 Input     18 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 11    
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 62    
	   3 Input      2 Bit       Adders := 20    
+---XORs : 
	   2 Input      2 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 58    
+---Registers : 
	              200 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 10    
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 14    
	               43 Bit    Registers := 12    
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 169   
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 62    
	               26 Bit    Registers := 117   
	               25 Bit    Registers := 51    
	               20 Bit    Registers := 107   
	               19 Bit    Registers := 38    
	               18 Bit    Registers := 30    
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 153   
	               11 Bit    Registers := 122   
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 460   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 116   
	                1 Bit    Registers := 843   
+---Multipliers : 
	                11x32  Multipliers := 2     
	                12x32  Multipliers := 2     
+---RAMs : 
	              10K Bit         RAMs := 26    
+---Muxes : 
	   2 Input     52 Bit        Muxes := 4     
	  53 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 10    
	   2 Input     43 Bit        Muxes := 12    
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 56    
	   2 Input     25 Bit        Muxes := 50    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 16    
	   2 Input     19 Bit        Muxes := 38    
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input     11 Bit        Muxes := 13    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 714   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 24    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 67    
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 524   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Resize_opr_linearkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Resize_opr_linearlbW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_sdiv_44ns_28smb6_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     45 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               44 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 1     
Module top_sdiv_44ns_28smb6_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               44 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
Module top_sdiv_43ns_27sncg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
Module top_sdiv_43ns_27sncg_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     43 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               43 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
Module top_udiv_27ns_32socq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 27    
+---Registers : 
	               32 Bit    Registers := 27    
	               27 Bit    Registers := 28    
	               26 Bit    Registers := 26    
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 26    
	   2 Input     12 Bit        Muxes := 1     
Module top_udiv_27ns_32socq_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 2     
Module top_udiv_26ns_32spcA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 26    
+---Registers : 
	               32 Bit    Registers := 26    
	               26 Bit    Registers := 27    
	               25 Bit    Registers := 25    
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 25    
	   2 Input     11 Bit        Muxes := 1     
Module top_udiv_26ns_32spcA_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 2     
Module Resize_opr_linear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 4     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 15    
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 66    
	               11 Bit    Registers := 39    
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 108   
+---Multipliers : 
	                11x32  Multipliers := 1     
	                12x32  Multipliers := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	  53 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module Resize204 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Resize 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module top_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Block_proc377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module top_udiv_20s_8ns_bkb_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 20    
+---Registers : 
	               20 Bit    Registers := 23    
	               19 Bit    Registers := 19    
	                8 Bit    Registers := 20    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
Module top_udiv_20s_8ns_bkb_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module top_udiv_20s_8ns_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 20    
+---Registers : 
	               20 Bit    Registers := 23    
	               19 Bit    Registers := 19    
	                8 Bit    Registers := 20    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 19    
Module top_udiv_20s_8ns_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               35 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 51    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 62    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 167   
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module fifo_w8_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Dilate203_k_buf_0hbi_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w8_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Loop_CACHE_LEN_proc2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module fifo_w32_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Add_Rectangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d7_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w12_d7_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w12_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w12_d14_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w11_d14_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d14_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d14_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Mat2AXIPgM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIPgM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Erode_k_buf_0_val_3_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Erode_k_buf_0_val_3_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Erode_k_buf_0_val_3_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Erode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module MedianBlur_5_linedEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module MedianBlur_5_linedEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module MedianBlur_5_linedEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module MedianBlur_5_linedEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module median_5 
Detailed RTL Component Info : 
+---Registers : 
	              200 Bit    Registers := 1     
	                8 Bit    Registers := 145   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 457   
Module MedianBlur_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	              200 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module start_for_CvtColoOgC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoOgC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Loop_CANgs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Loop_CANgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_DuplicaMgi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DuplicaMgi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Dilate2Lf8_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Dilate2Lf8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Erode_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Erode_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_MedianBKfY_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_MedianBKfY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_In_RangJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_In_RangJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoIfE_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoIfE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Add_RecHfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Resize_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Dilate_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Dilate2Gfk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Dilate2Ffa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Resize2Ee0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Dilate2DeQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w9_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w10_d12_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d12_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d11_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d11_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w10_d10_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d10_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Dilate203_k_buf_0hbi_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Dilate203_k_buf_0hbi_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module Dilate203_k_buf_0hbi_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module Dilate203_k_buf_0hbi_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module Dilate203_k_buf_0hbi_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module top_mux_32_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module top_mux_32_8_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module In_Range 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/remd_tmp_reg' and it is trimmed from '44' to '43' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/remd_tmp_reg' and it is trimmed from '43' to '42' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2651]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v:2647]
DSP Report: Generating DSP mul_ln703_fu_872_p2, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp0_iter31_dy_reg_354_reg is absorbed into DSP mul_ln703_fu_872_p2.
DSP Report: register mul_ln703_fu_872_p2 is absorbed into DSP mul_ln703_fu_872_p2.
DSP Report: operator mul_ln703_fu_872_p2 is absorbed into DSP mul_ln703_fu_872_p2.
DSP Report: operator mul_ln703_fu_872_p2 is absorbed into DSP mul_ln703_fu_872_p2.
DSP Report: Generating DSP mul_ln703_reg_2010_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register ap_phi_reg_pp0_iter31_dy_reg_354_reg is absorbed into DSP mul_ln703_reg_2010_reg.
DSP Report: register mul_ln703_reg_2010_reg is absorbed into DSP mul_ln703_reg_2010_reg.
DSP Report: operator mul_ln703_fu_872_p2 is absorbed into DSP mul_ln703_reg_2010_reg.
DSP Report: operator mul_ln703_fu_872_p2 is absorbed into DSP mul_ln703_reg_2010_reg.
DSP Report: Generating DSP mul_ln703_1_fu_881_p2, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp0_iter31_dx_reg_363_reg is absorbed into DSP mul_ln703_1_fu_881_p2.
DSP Report: register mul_ln703_1_fu_881_p2 is absorbed into DSP mul_ln703_1_fu_881_p2.
DSP Report: operator mul_ln703_1_fu_881_p2 is absorbed into DSP mul_ln703_1_fu_881_p2.
DSP Report: operator mul_ln703_1_fu_881_p2 is absorbed into DSP mul_ln703_1_fu_881_p2.
DSP Report: Generating DSP mul_ln703_1_reg_2015_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register ap_phi_reg_pp0_iter31_dx_reg_363_reg is absorbed into DSP mul_ln703_1_reg_2015_reg.
DSP Report: register mul_ln703_1_reg_2015_reg is absorbed into DSP mul_ln703_1_reg_2015_reg.
DSP Report: operator mul_ln703_1_fu_881_p2 is absorbed into DSP mul_ln703_1_reg_2015_reg.
DSP Report: operator mul_ln703_1_fu_881_p2 is absorbed into DSP mul_ln703_1_reg_2015_reg.
DSP Report: Generating DSP top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p, operation Mode is: A*B''.
DSP Report: register top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: register top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: operator top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U89/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln1118_5_fu_1511_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_5_fu_1511_p2 is absorbed into DSP mul_ln1118_5_fu_1511_p2.
DSP Report: operator mul_ln1118_5_fu_1511_p2 is absorbed into DSP mul_ln1118_5_fu_1511_p2.
DSP Report: operator mul_ln1118_5_fu_1511_p2 is absorbed into DSP mul_ln1118_5_fu_1511_p2.
DSP Report: Generating DSP mul_ln1118_5_reg_2199_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_4_reg_2183_reg is absorbed into DSP mul_ln1118_5_reg_2199_reg.
DSP Report: register mul_ln1118_5_reg_2199_reg is absorbed into DSP mul_ln1118_5_reg_2199_reg.
DSP Report: operator mul_ln1118_5_fu_1511_p2 is absorbed into DSP mul_ln1118_5_reg_2199_reg.
DSP Report: operator mul_ln1118_5_fu_1511_p2 is absorbed into DSP mul_ln1118_5_reg_2199_reg.
DSP Report: Generating DSP top_mul_mul_8ns_2qcK_U88/top_mul_mul_8ns_2qcK_DSP48_1_U/p, operation Mode is: A*B2.
DSP Report: register top_mul_mul_8ns_2qcK_U88/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U88/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: operator top_mul_mul_8ns_2qcK_U88/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U88/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln1118_3_fu_1487_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_3_fu_1487_p2 is absorbed into DSP mul_ln1118_3_fu_1487_p2.
DSP Report: operator mul_ln1118_3_fu_1487_p2 is absorbed into DSP mul_ln1118_3_fu_1487_p2.
DSP Report: operator mul_ln1118_3_fu_1487_p2 is absorbed into DSP mul_ln1118_3_fu_1487_p2.
DSP Report: Generating DSP mul_ln1118_3_reg_2178_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_2_reg_2168_reg is absorbed into DSP mul_ln1118_3_reg_2178_reg.
DSP Report: register mul_ln1118_3_reg_2178_reg is absorbed into DSP mul_ln1118_3_reg_2178_reg.
DSP Report: operator mul_ln1118_3_fu_1487_p2 is absorbed into DSP mul_ln1118_3_reg_2178_reg.
DSP Report: operator mul_ln1118_3_fu_1487_p2 is absorbed into DSP mul_ln1118_3_reg_2178_reg.
DSP Report: Generating DSP top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p, operation Mode is: A*B''.
DSP Report: register top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: register top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: operator top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U87/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln1118_1_fu_1478_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_1_fu_1478_p2 is absorbed into DSP mul_ln1118_1_fu_1478_p2.
DSP Report: operator mul_ln1118_1_fu_1478_p2 is absorbed into DSP mul_ln1118_1_fu_1478_p2.
DSP Report: operator mul_ln1118_1_fu_1478_p2 is absorbed into DSP mul_ln1118_1_fu_1478_p2.
DSP Report: Generating DSP mul_ln1118_1_reg_2173_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_reg_2163_reg is absorbed into DSP mul_ln1118_1_reg_2173_reg.
DSP Report: register mul_ln1118_1_reg_2173_reg is absorbed into DSP mul_ln1118_1_reg_2173_reg.
DSP Report: operator mul_ln1118_1_fu_1478_p2 is absorbed into DSP mul_ln1118_1_reg_2173_reg.
DSP Report: operator mul_ln1118_1_fu_1478_p2 is absorbed into DSP mul_ln1118_1_reg_2173_reg.
DSP Report: Generating DSP top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/p, operation Mode is: A*B2.
DSP Report: register top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: operator top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/p is absorbed into DSP top_mul_mul_8ns_2qcK_U90/top_mul_mul_8ns_2qcK_DSP48_1_U/p.
DSP Report: Generating DSP mul_ln1118_7_fu_1520_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_7_fu_1520_p2 is absorbed into DSP mul_ln1118_7_fu_1520_p2.
DSP Report: operator mul_ln1118_7_fu_1520_p2 is absorbed into DSP mul_ln1118_7_fu_1520_p2.
DSP Report: operator mul_ln1118_7_fu_1520_p2 is absorbed into DSP mul_ln1118_7_fu_1520_p2.
DSP Report: Generating DSP mul_ln1118_7_reg_2205_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln1118_6_reg_2188_reg is absorbed into DSP mul_ln1118_7_reg_2205_reg.
DSP Report: register mul_ln1118_7_reg_2205_reg is absorbed into DSP mul_ln1118_7_reg_2205_reg.
DSP Report: operator mul_ln1118_7_fu_1520_p2 is absorbed into DSP mul_ln1118_7_reg_2205_reg.
DSP Report: operator mul_ln1118_7_fu_1520_p2 is absorbed into DSP mul_ln1118_7_reg_2205_reg.
INFO: [Synth 8-4471] merging register 'sub_V_reg_1161_pp0_iter25_reg_reg[8:0]' into 'sub_V_reg_1161_pp0_iter25_reg_reg[8:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1455]
INFO: [Synth 8-4471] merging register 'sub_V_reg_1161_pp0_iter26_reg_reg[8:0]' into 'sub_V_reg_1161_pp0_iter26_reg_reg[8:0]' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1456]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln703_3_reg_1186_reg' and it is trimmed from '25' to '22' bits. [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v:1538]
DSP Report: Generating DSP mul_ln703_reg_1196_reg, operation Mode is: (A*B'')'.
DSP Report: register sub_V_reg_1161_pp0_iter25_reg_reg is absorbed into DSP mul_ln703_reg_1196_reg.
DSP Report: register sub_V_reg_1161_pp0_iter26_reg_reg is absorbed into DSP mul_ln703_reg_1196_reg.
DSP Report: register mul_ln703_reg_1196_reg is absorbed into DSP mul_ln703_reg_1196_reg.
DSP Report: operator mul_ln703_fu_576_p2 is absorbed into DSP mul_ln703_reg_1196_reg.
DSP Report: operator mul_ln703_fu_576_p2 is absorbed into DSP mul_ln703_reg_1196_reg.
DSP Report: Generating DSP r_V_6_reg_1201_reg, operation Mode is: (A2*B'')'.
DSP Report: register diff_reg_1147_pp0_iter26_reg_reg is absorbed into DSP r_V_6_reg_1201_reg.
DSP Report: register diff_reg_1147_pp0_iter27_reg_reg is absorbed into DSP r_V_6_reg_1201_reg.
DSP Report: register ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_316_reg is absorbed into DSP r_V_6_reg_1201_reg.
DSP Report: register r_V_6_reg_1201_reg is absorbed into DSP r_V_6_reg_1201_reg.
DSP Report: operator top_mul_mul_20ns_cud_U44/top_mul_mul_20ns_cud_DSP48_0_U/p is absorbed into DSP r_V_6_reg_1201_reg.
INFO: [Synth 8-3971] The signal "Resize_opr_linear:/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/i_1_0/Dilate203_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/i_1_0/Dilate203_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/Dilate203_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_0/Dilate203_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg to conserve power
CRITICAL WARNING: [Synth 8-5796] RAM (inst/i_1_2/Dilate_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/i_1_2/Dilate207_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate207_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate207_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate207_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/i_1_2/Dilate206_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate206_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate206_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate206_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/i_1_2/Dilate205_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate205_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate205_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_1_2/Dilate205_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[0] )
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[0]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[0]' (FDE) to 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\zext_ln728_reg_1955_reg[15] )
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[1]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[2]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[3]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[4]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[5]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[6]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[7]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[8]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[9]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[10]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[11]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[12]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[13]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[14]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/dividend0_reg[15]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[1]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[2]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[3]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[4]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[5]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[6]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[7]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[8]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[9]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[10]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[11]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[12]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[13]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[14]' (FDE) to 'Resize_opr_linear:/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter2_dx_reg_363_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter3_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter4_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter5_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter6_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter7_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[3]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[3]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[4]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[4]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[5]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[5]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[6]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[6]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[7]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[7]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[8]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[8]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[9]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[9]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[10]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[10]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter8_dx_reg_363_reg[11]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[0]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[1]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[1]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[2]'
INFO: [Synth 8-3886] merging instance 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[2]' (FDE) to 'Resize_opr_linear:/ap_phi_reg_pp0_iter9_dx_reg_363_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/top_sdiv_43ns_27sncg_U84/\top_sdiv_43ns_27sncg_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/top_sdiv_44ns_28smb6_U83/\top_sdiv_44ns_28smb6_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\p_Val2_15_reg_2115_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\p_Val2_15_reg_2115_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\sext_ln703_reg_1922_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter3_dx_reg_363_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/top_sdiv_43ns_27sncg_U84/\top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/top_sdiv_44ns_28smb6_U83/\top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter4_dx_reg_363_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\loop[0].dividend_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0 /\loop[0].dividend_tmp_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\ap_phi_reg_pp0_iter5_dx_reg_363_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Resize_opr_linear:/\top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0 /\loop[1].dividend_tmp_reg[2][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_reg_2010_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln703_1_reg_2015_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[41]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[40]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[39]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[38]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[37]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[36]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[35]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[34]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[33]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[32]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[31]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[30]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[29]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[28]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[27]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[26]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[25]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[24]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[23]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[22]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[21]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[20]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[19]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[18]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_5_reg_2199_reg[17]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[47]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[46]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[45]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[44]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[43]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[42]) is unused and will be removed from module Resize_opr_linear.
WARNING: [Synth 8-3332] Sequential element (mul_ln1118_3_reg_2178_reg[41]) is unused and will be removed from module Resize_opr_linear.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:36 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Resize_opr_linear:      | k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_1_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_2_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_3_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_4_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Resize_opr_linear | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A2*B2           | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | A*B2            | 20     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Resize_opr_linear | (PCIN>>17)+A*B2 | 20     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|CvtColor          | (A*B'')'        | 25     | 9      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|CvtColor          | (A2*B'')'       | 20     | 8      | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 0    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Resize_opr_linear    |           1|     13063|
|2     |Resize204__GC0       |           1|        41|
|3     |Resize__GC0          |           1|        41|
|4     |top__GCB0            |           1|     12074|
|5     |top__GCB1            |           1|     14311|
|6     |top__GCB2            |           1|      7679|
|7     |Resize_opr_linear__1 |           1|     13095|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:54 ; elapsed = 00:04:00 . Memory (MB): peak = 1427.609 ; gain = 636.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:18 ; elapsed = 00:04:27 . Memory (MB): peak = 1455.762 ; gain = 664.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Resize_opr_linear:      | k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|Resize_opr_linear:      | k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg             | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_0/Dilate203_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg         | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_1_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_2_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_3_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                    | MedianBlur_5_U0/line_buffer_4_U/MedianBlur_5_linedEe_ram_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate_U0    | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate207_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate206_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_1_2/Dilate205_U0 | k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg                 | 2 K x 8(NO_CHANGE)     | W |   | 2 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------------------+--------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Resize_opr_linear    |           1|     13063|
|2     |Resize204__GC0       |           1|        41|
|3     |Resize__GC0          |           1|        41|
|4     |top__GCB0            |           1|     12074|
|5     |top__GCB1            |           1|     14311|
|6     |top__GCB2            |           1|      7679|
|7     |Resize_opr_linear__1 |           1|     13249|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize204_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_0_0_U/Resize_opr_linearkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Resize_U0/grp_Resize_opr_linear_fu_166/k_buf_val_val_1_0_U/Resize_opr_linearlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate203_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate203_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate203_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Erode_U0/k_buf_0_val_3_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Erode_U0/k_buf_0_val_4_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Erode_U0/k_buf_0_val_5_U/Erode_k_buf_0_val_3_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/MedianBlur_5_U0/line_buffer_2_U/MedianBlur_5_linedEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/MedianBlur_5_U0/line_buffer_3_U/MedianBlur_5_linedEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/MedianBlur_5_U0/line_buffer_4_U/MedianBlur_5_linedEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate207_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate207_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate207_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate206_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate206_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate206_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate205_U0/k_buf_0_val_3_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate205_U0/k_buf_0_val_4_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/Dilate205_U0/k_buf_0_val_5_U/Dilate203_k_buf_0hbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:49 ; elapsed = 00:04:59 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:58 ; elapsed = 00:05:09 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:59 ; elapsed = 00:05:09 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:03 ; elapsed = 00:05:14 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:05:14 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:04 ; elapsed = 00:05:15 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:04 ; elapsed = 00:05:15 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[0].dividend_tmp_reg[1][26]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[1].dividend_tmp_reg[2][26]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[2].dividend_tmp_reg[3][26]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[3].dividend_tmp_reg[4][26]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[4].dividend_tmp_reg[5][26]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[5].dividend_tmp_reg[6][26]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[6].dividend_tmp_reg[7][26]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[7].dividend_tmp_reg[8][26]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[8].dividend_tmp_reg[9][26]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[9].dividend_tmp_reg[10][26] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[0].dividend_tmp_reg[1][25]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[1].dividend_tmp_reg[2][25]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[2].dividend_tmp_reg[3][25]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[3].dividend_tmp_reg[4][25]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[4].dividend_tmp_reg[5][25]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[5].dividend_tmp_reg[6][25]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[6].dividend_tmp_reg[7][25]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[7].dividend_tmp_reg[8][25]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[8].dividend_tmp_reg[9][25]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/icmp_ln2314_reg_1981_pp0_iter29_reg_reg[0]                                                                        | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342_pp0_iter29_reg_reg[11]                                                                           | 28     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342_pp0_iter32_reg_reg[11]                                                                           | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[10]                                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[9]                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[8]                                                   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[7]                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[6]                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[5]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[4]                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[3]                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[2]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[1]                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[11]                                                  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[10]                                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[9]                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[8]                                                   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[7]                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[6]                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[5]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[4]                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[3]                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[2]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[1]                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[0].dividend_tmp_reg[1][26]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[1].dividend_tmp_reg[2][26]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[2].dividend_tmp_reg[3][26]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[3].dividend_tmp_reg[4][26]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[4].dividend_tmp_reg[5][26]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[5].dividend_tmp_reg[6][26]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[6].dividend_tmp_reg[7][26]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[7].dividend_tmp_reg[8][26]     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[8].dividend_tmp_reg[9][26]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/top_udiv_27ns_32socq_div_u_0/loop[9].dividend_tmp_reg[10][26]    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[0].dividend_tmp_reg[1][25]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[1].dividend_tmp_reg[2][25]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[2].dividend_tmp_reg[3][25]     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[3].dividend_tmp_reg[4][25]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[4].dividend_tmp_reg[5][25]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[5].dividend_tmp_reg[6][25]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[6].dividend_tmp_reg[7][25]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[7].dividend_tmp_reg[8][25]     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/top_udiv_26ns_32spcA_div_u_0/loop[8].dividend_tmp_reg[9][25]     | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/icmp_ln2314_reg_1981_pp0_iter29_reg_reg[0]                                                                           | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342_pp0_iter29_reg_reg[11]                                                                              | 28     | 12    | NO           | NO                 | YES               | 0      | 12      | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/p_Val2_8_reg_342_pp0_iter32_reg_reg[11]                                                                              | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[10]                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[9]                                                      | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[8]                                                      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[7]                                                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[6]                                                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[5]                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[4]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[3]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[2]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_26ns_32spcA_U86/top_udiv_26ns_32spcA_div_U/quot_reg[1]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[11]                                                     | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[10]                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[9]                                                      | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[8]                                                      | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[7]                                                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[6]                                                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[5]                                                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[4]                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[3]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[2]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_udiv_27ns_32socq_U85/top_udiv_27ns_32socq_div_U/quot_reg[1]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[19]                                                                                | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[18]                                                                                | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[17]                                                                                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[16]                                                                                | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[15]                                                                                | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[14]                                                                                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[13]                                                                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[12]                                                                                | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[11]                                                                                | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[10]                                                                                | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[9]                                                                                 | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[8]                                                                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[7]                                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[6]                                                                                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[5]                                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[4]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[3]                                                                                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[2]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U42/top_udiv_20s_8ns_bkb_div_U/quot_reg[1]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[19]                                                                                | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[18]                                                                                | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[17]                                                                                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[16]                                                                                | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[15]                                                                                | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[14]                                                                                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[13]                                                                                | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[12]                                                                                | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[11]                                                                                | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[10]                                                                                | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[9]                                                                                 | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[8]                                                                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[7]                                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[6]                                                                                 | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[5]                                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[4]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[3]                                                                                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[2]                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/top_udiv_20s_8ns_bkb_U43/top_udiv_20s_8ns_bkb_div_U/quot_reg[1]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | CvtColor_U0/icmp_ln1968_reg_1083_pp0_iter25_reg_reg[0]                                                                                                      | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/icmp_ln1729_reg_1152_pp0_iter25_reg_reg[0]                                                                                                      | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/icmp_ln1735_reg_1166_pp0_iter27_reg_reg[0]                                                                                                      | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/icmp_ln1735_1_reg_1172_pp0_iter27_reg_reg[0]                                                                                                    | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | CvtColor_U0/sub_V_reg_1161_pp0_iter24_reg_reg[8]                                                                                                            | 21     | 9     | NO           | NO                 | YES               | 0      | 9       | 
|top         | CvtColor_U0/diff_reg_1147_pp0_iter25_reg_reg[7]                                                                                                             | 22     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|top         | CvtColor_U0/tmp_112_reg_1140_pp0_iter29_reg_reg[7]                                                                                                          | 26     | 8     | NO           | NO                 | NO                | 0      | 8       | 
|top         | CvtColor_U0/icmp_ln1722_reg_1177_pp0_iter26_reg_reg[0]                                                                                                      | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top         | MedianBlur_5_U0/icmp_ln149_reg_464_pp0_iter10_reg_reg[0]                                                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | MedianBlur_5_U0/icmp_ln151_reg_473_pp0_iter10_reg_reg[0]                                                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | MedianBlur_5_U0/icmp_ln172_1_reg_483_pp0_iter10_reg_reg[0]                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | MedianBlur_5_U0/icmp_ln172_reg_478_pp0_iter10_reg_reg[0]                                                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | MedianBlur_5_U0/icmp_ln172_2_reg_517_pp0_iter10_reg_reg[0]                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/r_stage_reg[44]                  | 44     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | Resize204_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/r_stage_reg[43]                  | 43     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_44ns_28smb6_U83/top_sdiv_44ns_28smb6_div_U/top_sdiv_44ns_28smb6_div_u_0/r_stage_reg[44]                     | 44     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | Resize_U0/grp_Resize_opr_linear_fu_166/top_sdiv_43ns_27sncg_U84/top_sdiv_43ns_27sncg_div_U/top_sdiv_43ns_27sncg_div_u_0/r_stage_reg[43]                     | 43     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[6]  | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[7]  | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[7]  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[7]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[7]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[9]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[9]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[10] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[10] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[11] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[11] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[13] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[13] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[13] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[13] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[15] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[7]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[9]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[11] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[13] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2402|
|2     |DSP48E1    |    10|
|3     |DSP48E1_1  |     8|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     2|
|7     |DSP48E1_6  |     4|
|8     |DSP48E1_7  |     4|
|9     |DSP48E1_8  |     2|
|10    |LUT1       |  2428|
|11    |LUT2       |  5012|
|12    |LUT3       |  6460|
|13    |LUT4       |  2847|
|14    |LUT5       |  2037|
|15    |LUT6       |  2445|
|16    |MUXF7      |     2|
|17    |RAMB18E1   |     2|
|18    |RAMB18E1_1 |     5|
|19    |RAMB18E1_2 |    15|
|20    |RAMB18E1_3 |     3|
|21    |RAMB18E1_4 |     1|
|22    |SRL16E     |   315|
|23    |SRLC32E    |    72|
|24    |FDRE       | 15384|
|25    |FDSE       |   270|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------+----------------------------------+------+
|      |Instance                                      |Module                            |Cells |
+------+----------------------------------------------+----------------------------------+------+
|1     |top                                           |                                  | 39734|
|2     |  inst                                        |top                               | 39734|
|3     |    Block_proc377_U0                          |Block_proc377                     |     1|
|4     |    AXIvideo2Mat_U0                           |AXIvideo2Mat                      |   565|
|5     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_130                 |   201|
|6     |        ibuf_inst                             |ibuf_137                          |    51|
|7     |        obuf_inst                             |obuf_138                          |   150|
|8     |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1_131 |    11|
|9     |        ibuf_inst                             |ibuf__parameterized1_135          |     4|
|10    |        obuf_inst                             |obuf__parameterized1_136          |     7|
|11    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_132 |    25|
|12    |        ibuf_inst                             |ibuf__parameterized1_133          |    20|
|13    |        obuf_inst                             |obuf__parameterized1_134          |     5|
|14    |    Add_Rectangle_U0                          |Add_Rectangle                     |   770|
|15    |    CvtColor_1_U0                             |CvtColor_1                        |    95|
|16    |    CvtColor_U0                               |CvtColor                          |  3286|
|17    |      top_udiv_20s_8ns_bkb_U42                |top_udiv_20s_8ns_bkb              |  1287|
|18    |        top_udiv_20s_8ns_bkb_div_U            |top_udiv_20s_8ns_bkb_div_128      |  1280|
|19    |          top_udiv_20s_8ns_bkb_div_u_0        |top_udiv_20s_8ns_bkb_div_u_129    |  1165|
|20    |      top_udiv_20s_8ns_bkb_U43                |top_udiv_20s_8ns_bkb_127          |  1223|
|21    |        top_udiv_20s_8ns_bkb_div_U            |top_udiv_20s_8ns_bkb_div          |  1216|
|22    |          top_udiv_20s_8ns_bkb_div_u_0        |top_udiv_20s_8ns_bkb_div_u        |  1168|
|23    |    Dilate203_U0                              |Dilate203                         |   958|
|24    |      k_buf_0_val_3_U                         |Dilate203_k_buf_0hbi_121          |    15|
|25    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_126      |    15|
|26    |      k_buf_0_val_4_U                         |Dilate203_k_buf_0hbi_122          |    17|
|27    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_125      |    17|
|28    |      k_buf_0_val_5_U                         |Dilate203_k_buf_0hbi_123          |    29|
|29    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_124      |    29|
|30    |    Dilate205_U0                              |Dilate205                         |   961|
|31    |      k_buf_0_val_3_U                         |Dilate203_k_buf_0hbi_115          |    15|
|32    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_120      |    15|
|33    |      k_buf_0_val_4_U                         |Dilate203_k_buf_0hbi_116          |    17|
|34    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_119      |    17|
|35    |      k_buf_0_val_5_U                         |Dilate203_k_buf_0hbi_117          |    29|
|36    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_118      |    29|
|37    |    Dilate206_U0                              |Dilate206                         |   962|
|38    |      k_buf_0_val_3_U                         |Dilate203_k_buf_0hbi_109          |    15|
|39    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_114      |    15|
|40    |      k_buf_0_val_4_U                         |Dilate203_k_buf_0hbi_110          |    17|
|41    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_113      |    17|
|42    |      k_buf_0_val_5_U                         |Dilate203_k_buf_0hbi_111          |    29|
|43    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_112      |    29|
|44    |    Dilate207_U0                              |Dilate207                         |   962|
|45    |      k_buf_0_val_3_U                         |Dilate203_k_buf_0hbi_103          |    15|
|46    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_108      |    15|
|47    |      k_buf_0_val_4_U                         |Dilate203_k_buf_0hbi_104          |    17|
|48    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_107      |    17|
|49    |      k_buf_0_val_5_U                         |Dilate203_k_buf_0hbi_105          |    29|
|50    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_106      |    29|
|51    |    Dilate_U0                                 |Dilate                            |   960|
|52    |      k_buf_0_val_3_U                         |Dilate203_k_buf_0hbi              |    14|
|53    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_102      |    14|
|54    |      k_buf_0_val_4_U                         |Dilate203_k_buf_0hbi_99           |    18|
|55    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram_101      |    18|
|56    |      k_buf_0_val_5_U                         |Dilate203_k_buf_0hbi_100          |    28|
|57    |        Dilate203_k_buf_0hbi_ram_U            |Dilate203_k_buf_0hbi_ram          |    28|
|58    |    Duplicate_U0                              |Duplicate                         |    72|
|59    |    Erode_U0                                  |Erode                             |   558|
|60    |      k_buf_0_val_3_U                         |Erode_k_buf_0_val_3               |    12|
|61    |        Erode_k_buf_0_val_3_ram_U             |Erode_k_buf_0_val_3_ram_98        |    12|
|62    |      k_buf_0_val_4_U                         |Erode_k_buf_0_val_3_95            |    23|
|63    |        Erode_k_buf_0_val_3_ram_U             |Erode_k_buf_0_val_3_ram_97        |    23|
|64    |      k_buf_0_val_5_U                         |Erode_k_buf_0_val_3_96            |    43|
|65    |        Erode_k_buf_0_val_3_ram_U             |Erode_k_buf_0_val_3_ram           |    43|
|66    |    In_Range_U0                               |In_Range                          |    99|
|67    |    Loop_CACHE_LEN_proc2_U0                   |Loop_CACHE_LEN_proc2              |   152|
|68    |    Mat2AXIvideo_U0                           |Mat2AXIvideo                      |   190|
|69    |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                     |    87|
|70    |        ibuf_inst                             |ibuf                              |    49|
|71    |        obuf_inst                             |obuf                              |    28|
|72    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized0     |     8|
|73    |        ibuf_inst                             |ibuf__parameterized0              |     3|
|74    |        obuf_inst                             |obuf__parameterized0              |     5|
|75    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized1     |     9|
|76    |        ibuf_inst                             |ibuf__parameterized1_93           |     3|
|77    |        obuf_inst                             |obuf__parameterized1_94           |     6|
|78    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized1_92  |     9|
|79    |        ibuf_inst                             |ibuf__parameterized1              |     3|
|80    |        obuf_inst                             |obuf__parameterized1              |     6|
|81    |    MedianBlur_5_U0                           |MedianBlur_5                      |  7445|
|82    |      grp_median_5_fu_254                     |median_5                          |  7126|
|83    |      line_buffer_1_U                         |MedianBlur_5_linedEe              |     2|
|84    |        MedianBlur_5_linedEe_ram_U            |MedianBlur_5_linedEe_ram_91       |     2|
|85    |      line_buffer_2_U                         |MedianBlur_5_linedEe_86           |     1|
|86    |        MedianBlur_5_linedEe_ram_U            |MedianBlur_5_linedEe_ram_90       |     1|
|87    |      line_buffer_3_U                         |MedianBlur_5_linedEe_87           |     1|
|88    |        MedianBlur_5_linedEe_ram_U            |MedianBlur_5_linedEe_ram_89       |     1|
|89    |      line_buffer_4_U                         |MedianBlur_5_linedEe_88           |     9|
|90    |        MedianBlur_5_linedEe_ram_U            |MedianBlur_5_linedEe_ram          |     9|
|91    |    Resize204_U0                              |Resize204                         |  9661|
|92    |      grp_Resize_opr_linear_fu_166            |Resize_opr_linear_61              |  9644|
|93    |        k_buf_val_val_0_0_U                   |Resize_opr_linearkbM_62           |    52|
|94    |          Resize_opr_linearkbM_ram_U          |Resize_opr_linearkbM_ram_85       |    52|
|95    |        k_buf_val_val_1_0_U                   |Resize_opr_linearlbW_63           |    28|
|96    |          Resize_opr_linearlbW_ram_U          |Resize_opr_linearlbW_ram_84       |    28|
|97    |        top_mul_mul_8ns_2qcK_U87              |top_mul_mul_8ns_2qcK_64           |     3|
|98    |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_83   |     3|
|99    |        top_mul_mul_8ns_2qcK_U88              |top_mul_mul_8ns_2qcK_65           |     2|
|100   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_82   |     2|
|101   |        top_mul_mul_8ns_2qcK_U89              |top_mul_mul_8ns_2qcK_66           |     3|
|102   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_81   |     3|
|103   |        top_mul_mul_8ns_2qcK_U90              |top_mul_mul_8ns_2qcK_67           |     4|
|104   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_80   |     4|
|105   |        top_sdiv_43ns_27sncg_U84              |top_sdiv_43ns_27sncg_68           |   273|
|106   |          top_sdiv_43ns_27sncg_div_U          |top_sdiv_43ns_27sncg_div_78       |   273|
|107   |            top_sdiv_43ns_27sncg_div_u_0      |top_sdiv_43ns_27sncg_div_u_79     |   199|
|108   |        top_sdiv_44ns_28smb6_U83              |top_sdiv_44ns_28smb6_69           |   312|
|109   |          top_sdiv_44ns_28smb6_div_U          |top_sdiv_44ns_28smb6_div_76       |   312|
|110   |            top_sdiv_44ns_28smb6_div_u_0      |top_sdiv_44ns_28smb6_div_u_77     |   241|
|111   |        top_udiv_26ns_32spcA_U86              |top_udiv_26ns_32spcA_70           |  2557|
|112   |          top_udiv_26ns_32spcA_div_U          |top_udiv_26ns_32spcA_div_74       |  2557|
|113   |            top_udiv_26ns_32spcA_div_u_0      |top_udiv_26ns_32spcA_div_u_75     |  2502|
|114   |        top_udiv_27ns_32socq_U85              |top_udiv_27ns_32socq_71           |  2696|
|115   |          top_udiv_27ns_32socq_div_U          |top_udiv_27ns_32socq_div_72       |  2696|
|116   |            top_udiv_27ns_32socq_div_u_0      |top_udiv_27ns_32socq_div_u_73     |  2638|
|117   |    Resize_U0                                 |Resize                            |  9626|
|118   |      grp_Resize_opr_linear_fu_166            |Resize_opr_linear                 |  9608|
|119   |        k_buf_val_val_0_0_U                   |Resize_opr_linearkbM              |    67|
|120   |          Resize_opr_linearkbM_ram_U          |Resize_opr_linearkbM_ram          |    67|
|121   |        k_buf_val_val_1_0_U                   |Resize_opr_linearlbW              |    26|
|122   |          Resize_opr_linearlbW_ram_U          |Resize_opr_linearlbW_ram          |    26|
|123   |        top_mul_mul_8ns_2qcK_U87              |top_mul_mul_8ns_2qcK              |     3|
|124   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_60   |     3|
|125   |        top_mul_mul_8ns_2qcK_U88              |top_mul_mul_8ns_2qcK_55           |     2|
|126   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_59   |     2|
|127   |        top_mul_mul_8ns_2qcK_U89              |top_mul_mul_8ns_2qcK_56           |     3|
|128   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1_58   |     3|
|129   |        top_mul_mul_8ns_2qcK_U90              |top_mul_mul_8ns_2qcK_57           |     4|
|130   |          top_mul_mul_8ns_2qcK_DSP48_1_U      |top_mul_mul_8ns_2qcK_DSP48_1      |     4|
|131   |        top_sdiv_43ns_27sncg_U84              |top_sdiv_43ns_27sncg              |   273|
|132   |          top_sdiv_43ns_27sncg_div_U          |top_sdiv_43ns_27sncg_div          |   273|
|133   |            top_sdiv_43ns_27sncg_div_u_0      |top_sdiv_43ns_27sncg_div_u        |   199|
|134   |        top_sdiv_44ns_28smb6_U83              |top_sdiv_44ns_28smb6              |   269|
|135   |          top_sdiv_44ns_28smb6_div_U          |top_sdiv_44ns_28smb6_div          |   269|
|136   |            top_sdiv_44ns_28smb6_div_u_0      |top_sdiv_44ns_28smb6_div_u        |   198|
|137   |        top_udiv_26ns_32spcA_U86              |top_udiv_26ns_32spcA              |  2557|
|138   |          top_udiv_26ns_32spcA_div_U          |top_udiv_26ns_32spcA_div          |  2557|
|139   |            top_udiv_26ns_32spcA_div_u_0      |top_udiv_26ns_32spcA_div_u        |  2502|
|140   |        top_udiv_27ns_32socq_U85              |top_udiv_27ns_32socq              |  2696|
|141   |          top_udiv_27ns_32socq_div_U          |top_udiv_27ns_32socq_div          |  2696|
|142   |            top_udiv_27ns_32socq_div_u_0      |top_udiv_27ns_32socq_div_u        |  2638|
|143   |    binary_hsv_data_stre_U                    |fifo_w8_d2_A                      |    13|
|144   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_54          |     4|
|145   |    blur_binary_data_str_U                    |fifo_w8_d2_A_0                    |    48|
|146   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_53          |    40|
|147   |    dilate1_cols_V_c_U                        |fifo_w12_d8_A                     |    25|
|148   |      U_fifo_w12_d8_A_ram                     |fifo_w12_d8_A_shiftReg            |     6|
|149   |    dilate1_data_stream_s_U                   |fifo_w8_d2_A_1                    |    40|
|150   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_52          |    32|
|151   |    dilate1_rows_V_c_U                        |fifo_w11_d8_A                     |    24|
|152   |      U_fifo_w11_d8_A_ram                     |fifo_w11_d8_A_shiftReg            |     8|
|153   |    dilate_copy1_data_st_U                    |fifo_w8_d2_A_2                    |    27|
|154   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_51          |    18|
|155   |    dilate_copy2_cols_V_s_U                   |fifo_w10_d14_A                    |    28|
|156   |      U_fifo_w10_d14_A_ram                    |fifo_w10_d14_A_shiftReg           |     7|
|157   |    dilate_copy2_data_st_U                    |fifo_w8_d2_A_3                    |    25|
|158   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_50          |    16|
|159   |    dilate_copy2_rows_V_s_U                   |fifo_w9_d14_A                     |    27|
|160   |      U_fifo_w9_d14_A_ram                     |fifo_w9_d14_A_shiftReg            |     9|
|161   |    erode_blur_cols_V_c_U                     |fifo_w12_d7_A                     |    24|
|162   |      U_fifo_w12_d7_A_ram                     |fifo_w12_d7_A_shiftReg            |     8|
|163   |    erode_blur_data_stre_U                    |fifo_w8_d2_A_4                    |    33|
|164   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_49          |    24|
|165   |    erode_blur_rows_V_c_U                     |fifo_w11_d7_A                     |    24|
|166   |      U_fifo_w11_d7_A_ram                     |fifo_w11_d7_A_shiftReg            |     8|
|167   |    hsv_img_data_stream_1_U                   |fifo_w8_d2_A_5                    |    33|
|168   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_48          |    24|
|169   |    hsv_img_data_stream_2_U                   |fifo_w8_d2_A_6                    |    34|
|170   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_47          |    24|
|171   |    hsv_img_data_stream_s_U                   |fifo_w8_d2_A_7                    |    27|
|172   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_46          |    18|
|173   |    output_img_data_stre_1_U                  |fifo_w8_d2_A_8                    |    24|
|174   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_45          |    16|
|175   |    output_img_data_stre_2_U                  |fifo_w8_d2_A_9                    |    17|
|176   |    output_img_data_stre_U                    |fifo_w8_d2_A_10                   |    25|
|177   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_44          |    16|
|178   |    output_img_rec_data_1_U                   |fifo_w8_d2_A_11                   |    40|
|179   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_43          |    32|
|180   |    output_img_rec_data_2_U                   |fifo_w8_d2_A_12                   |    40|
|181   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_42          |    32|
|182   |    output_img_rec_data_s_U                   |fifo_w8_d2_A_13                   |    41|
|183   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_41          |    32|
|184   |    rdilate2_cols_V_c58_U                     |fifo_w10_d2_A                     |    19|
|185   |      U_fifo_w10_d2_A_ram                     |fifo_w10_d2_A_shiftReg            |    10|
|186   |    rdilate2_cols_V_c_U                       |fifo_w10_d8_A                     |    25|
|187   |      U_fifo_w10_d8_A_ram                     |fifo_w10_d8_A_shiftReg            |     6|
|188   |    rdilate2_data_stream_U                    |fifo_w8_d2_A_14                   |    33|
|189   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_40          |    25|
|190   |    rdilate2_rows_V_c57_U                     |fifo_w9_d2_A                      |    20|
|191   |      U_fifo_w9_d2_A_ram                      |fifo_w9_d2_A_shiftReg             |    12|
|192   |    rdilate2_rows_V_c_U                       |fifo_w9_d8_A                      |    24|
|193   |      U_fifo_w9_d8_A_ram                      |fifo_w9_d8_A_shiftReg             |     8|
|194   |    rdilate3_cols_V_c_U                       |fifo_w10_d10_A                    |    26|
|195   |      U_fifo_w10_d10_A_ram                    |fifo_w10_d10_A_shiftReg           |     9|
|196   |    rdilate3_data_stream_U                    |fifo_w8_d2_A_15                   |    32|
|197   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_39          |    24|
|198   |    rdilate3_rows_V_c_U                       |fifo_w9_d10_A                     |    25|
|199   |      U_fifo_w9_d10_A_ram                     |fifo_w9_d10_A_shiftReg            |     8|
|200   |    rdilate4_cols_V_c_U                       |fifo_w10_d11_A                    |    27|
|201   |      U_fifo_w10_d11_A_ram                    |fifo_w10_d11_A_shiftReg           |     9|
|202   |    rdilate4_data_stream_U                    |fifo_w8_d2_A_16                   |    32|
|203   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_38          |    24|
|204   |    rdilate4_rows_V_c_U                       |fifo_w9_d11_A                     |    26|
|205   |      U_fifo_w9_d11_A_ram                     |fifo_w9_d11_A_shiftReg            |     8|
|206   |    rdilate5_cols_V_c_U                       |fifo_w10_d12_A                    |    28|
|207   |      U_fifo_w10_d12_A_ram                    |fifo_w10_d12_A_shiftReg           |    10|
|208   |    rdilate5_data_stream_U                    |fifo_w8_d2_A_17                   |    32|
|209   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_37          |    24|
|210   |    rdilate5_rows_V_c_U                       |fifo_w9_d12_A                     |    27|
|211   |      U_fifo_w9_d12_A_ram                     |fifo_w9_d12_A_shiftReg            |     8|
|212   |    rdilate6_data_stream_U                    |fifo_w8_d2_A_18                   |    32|
|213   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_36          |    24|
|214   |    resize_dilate_cols_V_1_U                  |fifo_w12_d14_A                    |    25|
|215   |      U_fifo_w12_d14_A_ram                    |fifo_w12_d14_A_shiftReg           |     7|
|216   |    resize_dilate_cols_V_U                    |fifo_w12_d2_A                     |    16|
|217   |      U_fifo_w12_d2_A_ram                     |fifo_w12_d2_A_shiftReg            |     7|
|218   |    resize_dilate_data_s_U                    |fifo_w8_d2_A_19                   |    33|
|219   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_35          |    25|
|220   |    resize_dilate_rows_V_1_U                  |fifo_w11_d14_A                    |    27|
|221   |      U_fifo_w11_d14_A_ram                    |fifo_w11_d14_A_shiftReg           |     9|
|222   |    resize_dilate_rows_V_U                    |fifo_w11_d2_A                     |    20|
|223   |      U_fifo_w11_d2_A_ram                     |fifo_w11_d2_A_shiftReg            |    12|
|224   |    rgb_img_cols_V_c56_U                      |fifo_w12_d2_A_20                  |    10|
|225   |    rgb_img_cols_V_c_U                        |fifo_w12_d2_A_21                  |    11|
|226   |    rgb_img_data_stream_1_U                   |fifo_w8_d2_A_22                   |    35|
|227   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_34          |    25|
|228   |    rgb_img_data_stream_2_U                   |fifo_w8_d2_A_23                   |    35|
|229   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_33          |    25|
|230   |    rgb_img_data_stream_s_U                   |fifo_w8_d2_A_24                   |    35|
|231   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg             |    25|
|232   |    rgb_img_rows_V_c55_U                      |fifo_w11_d2_A_25                  |    10|
|233   |    rgb_img_rows_V_c_U                        |fifo_w11_d2_A_26                  |    10|
|234   |    start_for_Add_RecHfu_U                    |start_for_Add_RecHfu              |    19|
|235   |    start_for_CvtColoIfE_U                    |start_for_CvtColoIfE              |    10|
|236   |    start_for_CvtColoOgC_U                    |start_for_CvtColoOgC              |    11|
|237   |    start_for_Dilate2DeQ_U                    |start_for_Dilate2DeQ              |    18|
|238   |    start_for_Dilate2Ffa_U                    |start_for_Dilate2Ffa              |    21|
|239   |    start_for_Dilate2Gfk_U                    |start_for_Dilate2Gfk              |    19|
|240   |    start_for_Dilate2Lf8_U                    |start_for_Dilate2Lf8              |    13|
|241   |    start_for_Dilate_U0_U                     |start_for_Dilate_U0               |    20|
|242   |    start_for_DuplicaMgi_U                    |start_for_DuplicaMgi              |    14|
|243   |    start_for_Erode_U0_U                      |start_for_Erode_U0                |     8|
|244   |    start_for_In_RangJfO_U                    |start_for_In_RangJfO              |    10|
|245   |    start_for_Loop_CANgs_U                    |start_for_Loop_CANgs              |    10|
|246   |    start_for_Mat2AXIPgM_U                    |start_for_Mat2AXIPgM              |    11|
|247   |    start_for_MedianBKfY_U                    |start_for_MedianBKfY              |    11|
|248   |    start_for_Resize2Ee0_U                    |start_for_Resize2Ee0              |    18|
|249   |    start_for_Resize_U0_U                     |start_for_Resize_U0               |    19|
|250   |    top_AXILiteS_s_axi_U                      |top_AXILiteS_s_axi                |   396|
|251   |    xleft_c_U                                 |fifo_w32_d16_A                    |   103|
|252   |      U_fifo_w32_d16_A_ram                    |fifo_w32_d16_A_shiftReg_32        |    85|
|253   |    xright_c_U                                |fifo_w32_d16_A_27                 |   103|
|254   |      U_fifo_w32_d16_A_ram                    |fifo_w32_d16_A_shiftReg_31        |    85|
|255   |    ydown_c_U                                 |fifo_w32_d16_A_28                 |   104|
|256   |      U_fifo_w32_d16_A_ram                    |fifo_w32_d16_A_shiftReg_30        |    85|
|257   |    ytop_c_U                                  |fifo_w32_d16_A_29                 |   103|
|258   |      U_fifo_w32_d16_A_ram                    |fifo_w32_d16_A_shiftReg           |    85|
+------+----------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:04 ; elapsed = 00:05:15 . Memory (MB): peak = 1505.949 ; gain = 714.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 5 critical warnings and 336 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:23 ; elapsed = 00:04:57 . Memory (MB): peak = 1505.949 ; gain = 515.699
Synthesis Optimization Complete : Time (s): cpu = 00:05:04 ; elapsed = 00:05:15 . Memory (MB): peak = 1505.949 ; gain = 714.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1515.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1527.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
581 Infos, 389 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:24 ; elapsed = 00:05:38 . Memory (MB): peak = 1527.930 ; gain = 1032.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1527.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_top_0_0_synth_1/ov_carplate_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.930 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1527.930 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov_carplate_top_0_0, cache-ID = 82efad20852819e7
INFO: [Coretcl 2-1174] Renamed 257 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1527.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_top_0_0_synth_1/ov_carplate_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ov_carplate_top_0_0_utilization_synth.rpt -pb ov_carplate_top_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:20:24 2020...
