<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_48fccac38710b1da63954f9675a78123.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is to describe the shared local memory surface for scattering store.  
 <a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="payload__xe_8hpp_source.html">payload_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab8d352dec6c4447a44becaa46f208ce0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;</td></tr>
<tr class="separator:ab8d352dec6c4447a44becaa46f208ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90faf3685f59784fb7968e4407f53e4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a> = dtype_</td></tr>
<tr class="separator:ad90faf3685f59784fb7968e4407f53e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfaa9e6f9a8b74fff22f8a028b9c9d6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a3dfaa9e6f9a8b74fff22f8a028b9c9d6">tile_desc</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;</td></tr>
<tr class="separator:a3dfaa9e6f9a8b74fff22f8a028b9c9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1da5beda841df8a1d4ba3c6b96aedb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a> = uint32_t</td></tr>
<tr class="separator:a1f1da5beda841df8a1d4ba3c6b96aedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af6837aabb0a2bc6606398cd0278433f7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#af6837aabb0a2bc6606398cd0278433f7">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> mem_tdesc)</td></tr>
<tr class="separator:af6837aabb0a2bc6606398cd0278433f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f1a3ba6355e12bbb77b75b46c16332"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a85f1a3ba6355e12bbb77b75b46c16332">mem_payload_t</a> (uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:a85f1a3ba6355e12bbb77b75b46c16332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c58857d654d1d6d2b7a06b2245f6f86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a4c58857d654d1d6d2b7a06b2245f6f86">init</a> (uint32_t base, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:a4c58857d654d1d6d2b7a06b2245f6f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7750c0f46775b08826c39031b5e7f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a2c7750c0f46775b08826c39031b5e7f8">init</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a> mem_tdesc)</td></tr>
<tr class="separator:a2c7750c0f46775b08826c39031b5e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fb9bb5355c5b7ae063edf2c8e38292"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa5fb9bb5355c5b7ae063edf2c8e38292">mem_payload_t</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:aa5fb9bb5355c5b7ae063edf2c8e38292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6c11c7952a839031a23ba8ebb27614"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#afb6c11c7952a839031a23ba8ebb27614">mem_payload_t</a> ()=default</td></tr>
<tr class="separator:afb6c11c7952a839031a23ba8ebb27614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fa3203ad38dabab68565db42e63f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a88fa3203ad38dabab68565db42e63f4c">operator=</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:a88fa3203ad38dabab68565db42e63f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa302c762f1d0d7e897ce9155156988fb"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </td></tr>
<tr class="memitem:aa302c762f1d0d7e897ce9155156988fb"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa302c762f1d0d7e897ce9155156988fb">update_tdesc</a> (int offset)</td></tr>
<tr class="separator:aa302c762f1d0d7e897ce9155156988fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a921a5e353712b114c11bde3e2c4b11b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a921a5e353712b114c11bde3e2c4b11b7">address</a></td></tr>
<tr class="separator:a921a5e353712b114c11bde3e2c4b11b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be34023e54cca1a779f545335f66d09"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a5be34023e54cca1a779f545335f66d09">pitch_in_bytes</a></td></tr>
<tr class="separator:a5be34023e54cca1a779f545335f66d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04fe7060352d260e27d7f0a260c5a83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab04fe7060352d260e27d7f0a260c5a83">cyclic_count</a></td></tr>
<tr class="separator:ab04fe7060352d260e27d7f0a260c5a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8734b5d0c64b87994293a6fefd30c8e0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a8734b5d0c64b87994293a6fefd30c8e0">wg_width_in_bytes</a></td></tr>
<tr class="separator:a8734b5d0c64b87994293a6fefd30c8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96a98d422ae1547d3a80552d41b577a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad96a98d422ae1547d3a80552d41b577a">wg_height_in_elems</a></td></tr>
<tr class="separator:ad96a98d422ae1547d3a80552d41b577a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:aa2bbde4f8c948c1322fd33cb8f9f6db0"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa2bbde4f8c948c1322fd33cb8f9f6db0">memory_space</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a></td></tr>
<tr class="separator:aa2bbde4f8c948c1322fd33cb8f9f6db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11c7b62d4ee9ffbcc13a8a2e7a0c821"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa11c7b62d4ee9ffbcc13a8a2e7a0c821">memory_layout</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:aa11c7b62d4ee9ffbcc13a8a2e7a0c821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa642f8352abaf8ebaa246c42f184b193"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa642f8352abaf8ebaa246c42f184b193">message_type</a> = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a></td></tr>
<tr class="separator:aa642f8352abaf8ebaa246c42f184b193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9c726ead11e0121a3fb85aaede465d"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#acb9c726ead11e0121a3fb85aaede465d">alignment_in_bytes</a> = mem_desc_t::alignment_in_bytes</td></tr>
<tr class="separator:acb9c726ead11e0121a3fb85aaede465d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff352ae84b2cbe9fec004ee4a5c3be99"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aff352ae84b2cbe9fec004ee4a5c3be99">arch_tag</a> = arch_tag_</td></tr>
<tr class="separator:aff352ae84b2cbe9fec004ee4a5c3be99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396c0b18362ea4e07b8bcf80926d9b29"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a396c0b18362ea4e07b8bcf80926d9b29">tile_bytes</a> = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td></tr>
<tr class="separator:a396c0b18362ea4e07b8bcf80926d9b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00fa9ae52252500adc2feb369f173d2"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ac00fa9ae52252500adc2feb369f173d2">block_bytes</a> = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td></tr>
<tr class="separator:ac00fa9ae52252500adc2feb369f173d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218b2b1c2443d832d98f6598b2b8ab2b"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a218b2b1c2443d832d98f6598b2b8ab2b">vnni_scale_factor</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td></tr>
<tr class="separator:a218b2b1c2443d832d98f6598b2b8ab2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0bc702dc713286dccf090fdac2222e9"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">is_simd16_vec</a> = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0)</td></tr>
<tr class="separator:ae0bc702dc713286dccf090fdac2222e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae345649ba918a73e09bf5300fa84a47d"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae345649ba918a73e09bf5300fa84a47d">num_vector_size</a></td></tr>
<tr class="separator:ae345649ba918a73e09bf5300fa84a47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fc1a23a0b1bef8f4dc3c507767a931"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a55fc1a23a0b1bef8f4dc3c507767a931">min_store_bytes</a> = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>)</td></tr>
<tr class="separator:a55fc1a23a0b1bef8f4dc3c507767a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7375e412d23e211f1336b06374f82c8c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a7375e412d23e211f1336b06374f82c8c">max_store_bytes</a> = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>)</td></tr>
<tr class="separator:a7375e412d23e211f1336b06374f82c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43805f75527575bedd01e0ee60de605"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">num_channel</a></td></tr>
<tr class="separator:aa43805f75527575bedd01e0ee60de605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91f2fd415e61f9064e0beed9784ffe6"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa91f2fd415e61f9064e0beed9784ffe6">num_channel_x</a> = block_size_x</td></tr>
<tr class="separator:aa91f2fd415e61f9064e0beed9784ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77322e282ff12147d44e0cc9f84000ff"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a77322e282ff12147d44e0cc9f84000ff">num_channel_y</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">is_simd16_vec</a> ? 1 : <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa91f2fd415e61f9064e0beed9784ffe6">num_channel_x</a></td></tr>
<tr class="separator:a77322e282ff12147d44e0cc9f84000ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365fe23bf736044454e0895d581e65e2"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a365fe23bf736044454e0895d581e65e2">store_elems</a></td></tr>
<tr class="separator:a365fe23bf736044454e0895d581e65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_, uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt;<br />
struct gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</div><p>Is to describe the shared local memory surface for scattering store. </p>
<ol type="1">
<li>data located in shared local memory 2. tile will be stored in scatter mode</li>
<li>data in register file is vnni packed and col majored. <dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype</td><td>Is the data type </td></tr>
    <tr><td class="paramname">tile_desc_</td><td>Is the tile descriptor </td></tr>
    <tr><td class="paramname">mem_layout_</td><td>Is the memory layout </td></tr>
  </table>
  </dd>
</dl>
</li>
</ol>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="ad90faf3685f59784fb7968e4407f53e4" name="ad90faf3685f59784fb7968e4407f53e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90faf3685f59784fb7968e4407f53e4">&#9670;&#160;</a></span>dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::dtype =  dtype_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d352dec6c4447a44becaa46f208ce0" name="ab8d352dec6c4447a44becaa46f208ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d352dec6c4447a44becaa46f208ce0">&#9670;&#160;</a></span>mem_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt;dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f1da5beda841df8a1d4ba3c6b96aedb" name="a1f1da5beda841df8a1d4ba3c6b96aedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1da5beda841df8a1d4ba3c6b96aedb">&#9670;&#160;</a></span>store_dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::store_dtype =  uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dfaa9e6f9a8b74fff22f8a028b9c9d6" name="a3dfaa9e6f9a8b74fff22f8a028b9c9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dfaa9e6f9a8b74fff22f8a028b9c9d6">&#9670;&#160;</a></span>tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_desc =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt;tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af6837aabb0a2bc6606398cd0278433f7" name="af6837aabb0a2bc6606398cd0278433f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6837aabb0a2bc6606398cd0278433f7">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f1a3ba6355e12bbb77b75b46c16332" name="a85f1a3ba6355e12bbb77b75b46c16332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f1a3ba6355e12bbb77b75b46c16332">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5fb9bb5355c5b7ae063edf2c8e38292" name="aa5fb9bb5355c5b7ae063edf2c8e38292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fb9bb5355c5b7ae063edf2c8e38292">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afb6c11c7952a839031a23ba8ebb27614" name="afb6c11c7952a839031a23ba8ebb27614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6c11c7952a839031a23ba8ebb27614">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2c7750c0f46775b08826c39031b5e7f8" name="a2c7750c0f46775b08826c39031b5e7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7750c0f46775b08826c39031b5e7f8">&#9670;&#160;</a></span>init() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c58857d654d1d6d2b7a06b2245f6f86" name="a4c58857d654d1d6d2b7a06b2245f6f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c58857d654d1d6d2b7a06b2245f6f86">&#9670;&#160;</a></span>init() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fa3203ad38dabab68565db42e63f4c" name="a88fa3203ad38dabab68565db42e63f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fa3203ad38dabab68565db42e63f4c">&#9670;&#160;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa302c762f1d0d7e897ce9155156988fb" name="aa302c762f1d0d7e897ce9155156988fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa302c762f1d0d7e897ce9155156988fb">&#9670;&#160;</a></span>update_tdesc()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::update_tdesc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a921a5e353712b114c11bde3e2c4b11b7" name="a921a5e353712b114c11bde3e2c4b11b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921a5e353712b114c11bde3e2c4b11b7">&#9670;&#160;</a></span>address</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9c726ead11e0121a3fb85aaede465d" name="acb9c726ead11e0121a3fb85aaede465d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9c726ead11e0121a3fb85aaede465d">&#9670;&#160;</a></span>alignment_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::alignment_in_bytes = mem_desc_t::alignment_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aff352ae84b2cbe9fec004ee4a5c3be99" name="aff352ae84b2cbe9fec004ee4a5c3be99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff352ae84b2cbe9fec004ee4a5c3be99">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::arch_tag = arch_tag_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00fa9ae52252500adc2feb369f173d2" name="ac00fa9ae52252500adc2feb369f173d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00fa9ae52252500adc2feb369f173d2">&#9670;&#160;</a></span>block_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::block_bytes = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab04fe7060352d260e27d7f0a260c5a83" name="ab04fe7060352d260e27d7f0a260c5a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04fe7060352d260e27d7f0a260c5a83">&#9670;&#160;</a></span>cyclic_count</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::cyclic_count</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0bc702dc713286dccf090fdac2222e9" name="ae0bc702dc713286dccf090fdac2222e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0bc702dc713286dccf090fdac2222e9">&#9670;&#160;</a></span>is_simd16_vec</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::is_simd16_vec = (block_size_x == 16) &amp;&amp; ((tile_size_y &amp; (tile_size_y - 1)) == 0)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7375e412d23e211f1336b06374f82c8c" name="a7375e412d23e211f1336b06374f82c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7375e412d23e211f1336b06374f82c8c">&#9670;&#160;</a></span>max_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::max_store_bytes = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa11c7b62d4ee9ffbcc13a8a2e7a0c821" name="aa11c7b62d4ee9ffbcc13a8a2e7a0c821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11c7b62d4ee9ffbcc13a8a2e7a0c821">&#9670;&#160;</a></span>memory_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_layout = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2bbde4f8c948c1322fd33cb8f9f6db0" name="aa2bbde4f8c948c1322fd33cb8f9f6db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bbde4f8c948c1322fd33cb8f9f6db0">&#9670;&#160;</a></span>memory_space</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_space = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa642f8352abaf8ebaa246c42f184b193" name="aa642f8352abaf8ebaa246c42f184b193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa642f8352abaf8ebaa246c42f184b193">&#9670;&#160;</a></span>message_type</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::message_type = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a55fc1a23a0b1bef8f4dc3c507767a931" name="a55fc1a23a0b1bef8f4dc3c507767a931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fc1a23a0b1bef8f4dc3c507767a931">&#9670;&#160;</a></span>min_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::min_store_bytes = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa43805f75527575bedd01e0ee60de605" name="aa43805f75527575bedd01e0ee60de605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43805f75527575bedd01e0ee60de605">&#9670;&#160;</a></span>num_channel</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">is_simd16_vec</a></div>
<div class="line">            ? 16</div>
<div class="line">            : (((<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a396c0b18362ea4e07b8bcf80926d9b29">tile_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a7375e412d23e211f1336b06374f82c8c">max_store_bytes</a>) == 0</div>
<div class="line">                       &amp;&amp; (<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ac00fa9ae52252500adc2feb369f173d2">block_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a7375e412d23e211f1336b06374f82c8c">max_store_bytes</a>) == 0)</div>
<div class="line">                            ? 32</div>
<div class="line">                            : 16)</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a396c0b18362ea4e07b8bcf80926d9b29"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a396c0b18362ea4e07b8bcf80926d9b29">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_bytes</a></div><div class="ttdeci">static constexpr uint32_t tile_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:970</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a7375e412d23e211f1336b06374f82c8c"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a7375e412d23e211f1336b06374f82c8c">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::max_store_bytes</a></div><div class="ttdeci">static constexpr uint32_t max_store_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:983</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ac00fa9ae52252500adc2feb369f173d2"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ac00fa9ae52252500adc2feb369f173d2">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::block_bytes</a></div><div class="ttdeci">static constexpr uint32_t block_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:972</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ae0bc702dc713286dccf090fdac2222e9"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::is_simd16_vec</a></div><div class="ttdeci">static constexpr uint32_t is_simd16_vec</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:977</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa91f2fd415e61f9064e0beed9784ffe6" name="aa91f2fd415e61f9064e0beed9784ffe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa91f2fd415e61f9064e0beed9784ffe6">&#9670;&#160;</a></span>num_channel_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_x = block_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a77322e282ff12147d44e0cc9f84000ff" name="a77322e282ff12147d44e0cc9f84000ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77322e282ff12147d44e0cc9f84000ff">&#9670;&#160;</a></span>num_channel_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_y = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">is_simd16_vec</a> ? 1 : <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa43805f75527575bedd01e0ee60de605">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#aa91f2fd415e61f9064e0beed9784ffe6">num_channel_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae345649ba918a73e09bf5300fa84a47d" name="ae345649ba918a73e09bf5300fa84a47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae345649ba918a73e09bf5300fa84a47d">&#9670;&#160;</a></span>num_vector_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_vector_size</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae0bc702dc713286dccf090fdac2222e9">is_simd16_vec</a></div>
<div class="line">            ? detail::gcd&lt;tile_size_y / <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a218b2b1c2443d832d98f6598b2b8ab2b">vnni_scale_factor</a>, 8&gt;::value</div>
<div class="line">            : 1</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a218b2b1c2443d832d98f6598b2b8ab2b"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a218b2b1c2443d832d98f6598b2b8ab2b">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::vnni_scale_factor</a></div><div class="ttdeci">static constexpr uint32_t vnni_scale_factor</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:975</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5be34023e54cca1a779f545335f66d09" name="a5be34023e54cca1a779f545335f66d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be34023e54cca1a779f545335f66d09">&#9670;&#160;</a></span>pitch_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::pitch_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a365fe23bf736044454e0895d581e65e2" name="a365fe23bf736044454e0895d581e65e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365fe23bf736044454e0895d581e65e2">&#9670;&#160;</a></span>store_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::store_elems</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a77322e282ff12147d44e0cc9f84000ff">num_channel_y</a> * <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae345649ba918a73e09bf5300fa84a47d">num_vector_size</a></div>
<div class="line">            * <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a218b2b1c2443d832d98f6598b2b8ab2b">vnni_scale_factor</a> * block_size_x</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_a77322e282ff12147d44e0cc9f84000ff"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a77322e282ff12147d44e0cc9f84000ff">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::num_channel_y</a></div><div class="ttdeci">static constexpr uint32_t num_channel_y</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:992</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1_html_ae345649ba918a73e09bf5300fa84a47d"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ae345649ba918a73e09bf5300fa84a47d">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::num_vector_size</a></div><div class="ttdeci">static constexpr uint32_t num_vector_size</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:978</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a396c0b18362ea4e07b8bcf80926d9b29" name="a396c0b18362ea4e07b8bcf80926d9b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396c0b18362ea4e07b8bcf80926d9b29">&#9670;&#160;</a></span>tile_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_bytes = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a218b2b1c2443d832d98f6598b2b8ab2b" name="a218b2b1c2443d832d98f6598b2b8ab2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218b2b1c2443d832d98f6598b2b8ab2b">&#9670;&#160;</a></span>vnni_scale_factor</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::vnni_scale_factor = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#a1f1da5beda841df8a1d4ba3c6b96aedb">store_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ad90faf3685f59784fb7968e4407f53e4">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad96a98d422ae1547d3a80552d41b577a" name="ad96a98d422ae1547d3a80552d41b577a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad96a98d422ae1547d3a80552d41b577a">&#9670;&#160;</a></span>wg_height_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::wg_height_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8734b5d0c64b87994293a6fefd30c8e0" name="a8734b5d0c64b87994293a6fefd30c8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8734b5d0c64b87994293a6fefd30c8e0">&#9670;&#160;</a></span>wg_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , uint32_t tile_size_x_, uint32_t tile_size_y_, uint32_t block_size_x_, uint32_t block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_, uint32_t alignment_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html#ab8d352dec6c4447a44becaa46f208ce0">mem_desc_t</a>&lt; dtype_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, alignment_ &gt;, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a>&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a50894a237d9bcde0a18769af9a768baf">msg_type::scatter</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::wg_width_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">subgroup</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html">mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout::row_major, mem_space::local, alignment_ &gt;, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
