  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,80): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 3 input ports were not connected:
xmelab: (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,78): i_clk
xmelab: (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,79): i_en
xmelab: (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,81): i_a

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
   M1 u_M1 
         |
xmelab: *W,CUVDSO (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,35|9): 1 output port was not connected by dot-star:
xmelab: (./testcases/alwayslatch_misc_svi_dotStarModuleInst.sv,22): o_a

