/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:02:49 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[63].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4094_li4094.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4094_li4094.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6823_li6823.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6823_li6823.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[63].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[63].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 2
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[44].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2219_li2219.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2219_li2219.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5284_li5284.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5284_li5284.out[0] (.names)                                                                                                                                                         0.218     3.379
r4.state_out[44].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r4.state_out[44].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 3
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[15].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2190_li2190.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2190_li2190.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5255_li5255.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5255_li5255.out[0] (.names)                                                                                                                                                         0.218     3.379
r4.state_out[15].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r4.state_out[15].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 4
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[110].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4141_li4141.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4141_li4141.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6870_li6870.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6870_li6870.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[110].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[110].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 5
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[111].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4142_li4142.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4142_li4142.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6871_li6871.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6871_li6871.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[111].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[111].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 6
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[44].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4075_li4075.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4075_li4075.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6804_li6804.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6804_li6804.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[44].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[44].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 7
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[109].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4140_li4140.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4140_li4140.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6869_li6869.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6869_li6869.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[109].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[109].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 8
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[60].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2939_li2939.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2939_li2939.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5908_li5908.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5908_li5908.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[60].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[60].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 9
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[109].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2988_li2988.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2988_li2988.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5957_li5957.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5957_li5957.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[109].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[109].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 10
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[77].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2956_li2956.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2956_li2956.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5925_li5925.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5925_li5925.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[77].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[77].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 11
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[108].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2987_li2987.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2987_li2987.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5956_li5956.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5956_li5956.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[108].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[108].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 12
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[76].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2955_li2955.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2955_li2955.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5924_li5924.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5924_li5924.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[76].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[76].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 13
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[12].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2891_li2891.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2891_li2891.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5860_li5860.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5860_li5860.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[12].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[12].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 14
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[95].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4126_li4126.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4126_li4126.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6855_li6855.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6855_li6855.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[95].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[95].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 15
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[109].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1836_li1836.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1836_li1836.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5133_li5133.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5133_li5133.out[0] (.names)                                                                                                                                                         0.218     3.379
r3.state_out[109].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[109].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 16
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[31].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4062_li4062.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4062_li4062.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6791_li6791.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6791_li6791.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[31].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[31].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 17
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[89].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4120_li4120.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4120_li4120.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6849_li6849.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6849_li6849.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[89].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[89].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 18
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[111].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2990_li2990.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2990_li2990.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5959_li5959.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5959_li5959.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[111].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[111].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 19
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[79].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2958_li2958.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2958_li2958.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5927_li5927.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5927_li5927.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[79].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[79].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 20
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[15].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2894_li2894.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2894_li2894.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5863_li5863.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5863_li5863.out[0] (.names)                                                                                                                                                         0.218     3.379
r6.state_out[15].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[15].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 21
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[60].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4091_li4091.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4091_li4091.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6820_li6820.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6820_li6820.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[60].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[60].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 22
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[93].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4124_li4124.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4124_li4124.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6853_li6853.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6853_li6853.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[93].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[93].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 23
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[61].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4092_li4092.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4092_li4092.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6821_li6821.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6821_li6821.out[0] (.names)                                                                                                                                                         0.218     3.379
r9.state_out[61].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[61].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 24
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[44].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3371_li3371.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3371_li3371.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6196_li6196.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6196_li6196.out[0] (.names)                                                                                                                                                         0.218     3.379
r7.state_out[44].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[44].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 25
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[12].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3339_li3339.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3339_li3339.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6164_li6164.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6164_li6164.out[0] (.names)                                                                                                                                                         0.218     3.379
r7.state_out[12].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[12].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 26
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[47].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3374_li3374.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3374_li3374.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6199_li6199.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6199_li6199.out[0] (.names)                                                                                                                                                         0.218     3.379
r7.state_out[47].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[47].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 27
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[15].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3342_li3342.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3342_li3342.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6167_li6167.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6167_li6167.out[0] (.names)                                                                                                                                                         0.218     3.379
r7.state_out[15].D[0] (dffre)                                                                                                                                                                                 0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[15].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 28
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[111].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1838_li1838.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1838_li1838.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5135_li5135.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5135_li5135.out[0] (.names)                                                                                                                                                         0.218     3.379
r3.state_out[111].D[0] (dffre)                                                                                                                                                                                0.890     4.270
data arrival time                                                                                                                                                                                                       4.270

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[111].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.270
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.911


#Path 29
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[126].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1853_li1853.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1853_li1853.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5150_li5150.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5150_li5150.out[0] (.names)                                                                                                                                                         0.197     3.358
r3.state_out[126].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[126].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 30
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[29].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3356_li3356.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3356_li3356.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6181_li6181.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6181_li6181.out[0] (.names)                                                                                                                                                         0.197     3.358
r7.state_out[29].D[0] (dffre)                                                                                                                                                                                 0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[29].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 31
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[74].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4105_li4105.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4105_li4105.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6834_li6834.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6834_li6834.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[74].D[0] (dffre)                                                                                                                                                                                 0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[74].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 32
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[126].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4157_li4157.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4157_li4157.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6886_li6886.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6886_li6886.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[126].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[126].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 33
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[124].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1851_li1851.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1851_li1851.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5148_li5148.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5148_li5148.out[0] (.names)                                                                                                                                                         0.197     3.358
r3.state_out[124].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[124].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 34
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[78].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4109_li4109.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4109_li4109.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6838_li6838.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6838_li6838.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[78].D[0] (dffre)                                                                                                                                                                                 0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[78].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 35
Startpoint: $techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[13].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3923\bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4044_li4044.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4044_li4044.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6773_li6773.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6773_li6773.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[13].D[0] (dffre)                                                                                                                                                                                 0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[13].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 36
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[29].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2204_li2204.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2204_li2204.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5269_li5269.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5269_li5269.out[0] (.names)                                                                                                                                                         0.197     3.358
r4.state_out[29].D[0] (dffre)                                                                                                                                                                                 0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r4.state_out[29].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 37
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[127].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4158_li4158.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4158_li4158.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6887_li6887.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6887_li6887.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[127].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[127].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 38
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[125].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4156_li4156.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4156_li4156.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6885_li6885.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6885_li6885.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[125].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[125].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 39
Startpoint: $techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[124].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3922\bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li4155_li4155.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li4155_li4155.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6884_li6884.in[1] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6884_li6884.out[0] (.names)                                                                                                                                                         0.197     3.358
r9.state_out[124].D[0] (dffre)                                                                                                                                                                                0.890     4.248
data arrival time                                                                                                                                                                                                       4.248

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r9.state_out[124].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.248
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.889


#Path 40
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[10].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1737_li1737.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1737_li1737.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5034_li5034.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5034_li5034.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[10].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[10].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 41
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[10].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2889_li2889.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2889_li2889.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5858_li5858.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5858_li5858.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[10].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[10].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 42
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[42].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1769_li1769.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1769_li1769.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5066_li5066.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5066_li5066.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[42].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[42].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 43
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[107].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2986_li2986.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2986_li2986.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5955_li5955.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5955_li5955.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[107].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[107].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 44
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[12].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1739_li1739.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1739_li1739.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5036_li5036.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5036_li5036.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[12].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[12].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 45
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[75].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2954_li2954.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2954_li2954.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5923_li5923.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5923_li5923.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[75].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[75].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 46
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[43].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2922_li2922.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2922_li2922.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5891_li5891.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5891_li5891.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[43].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[43].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 47
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[11].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2890_li2890.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2890_li2890.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5859_li5859.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5859_li5859.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[11].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[11].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 48
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[105].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2984_li2984.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2984_li2984.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5953_li5953.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5953_li5953.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[105].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[105].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 49
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[73].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2952_li2952.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2952_li2952.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5921_li5921.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5921_li5921.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[73].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[73].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 50
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[41].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2920_li2920.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2920_li2920.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5889_li5889.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5889_li5889.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[41].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[41].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 51
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[9].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2888_li2888.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2888_li2888.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5857_li5857.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5857_li5857.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[9].D[0] (dffre)                                                                                                                                                                                  0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[9].C[0] (dffre)                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 52
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[74].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1801_li1801.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1801_li1801.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5098_li5098.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5098_li5098.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[74].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[74].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 53
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[106].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1833_li1833.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1833_li1833.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5130_li5130.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5130_li5130.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[106].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[106].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 54
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[88].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2967_li2967.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2967_li2967.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5936_li5936.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5936_li5936.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[88].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[88].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 55
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[73].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1800_li1800.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1800_li1800.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5097_li5097.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5097_li5097.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[73].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[73].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 56
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[121].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3000_li3000.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3000_li3000.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5969_li5969.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5969_li5969.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[121].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[121].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 57
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[56].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2935_li2935.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2935_li2935.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5904_li5904.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5904_li5904.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[56].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[56].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 58
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[24].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2903_li2903.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2903_li2903.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5872_li5872.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5872_li5872.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[24].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[24].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 59
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[62].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2941_li2941.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2941_li2941.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5910_li5910.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5910_li5910.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[62].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[62].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 60
Startpoint: $techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[30].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3918\bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2909_li2909.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2909_li2909.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5878_li5878.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5878_li5878.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[30].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[30].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 61
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[61].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1788_li1788.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1788_li1788.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5085_li5085.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5085_li5085.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[61].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[61].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 62
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[93].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1820_li1820.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1820_li1820.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5117_li5117.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5117_li5117.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[93].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[93].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 63
Startpoint: $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[125].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1852_li1852.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1852_li1852.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5149_li5149.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5149_li5149.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[125].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[125].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 64
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[41].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1768_li1768.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1768_li1768.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5065_li5065.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5065_li5065.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[41].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[41].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 65
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[107].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1834_li1834.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1834_li1834.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5131_li5131.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5131_li5131.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[107].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[107].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 66
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[13].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2892_li2892.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2892_li2892.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5861_li5861.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5861_li5861.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[13].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[13].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 67
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[105].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1832_li1832.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1832_li1832.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5129_li5129.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5129_li5129.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[105].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[105].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 68
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[11].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1738_li1738.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1738_li1738.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5035_li5035.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5035_li5035.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[11].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[11].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 69
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[44].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2923_li2923.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2923_li2923.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5892_li5892.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5892_li5892.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[44].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[44].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 70
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[43].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1770_li1770.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1770_li1770.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5067_li5067.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5067_li5067.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[43].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[43].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 71
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[106].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2985_li2985.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2985_li2985.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5954_li5954.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5954_li5954.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[106].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[106].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 72
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[74].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2953_li2953.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2953_li2953.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5922_li5922.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5922_li5922.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[74].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[74].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 73
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[42].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2921_li2921.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2921_li2921.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5890_li5890.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5890_li5890.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[42].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[42].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 74
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[75].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1802_li1802.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1802_li1802.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5099_li5099.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5099_li5099.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[75].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[75].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 75
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[13].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1740_li1740.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1740_li1740.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5037_li5037.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5037_li5037.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[13].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[13].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 76
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[62].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3389_li3389.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3389_li3389.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6214_li6214.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6214_li6214.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[62].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[62].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 77
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[30].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3357_li3357.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3357_li3357.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6182_li6182.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6182_li6182.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[30].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[30].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 78
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[14].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0493_li0493.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0493_li0493.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4526_li4526.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4526_li4526.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[14].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[14].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 79
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[46].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0525_li0525.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0525_li0525.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4558_li4558.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4558_li4558.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[46].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[46].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 80
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[8].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0487_li0487.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0487_li0487.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4520_li4520.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4520_li4520.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[8].D[0] (dffre)                                                                                                                                                                                  0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[8].C[0] (dffre)                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 81
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[40].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0519_li0519.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0519_li0519.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4552_li4552.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4552_li4552.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[40].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[40].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 82
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[15].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0494_li0494.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0494_li0494.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4527_li4527.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4527_li4527.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[15].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[15].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 83
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[47].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li0526_li0526.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li0526_li0526.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4559_li4559.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4559_li4559.out[0] (.names)                                                                                                                                                         0.173     3.334
r1.state_out[47].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r1.state_out[47].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 84
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[45].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3372_li3372.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3372_li3372.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6197_li6197.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6197_li6197.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[45].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[45].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 85
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[13].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3340_li3340.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3340_li3340.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6165_li6165.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6165_li6165.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[13].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[13].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 86
Startpoint: $techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[24].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3920\bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3351_li3351.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3351_li3351.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6176_li6176.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6176_li6176.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[24].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[24].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 87
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[45].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1772_li1772.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1772_li1772.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5069_li5069.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5069_li5069.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[45].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[45].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 88
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[42].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3369_li3369.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3369_li3369.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6194_li6194.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6194_li6194.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[42].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[42].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 89
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[10].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3337_li3337.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3337_li3337.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6162_li6162.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6162_li6162.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[10].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[10].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 90
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[43].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3370_li3370.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3370_li3370.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6195_li6195.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6195_li6195.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[43].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[43].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 91
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[11].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3338_li3338.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3338_li3338.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6163_li6163.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6163_li6163.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[11].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[11].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 92
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[41].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3368_li3368.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3368_li3368.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6193_li6193.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6193_li6193.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[41].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[41].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 93
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[9].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li3336_li3336.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li3336_li3336.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li6161_li6161.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li6161_li6161.out[0] (.names)                                                                                                                                                         0.173     3.334
r7.state_out[9].D[0] (dffre)                                                                                                                                                                                  0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r7.state_out[9].C[0] (dffre)                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 94
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[77].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1804_li1804.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1804_li1804.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5101_li5101.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5101_li5101.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[77].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[77].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 95
Startpoint: $techmap3925\bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r10.state_out[14].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3925\bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3925\bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1019_li1019.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1019_li1019.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li4654_li4654.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li4654_li4654.out[0] (.names)                                                                                                                                                         0.173     3.334
r10.state_out[14].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r10.state_out[14].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 96
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[14].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2893_li2893.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2893_li2893.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5862_li5862.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5862_li5862.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[14].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[14].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 97
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[104].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2983_li2983.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2983_li2983.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5952_li5952.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5952_li5952.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[104].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[104].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 98
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[76].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1803_li1803.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1803_li1803.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5100_li5100.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5100_li5100.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[76].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[76].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 99
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[108].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li1835_li1835.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li1835_li1835.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5132_li5132.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5132_li5132.out[0] (.names)                                                                                                                                                         0.173     3.334
r3.state_out[108].D[0] (dffre)                                                                                                                                                                                0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r3.state_out[108].C[0] (dffre)                                                                                                                                                                                0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#Path 100
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[72].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
$abc$1057796$abc$738720$li2951_li2951.in[1] (.names)                                                                                                                                                          0.890     2.074
$abc$1057796$abc$738720$li2951_li2951.out[0] (.names)                                                                                                                                                         0.197     2.271
$abc$1057796$abc$738720$li5920_li5920.in[0] (.names)                                                                                                                                                          0.890     3.161
$abc$1057796$abc$738720$li5920_li5920.out[0] (.names)                                                                                                                                                         0.173     3.334
r6.state_out[72].D[0] (dffre)                                                                                                                                                                                 0.890     4.224
data arrival time                                                                                                                                                                                                       4.224

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[72].C[0] (dffre)                                                                                                                                                                                 0.890     3.390
clock uncertainty                                                                                                                                                                                             0.000     3.390
cell setup time                                                                                                                                                                                              -0.032     3.359
data required time                                                                                                                                                                                                      3.359
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.359
data arrival time                                                                                                                                                                                                      -4.224
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.865


#End of timing report
