// Seed: 3505175985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  bit id_8;
  wire [1 : 1] id_9;
  logic id_10 = id_10;
  always id_8 = #1 id_5 - 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_1 = 32'd90
) (
    output supply0 _id_0,
    input supply1 _id_1,
    output wand id_2
);
  wire id_4;
  logic [id_1 : 1  *  id_0  #  (  id_0  ,  id_1  )] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
