Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 21 23:12:18 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pattern_timing_summary_routed.rpt -pb pattern_timing_summary_routed.pb -rpx pattern_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.495        0.000                      0                   56        0.262        0.000                      0                   56        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             23.495        0.000                      0                   56        0.262        0.000                      0                   56       19.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       23.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.495ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        16.227ns  (logic 7.156ns (44.100%)  route 9.071ns (55.900%))
  Logic Levels:           25  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.803    20.694    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.399    21.093 r  syncgen/VGA_B[3]_i_2/O
                         net (fo=1, routed)           0.154    21.247    syncgen/VGA_B[3]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326    21.573 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.111    22.684    syncgen_n_20
    SLICE_X42Y70         FDRE                                         r  VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y70         FDRE                                         r  VGA_B_reg[3]/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)       -0.056    46.178    VGA_B_reg[3]
  -------------------------------------------------------------------
                         required time                         46.178    
                         arrival time                         -22.684    
  -------------------------------------------------------------------
                         slack                                 23.495    

Slack (MET) :             23.834ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 6.804ns (42.849%)  route 9.075ns (57.151%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.724    20.615    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.373    20.988 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           1.349    22.336    syncgen_n_19
    SLICE_X42Y69         FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y69         FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.064    46.170    VGA_R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         46.170    
                         arrival time                         -22.336    
  -------------------------------------------------------------------
                         slack                                 23.834    

Slack (MET) :             23.852ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.862ns  (logic 6.804ns (42.895%)  route 9.058ns (57.105%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.724    20.615    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.373    20.988 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           1.332    22.319    syncgen_n_19
    SLICE_X42Y69         FDRE                                         r  VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y69         FDRE                                         r  VGA_R_reg[3]/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.063    46.171    VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -22.319    
  -------------------------------------------------------------------
                         slack                                 23.852    

Slack (MET) :             23.936ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.782ns  (logic 6.804ns (43.112%)  route 8.978ns (56.888%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.724    20.615    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.373    20.988 r  syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           1.252    22.239    syncgen_n_19
    SLICE_X42Y70         FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y70         FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)       -0.059    46.175    VGA_R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         46.175    
                         arrival time                         -22.239    
  -------------------------------------------------------------------
                         slack                                 23.936    

Slack (MET) :             23.990ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.756ns  (logic 7.156ns (45.419%)  route 8.600ns (54.581%))
  Logic Levels:           25  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 45.906 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.803    20.694    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.399    21.093 r  syncgen/VGA_B[3]_i_2/O
                         net (fo=1, routed)           0.154    21.247    syncgen/VGA_B[3]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326    21.573 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           0.640    22.213    syncgen_n_20
    SLICE_X42Y71         FDRE                                         r  VGA_B_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.551    45.906    PCK
    SLICE_X42Y71         FDRE                                         r  VGA_B_reg[3]_lopt_replica_3/C
                         clock pessimism              0.522    46.428    
                         clock uncertainty           -0.195    46.233    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)       -0.031    46.202    VGA_B_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         46.202    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                 23.990    

Slack (MET) :             24.004ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 6.804ns (43.297%)  route 8.911ns (56.703%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.729    20.620    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.373    20.993 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           1.179    22.172    syncgen_n_21
    SLICE_X42Y69         FDRE                                         r  VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y69         FDRE                                         r  VGA_G_reg[3]/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.058    46.176    VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         46.176    
                         arrival time                         -22.172    
  -------------------------------------------------------------------
                         slack                                 24.004    

Slack (MET) :             24.011ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 6.804ns (43.324%)  route 8.901ns (56.676%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 45.907 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.729    20.620    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.373    20.993 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           1.169    22.162    syncgen_n_21
    SLICE_X42Y69         FDRE                                         r  VGA_G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.552    45.907    PCK
    SLICE_X42Y69         FDRE                                         r  VGA_G_reg[3]_lopt_replica_3/C
                         clock pessimism              0.522    46.429    
                         clock uncertainty           -0.195    46.234    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.061    46.173    VGA_G_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         46.173    
                         arrival time                         -22.162    
  -------------------------------------------------------------------
                         slack                                 24.011    

Slack (MET) :             24.066ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 7.156ns (45.696%)  route 8.504ns (54.304%))
  Logic Levels:           25  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 45.901 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.803    20.694    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.399    21.093 r  syncgen/VGA_B[3]_i_2/O
                         net (fo=1, routed)           0.154    21.247    syncgen/VGA_B[3]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326    21.573 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           0.544    22.117    syncgen_n_20
    SLICE_X42Y74         FDRE                                         r  VGA_B_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.546    45.901    PCK
    SLICE_X42Y74         FDRE                                         r  VGA_B_reg[3]_lopt_replica_2/C
                         clock pessimism              0.522    46.423    
                         clock uncertainty           -0.195    46.228    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)       -0.045    46.183    VGA_B_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         46.183    
                         arrival time                         -22.117    
  -------------------------------------------------------------------
                         slack                                 24.066    

Slack (MET) :             24.089ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.651ns  (logic 7.156ns (45.723%)  route 8.495ns (54.277%))
  Logic Levels:           25  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 45.901 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.803    20.694    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT4 (Prop_lut4_I3_O)        0.399    21.093 r  syncgen/VGA_B[3]_i_2/O
                         net (fo=1, routed)           0.154    21.247    syncgen/VGA_B[3]_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.326    21.573 r  syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           0.535    22.108    syncgen_n_20
    SLICE_X42Y74         FDRE                                         r  VGA_B_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.546    45.901    PCK
    SLICE_X42Y74         FDRE                                         r  VGA_B_reg[3]_lopt_replica/C
                         clock pessimism              0.522    46.423    
                         clock uncertainty           -0.195    46.228    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)       -0.031    46.197    VGA_B_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         46.197    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                 24.089    

Slack (MET) :             24.483ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        15.210ns  (logic 6.804ns (44.733%)  route 8.406ns (55.267%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 45.906 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 f  syncgen/VCNT_reg[4]/Q
                         net (fo=18, routed)          0.971     7.847    syncgen/VCNT[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.299     8.146 f  syncgen/VGA_G[3]_i_10/O
                         net (fo=9, routed)           0.768     8.914    syncgen/VGA_G[3]_i_10_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.038 r  syncgen/VGA_G[3]_i_4/O
                         net (fo=103, routed)         1.469    10.507    syncgen/VGA_G[3]_i_16_n_0
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.152    10.659 r  syncgen/VGA_R[3]_i_119/O
                         net (fo=4, routed)           0.756    11.415    syncgen/VGA_R[3]_i_119_n_0
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.348    11.763 r  syncgen/VGA_R[3]_i_168/O
                         net (fo=1, routed)           0.000    11.763    syncgen/VGA_R[3]_i_168_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.161 r  syncgen/VGA_R_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    12.161    syncgen/VGA_R_reg[3]_i_136_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.495 r  syncgen/VGA_R_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.956    13.451    syncgen_n_6
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.303    13.754 r  VGA_R[3]_i_116/O
                         net (fo=1, routed)           0.000    13.754    syncgen/VGA_R_reg[3]_i_31_0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.267 r  syncgen/VGA_R_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.267    syncgen/VGA_R_reg[3]_i_67_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.384 r  syncgen/VGA_R_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.384    syncgen/VGA_R_reg[3]_i_31_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.501 r  syncgen/VGA_R_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.501    syncgen/VGA_R_reg[3]_i_10_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.618 r  syncgen/VGA_R_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.618    syncgen/VGA_R_reg[3]_i_3_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.837 f  syncgen/VGA_G_reg[3]_i_7/O[0]
                         net (fo=3, routed)           0.609    15.446    syncgen_n_17
    SLICE_X41Y68         LUT1 (Prop_lut1_I0_O)        0.295    15.741 r  VGA_G[3]_i_26/O
                         net (fo=1, routed)           0.000    15.741    VGA_G[3]_i_26_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.381 r  VGA_G_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.863    17.245    syncgen/VGA_R_reg[3]_i_200_0[3]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.331    17.576 r  syncgen/VGA_R[3]_i_204/O
                         net (fo=2, routed)           0.601    18.177    syncgen/VGA_R[3]_i_204_n_0
    SLICE_X40Y69         LUT3 (Prop_lut3_I2_O)        0.332    18.509 r  syncgen/VGA_R[3]_i_208/O
                         net (fo=1, routed)           0.000    18.509    syncgen/VGA_R[3]_i_208_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.041 r  syncgen/VGA_R_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.041    syncgen/VGA_R_reg[3]_i_179_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  syncgen/VGA_R_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    19.155    syncgen/VGA_R_reg[3]_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  syncgen/VGA_R_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.269    syncgen/VGA_R_reg[3]_i_127_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  syncgen/VGA_R_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.383    syncgen/VGA_R_reg[3]_i_85_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  syncgen/VGA_R_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.497    syncgen/VGA_R_reg[3]_i_46_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  syncgen/VGA_R_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009    19.620    syncgen/VGA_R_reg[3]_i_19_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.891 r  syncgen/VGA_R_reg[3]_i_5/CO[0]
                         net (fo=3, routed)           0.729    20.620    syncgen/VGA_R_reg[3]_i_5_n_3
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.373    20.993 r  syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.675    21.668    syncgen_n_21
    SLICE_X42Y78         FDRE                                         r  VGA_G_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          1.551    45.906    PCK
    SLICE_X42Y78         FDRE                                         r  VGA_G_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    46.390    
                         clock uncertainty           -0.195    46.195    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.045    46.150    VGA_G_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         46.150    
                         arrival time                         -21.668    
  -------------------------------------------------------------------
                         slack                                 24.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.607%)  route 0.182ns (49.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.580     1.837    syncgen/PCK
    SLICE_X37Y67         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.978 f  syncgen/VCNT_reg[2]/Q
                         net (fo=39, routed)          0.182     2.159    syncgen/VCNT[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.204 r  syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.204    syncgen/VCNT[0]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.849     2.386    syncgen/PCK
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[0]/C
                         clock pessimism             -0.534     1.852    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.091     1.943    syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.943%)  route 0.194ns (51.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.582     1.839    syncgen/PCK
    SLICE_X40Y67         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  syncgen/VCNT_reg[5]/Q
                         net (fo=8, routed)           0.194     2.174    syncgen/VCNT[5]
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.045     2.219 r  syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000     2.219    syncgen/VGA_VS_i_2_n_0
    SLICE_X41Y66         FDSE                                         r  syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.851     2.388    syncgen/PCK
    SLICE_X41Y66         FDSE                                         r  syncgen/VGA_VS_reg/C
                         clock pessimism             -0.534     1.854    
    SLICE_X41Y66         FDSE (Hold_fdse_C_D)         0.091     1.945    syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.580     1.837    syncgen/PCK
    SLICE_X37Y67         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  syncgen/VCNT_reg[2]/Q
                         net (fo=39, routed)          0.193     2.170    syncgen/VCNT[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.215 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.215    syncgen/VCNT_0[2]
    SLICE_X37Y67         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.848     2.385    syncgen/PCK
    SLICE_X37Y67         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.548     1.837    
    SLICE_X37Y67         FDRE (Hold_fdre_C_D)         0.091     1.928    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.761%)  route 0.217ns (54.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.581     1.838    syncgen/PCK
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  syncgen/VCNT_reg[0]/Q
                         net (fo=52, routed)          0.217     2.196    syncgen/VCNT[0]
    SLICE_X37Y66         LUT2 (Prop_lut2_I0_O)        0.042     2.238 r  syncgen/VCNT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.238    syncgen/VCNT_0[1]
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.849     2.386    syncgen/PCK
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[1]/C
                         clock pessimism             -0.548     1.838    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.107     1.945    syncgen/VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.525%)  route 0.176ns (41.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.573     1.830    syncgen/PCK
    SLICE_X38Y74         FDRE                                         r  syncgen/HCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.148     1.978 r  syncgen/HCNT_reg[2]/Q
                         net (fo=15, routed)          0.176     2.154    syncgen/HCNT[2]
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.101     2.255 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.255    syncgen/HCNT[2]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.840     2.377    syncgen/PCK
    SLICE_X38Y74         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.547     1.830    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.131     1.961    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.582     1.839    syncgen/PCK
    SLICE_X40Y67         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  syncgen/VCNT_reg[5]/Q
                         net (fo=8, routed)           0.209     2.189    syncgen/VCNT[5]
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.234 r  syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.234    syncgen/VCNT_0[5]
    SLICE_X40Y67         FDRE                                         r  syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.850     2.387    syncgen/PCK
    SLICE_X40Y67         FDRE                                         r  syncgen/VCNT_reg[5]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.091     1.930    syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.672%)  route 0.213ns (53.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.576     1.833    syncgen/PCK
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  syncgen/HCNT_reg[7]/Q
                         net (fo=18, routed)          0.213     2.186    syncgen/HCNT[7]
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.231 r  syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.231    syncgen/p_0_in[9]
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.843     2.380    syncgen/PCK
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.092     1.925    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.537%)  route 0.214ns (53.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.576     1.833    syncgen/PCK
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  syncgen/HCNT_reg[7]/Q
                         net (fo=18, routed)          0.214     2.188    syncgen/HCNT[7]
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.045     2.233 r  syncgen/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.233    syncgen/p_0_in[7]
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.843     2.380    syncgen/PCK
    SLICE_X39Y72         FDRE                                         r  syncgen/HCNT_reg[7]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.091     1.924    syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.709%)  route 0.231ns (55.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.582     1.839    syncgen/PCK
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  syncgen/VCNT_reg[6]/Q
                         net (fo=15, routed)          0.231     2.211    syncgen/VCNT[6]
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.046     2.257 r  syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.257    syncgen/VCNT_0[7]
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.850     2.387    syncgen/PCK
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[7]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.107     1.946    syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.445%)  route 0.263ns (58.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.581     1.838    syncgen/PCK
    SLICE_X37Y66         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  syncgen/VCNT_reg[0]/Q
                         net (fo=52, routed)          0.263     2.242    syncgen/VCNT[0]
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.287    syncgen/VCNT_0[3]
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=34, routed)          0.851     2.388    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.514     1.874    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.091     1.965    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y70     VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y74     VGA_B_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y74     VGA_B_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y71     VGA_B_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     VGA_G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     VGA_R_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y74     VGA_R_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y69     VGA_R_reg[3]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y71     VGA_B_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_G_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_R_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_R_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y67     syncgen/VCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/VCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/VCNT_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X42Y72     syncgen/VGA_HS_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     syncgen/VGA_VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y78     VGA_G_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_R_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y69     VGA_R_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y67     syncgen/VCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/VCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/VCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y67     syncgen/VCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     syncgen/VCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     syncgen/VCNT_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y67     syncgen/VCNT_reg[8]/C



