vendor_name = ModelSim
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/decoder.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/db/test.cbx.xml
design_name = decoder
instance = comp, \lm_detected~output , lm_detected~output, decoder, 1
instance = comp, \sm_detected~output , sm_detected~output, decoder, 1
instance = comp, \mux_add2~output , mux_add2~output, decoder, 1
instance = comp, \mux_7sh~output , mux_7sh~output, decoder, 1
instance = comp, \mux_a2~output , mux_a2~output, decoder, 1
instance = comp, \mux_d1~output , mux_d1~output, decoder, 1
instance = comp, \mux_d2~output , mux_d2~output, decoder, 1
instance = comp, \mux_dr~output , mux_dr~output, decoder, 1
instance = comp, \mux_rfd~output , mux_rfd~output, decoder, 1
instance = comp, \mux_z2~output , mux_z2~output, decoder, 1
instance = comp, \alu_op_sel~output , alu_op_sel~output, decoder, 1
instance = comp, \wr_mem~output , wr_mem~output, decoder, 1
instance = comp, \wr_rf~output , wr_rf~output, decoder, 1
instance = comp, \op1_check~output , op1_check~output, decoder, 1
instance = comp, \op2_check~output , op2_check~output, decoder, 1
instance = comp, \dest_cycle~output , dest_cycle~output, decoder, 1
instance = comp, \mux_ao~output , mux_ao~output, decoder, 1
instance = comp, \valid_dest~output , valid_dest~output, decoder, 1
instance = comp, \mux_a3[0]~output , mux_a3[0]~output, decoder, 1
instance = comp, \mux_a3[1]~output , mux_a3[1]~output, decoder, 1
instance = comp, \mux_op1[0]~output , mux_op1[0]~output, decoder, 1
instance = comp, \mux_op1[1]~output , mux_op1[1]~output, decoder, 1
instance = comp, \mux_op2[0]~output , mux_op2[0]~output, decoder, 1
instance = comp, \mux_op2[1]~output , mux_op2[1]~output, decoder, 1
instance = comp, \source1_cycle[0]~output , source1_cycle[0]~output, decoder, 1
instance = comp, \source1_cycle[1]~output , source1_cycle[1]~output, decoder, 1
instance = comp, \source2_cycle[0]~output , source2_cycle[0]~output, decoder, 1
instance = comp, \source2_cycle[1]~output , source2_cycle[1]~output, decoder, 1
instance = comp, \IR[15]~input , IR[15]~input, decoder, 1
instance = comp, \IR[14]~input , IR[14]~input, decoder, 1
instance = comp, \IR[12]~input , IR[12]~input, decoder, 1
instance = comp, \IR[13]~input , IR[13]~input, decoder, 1
instance = comp, \Mux17~0 , Mux17~0, decoder, 1
instance = comp, \Mux17~0clkctrl , Mux17~0clkctrl, decoder, 1
instance = comp, \Mux16~0 , Mux16~0, decoder, 1
instance = comp, \Mux15~0 , Mux15~0, decoder, 1
instance = comp, \Mux1~0 , Mux1~0, decoder, 1
instance = comp, \Mux9~0 , Mux9~0, decoder, 1
instance = comp, \Mux40~0 , Mux40~0, decoder, 1
instance = comp, \Mux41~0 , Mux41~0, decoder, 1
instance = comp, \IR[9]~input , IR[9]~input, decoder, 1
instance = comp, \IR[10]~input , IR[10]~input, decoder, 1
instance = comp, \IR[11]~input , IR[11]~input, decoder, 1
instance = comp, \Mux12~0 , Mux12~0, decoder, 1
instance = comp, \Mux12~1 , Mux12~1, decoder, 1
instance = comp, \Mux13~0 , Mux13~0, decoder, 1
instance = comp, \Mux13~0clkctrl , Mux13~0clkctrl, decoder, 1
instance = comp, \sm_address[1]~input , sm_address[1]~input, decoder, 1
instance = comp, \sm_address[0]~input , sm_address[0]~input, decoder, 1
instance = comp, \Mux10~1 , Mux10~1, decoder, 1
instance = comp, \sm_address[2]~input , sm_address[2]~input, decoder, 1
instance = comp, \IR[6]~input , IR[6]~input, decoder, 1
instance = comp, \IR[7]~input , IR[7]~input, decoder, 1
instance = comp, \Mux10~0 , Mux10~0, decoder, 1
instance = comp, \IR[8]~input , IR[8]~input, decoder, 1
instance = comp, \Mux10~2 , Mux10~2, decoder, 1
instance = comp, \Mux11~0 , Mux11~0, decoder, 1
instance = comp, \Mux11~0clkctrl , Mux11~0clkctrl, decoder, 1
instance = comp, \Mux7~0 , Mux7~0, decoder, 1
instance = comp, \Mux33~0 , Mux33~0, decoder, 1
instance = comp, \Mux33~0clkctrl , Mux33~0clkctrl, decoder, 1
instance = comp, \Mux31~0 , Mux31~0, decoder, 1
instance = comp, \Mux36~0 , Mux36~0, decoder, 1
instance = comp, \Mux29~0 , Mux29~0, decoder, 1
instance = comp, \Mux29~0clkctrl , Mux29~0clkctrl, decoder, 1
instance = comp, \Mux7~1 , Mux7~1, decoder, 1
instance = comp, \Mux26~0 , Mux26~0, decoder, 1
instance = comp, \IR[0]~input , IR[0]~input, decoder, 1
instance = comp, \IR[1]~input , IR[1]~input, decoder, 1
instance = comp, \Mux14~0 , Mux14~0, decoder, 1
instance = comp, \Mux14~1 , Mux14~1, decoder, 1
instance = comp, \Mux19~0 , Mux19~0, decoder, 1
instance = comp, \Mux38~0 , Mux38~0, decoder, 1
instance = comp, \mux_a3[0]$latch , mux_a3[0]$latch, decoder, 1
instance = comp, \Mux39~0 , Mux39~0, decoder, 1
instance = comp, \mux_a3[1]$latch , mux_a3[1]$latch, decoder, 1
instance = comp, \Mux36~1 , Mux36~1, decoder, 1
instance = comp, \mux_op1[0]$latch , mux_op1[0]$latch, decoder, 1
instance = comp, \lm_sm_start~input , lm_sm_start~input, decoder, 1
instance = comp, \Mux37~0 , Mux37~0, decoder, 1
instance = comp, \mux_op1[1]$latch , mux_op1[1]$latch, decoder, 1
instance = comp, \Mux34~0 , Mux34~0, decoder, 1
instance = comp, \mux_op2[0]$latch , mux_op2[0]$latch, decoder, 1
instance = comp, \Mux16~1 , Mux16~1, decoder, 1
instance = comp, \mux_op2[1]$latch , mux_op2[1]$latch, decoder, 1
instance = comp, \source1_cycle[0]$latch , source1_cycle[0]$latch, decoder, 1
instance = comp, \Mux23~0 , Mux23~0, decoder, 1
instance = comp, \source1_cycle[1]$latch , source1_cycle[1]$latch, decoder, 1
instance = comp, \source2_cycle[0]$latch , source2_cycle[0]$latch, decoder, 1
instance = comp, \source2_cycle[1]$latch , source2_cycle[1]$latch, decoder, 1
instance = comp, \IR[2]~input , IR[2]~input, decoder, 1
instance = comp, \IR[3]~input , IR[3]~input, decoder, 1
instance = comp, \IR[4]~input , IR[4]~input, decoder, 1
instance = comp, \IR[5]~input , IR[5]~input, decoder, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
