
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19324 
WARNING: [Synth 8-992] n is already implicitly declared earlier [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 879.508 ; gain = 238.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'binary_to_seven_segment' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/binary_to_seven_segment.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_seven_segment' (1#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/binary_to_seven_segment.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:36]
WARNING: [Synth 8-87] always_comb on 'n_reg' did not result in combinational logic [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (2#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/debouncer.sv:4]
	Parameter DEBOUNCE_COUNT bound to: 20'b11110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/debouncer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/edge_detector.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/edge_detector.sv:4]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/timer.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'timer' (5#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/timer.sv:41]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:13]
WARNING: [Synth 8-3848] Net led16_b in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:14]
WARNING: [Synth 8-3848] Net led16_g in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:15]
WARNING: [Synth 8-3848] Net led16_r in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:16]
WARNING: [Synth 8-3848] Net led17_b in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:17]
WARNING: [Synth 8-3848] Net led17_g in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:18]
WARNING: [Synth 8-3848] Net led17_r in module/entity top does not have driver. [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-3331] design binary_to_seven_segment has unconnected port clk
WARNING: [Synth 8-3331] design binary_to_seven_segment has unconnected port rst
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port led16_b
WARNING: [Synth 8-3331] design top has unconnected port led16_g
WARNING: [Synth 8-3331] design top has unconnected port led16_r
WARNING: [Synth 8-3331] design top has unconnected port led17_b
WARNING: [Synth 8-3331] design top has unconnected port led17_g
WARNING: [Synth 8-3331] design top has unconnected port led17_r
WARNING: [Synth 8-3331] design top has unconnected port sw[15]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btnu
WARNING: [Synth 8-3331] design top has unconnected port btnl
WARNING: [Synth 8-3331] design top has unconnected port btnr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 926.914 ; gain = 286.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 926.914 ; gain = 286.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 926.914 ; gain = 286.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/constrs_1/new/nexys4_ddr.xdc]
Finished Parsing XDC File [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/constrs_1/new/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/constrs_1/new/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1044.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Users/seanj/Documents/Kent_0/Kent_0.srcs/sources_1/new/seven_segment_display.sv:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binary_to_seven_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port led16_b
WARNING: [Synth 8-3331] design top has unconnected port led16_g
WARNING: [Synth 8-3331] design top has unconnected port led16_r
WARNING: [Synth 8-3331] design top has unconnected port led17_b
WARNING: [Synth 8-3331] design top has unconnected port led17_g
WARNING: [Synth 8-3331] design top has unconnected port led17_r
WARNING: [Synth 8-3331] design top has unconnected port sw[15]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btnu
WARNING: [Synth 8-3331] design top has unconnected port btnl
WARNING: [Synth 8-3331] design top has unconnected port btnr
INFO: [Synth 8-3886] merging instance 'seven_segment_display_0/an_reg[2]' (FDS) to 'seven_segment_display_0/an_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_segment_display_0/an_reg[3]' (FDS) to 'seven_segment_display_0/an_reg[5]'
INFO: [Synth 8-3886] merging instance 'seven_segment_display_0/an_reg[5]' (FDS) to 'seven_segment_display_0/an_reg[6]'
INFO: [Synth 8-3886] merging instance 'seven_segment_display_0/an_reg[6]' (FDS) to 'seven_segment_display_0/an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seven_segment_display_0/an_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1044.352 ; gain = 403.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     4|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |    12|
|7     |LUT5   |     1|
|8     |LUT6   |    33|
|9     |FDRE   |    82|
|10    |FDSE   |    10|
|11    |LD     |     4|
|12    |IBUF   |     3|
|13    |OBUF   |    15|
|14    |OBUFT  |    22|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+------------------------+------+
|      |Instance                      |Module                  |Cells |
+------+------------------------------+------------------------+------+
|1     |top                           |                        |   211|
|2     |  counter_0                   |counter                 |    12|
|3     |  counter_1                   |counter_0               |    22|
|4     |  debouncer_0                 |debouncer               |    56|
|5     |  seven_segment_display_0     |seven_segment_display   |    53|
|6     |    binary_to_seven_segment_0 |binary_to_seven_segment |     7|
|7     |  timer_0                     |timer                   |    27|
+------+------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1050.910 ; gain = 292.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.910 ; gain = 410.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1064.918 ; gain = 733.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/seanj/Documents/Kent_0/Kent_0.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 19 18:05:55 2021...
