// Seed: 2440170468
module module_0;
  wire id_1;
  ;
  assign module_2.id_11 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_2 = 32'd3,
    parameter id_3 = 32'd18
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  logic [1 'b0 : id_1] _id_3 = -1'b0;
  wire [-1  -  -1 'h0 : {  id_2  ,  -1  ,  ~  id_3  ==  1  ,  id_1  }] id_4;
  module_0 modCall_1 ();
  wire id_5;
  ;
endmodule
module module_2 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4
    , id_53,
    input wand id_5,
    input wire id_6,
    output tri1 id_7
    , id_54,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    input tri1 id_14,
    input wand id_15,
    input supply0 id_16,
    output tri0 id_17,
    input wire id_18,
    output tri1 id_19,
    output tri1 id_20,
    output tri0 id_21,
    input wor id_22,
    output supply0 id_23,
    input uwire id_24,
    output supply1 id_25,
    input wor id_26,
    input uwire id_27,
    output tri id_28,
    input wor id_29,
    output tri0 id_30,
    output tri1 id_31,
    output supply0 id_32,
    output wand id_33,
    input supply1 id_34,
    output wor id_35,
    output tri id_36,
    input supply1 id_37,
    output tri0 id_38,
    input supply1 id_39,
    input tri0 id_40,
    input supply0 id_41,
    output tri0 id_42,
    input supply0 id_43,
    output uwire id_44
    , id_55,
    output wor id_45,
    output tri id_46,
    input tri1 id_47,
    input tri0 id_48,
    input tri id_49,
    input tri id_50,
    input wire id_51
);
  assign {id_40, id_9, -1} = 1;
  module_0 modCall_1 ();
  wire id_56;
  assign id_19 = id_24;
endmodule
