Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 18 21:12:30 2019
| Host         : LAPTOP-JTBVS0F0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manager_timing_summary_routed.rpt -pb manager_timing_summary_routed.pb -rpx manager_timing_summary_routed.rpx -warn_on_violation
| Design       : manager
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SW0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SW1 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: endstop (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_div_map/temporal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loadingBelt_map/nextstate_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loadingBelt_map/nextstate_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: loadingBelt_map/nextstate_reg[2]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: loadingBelt_map/state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: loadingBelt_map/ticks_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.468        0.000                      0                   26        0.151        0.000                      0                   26        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.468        0.000                      0                   26        0.151        0.000                      0                   26        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.053ns (32.720%)  route 2.165ns (67.280%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.482     7.789    clk_div_map/temporal
    SLICE_X2Y106         LUT3 (Prop_lut3_I2_O)        0.357     8.146 r  clk_div_map/counter[6]_i_1/O
                         net (fo=1, routed)           0.382     8.528    clk_div_map/counter_0[6]
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)       -0.238    14.997    clk_div_map/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.024ns (30.828%)  route 2.298ns (69.172%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 f  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 r  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.997     8.304    clk_div_map/temporal
    SLICE_X2Y100         LUT2 (Prop_lut2_I0_O)        0.328     8.632 r  clk_div_map/temporal_i_1/O
                         net (fo=1, routed)           0.000     8.632    clk_div_map/temporal_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  clk_div_map/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.590    15.012    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  clk_div_map/temporal_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y100         FDCE (Setup_fdce_C_D)        0.077    15.313    clk_div_map/temporal_reg
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.050ns (31.866%)  route 2.245ns (68.134%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.944     8.251    clk_div_map/temporal
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.354     8.605 r  clk_div_map/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.605    clk_div_map/counter_0[3]
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[3]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.047    15.322    clk_div_map/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.024ns (34.326%)  route 1.959ns (65.674%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.658     7.965    clk_div_map/temporal
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.328     8.293 r  clk_div_map/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.293    clk_div_map/counter_0[5]
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.587    15.009    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)        0.031    15.306    clk_div_map/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.024ns (36.140%)  route 1.809ns (63.860%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.508     7.816    clk_div_map/temporal
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.328     8.144 r  clk_div_map/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.144    clk_div_map/counter_0[7]
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.081    15.316    clk_div_map/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.017ns (35.982%)  route 1.809ns (64.018%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.116     7.307 f  clk_div_map/counter[8]_i_2/O
                         net (fo=6, routed)           0.508     7.816    clk_div_map/temporal
    SLICE_X2Y106         LUT5 (Prop_lut5_I0_O)        0.321     8.137 r  clk_div_map/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.137    clk_div_map/counter_0[8]
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.118    15.353    clk_div_map/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.704ns (27.045%)  route 1.899ns (72.955%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.708     5.310    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  clk_div_map/counter_reg[5]/Q
                         net (fo=4, routed)           0.837     6.603    clk_div_map/counter[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk_div_map/counter[0]_i_2/O
                         net (fo=2, routed)           0.464     7.191    clk_div_map/counter[0]_i_2_n_0
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.124     7.315 r  clk_div_map/counter[0]_i_1/O
                         net (fo=1, routed)           0.598     7.913    clk_div_map/counter_0[0]
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y106         FDCE (Setup_fdce_C_D)       -0.081    15.154    clk_div_map/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 clk_div_map/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.766ns (30.554%)  route 1.741ns (69.446%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.709     5.311    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.518     5.829 f  clk_div_map/counter_reg[6]/Q
                         net (fo=6, routed)           1.275     7.104    clk_div_map/counter[6]
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.124     7.228 r  clk_div_map/counter[9]_i_3/O
                         net (fo=1, routed)           0.466     7.694    clk_div_map/counter[9]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.818 r  clk_div_map/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.818    clk_div_map/counter_0[9]
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[9]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)        0.079    15.355    clk_div_map/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 loadingBelt_map/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.575ns (67.061%)  route 0.774ns (32.939%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.710     5.312    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  loadingBelt_map/ticks_reg[3]/Q
                         net (fo=2, routed)           0.774     6.604    loadingBelt_map/ticks_reg[3]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.104 r  loadingBelt_map/ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    loadingBelt_map/ticks_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  loadingBelt_map/ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    loadingBelt_map/ticks_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  loadingBelt_map/ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    loadingBelt_map/ticks_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.661 r  loadingBelt_map/ticks_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.661    loadingBelt_map/ticks_reg[12]_i_1_n_6
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.109    15.360    loadingBelt_map/ticks_reg[13]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 loadingBelt_map/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.491ns (65.839%)  route 0.774ns (34.161%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.710     5.312    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  loadingBelt_map/ticks_reg[3]/Q
                         net (fo=2, routed)           0.774     6.604    loadingBelt_map/ticks_reg[3]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.104 r  loadingBelt_map/ticks_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    loadingBelt_map/ticks_reg[0]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  loadingBelt_map/ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    loadingBelt_map/ticks_reg[4]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  loadingBelt_map/ticks_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    loadingBelt_map/ticks_reg[8]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.577 r  loadingBelt_map/ticks_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.577    loadingBelt_map/ticks_reg[12]_i_1_n_5
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk0 (IN)
                         net (fo=0)                   0.000    10.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.589    15.011    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  loadingBelt_map/ticks_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.109    15.360    loadingBelt_map/ticks_reg[14]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.359%)  route 0.099ns (34.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  clk_div_map/counter_reg[0]/Q
                         net (fo=9, routed)           0.099     1.757    clk_div_map/counter[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  clk_div_map/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_div_map/counter_0[9]
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y106         FDCE                                         r  clk_div_map/counter_reg[9]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     1.651    clk_div_map/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.505%)  route 0.209ns (52.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  clk_div_map/counter_reg[0]/Q
                         net (fo=9, routed)           0.209     1.867    clk_div_map/counter[0]
    SLICE_X4Y106         LUT5 (Prop_lut5_I1_O)        0.048     1.915 r  clk_div_map/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.915    clk_div_map/counter_0[3]
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.033    clk_div_map/clk0_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  clk_div_map/counter_reg[3]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y106         FDCE (Hold_fdce_C_D)         0.105     1.658    clk_div_map/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_map/temporal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  clk_div_map/temporal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  clk_div_map/temporal_reg/Q
                         net (fo=11, routed)          0.175     1.858    clk_div_map/CLK
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.045     1.903 r  clk_div_map/temporal_i_1/O
                         net (fo=1, routed)           0.000     1.903    clk_div_map/temporal_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  clk_div_map/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    clk_div_map/clk0_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  clk_div_map/temporal_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.120     1.638    clk_div_map/temporal_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[10]/Q
                         net (fo=2, routed)           0.126     1.807    loadingBelt_map/ticks_reg[10]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  loadingBelt_map/ticks_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    loadingBelt_map/ticks_reg[8]_i_1_n_5
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  loadingBelt_map/ticks_reg[2]/Q
                         net (fo=2, routed)           0.126     1.808    loadingBelt_map/ticks_reg[2]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  loadingBelt_map/ticks_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    loadingBelt_map/ticks_reg[0]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.652    loadingBelt_map/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  loadingBelt_map/ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  loadingBelt_map/ticks_reg[6]/Q
                         net (fo=2, routed)           0.126     1.808    loadingBelt_map/ticks_reg[6]
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  loadingBelt_map/ticks_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    loadingBelt_map/ticks_reg[4]_i_1_n_5
    SLICE_X2Y102         FDRE                                         r  loadingBelt_map/ticks_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  loadingBelt_map/ticks_reg[6]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.134     1.652    loadingBelt_map/ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  clk_div_map/counter_reg[2]/Q
                         net (fo=7, routed)           0.191     1.850    clk_div_map/counter[2]
    SLICE_X3Y106         LUT5 (Prop_lut5_I3_O)        0.042     1.892 r  clk_div_map/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.892    clk_div_map/counter_0[4]
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.107     1.624    clk_div_map/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk_div_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_map/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  clk_div_map/counter_reg[2]/Q
                         net (fo=7, routed)           0.191     1.850    clk_div_map/counter[2]
    SLICE_X3Y106         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  clk_div_map/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clk_div_map/counter_0[2]
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    clk_div_map/clk0_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  clk_div_map/counter_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.091     1.608    clk_div_map/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.598     1.517    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  loadingBelt_map/ticks_reg[10]/Q
                         net (fo=2, routed)           0.126     1.807    loadingBelt_map/ticks_reg[10]
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.953 r  loadingBelt_map/ticks_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    loadingBelt_map/ticks_reg[8]_i_1_n_4
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.871     2.036    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  loadingBelt_map/ticks_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.134     1.651    loadingBelt_map/ticks_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 loadingBelt_map/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loadingBelt_map/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.599     1.518    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  loadingBelt_map/ticks_reg[2]/Q
                         net (fo=2, routed)           0.126     1.808    loadingBelt_map/ticks_reg[2]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  loadingBelt_map/ticks_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    loadingBelt_map/ticks_reg[0]_i_1_n_4
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk0 (IN)
                         net (fo=0)                   0.000     0.000    clk0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk0_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk0_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.037    loadingBelt_map/clk0_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  loadingBelt_map/ticks_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.652    loadingBelt_map/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk0_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    clk_div_map/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    clk_div_map/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    clk_div_map/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    clk_div_map/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    clk_div_map/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    clk_div_map/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    clk_div_map/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    clk_div_map/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    clk_div_map/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    clk_div_map/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    clk_div_map/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    clk_div_map/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    clk_div_map/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clk_div_map/temporal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    loadingBelt_map/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    loadingBelt_map/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    clk_div_map/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    clk_div_map/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    clk_div_map/counter_reg[6]/C



