/* Generated by Yosys 0.27+22 (git sha1 0f5e7c244, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1680770278298/work=/usr/local/src/conda/yosys-0.27_29_g0f5e7c244 -fdebug-prefix-map=/home/bryan/opt/f4pga/xc7/conda/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* hdlname = "\\top" *)
(* top =  1  *)
(* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:20.1-86.10" *)
module top(clk, tx, rx, sw, led);
  wire [4:0] _0000_;
  wire [4:0] _0001_;
  wire [31:0] _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0442_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0443_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0444_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0445_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0446_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0447_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0448_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0449_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0450_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0451_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0452_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0453_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0454_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0455_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0456_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0457_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0458_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0459_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0460_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0461_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0462_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0463_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0464_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0465_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0466_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0467_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0468_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0469_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0470_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0471_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0472_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0473_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1072.21-1072.87|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0474_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1073.21-1073.87|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0475_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:853.21-853.99|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0476_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1067.27-1068.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0630_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0631_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0632_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0633_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0634_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0635_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0636_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0637_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0638_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0639_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0640_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0641_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0642_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0643_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0644_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0645_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0646_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0647_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0648_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0649_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0650_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0651_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0652_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0653_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0654_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0655_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0656_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0657_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0658_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0659_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0660_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0661_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0662_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2404.15-2404.104|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:796.3-798.60|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire _0727_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [1:0] _0728_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30" *)
  wire [30:0] _0729_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [30:0] _0730_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [30:0] _0731_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0732_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "31" *)
  wire [31:0] _0733_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32 33 34 36 37 38 40 41 42 44 45 46 48 49 50 52 53 54 56 57 58 60 61 62 63" *)
  wire [63:0] _0734_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [63:0] _0735_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [63:0] _0736_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [1:0] _0737_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:110.22-110.23" *)
  wire [30:0] _0738_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30" *)
  wire [30:0] _0739_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [30:0] _0740_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [30:0] _0741_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0742_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "31" *)
  wire [31:0] _0743_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 32 33 34 36 37 38 40 41 42 44 45 46 48 49 50 52 53 54 56 57 58 60 61 62 63" *)
  wire [63:0] _0744_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [63:0] _0745_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [63:0] _0746_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30" *)
  wire [30:0] _0747_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [30:0] _0748_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [30:0] _0749_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0750_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "31" *)
  wire [31:0] _0751_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0752_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0753_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0754_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0755_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0756_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0757_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29" *)
  wire [29:0] _0758_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [29:0] _0759_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [29:0] _0760_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0761_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "30 31" *)
  wire [31:0] _0762_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0763_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0764_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1398.30-1398.54|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0765_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1398.30-1398.54|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0766_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1398.30-1398.54|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0767_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0768_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0769_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0770_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:127.25-127.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0771_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:127.25-127.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0772_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:127.25-127.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0773_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire _0774_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5" *)
  wire [5:0] _0775_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [5:0] _0776_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [5:0] _0777_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0778_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "6 7" *)
  wire [7:0] _0779_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:97.29-97.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0780_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:97.29-97.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0781_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:97.29-97.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0782_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0783_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0784_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0785_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0786_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0787_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0788_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0789_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [31:0] _0790_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0791_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [31:0] _0792_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0793_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0794_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [31:0] _0795_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0796_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0797_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [31:0] _0798_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0799_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0800_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0801_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0802_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0803_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0804_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:128.21-128.23" *)
  wire [31:0] _0805_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _0806_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _0807_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0808_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0809_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0810_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0811_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6" *)
  wire [6:0] _0812_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [6:0] _0813_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [6:0] _0814_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0815_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "7" *)
  wire [7:0] _0816_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0817_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0818_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0819_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0820_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0821_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0822_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0823_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0824_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0825_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0826_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0827_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0828_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0829_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0830_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0831_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0832_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0833_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0834_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0835_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0836_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0837_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0838_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0839_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0840_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0841_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0842_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0843_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0844_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0845_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0846_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0847_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0848_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0849_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0850_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0851_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0852_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0853_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0854_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0855_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0856_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0857_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0858_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0859_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0860_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0861_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0862_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0863_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0864_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0865_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0866_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0867_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0868_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0869_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0870_;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0871_;
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] _0872_;
  (* unused_bits = "2 3 4 5" *)
  wire [5:0] _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _1169_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _1170_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.20-28.21" *)
  (* unused_bits = "2" *)
  wire [5:0] _1171_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _1172_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [7:0] _1173_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _1174_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _1175_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.20-28.21" *)
  (* unused_bits = "4" *)
  wire [5:0] _1176_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _1177_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [7:0] _1178_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:179.43-179.65|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _1179_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:179.43-179.65|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _1180_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:179.43-179.65|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _1181_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4 5 6 8 9" *)
  wire [10:0] _1182_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [10:0] _1183_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 11" *)
  wire [11:0] _1184_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [11:0] _1185_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4 5 6 8 9" *)
  wire [10:0] _1186_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [10:0] _1187_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 11" *)
  wire [11:0] _1188_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1464.3-1891.10|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:569.20-569.21" *)
  wire _1189_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1464.3-1891.10|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  (* unused_bits = "7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _1190_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1464.3-1891.10|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire _1191_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1464.3-1891.10|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire _1192_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1562.5-1734.12|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] _1193_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1100.4-1113.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  (* unused_bits = "20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _1194_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:564.4-619.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _1195_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:564.4-619.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire _1196_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14" *)
  wire [15:0] _1197_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [15:0] _1198_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.20-28.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10" *)
  wire [15:0] _1199_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [15:0] _1200_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4 5 6 8 9" *)
  wire [10:0] _1201_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [10:0] _1202_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 11" *)
  wire [11:0] _1203_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [11:0] _1204_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4" *)
  wire [5:0] _1205_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [5:0] _1206_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 6 7" *)
  wire [7:0] _1207_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [7:0] _1208_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:32.21-32.23" *)
  (* unused_bits = "0 1 2 4 5 6 8 9" *)
  wire [10:0] _1209_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:28.23-28.24" *)
  wire [10:0] _1210_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:65.23-65.24" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 11" *)
  wire [11:0] _1211_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:61.23-61.24" *)
  wire [11:0] _1212_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:0.0-0.0|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:76.7-101.14|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] _1213_;
  wire _1214_;
  wire [15:0] _1215_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30 31" *)
  wire [31:0] _1216_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [31:0] _1217_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1218_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1219_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1220_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1221_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1222_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1223_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1224_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1225_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1226_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1227_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1228_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1229_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1230_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1231_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1232_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1233_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1234_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1235_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1236_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1237_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1238_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1239_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1240_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1241_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1242_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1243_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1244_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1245_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1246_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1247_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1248_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1249_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1250_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1251_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1252_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1253_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1254_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1255_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1256_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1257_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1258_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1259_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1260_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1261_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1262_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1263_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1264_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1265_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1266_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1267_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1268_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1269_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1270_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1271_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1272_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1273_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1274_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1275_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1276_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1277_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1278_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1279_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1280_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1281_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1282_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1283_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1284_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1285_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1286_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1287_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1288_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1289_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1290_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1291_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1292_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1293_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1294_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1295_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1296_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1297_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1298_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1299_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1300_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1301_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1302_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1303_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1304_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1305_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1306_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1307_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1308_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1309_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1310_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1311_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1312_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1313_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1314_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1315_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1316_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1317_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1318_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1319_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1320_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1321_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1322_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1323_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1324_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1325_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1326_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1327_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1328_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1329_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1330_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1331_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1332_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1333_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1334_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1335_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1336_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1337_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1338_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1339_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1340_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1341_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1342_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1343_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1344_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1345_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1346_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1347_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1348_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1349_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1350_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1351_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1352_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1353_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1354_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1355_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1356_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1357_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1358_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1359_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1360_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1361_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1362_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1363_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1364_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1365_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1366_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1367_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1368_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1369_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1370_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1371_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1372_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1373_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1374_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1375_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1376_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1377_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1378_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1379_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1380_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1381_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1382_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1383_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1384_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1385_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1386_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1387_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1388_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1389_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1390_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1391_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1392_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1393_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1394_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1395_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1396_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1397_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1398_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1399_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1400_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1401_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1402_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1403_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1404_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1405_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1406_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1407_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1408_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1409_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1410_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1411_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1412_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1413_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1414_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1415_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1416_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1417_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1418_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1419_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1420_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1421_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1422_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1423_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1424_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1425_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1426_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1427_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1428_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1429_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1430_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1431_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1432_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1433_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1434_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1435_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1436_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1437_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1438_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1439_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1440_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1441_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1442_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1443_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1444_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1445_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1446_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1447_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1448_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1449_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1450_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1451_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1452_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1453_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1454_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1455_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1456_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1457_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1458_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1459_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1460_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1461_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1462_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1463_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1464_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1465_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1466_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1467_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1468_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1469_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1470_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1471_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1472_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1473_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1474_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1475_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1476_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1477_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1478_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1479_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1480_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1481_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1482_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1483_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1484_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1485_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1486_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1487_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1488_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1489_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1490_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1491_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1492_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1493_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1494_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1495_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1496_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1497_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1498_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1499_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1500_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1501_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1502_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1503_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1504_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1505_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1506_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1507_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1508_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1509_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1510_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1511_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1512_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1513_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1514_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1515_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1516_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1517_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1518_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1519_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1520_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1521_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1522_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire _1523_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire _1524_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1525_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1526_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1527_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1528_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1529_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1530_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1531_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1532_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1533_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1534_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1535_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1536_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1537_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1538_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1539_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1540_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1541_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1542_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1543_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1544_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1545_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1546_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1547_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1548_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1549_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1550_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1551_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1552_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1553_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1554_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1555_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1556_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1557_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1558_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1559_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1560_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1561_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1562_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1563_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1564_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1565_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1566_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1567_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1568_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1569_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1570_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1571_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1572_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1573_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1574_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1575_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1576_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1577_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1578_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1579_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1580_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1581_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1582_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1583_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1584_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1585_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1586_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1587_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1588_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1589_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1590_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1591_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1592_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1593_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1594_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1595_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1596_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1597_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1598_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1599_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1600_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1601_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1602_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1603_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1604_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1605_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1606_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1607_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1608_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1609_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1610_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1611_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1612_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1613_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1614_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1615_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1616_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1617_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1618_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1619_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1620_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1621_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1622_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1623_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1624_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1625_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1626_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1627_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1628_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1629_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1630_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1631_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1632_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1633_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1634_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1635_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1636_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1637_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1638_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1639_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1640_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1641_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1642_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1643_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1644_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1645_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1646_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1647_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1648_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1649_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1650_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1651_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1652_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1653_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1654_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1655_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1656_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1657_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1658_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1659_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1660_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1661_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1662_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1663_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1664_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1665_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1666_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1667_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1668_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1669_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1670_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1671_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1672_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1673_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1674_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1675_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1676_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1677_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1678_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1679_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1680_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1681_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1682_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1683_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1684_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1685_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1686_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1687_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1688_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1689_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1690_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1691_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1692_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1693_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1694_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1695_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1696_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1697_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1698_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1699_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1700_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1701_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1702_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1703_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1704_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1705_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1706_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1707_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1708_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1709_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1710_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1711_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1712_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1713_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1714_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1715_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1716_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1717_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1718_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1719_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1720_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1721_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1722_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1723_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1724_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1725_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire _1726_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1727_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1728_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1729_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1730_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1731_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1732_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1733_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1734_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1735_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1736_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1737_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1738_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1739_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1740_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1741_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1742_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1743_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1744_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1745_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1746_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1747_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1748_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1749_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1750_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1751_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1752_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1753_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1754_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1755_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1756_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1757_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1758_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1759_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1760_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1761_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1762_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1763_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1764_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1765_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1766_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1767_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1768_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1769_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1770_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1771_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1772_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1773_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1774_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1775_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1776_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1777_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1778_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1779_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1780_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1781_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1782_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1783_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1784_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1785_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1786_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1787_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1788_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1789_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1790_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1791_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1792_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1793_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1794_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1795_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1796_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1797_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1798_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1799_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1800_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1801_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1802_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1803_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1804_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1805_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1806_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1807_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1808_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1809_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1810_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1811_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1812_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1813_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1814_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1815_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1816_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1817_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1818_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1819_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1820_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1821_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1822_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1823_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1824_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1825_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1826_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1827_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1828_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1829_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1830_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1831_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1832_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1833_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1834_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1835_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1836_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1837_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1838_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1839_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1840_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1841_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1842_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1843_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1844_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1845_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1846_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1847_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1848_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1849_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1850_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1851_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1852_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1853_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1854_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1855_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1856_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1857_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1858_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1859_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1860_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1861_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1862_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1863_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1864_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1865_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1866_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1867_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1868_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1869_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1870_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1871_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1872_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1873_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1874_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1875_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1876_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1877_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1878_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1879_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1880_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1881_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1882_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1883_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1884_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1885_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1886_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1887_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1888_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1889_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1890_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1891_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1892_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1893_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1894_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1895_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1896_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1897_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1898_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1899_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1900_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1901_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1902_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1903_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1904_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1905_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1906_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1907_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1908_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1909_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1910_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1911_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1912_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1913_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1914_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1915_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1916_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1917_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1918_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1919_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1920_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1921_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1922_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1923_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1924_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1925_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1926_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1927_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1928_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1929_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1930_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1931_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1932_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1933_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1934_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1935_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1936_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1937_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1938_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1939_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1940_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1941_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1942_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1943_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1944_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1945_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1946_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1947_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1948_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1949_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1950_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1951_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1952_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1953_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1954_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1955_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1956_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1957_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1958_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1959_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1960_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1961_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1962_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1963_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1964_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1965_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1966_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1967_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1968_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1969_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _1970_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1971_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1972_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1973_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1974_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1975_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1976_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1977_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1978_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1979_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1980_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1981_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1982_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _1983_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1984_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _1985_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _1986_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1987_;
  (* force_downto = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _1988_;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:21.8-21.11" *)
  input clk;
  wire clk;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:30.7-30.15" *)
  wire clk_bufg;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:47.13-47.17" *)
  wire [31:0] gpio;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:43.14-43.24" *)
  wire [31:0] iomem_addr;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:45.14-45.25" *)
  wire [31:0] iomem_rdata;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:41.14-41.25" *)
  wire iomem_ready;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:40.14-40.25" *)
  (* unused_bits = "0" *)
  wire iomem_valid;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:44.14-44.25" *)
  wire [31:0] iomem_wdata;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:42.14-42.25" *)
  wire [3:0] iomem_wstrb;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:27.16-27.19" *)
  output [15:0] led;
  wire [15:0] led;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:33.12-33.21" *)
  wire [5:0] reset_cnt;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:34.7-34.13" *)
  wire resetn;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:24.8-24.10" *)
  input rx;
  wire rx;
  (* hdlname = "soc clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:35.8-35.11" *)
  wire \soc.clk ;
  (* hdlname = "soc cpu alu_add_sub" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1203.13-1203.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.alu_add_sub ;
  (* hdlname = "soc cpu alu_lts" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1205.23-1205.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.alu_lts ;
  (* hdlname = "soc cpu alu_ltu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1205.14-1205.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.alu_ltu ;
  (* hdlname = "soc cpu alu_out" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1199.13-1199.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.alu_out ;
  (* hdlname = "soc cpu alu_out_q" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1199.22-1199.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.alu_out_q ;
  (* hdlname = "soc cpu clear_prefetched_high_word" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:349.6-349.32|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.clear_prefetched_high_word ;
  (* hdlname = "soc cpu clear_prefetched_high_word_q" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1270.6-1270.34|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.clear_prefetched_high_word_q ;
  (* hdlname = "soc cpu clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:85.8-85.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.clk ;
  (* hdlname = "soc cpu compressed_instr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:644.6-644.22|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.compressed_instr ;
  (* hdlname = "soc cpu count_cycle" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:158.13-158.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.count_cycle ;
  (* hdlname = "soc cpu count_instr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:158.26-158.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.count_instr ;
  (* onehot = 32'd1 *)
  wire [5:0] \soc.cpu.cpu_state ;
  (* hdlname = "soc cpu cpuregs clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:222.8-222.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.cpuregs.clk ;
  (* hdlname = "soc cpu cpuregs raddr1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:224.14-224.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs.raddr1 ;
  (* hdlname = "soc cpu cpuregs raddr2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:225.14-225.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs.raddr2 ;
  (* hdlname = "soc cpu cpuregs rdata1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:227.16-227.22|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs.rdata1 ;
  (* hdlname = "soc cpu cpuregs rdata2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:228.16-228.22|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs.rdata2 ;
  (* hdlname = "soc cpu cpuregs waddr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:223.14-223.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs.waddr ;
  (* hdlname = "soc cpu cpuregs wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:226.15-226.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs.wdata ;
  (* hdlname = "soc cpu cpuregs wen" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1348.15-1357.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:222.13-222.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.cpuregs.wen ;
  (* hdlname = "soc cpu cpuregs_raddr1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1345.13-1345.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs_raddr1 ;
  (* hdlname = "soc cpu cpuregs_raddr2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1346.13-1346.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs_raddr2 ;
  (* hdlname = "soc cpu cpuregs_rdata1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1341.13-1341.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs_rdata1 ;
  (* hdlname = "soc cpu cpuregs_rdata2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1342.13-1342.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs_rdata2 ;
  (* hdlname = "soc cpu cpuregs_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1283.13-1283.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs_rs1 ;
  (* hdlname = "soc cpu cpuregs_waddr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1344.13-1344.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [5:0] \soc.cpu.cpuregs_waddr ;
  (* hdlname = "soc cpu cpuregs_wrdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1282.13-1282.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.cpuregs_wrdata ;
  (* hdlname = "soc cpu dbg_mem_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:169.14-169.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.dbg_mem_addr ;
  (* hdlname = "soc cpu dbg_mem_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:172.14-172.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.cpu.dbg_mem_rdata ;
  (* hdlname = "soc cpu dbg_mem_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:166.7-166.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.dbg_mem_valid ;
  (* hdlname = "soc cpu dbg_mem_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:170.14-170.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.dbg_mem_wdata ;
  (* hdlname = "soc cpu dbg_mem_wstrb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:171.14-171.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [3:0] \soc.cpu.dbg_mem_wstrb ;
  (* hdlname = "soc cpu decoded_imm" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:639.13-639.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.decoded_imm ;
  (* hdlname = "soc cpu decoded_imm_uj" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:639.26-639.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.decoded_imm_uj ;
  (* hdlname = "soc cpu decoded_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:638.26-638.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [4:0] \soc.cpu.decoded_rd ;
  (* hdlname = "soc cpu decoded_rs" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1285.26-1285.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [4:0] \soc.cpu.decoded_rs ;
  (* hdlname = "soc cpu decoded_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:638.38-638.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [4:0] \soc.cpu.decoded_rs1 ;
  (* hdlname = "soc cpu decoded_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:638.51-638.62|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [4:0] \soc.cpu.decoded_rs2 ;
  (* hdlname = "soc cpu decoder_pseudo_trigger" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:642.6-642.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.decoder_pseudo_trigger ;
  (* hdlname = "soc cpu decoder_trigger" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:640.6-640.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.decoder_trigger ;
  (* hdlname = "soc cpu do_waitirq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1197.6-1197.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.do_waitirq ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2129.8-2129.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.clk ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul i" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2174.10-2174.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.i ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_any_mul" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2141.7-2141.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_any_mul ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_mul" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2140.6-2140.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_mul ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_mulh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2140.17-2140.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulh ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_mulhsu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2140.29-2140.41|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhsu ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_mulhu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2140.43-2140.54|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhu ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul instr_rs2_signed" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2144.7-2144.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.instr_rs2_signed ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul j" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2174.13-2174.14|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.j ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul mul_counter" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2171.12-2171.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [6:0] \soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul mul_finish" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2173.6-2173.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul mul_waiting" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2172.6-2172.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul next_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2170.13-2170.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul next_rdt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2170.32-2170.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdt ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul next_rdx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2170.22-2170.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul next_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2169.13-2169.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.next_rs1 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul next_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2169.23-2169.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.next_rs2 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_insn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2132.20-2132.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "7 8 9 10 11 15 16 17 18 19 20 21 22 23 24" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2136.20-2136.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2138.20-2138.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_ready ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2133.20-2133.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rs1 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2134.20-2134.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rs2 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2131.20-2131.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_valid ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_wait" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2137.20-2137.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_wait_q" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2146.6-2146.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait_q ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul pcpi_wr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2135.20-2135.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2168.23-2168.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.rd ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul rdx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2168.27-2168.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.rdx ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul resetn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2129.13-2129.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2168.13-2168.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.rs1 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2168.18-2168.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.rs2 ;
  (* hdlname = "soc cpu genblk1.genblk1.pcpi_mul this_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2169.33-2169.41|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [63:0] \soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 ;
  (* hdlname = "soc cpu genblk2.pcpi_div clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2349.8-2349.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.clk ;
  (* hdlname = "soc cpu genblk2.pcpi_div dividend" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2385.13-2385.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.dividend ;
  (* hdlname = "soc cpu genblk2.pcpi_div divisor" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2386.13-2386.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [62:0] \soc.cpu.genblk2.pcpi_div.divisor ;
  (* hdlname = "soc cpu genblk2.pcpi_div instr_div" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2360.6-2360.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.instr_div ;
  (* hdlname = "soc cpu genblk2.pcpi_div instr_divu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2360.17-2360.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.instr_divu ;
  (* hdlname = "soc cpu genblk2.pcpi_div instr_rem" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2360.29-2360.38|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.instr_rem ;
  (* hdlname = "soc cpu genblk2.pcpi_div instr_remu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2360.40-2360.50|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.instr_remu ;
  (* hdlname = "soc cpu genblk2.pcpi_div outsign" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2390.6-2390.13|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.outsign ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_insn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2352.20-2352.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "7 8 9 10 11 15 16 17 18 19 20 21 22 23 24" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.pcpi_insn ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2356.20-2356.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.pcpi_rd ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2358.20-2358.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.pcpi_ready ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2353.20-2353.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.pcpi_rs1 ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2354.20-2354.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.pcpi_rs2 ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2351.20-2351.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.pcpi_valid ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_wait" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2357.20-2357.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.pcpi_wait ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_wait_q" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2363.6-2363.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.pcpi_wait_q ;
  (* hdlname = "soc cpu genblk2.pcpi_div pcpi_wr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2355.20-2355.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.pcpi_wr ;
  (* hdlname = "soc cpu genblk2.pcpi_div quotient" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2387.13-2387.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.quotient ;
  (* hdlname = "soc cpu genblk2.pcpi_div quotient_msk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2388.13-2388.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.genblk2.pcpi_div.quotient_msk ;
  (* hdlname = "soc cpu genblk2.pcpi_div resetn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2349.13-2349.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.resetn ;
  (* hdlname = "soc cpu genblk2.pcpi_div running" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2389.6-2389.13|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.running ;
  (* hdlname = "soc cpu genblk2.pcpi_div start" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2364.7-2364.12|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.genblk2.pcpi_div.start ;
  (* hdlname = "soc cpu instr_add" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.6-633.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_add ;
  (* hdlname = "soc cpu instr_addi" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.6-632.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_addi ;
  (* hdlname = "soc cpu instr_and" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.105-633.114|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_and ;
  (* hdlname = "soc cpu instr_andi" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.66-632.76|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_andi ;
  (* hdlname = "soc cpu instr_auipc" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:629.17-629.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_auipc ;
  (* hdlname = "soc cpu instr_beq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.6-630.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_beq ;
  (* hdlname = "soc cpu instr_bge" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.39-630.48|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_bge ;
  (* hdlname = "soc cpu instr_bgeu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.62-630.72|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_bgeu ;
  (* hdlname = "soc cpu instr_blt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.28-630.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_blt ;
  (* hdlname = "soc cpu instr_bltu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.50-630.60|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_bltu ;
  (* hdlname = "soc cpu instr_bne" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:630.17-630.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_bne ;
  (* hdlname = "soc cpu instr_ecall_ebreak" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:634.68-634.86|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_ecall_ebreak ;
  (* hdlname = "soc cpu instr_getq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.6-635.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_getq ;
  (* hdlname = "soc cpu instr_jal" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:629.30-629.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_jal ;
  (* hdlname = "soc cpu instr_jalr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:629.41-629.51|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_jalr ;
  (* hdlname = "soc cpu instr_lb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.6-631.14|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lb ;
  (* hdlname = "soc cpu instr_lbu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.36-631.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lbu ;
  (* hdlname = "soc cpu instr_lh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.16-631.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lh ;
  (* hdlname = "soc cpu instr_lhu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.47-631.56|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lhu ;
  (* hdlname = "soc cpu instr_lui" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:629.6-629.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lui ;
  (* hdlname = "soc cpu instr_lw" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.26-631.34|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_lw ;
  (* hdlname = "soc cpu instr_maskirq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.44-635.57|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_maskirq ;
  (* hdlname = "soc cpu instr_or" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.95-633.103|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_or ;
  (* hdlname = "soc cpu instr_ori" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.55-632.64|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_ori ;
  (* hdlname = "soc cpu instr_rdcycle" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:634.6-634.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_rdcycle ;
  (* hdlname = "soc cpu instr_rdcycleh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:634.21-634.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_rdcycleh ;
  (* hdlname = "soc cpu instr_rdinstr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:634.37-634.50|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_rdinstr ;
  (* hdlname = "soc cpu instr_rdinstrh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:634.52-634.66|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_rdinstrh ;
  (* hdlname = "soc cpu instr_retirq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.30-635.42|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_retirq ;
  (* hdlname = "soc cpu instr_sb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.58-631.66|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sb ;
  (* hdlname = "soc cpu instr_setq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.18-635.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_setq ;
  (* hdlname = "soc cpu instr_sh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.68-631.76|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sh ;
  (* hdlname = "soc cpu instr_sll" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.28-633.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sll ;
  (* hdlname = "soc cpu instr_slli" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.78-632.88|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_slli ;
  (* hdlname = "soc cpu instr_slt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.39-633.48|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_slt ;
  (* hdlname = "soc cpu instr_slti" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.18-632.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_slti ;
  (* hdlname = "soc cpu instr_sltiu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.30-632.41|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sltiu ;
  (* hdlname = "soc cpu instr_sltu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.50-633.60|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sltu ;
  (* hdlname = "soc cpu instr_sra" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.84-633.93|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sra ;
  (* hdlname = "soc cpu instr_srai" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.102-632.112|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_srai ;
  (* hdlname = "soc cpu instr_srl" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.73-633.82|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_srl ;
  (* hdlname = "soc cpu instr_srli" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.90-632.100|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_srli ;
  (* hdlname = "soc cpu instr_sub" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.17-633.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sub ;
  (* hdlname = "soc cpu instr_sw" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:631.78-631.86|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_sw ;
  (* hdlname = "soc cpu instr_timer" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.74-635.85|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_timer ;
  (* hdlname = "soc cpu instr_waitirq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:635.59-635.72|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_waitirq ;
  (* hdlname = "soc cpu instr_xor" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:633.62-633.71|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_xor ;
  (* hdlname = "soc cpu instr_xori" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:632.43-632.53|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.instr_xori ;
  (* hdlname = "soc cpu irq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:115.20-115.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.irq ;
  (* hdlname = "soc cpu irq_active" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:180.6-180.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.irq_active ;
  (* hdlname = "soc cpu irq_delay" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:179.6-179.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.irq_delay ;
  (* hdlname = "soc cpu irq_mask" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:181.13-181.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.irq_mask ;
  (* hdlname = "soc cpu irq_pending" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:182.13-182.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.irq_pending ;
  (* hdlname = "soc cpu irq_state" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1160.12-1160.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [1:0] \soc.cpu.irq_state ;
  (* hdlname = "soc cpu is_alu_reg_imm" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:657.6-657.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_alu_reg_imm ;
  (* hdlname = "soc cpu is_alu_reg_reg" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:658.6-658.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_alu_reg_reg ;
  (* hdlname = "soc cpu is_beq_bne_blt_bge_bltu_bgeu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:655.6-655.34|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ;
  (* hdlname = "soc cpu is_compare" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:659.6-659.16|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_compare ;
  (* hdlname = "soc cpu is_jalr_addi_slti_sltiu_xori_ori_andi" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:649.6-649.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ;
  (* hdlname = "soc cpu is_lb_lh_lw_lbu_lhu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:647.6-647.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_lb_lh_lw_lbu_lhu ;
  (* hdlname = "soc cpu is_lui_auipc_jal" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:646.6-646.22|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_lui_auipc_jal ;
  (* hdlname = "soc cpu is_sb_sh_sw" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:650.6-650.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_sb_sh_sw ;
  (* hdlname = "soc cpu is_slli_srli_srai" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:648.6-648.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_slli_srli_srai ;
  (* hdlname = "soc cpu is_slti_blt_slt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:653.6-653.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_slti_blt_slt ;
  (* hdlname = "soc cpu is_sltiu_bltu_sltu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:654.6-654.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.is_sltiu_bltu_sltu ;
  (* hdlname = "soc cpu last_mem_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:344.47-344.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.last_mem_valid ;
  (* hdlname = "soc cpu latched_branch" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1182.6-1182.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_branch ;
  (* hdlname = "soc cpu latched_compr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1183.6-1183.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_compr ;
  (* hdlname = "soc cpu latched_is_lb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1187.6-1187.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_is_lb ;
  (* hdlname = "soc cpu latched_is_lh" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1186.6-1186.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_is_lh ;
  (* hdlname = "soc cpu latched_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1188.26-1188.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [4:0] \soc.cpu.latched_rd ;
  (* hdlname = "soc cpu latched_stalu" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1181.6-1181.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_stalu ;
  (* hdlname = "soc cpu latched_store" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1180.6-1180.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.latched_store ;
  (* hdlname = "soc cpu mem_16bit_buffer" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:350.13-350.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [15:0] \soc.cpu.mem_16bit_buffer ;
  (* hdlname = "soc cpu mem_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:92.20-92.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.mem_addr ;
  (* hdlname = "soc cpu mem_do_prefetch" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:338.6-338.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_do_prefetch ;
  (* hdlname = "soc cpu mem_do_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:340.6-340.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_do_rdata ;
  (* hdlname = "soc cpu mem_do_rinst" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:339.6-339.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_do_rinst ;
  (* hdlname = "soc cpu mem_do_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:341.6-341.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_do_wdata ;
  (* hdlname = "soc cpu mem_la_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:100.20-100.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.mem_la_addr ;
  (* hdlname = "soc cpu mem_la_firstword_reg" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:344.25-344.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_la_firstword_reg ;
  (* hdlname = "soc cpu mem_la_firstword_xfer" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:346.7-346.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_la_firstword_xfer ;
  (* hdlname = "soc cpu mem_la_read" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:98.20-98.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_la_read ;
  (* hdlname = "soc cpu mem_la_secondword" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:344.6-344.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_la_secondword ;
  (* hdlname = "soc cpu mem_la_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:101.20-101.32|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "16 17 18 19 20 21 22 23" *)
  wire [31:0] \soc.cpu.mem_la_wdata ;
  (* hdlname = "soc cpu mem_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:95.20-95.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.cpu.mem_rdata ;
  (* hdlname = "soc cpu mem_rdata_latched" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:353.14-353.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.cpu.mem_rdata_latched ;
  (* hdlname = "soc cpu mem_rdata_q" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:337.13-337.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.mem_rdata_q ;
  (* hdlname = "soc cpu mem_state" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:334.12-334.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [1:0] \soc.cpu.mem_state ;
  (* hdlname = "soc cpu mem_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:88.20-88.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_valid ;
  (* hdlname = "soc cpu mem_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:93.20-93.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.mem_wdata ;
  (* onehot = 32'd1 *)
  wire [2:0] \soc.cpu.mem_wordsize ;
  (* hdlname = "soc cpu mem_wstrb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:94.20-94.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [3:0] \soc.cpu.mem_wstrb ;
  (* hdlname = "soc cpu mem_xfer" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:343.7-343.15|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.mem_xfer ;
  (* hdlname = "soc cpu next_pc" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:177.14-177.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "0 1 2" *)
  wire [31:0] \soc.cpu.next_pc ;
  (* hdlname = "soc cpu pcpi_div_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:246.14-246.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.pcpi_div_rd ;
  (* hdlname = "soc cpu pcpi_div_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:248.14-248.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_div_ready ;
  (* hdlname = "soc cpu pcpi_div_wait" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:247.14-247.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_div_wait ;
  (* hdlname = "soc cpu pcpi_div_wr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:245.14-245.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_div_wr ;
  (* hdlname = "soc cpu pcpi_insn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:106.20-106.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  (* unused_bits = "7 8 9 10 11 15 16 17 18 19 20 21 22 23 24" *)
  wire [31:0] \soc.cpu.pcpi_insn ;
  (* hdlname = "soc cpu pcpi_int_wr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:250.13-250.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_int_wr ;
  (* hdlname = "soc cpu pcpi_mul_rd" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:241.14-241.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.pcpi_mul_rd ;
  (* hdlname = "soc cpu pcpi_mul_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:243.14-243.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_mul_ready ;
  (* hdlname = "soc cpu pcpi_mul_wait" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:242.14-242.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_mul_wait ;
  (* hdlname = "soc cpu pcpi_mul_wr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:240.14-240.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_mul_wr ;
  (* hdlname = "soc cpu pcpi_rs1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:107.20-107.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.pcpi_rs1 ;
  (* hdlname = "soc cpu pcpi_rs2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:108.20-108.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.pcpi_rs2 ;
  (* hdlname = "soc cpu pcpi_timeout" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1194.6-1194.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_timeout ;
  (* hdlname = "soc cpu pcpi_timeout_counter" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1193.12-1193.32|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [3:0] \soc.cpu.pcpi_timeout_counter ;
  (* hdlname = "soc cpu pcpi_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:105.20-105.30|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.pcpi_valid ;
  (* hdlname = "soc cpu prefetched_high_word" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:348.6-348.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.prefetched_high_word ;
  (* hdlname = "soc cpu reg_next_pc" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:159.21-159.32|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.reg_next_pc ;
  (* hdlname = "soc cpu reg_op1" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:159.34-159.41|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.reg_op1 ;
  (* hdlname = "soc cpu reg_op2" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:159.43-159.50|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.reg_op2 ;
  (* hdlname = "soc cpu reg_out" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:159.52-159.59|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.reg_out ;
  (* hdlname = "soc cpu reg_pc" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:159.13-159.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.reg_pc ;
  (* hdlname = "soc cpu resetn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:85.13-85.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.resetn ;
  (* hdlname = "soc cpu timer" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:183.13-183.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire [31:0] \soc.cpu.timer ;
  (* hdlname = "soc cpu trap" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:86.13-86.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3" *)
  wire \soc.cpu.trap ;
  (* hdlname = "soc iomem_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:41.16-41.26" *)
  wire [31:0] \soc.iomem_addr ;
  (* hdlname = "soc iomem_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:43.16-43.27" *)
  wire [31:0] \soc.iomem_rdata ;
  (* hdlname = "soc iomem_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:39.16-39.27" *)
  wire \soc.iomem_ready ;
  (* hdlname = "soc iomem_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:38.16-38.27" *)
  (* unused_bits = "0" *)
  wire \soc.iomem_valid ;
  (* hdlname = "soc iomem_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:42.16-42.27" *)
  wire [31:0] \soc.iomem_wdata ;
  (* hdlname = "soc iomem_wstrb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:40.16-40.27" *)
  wire [3:0] \soc.iomem_wstrb ;
  (* hdlname = "soc irq" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:56.13-56.16" *)
  wire [31:0] \soc.irq ;
  (* hdlname = "soc irq_5" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:45.9-45.14" *)
  wire \soc.irq_5 ;
  (* hdlname = "soc irq_6" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:46.9-46.14" *)
  wire \soc.irq_6 ;
  (* hdlname = "soc irq_7" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:47.9-47.14" *)
  wire \soc.irq_7 ;
  (* hdlname = "soc irq_stall" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:57.7-57.16" *)
  wire \soc.irq_stall ;
  (* hdlname = "soc irq_uart" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:58.7-58.15" *)
  wire \soc.irq_uart ;
  (* hdlname = "soc mem_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:72.14-72.22" *)
  wire [31:0] \soc.mem_addr ;
  (* hdlname = "soc mem_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:75.14-75.23" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \soc.mem_rdata ;
  (* hdlname = "soc mem_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:69.7-69.16" *)
  wire \soc.mem_valid ;
  (* hdlname = "soc mem_wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:73.14-73.23" *)
  wire [31:0] \soc.mem_wdata ;
  (* hdlname = "soc mem_wstrb" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:74.13-74.22" *)
  wire [3:0] \soc.mem_wstrb ;
  (* hdlname = "soc memory addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:244.15-244.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:181.35-187.3" *)
  wire [21:0] \soc.memory.addr ;
  (* hdlname = "soc memory clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:242.8-242.11|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:181.35-187.3" *)
  wire \soc.memory.clk ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.0.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.0.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.0.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.0.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.0.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.1.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.1.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.1.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.1.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.1.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.10.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.10.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.10.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.10.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.10.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.11.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.11.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.11.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.11.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.11.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.12.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.12.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.12.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.12.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.12.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.13.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.13.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.13.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.13.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.13.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.14.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.14.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.14.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.14.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.14.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.15.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.15.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.15.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.15.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.15.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.16.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.16.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.16.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.16.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.16.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.17.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.17.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.17.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.17.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.17.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.18.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.18.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.18.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.18.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.18.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.19.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.19.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.19.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.19.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.19.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.2.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.2.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.2.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.2.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.2.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.20.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.20.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.20.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.20.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.20.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.21.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.21.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.21.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.21.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.21.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.22.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.22.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.22.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.22.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.22.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.23.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.23.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.23.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.23.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.23.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.24.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.24.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.24.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.24.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.24.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.25.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.25.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.25.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.25.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.25.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.26.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.26.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.26.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.26.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.26.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.27.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.27.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.27.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.27.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.27.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.28.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.28.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.28.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.28.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.28.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.29.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.29.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.29.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.29.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.29.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.3.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.3.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.3.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.3.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.3.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.30.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.30.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.30.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.30.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.30.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.31.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.31.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.31.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.31.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.31.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.4.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.4.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.4.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.4.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.4.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.5.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.5.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.5.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.5.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.5.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.6.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.6.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.6.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.6.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.6.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.7.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.7.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.7.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.7.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.7.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.8.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.8.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.8.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.8.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.8.PORT_RW_WR_EN ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:15.26-15.38" *)
  wire [7:0] \soc.memory.mem.0.9.PORT_RW_ADDR ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:17.7-17.18" *)
  wire \soc.memory.mem.0.9.PORT_RW_CLK ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:13.20-13.35" *)
  wire \soc.memory.mem.0.9.PORT_RW_RD_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:14.19-14.34" *)
  wire \soc.memory.mem.0.9.PORT_RW_WR_DATA ;
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:16.7-16.20" *)
  wire \soc.memory.mem.0.9.PORT_RW_WR_EN ;
  (* hdlname = "soc memory rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:246.20-246.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:181.35-187.3" *)
  wire [31:0] \soc.memory.rdata ;
  (* hdlname = "soc memory wdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:245.15-245.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:181.35-187.3" *)
  wire [31:0] \soc.memory.wdata ;
  (* hdlname = "soc memory wen" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:243.14-243.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:181.35-187.3" *)
  wire [3:0] \soc.memory.wen ;
  (* hdlname = "soc progmem addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:10.24-10.28|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire [31:0] \soc.progmem.addr ;
  (* hdlname = "soc progmem clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:4.16-4.19|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire \soc.progmem.clk ;
  (* hdlname = "soc progmem mem_addr" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:22.28-22.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire [9:0] \soc.progmem.mem_addr ;
  (* hdlname = "soc progmem o_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:794.7-794.14|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire \soc.progmem.o_ready ;
  (* hdlname = "soc progmem ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:9.24-9.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire \soc.progmem.ready ;
  (* hdlname = "soc progmem rstn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:5.16-5.20|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6" *)
  wire \soc.progmem.rstn ;
  (* hdlname = "soc progmem_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:77.7-77.20" *)
  wire \soc.progmem_ready ;
  (* hdlname = "soc ram_rdata" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:81.14-81.23" *)
  wire [31:0] \soc.ram_rdata ;
  (* hdlname = "soc ram_ready" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:80.6-80.15" *)
  wire \soc.ram_ready ;
  (* hdlname = "soc resetn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:36.8-36.14" *)
  wire \soc.resetn ;
  (* hdlname = "soc ser_rx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:50.9-50.15" *)
  wire \soc.ser_rx ;
  (* hdlname = "soc ser_tx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:49.9-49.15" *)
  wire \soc.ser_tx ;
  (* hdlname = "soc simpleuart cfg_divider" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:37.14-37.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.cfg_divider ;
  (* hdlname = "soc simpleuart clk" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:21.11-21.14|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.clk ;
  (* hdlname = "soc simpleuart recv_buf_data" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:42.13-42.26|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [7:0] \soc.simpleuart.recv_buf_data ;
  (* hdlname = "soc simpleuart recv_buf_valid" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:43.7-43.21|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.recv_buf_valid ;
  (* hdlname = "soc simpleuart recv_divcnt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:40.14-40.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.recv_divcnt ;
  (* hdlname = "soc simpleuart recv_pattern" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:41.13-41.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [7:0] \soc.simpleuart.recv_pattern ;
  (* hdlname = "soc simpleuart recv_state" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:39.13-39.23|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [3:0] \soc.simpleuart.recv_state ;
  (* hdlname = "soc simpleuart reg_dat_di" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:33.19-33.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.reg_dat_di ;
  (* hdlname = "soc simpleuart reg_dat_do" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:34.19-34.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.simpleuart.reg_dat_do ;
  (* hdlname = "soc simpleuart reg_div_di" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:28.19-28.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.reg_div_di ;
  (* hdlname = "soc simpleuart reg_div_do" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:29.19-29.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.reg_div_do ;
  (* hdlname = "soc simpleuart reg_div_we" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:27.19-27.29|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [3:0] \soc.simpleuart.reg_div_we ;
  (* hdlname = "soc simpleuart resetn" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:22.11-22.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.resetn ;
  (* hdlname = "soc simpleuart send_bitcnt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:46.13-46.24|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [3:0] \soc.simpleuart.send_bitcnt ;
  (* hdlname = "soc simpleuart send_divcnt" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:47.14-47.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [31:0] \soc.simpleuart.send_divcnt ;
  (* hdlname = "soc simpleuart send_dummy" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:48.7-48.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.send_dummy ;
  (* hdlname = "soc simpleuart send_pattern" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:45.13-45.25|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire [9:0] \soc.simpleuart.send_pattern ;
  (* hdlname = "soc simpleuart ser_rx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:25.12-25.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.ser_rx ;
  (* hdlname = "soc simpleuart ser_tx" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:24.12-24.18|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3" *)
  wire \soc.simpleuart.ser_tx ;
  (* hdlname = "soc simpleuart_reg_dat_do" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:94.14-94.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \soc.simpleuart_reg_dat_do ;
  (* hdlname = "soc simpleuart_reg_div_do" *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:91.14-91.35" *)
  wire [31:0] \soc.simpleuart_reg_div_do ;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:26.18-26.20" *)
  input [15:0] sw;
  wire [15:0] sw;
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:23.9-23.11" *)
  output tx;
  wire tx;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _1989_ (
    .I0(reset_cnt[0]),
    .I1(reset_cnt[1]),
    .I2(reset_cnt[2]),
    .I3(reset_cnt[3]),
    .I4(reset_cnt[4]),
    .I5(reset_cnt[5]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1990_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wait_q ),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_wait ),
    .O(\soc.cpu.genblk2.pcpi_div.start )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _1991_ (
    .I0(_1697_[0]),
    .I1(_1697_[1]),
    .O(_0019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1992_ (
    .I0(_1696_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1697_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1993_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [23]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [24]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [30]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [31]),
    .I4(_1692_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.running ),
    .O(_1695_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _1994_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [22]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [25]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [26]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [27]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient_msk [28]),
    .I5(\soc.cpu.genblk2.pcpi_div.quotient_msk [29]),
    .O(_1692_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _1995_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [0]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [1]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [2]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [3]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient_msk [4]),
    .I5(\soc.cpu.genblk2.pcpi_div.quotient_msk [5]),
    .O(_1695_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _1996_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [10]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [11]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [12]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [13]),
    .O(_1694_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _1997_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [18]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [19]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [20]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [21]),
    .O(_1693_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1998_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wait_q ),
    .I1(_1691_[1]),
    .O(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1999_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_wait ),
    .O(_1691_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2000_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2001_ (
    .I0(_1696_[0]),
    .I1(_1703_[1]),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2002_ (
    .I0(\soc.cpu.genblk2.pcpi_div.start ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1703_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2003_ (
    .I0(_1701_[0]),
    .I1(_1701_[1]),
    .O(_1702_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2004_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.pcpi_valid ),
    .O(_1701_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2005_ (
    .I0(\soc.cpu.pcpi_insn [31]),
    .I1(\soc.cpu.pcpi_insn [2]),
    .I2(\soc.cpu.pcpi_insn [3]),
    .I3(\soc.cpu.pcpi_insn [6]),
    .I4(_1700_[4]),
    .I5(_1700_[5]),
    .O(_1701_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _2006_ (
    .I0(\soc.cpu.pcpi_insn [26]),
    .I1(\soc.cpu.pcpi_insn [4]),
    .I2(\soc.cpu.pcpi_insn [1]),
    .I3(\soc.cpu.pcpi_insn [0]),
    .I4(\soc.cpu.pcpi_insn [25]),
    .I5(\soc.cpu.pcpi_insn [5]),
    .O(_1700_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2007_ (
    .I0(\soc.cpu.pcpi_insn [27]),
    .I1(\soc.cpu.pcpi_insn [28]),
    .I2(\soc.cpu.pcpi_insn [29]),
    .I3(\soc.cpu.pcpi_insn [30]),
    .O(_1700_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2008_ (
    .I0(\soc.cpu.trap ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hbf00)
  ) _2009_ (
    .I0(_1509_[0]),
    .I1(_1699_[1]),
    .I2(_1523_),
    .I3(_1699_[3]),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4025417967)
  ) _2010_ (
    .I0(_1508_[0]),
    .I1(\soc.cpu.mem_la_secondword ),
    .I2(\soc.cpu.mem_la_firstword_xfer ),
    .I3(_1508_[3]),
    .I4(_1496_[0]),
    .O(_1509_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2011_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .O(_1508_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2012_ (
    .I0(_1499_[0]),
    .I1(_1499_[1]),
    .I2(_1499_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [0]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2013_ (
    .I0(_1496_[0]),
    .I1(\soc.cpu.mem_la_secondword ),
    .O(_1499_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2014_ (
    .I0(\soc.cpu.clear_prefetched_high_word ),
    .I1(_1491_[1]),
    .I2(\soc.cpu.prefetched_high_word ),
    .O(_1496_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2015_ (
    .I0(_1490_[0]),
    .I1(_1490_[1]),
    .O(_1491_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h5333)
  ) _2016_ (
    .I0(\soc.cpu.reg_out [1]),
    .I1(\soc.cpu.reg_next_pc [1]),
    .I2(\soc.cpu.latched_branch ),
    .I3(\soc.cpu.latched_store ),
    .O(_1490_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _2017_ (
    .I0(\soc.cpu.mem_do_prefetch ),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1490_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2018_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1489_[1]),
    .O(\soc.cpu.clear_prefetched_high_word )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd7)
  ) _2019_ (
    .I0(\soc.cpu.clear_prefetched_high_word_q ),
    .I1(\soc.cpu.prefetched_high_word ),
    .I2(\soc.cpu.latched_branch ),
    .I3(\soc.cpu.irq_state [1]),
    .I4(\soc.cpu.irq_state [0]),
    .O(_1489_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2020_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [0]),
    .O(_1499_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff020f0f0)
  ) _2021_ (
    .I0(_1267_[4]),
    .I1(_1494_[1]),
    .I2(\soc.cpu.mem_valid ),
    .I3(_1267_[0]),
    .I4(_1494_[4]),
    .I5(_1494_[5]),
    .O(\soc.cpu.mem_xfer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000004fff)
  ) _2022_ (
    .I0(\soc.cpu.mem_addr [25]),
    .I1(_1171_[5]),
    .I2(\soc.cpu.mem_valid ),
    .I3(iomem_ready),
    .I4(\soc.ram_ready ),
    .I5(\soc.progmem.o_ready ),
    .O(_1494_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2023_ (
    .I0(\soc.cpu.mem_addr [26]),
    .I1(\soc.cpu.mem_addr [27]),
    .I2(\soc.cpu.mem_addr [28]),
    .I3(\soc.cpu.mem_addr [29]),
    .I4(\soc.cpu.mem_addr [30]),
    .I5(\soc.cpu.mem_addr [31]),
    .O(_1171_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _2024_ (
    .I0(_1171_[5]),
    .I1(_1266_[1]),
    .I2(_1176_[2]),
    .I3(_1265_[2]),
    .I4(_1178_[4]),
    .I5(_1171_[3]),
    .O(_1267_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _2025_ (
    .I0(\soc.cpu.mem_addr [3]),
    .I1(\soc.cpu.mem_addr [4]),
    .I2(\soc.cpu.mem_addr [5]),
    .I3(\soc.cpu.mem_valid ),
    .O(_1266_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2026_ (
    .I0(\soc.cpu.mem_addr [8]),
    .I1(\soc.cpu.mem_addr [9]),
    .I2(\soc.cpu.mem_addr [10]),
    .I3(\soc.cpu.mem_addr [11]),
    .I4(\soc.cpu.mem_addr [12]),
    .I5(\soc.cpu.mem_addr [13]),
    .O(_1176_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2027_ (
    .I0(\soc.cpu.mem_addr [6]),
    .I1(\soc.cpu.mem_addr [7]),
    .O(_1265_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2028_ (
    .I0(\soc.cpu.mem_addr [24]),
    .I1(\soc.cpu.mem_addr [20]),
    .I2(\soc.cpu.mem_addr [21]),
    .I3(\soc.cpu.mem_addr [22]),
    .I4(\soc.cpu.mem_addr [23]),
    .I5(\soc.cpu.mem_addr [25]),
    .O(_1178_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2029_ (
    .I0(\soc.cpu.mem_addr [14]),
    .I1(\soc.cpu.mem_addr [15]),
    .I2(\soc.cpu.mem_addr [16]),
    .I3(\soc.cpu.mem_addr [17]),
    .I4(\soc.cpu.mem_addr [18]),
    .I5(\soc.cpu.mem_addr [19]),
    .O(_1171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _2030_ (
    .I0(\soc.simpleuart.send_dummy ),
    .I1(_1493_[1]),
    .I2(\soc.cpu.mem_wstrb [0]),
    .O(_1494_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2031_ (
    .I0(\soc.simpleuart.send_bitcnt [3]),
    .I1(\soc.simpleuart.send_bitcnt [2]),
    .I2(\soc.simpleuart.send_bitcnt [1]),
    .I3(\soc.simpleuart.send_bitcnt [0]),
    .O(_1493_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _2032_ (
    .I0(_1171_[5]),
    .I1(_1176_[2]),
    .I2(_1265_[2]),
    .I3(_1178_[4]),
    .I4(_1171_[3]),
    .I5(_1265_[5]),
    .O(_1267_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _2033_ (
    .I0(\soc.cpu.mem_addr [2]),
    .I1(\soc.cpu.mem_addr [4]),
    .I2(\soc.cpu.mem_addr [5]),
    .I3(\soc.cpu.mem_addr [3]),
    .I4(\soc.cpu.mem_valid ),
    .O(_1265_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _2034_ (
    .I0(_1490_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I2(_1490_[1]),
    .I3(_1489_[1]),
    .I4(\soc.cpu.mem_do_rinst ),
    .I5(\soc.cpu.prefetched_high_word ),
    .O(_1494_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2035_ (
    .I0(_1495_[0]),
    .I1(_1495_[1]),
    .I2(_1495_[2]),
    .I3(_1495_[3]),
    .I4(_1495_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1499_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2036_ (
    .I0(\soc.simpleuart.recv_buf_data [0]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1495_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2037_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [0]),
    .O(_1495_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd24383)
  ) _2038_ (
    .I0(_1492_[0]),
    .I1(_1492_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1495_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb000)
  ) _2039_ (
    .I0(\soc.cpu.mem_addr [25]),
    .I1(_1171_[5]),
    .I2(iomem_ready),
    .I3(\soc.cpu.mem_valid ),
    .O(_1264_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2040_ (
    .I0(iomem_rdata[0]),
    .I1(_1264_[4]),
    .O(_1495_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2041_ (
    .I0(\soc.memory.rdata [0]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1495_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2042_ (
    .I0(_1498_[0]),
    .I1(_1498_[1]),
    .I2(_1498_[2]),
    .I3(\soc.cpu.mem_rdata_q [16]),
    .I4(_1498_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1499_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2043_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [16]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1498_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2044_ (
    .I0(_1497_[0]),
    .I1(_1497_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1498_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2045_ (
    .I0(iomem_rdata[16]),
    .I1(_1264_[4]),
    .O(_1498_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2046_ (
    .I0(\soc.memory.rdata [16]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1498_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2047_ (
    .I0(_1504_[0]),
    .I1(_1504_[1]),
    .I2(_1504_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [1]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2048_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [1]),
    .O(_1504_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2049_ (
    .I0(_1503_[0]),
    .I1(_1503_[1]),
    .I2(_1503_[2]),
    .I3(_1503_[3]),
    .I4(_1503_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1504_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2050_ (
    .I0(\soc.simpleuart.recv_buf_data [1]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1503_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2051_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [1]),
    .O(_1503_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2052_ (
    .I0(_1502_[0]),
    .I1(_1502_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1503_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2053_ (
    .I0(iomem_rdata[1]),
    .I1(_1264_[4]),
    .O(_1503_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2054_ (
    .I0(\soc.memory.rdata [1]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1503_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2055_ (
    .I0(_1501_[0]),
    .I1(_1501_[1]),
    .I2(_1501_[2]),
    .I3(\soc.cpu.mem_rdata_q [17]),
    .I4(_1501_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1504_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2056_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [17]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1501_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2057_ (
    .I0(_1500_[0]),
    .I1(_1500_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1501_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2058_ (
    .I0(iomem_rdata[17]),
    .I1(_1264_[4]),
    .O(_1501_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2059_ (
    .I0(\soc.memory.rdata [17]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1501_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2060_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(_1507_[1]),
    .O(\soc.cpu.mem_la_firstword_xfer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2061_ (
    .I0(\soc.cpu.mem_la_firstword_reg ),
    .I1(_1491_[1]),
    .I2(\soc.cpu.last_mem_valid ),
    .O(_1507_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2062_ (
    .I0(_1506_[0]),
    .I1(_1506_[1]),
    .O(_1508_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2063_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(_1505_[1]),
    .O(_1506_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2064_ (
    .I0(\soc.cpu.mem_do_rinst ),
    .I1(\soc.cpu.mem_do_prefetch ),
    .O(_1505_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2065_ (
    .I0(\soc.cpu.mem_state [1]),
    .I1(\soc.cpu.mem_state [0]),
    .O(_1506_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000bf0000ffff)
  ) _2066_ (
    .I0(\soc.cpu.mem_do_rinst ),
    .I1(\soc.cpu.mem_state [0]),
    .I2(\soc.cpu.mem_state [1]),
    .I3(\soc.cpu.trap ),
    .I4(_1698_[4]),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1699_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h888f8f8800000000)
  ) _2067_ (
    .I0(_1506_[0]),
    .I1(_1584_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .I3(\soc.cpu.mem_state [1]),
    .I4(\soc.cpu.mem_state [0]),
    .I5(_1523_),
    .O(_1698_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2068_ (
    .I0(\soc.cpu.mem_do_wdata ),
    .I1(_1506_[1]),
    .O(_1584_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2069_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(_1583_[2]),
    .O(_1699_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2070_ (
    .I0(\soc.cpu.mem_state [1]),
    .I1(\soc.cpu.mem_state [0]),
    .O(_1583_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _2071_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_wait ),
    .I2(_1701_[0]),
    .O(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2072_ (
    .I0(_1521_[3]),
    .I1(_1520_[4]),
    .O(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2073_ (
    .I0(_1518_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1520_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8fff00ff00000000)
  ) _2074_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .I2(\soc.cpu.mem_xfer ),
    .I3(_1517_[3]),
    .I4(_1491_[1]),
    .I5(\soc.cpu.mem_do_prefetch ),
    .O(_1518_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2075_ (
    .I0(_1516_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1517_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f111f0fffffff)
  ) _2076_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(\soc.cpu.mem_do_wdata ),
    .I2(\soc.cpu.mem_state [1]),
    .I3(\soc.cpu.mem_state [0]),
    .I4(\soc.cpu.mem_do_rinst ),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1516_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2077_ (
    .I0(\soc.cpu.cpu_state [5]),
    .I1(\soc.cpu.cpu_state [4]),
    .O(_1521_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f007700ff00ff)
  ) _2078_ (
    .I0(\soc.cpu.mem_state [1]),
    .I1(\soc.cpu.mem_state [0]),
    .I2(_1777_[2]),
    .I3(_1698_[4]),
    .I4(\soc.cpu.trap ),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1778_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _2079_ (
    .I0(_1267_[4]),
    .I1(_1494_[1]),
    .I2(_1267_[0]),
    .I3(_1494_[4]),
    .O(_1777_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2080_ (
    .I0(_1523_),
    .I1(_1778_[1]),
    .O(_0375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2081_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2082_ (
    .I0(_1581_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2083_ (
    .I0(_1580_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_1581_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2084_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulh ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhsu ),
    .O(_1580_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf8)
  ) _2085_ (
    .I0(_1697_[0]),
    .I1(_1197_[15]),
    .I2(_1697_[1]),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2086_ (
    .I0(_1668_[0]),
    .I1(_1668_[1]),
    .I2(_1668_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [4]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2087_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [4]),
    .O(_1668_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2088_ (
    .I0(_1665_[0]),
    .I1(_1665_[1]),
    .I2(_1665_[2]),
    .I3(_1665_[3]),
    .I4(_1665_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1668_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2089_ (
    .I0(\soc.simpleuart.recv_buf_data [4]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1665_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2090_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [4]),
    .O(_1665_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2091_ (
    .I0(iomem_rdata[4]),
    .I1(_1264_[4]),
    .O(_1665_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2092_ (
    .I0(_1664_[0]),
    .I1(_1664_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1665_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2093_ (
    .I0(\soc.memory.rdata [4]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1665_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2094_ (
    .I0(_1667_[0]),
    .I1(_1667_[1]),
    .I2(_1667_[2]),
    .I3(\soc.cpu.mem_rdata_q [20]),
    .I4(_1667_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1668_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2095_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [20]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1667_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2096_ (
    .I0(iomem_rdata[20]),
    .I1(_1264_[4]),
    .O(_1667_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2097_ (
    .I0(_1666_[0]),
    .I1(_1666_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1667_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2098_ (
    .I0(\soc.memory.rdata [20]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1667_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2099_ (
    .I0(_1673_[0]),
    .I1(_1673_[1]),
    .I2(_1673_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [5]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2100_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [5]),
    .O(_1673_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2101_ (
    .I0(_1670_[0]),
    .I1(_1670_[1]),
    .I2(_1670_[2]),
    .I3(_1670_[3]),
    .I4(_1670_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1673_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2102_ (
    .I0(iomem_rdata[5]),
    .I1(_1264_[4]),
    .O(_1670_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2103_ (
    .I0(\soc.simpleuart.recv_buf_data [5]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1670_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2104_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [5]),
    .O(_1670_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2105_ (
    .I0(_1669_[0]),
    .I1(_1669_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1670_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2106_ (
    .I0(\soc.memory.rdata [5]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1670_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2107_ (
    .I0(_1672_[0]),
    .I1(_1672_[1]),
    .I2(_1672_[2]),
    .I3(\soc.cpu.mem_rdata_q [21]),
    .I4(_1672_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1673_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2108_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [21]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1672_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2109_ (
    .I0(_1671_[0]),
    .I1(_1671_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1672_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2110_ (
    .I0(iomem_rdata[21]),
    .I1(_1264_[4]),
    .O(_1672_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2111_ (
    .I0(\soc.memory.rdata [21]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1672_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2112_ (
    .I0(\soc.cpu.mem_do_prefetch ),
    .I1(_1607_[1]),
    .O(_1608_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8f00)
  ) _2113_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(_1508_[0]),
    .I2(_1491_[1]),
    .I3(_1517_[3]),
    .O(_1607_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2114_ (
    .I0(_1651_[0]),
    .I1(_1651_[1]),
    .I2(_1651_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [3]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2115_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [3]),
    .O(_1651_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2116_ (
    .I0(_1648_[0]),
    .I1(_1648_[1]),
    .I2(_1648_[2]),
    .I3(_1648_[3]),
    .I4(_1648_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1651_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2117_ (
    .I0(\soc.simpleuart.recv_buf_data [3]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1648_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2118_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [3]),
    .O(_1648_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2119_ (
    .I0(iomem_rdata[3]),
    .I1(_1264_[4]),
    .O(_1648_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2120_ (
    .I0(_1647_[0]),
    .I1(_1647_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1648_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2121_ (
    .I0(\soc.memory.rdata [3]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1648_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2122_ (
    .I0(_1650_[0]),
    .I1(_1650_[1]),
    .I2(_1650_[2]),
    .I3(\soc.cpu.mem_rdata_q [19]),
    .I4(_1650_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1651_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2123_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [19]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1650_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2124_ (
    .I0(iomem_rdata[19]),
    .I1(_1264_[4]),
    .O(_1650_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2125_ (
    .I0(_1649_[0]),
    .I1(_1649_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1650_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2126_ (
    .I0(\soc.memory.rdata [19]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1650_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2127_ (
    .I0(_1509_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(\soc.cpu.mem_la_read )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2128_ (
    .I0(_1695_[0]),
    .I1(_1695_[1]),
    .I2(_1695_[2]),
    .O(_1696_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2129_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [6]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [7]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [8]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [9]),
    .I4(_1694_[4]),
    .I5(_1694_[5]),
    .O(_1695_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _2130_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient_msk [14]),
    .I1(\soc.cpu.genblk2.pcpi_div.quotient_msk [15]),
    .I2(\soc.cpu.genblk2.pcpi_div.quotient_msk [16]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [17]),
    .I4(_1693_[4]),
    .O(_1694_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2131_ (
    .I0(_1663_[0]),
    .I1(_1663_[1]),
    .I2(_1663_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [2]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2132_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [2]),
    .O(_1663_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2133_ (
    .I0(_1660_[0]),
    .I1(_1660_[1]),
    .I2(_1660_[2]),
    .I3(_1660_[3]),
    .I4(_1660_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1663_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2134_ (
    .I0(\soc.simpleuart.recv_buf_data [2]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1660_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2135_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [2]),
    .O(_1660_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2136_ (
    .I0(iomem_rdata[2]),
    .I1(_1264_[4]),
    .O(_1660_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2137_ (
    .I0(_1659_[0]),
    .I1(_1659_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1660_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2138_ (
    .I0(\soc.memory.rdata [2]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1660_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2139_ (
    .I0(_1662_[0]),
    .I1(_1662_[1]),
    .I2(_1662_[2]),
    .I3(\soc.cpu.mem_rdata_q [18]),
    .I4(_1662_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1663_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2140_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [18]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1662_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2141_ (
    .I0(iomem_rdata[18]),
    .I1(_1264_[4]),
    .O(_1662_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2142_ (
    .I0(_1661_[0]),
    .I1(_1661_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1662_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2143_ (
    .I0(\soc.memory.rdata [18]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1662_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0feeeeff00ff00)
  ) _2144_ (
    .I0(_1610_[0]),
    .I1(_1610_[1]),
    .I2(_1610_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [6]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2145_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [6]),
    .O(_1610_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2146_ (
    .I0(_1273_[0]),
    .I1(_1273_[1]),
    .I2(_1273_[2]),
    .I3(_1273_[3]),
    .I4(_1273_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1610_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2147_ (
    .I0(iomem_rdata[6]),
    .I1(_1264_[4]),
    .O(_1273_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2148_ (
    .I0(\soc.simpleuart.recv_buf_data [6]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1273_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2149_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [6]),
    .O(_1273_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2150_ (
    .I0(_1272_[0]),
    .I1(_1272_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1273_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2151_ (
    .I0(\soc.memory.rdata [6]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1273_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2152_ (
    .I0(_1277_[0]),
    .I1(_1277_[1]),
    .I2(_1277_[2]),
    .I3(\soc.cpu.mem_rdata_q [22]),
    .I4(_1277_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1610_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2153_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [22]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1277_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2154_ (
    .I0(_1276_[0]),
    .I1(_1276_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1277_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2155_ (
    .I0(iomem_rdata[22]),
    .I1(_1264_[4]),
    .O(_1277_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2156_ (
    .I0(\soc.memory.rdata [22]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1277_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _2157_ (
    .I0(_1696_[0]),
    .I1(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2158_ (
    .I0(_1493_[1]),
    .I1(_1201_[10]),
    .I2(_1679_[2]),
    .O(_1680_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2159_ (
    .I0(_1267_[4]),
    .I1(_1493_[1]),
    .I2(\soc.cpu.mem_wstrb [0]),
    .O(_1679_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _2160_ (
    .I0(iomem_ready),
    .I1(\soc.cpu.mem_addr [24]),
    .I2(\soc.cpu.mem_addr [25]),
    .I3(_1171_[5]),
    .I4(\soc.cpu.mem_valid ),
    .O(_1712_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2161_ (
    .I0(_1712_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _2162_ (
    .I0(_1779_[0]),
    .I1(_1779_[1]),
    .I2(_1779_[2]),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000888f00000000)
  ) _2163_ (
    .I0(\soc.cpu.cpu_state [3]),
    .I1(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(_1521_[3]),
    .I3(\soc.cpu.mem_do_prefetch ),
    .I4(_1773_[4]),
    .I5(_1607_[1]),
    .O(_1779_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2164_ (
    .I0(_1299_[0]),
    .I1(_1226_[3]),
    .O(_1773_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h00ef)
  ) _2165_ (
    .I0(_1229_[1]),
    .I1(_1225_[0]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(_1224_[0]),
    .O(_1299_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2166_ (
    .I0(_1228_[0]),
    .I1(_1226_[1]),
    .O(_1229_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2167_ (
    .I0(_1227_[0]),
    .I1(\soc.cpu.mem_wordsize [0]),
    .O(_1228_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2168_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.reg_op1 [1]),
    .O(_1227_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2169_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .O(_1226_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2170_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(\soc.cpu.reg_pc [0]),
    .O(_1224_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2171_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(\soc.cpu.mem_do_wdata ),
    .O(_1225_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2172_ (
    .I0(\soc.cpu.irq_active ),
    .I1(\soc.cpu.irq_mask [2]),
    .O(_1226_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000f700000000)
  ) _2173_ (
    .I0(\soc.cpu.cpu_state [1]),
    .I1(_1257_[1]),
    .I2(_1257_[2]),
    .I3(_1257_[3]),
    .I4(_1257_[4]),
    .I5(_1257_[5]),
    .O(_1779_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244438176)
  ) _2174_ (
    .I0(_1241_[0]),
    .I1(_1241_[1]),
    .I2(_1241_[2]),
    .I3(_1241_[3]),
    .I4(_1241_[4]),
    .O(_1257_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2175_ (
    .I0(_1240_[0]),
    .I1(\soc.cpu.cpu_state [1]),
    .O(_1241_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278124544)
  ) _2176_ (
    .I0(_1239_[0]),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.irq_delay ),
    .I3(\soc.cpu.decoder_trigger ),
    .I4(_1239_[4]),
    .O(_1240_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000b000000000000)
  ) _2177_ (
    .I0(\soc.cpu.irq_mask [29]),
    .I1(\soc.cpu.irq_pending [29]),
    .I2(_1238_[2]),
    .I3(_1238_[3]),
    .I4(_1238_[4]),
    .I5(_1238_[5]),
    .O(_1239_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _2178_ (
    .I0(_1234_[0]),
    .I1(_1234_[1]),
    .I2(_1234_[2]),
    .I3(_1234_[3]),
    .I4(_1234_[4]),
    .I5(_1234_[5]),
    .O(_1238_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000000b)
  ) _2179_ (
    .I0(\soc.cpu.irq_mask [16]),
    .I1(\soc.cpu.irq_pending [16]),
    .I2(_1231_[2]),
    .I3(_1231_[3]),
    .I4(_1231_[4]),
    .I5(_1231_[5]),
    .O(_1234_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2180_ (
    .I0(\soc.cpu.irq_mask [28]),
    .I1(\soc.cpu.irq_pending [28]),
    .O(_1231_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2181_ (
    .I0(\soc.cpu.irq_mask [19]),
    .I1(\soc.cpu.irq_pending [19]),
    .O(_1231_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2182_ (
    .I0(\soc.cpu.irq_mask [23]),
    .I1(\soc.cpu.irq_pending [23]),
    .O(_1231_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2183_ (
    .I0(\soc.cpu.irq_mask [20]),
    .I1(\soc.cpu.irq_pending [20]),
    .O(_1231_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _2184_ (
    .I0(_1223_[0]),
    .I1(_1223_[1]),
    .I2(_1223_[2]),
    .I3(_1223_[3]),
    .I4(_1223_[4]),
    .O(_1234_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2185_ (
    .I0(\soc.cpu.irq_mask [25]),
    .I1(\soc.cpu.irq_pending [25]),
    .O(_1223_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2186_ (
    .I0(\soc.cpu.irq_mask [26]),
    .I1(\soc.cpu.irq_pending [26]),
    .O(_1223_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2187_ (
    .I0(\soc.cpu.irq_mask [4]),
    .I1(\soc.cpu.irq_pending [4]),
    .O(_1223_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2188_ (
    .I0(\soc.cpu.irq_mask [7]),
    .I1(\soc.cpu.irq_pending [7]),
    .O(_1223_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2189_ (
    .I0(\soc.cpu.irq_mask [31]),
    .I1(\soc.cpu.irq_pending [31]),
    .O(_1223_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000f351)
  ) _2190_ (
    .I0(\soc.cpu.irq_pending [11]),
    .I1(\soc.cpu.irq_pending [21]),
    .I2(\soc.cpu.irq_mask [21]),
    .I3(\soc.cpu.irq_mask [11]),
    .I4(_1232_[4]),
    .I5(_1232_[5]),
    .O(_1234_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2191_ (
    .I0(\soc.cpu.irq_mask [22]),
    .I1(\soc.cpu.irq_pending [22]),
    .O(_1232_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2192_ (
    .I0(\soc.cpu.irq_mask [8]),
    .I1(\soc.cpu.irq_pending [8]),
    .O(_1232_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11)
  ) _2193_ (
    .I0(\soc.cpu.irq_mask [1]),
    .I1(\soc.cpu.irq_pending [1]),
    .I2(_1233_[2]),
    .I3(_1233_[3]),
    .I4(_1233_[4]),
    .O(_1234_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2194_ (
    .I0(\soc.cpu.irq_mask [6]),
    .I1(\soc.cpu.irq_pending [6]),
    .O(_1233_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2195_ (
    .I0(\soc.cpu.irq_mask [14]),
    .I1(\soc.cpu.irq_pending [14]),
    .O(_1233_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2196_ (
    .I0(\soc.cpu.irq_mask [5]),
    .I1(\soc.cpu.irq_pending [5]),
    .O(_1233_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2197_ (
    .I0(\soc.cpu.irq_mask [13]),
    .I1(\soc.cpu.irq_pending [13]),
    .O(_1234_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2198_ (
    .I0(\soc.cpu.irq_mask [2]),
    .I1(\soc.cpu.irq_pending [2]),
    .O(_1234_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf351000000000000)
  ) _2199_ (
    .I0(\soc.cpu.irq_pending [9]),
    .I1(\soc.cpu.irq_pending [10]),
    .I2(\soc.cpu.irq_mask [10]),
    .I3(\soc.cpu.irq_mask [9]),
    .I4(_1237_[4]),
    .I5(_1237_[5]),
    .O(_1238_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2200_ (
    .I0(_1236_[0]),
    .I1(_1236_[1]),
    .I2(_1236_[2]),
    .O(_1237_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2201_ (
    .I0(\soc.cpu.irq_mask [27]),
    .I1(\soc.cpu.irq_pending [27]),
    .O(_1236_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2202_ (
    .I0(\soc.cpu.irq_mask [30]),
    .I1(\soc.cpu.irq_pending [30]),
    .O(_1236_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2203_ (
    .I0(\soc.cpu.irq_mask [24]),
    .I1(\soc.cpu.irq_pending [24]),
    .O(_1236_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11)
  ) _2204_ (
    .I0(\soc.cpu.irq_mask [15]),
    .I1(\soc.cpu.irq_pending [15]),
    .I2(_1235_[2]),
    .I3(_1235_[3]),
    .I4(_1235_[4]),
    .O(_1237_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2205_ (
    .I0(\soc.cpu.irq_mask [0]),
    .I1(\soc.cpu.irq_pending [0]),
    .O(_1235_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2206_ (
    .I0(\soc.cpu.irq_mask [12]),
    .I1(\soc.cpu.irq_pending [12]),
    .O(_1235_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2207_ (
    .I0(\soc.cpu.irq_mask [3]),
    .I1(\soc.cpu.irq_pending [3]),
    .O(_1235_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2208_ (
    .I0(\soc.cpu.irq_mask [17]),
    .I1(\soc.cpu.irq_pending [17]),
    .O(_1238_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2209_ (
    .I0(\soc.cpu.irq_mask [18]),
    .I1(\soc.cpu.irq_pending [18]),
    .O(_1238_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2210_ (
    .I0(\soc.cpu.irq_state [1]),
    .I1(\soc.cpu.irq_state [0]),
    .O(_1239_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2211_ (
    .I0(_1226_[0]),
    .I1(_1230_[1]),
    .O(_1241_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2212_ (
    .I0(_1225_[0]),
    .I1(_1225_[1]),
    .O(_1226_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2213_ (
    .I0(_1224_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1225_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2214_ (
    .I0(_1226_[1]),
    .I1(_1226_[3]),
    .I2(_1228_[0]),
    .O(_1230_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf800)
  ) _2215_ (
    .I0(_1226_[0]),
    .I1(_1226_[1]),
    .I2(_1224_[0]),
    .I3(_1226_[3]),
    .O(_1241_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2216_ (
    .I0(_1226_[0]),
    .I1(_1229_[1]),
    .O(_1241_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2217_ (
    .I0(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\soc.cpu.cpu_state [3]),
    .O(_1241_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _2218_ (
    .I0(_1255_[0]),
    .I1(_1255_[1]),
    .I2(_1255_[2]),
    .I3(_1255_[3]),
    .O(_1257_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2219_ (
    .I0(_1254_[5]),
    .I1(_1254_[4]),
    .O(_1255_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2220_ (
    .I0(_1251_[0]),
    .I1(\soc.cpu.cpu_state [2]),
    .O(_1254_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _2221_ (
    .I0(_1250_[0]),
    .I1(_1250_[1]),
    .I2(_1250_[2]),
    .I3(_1250_[3]),
    .O(_1251_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2222_ (
    .I0(\soc.cpu.instr_jalr ),
    .I1(\soc.cpu.instr_bgeu ),
    .I2(\soc.cpu.instr_waitirq ),
    .I3(\soc.cpu.instr_and ),
    .I4(_1247_[4]),
    .I5(_1247_[5]),
    .O(_1250_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2223_ (
    .I0(\soc.cpu.instr_slli ),
    .I1(\soc.cpu.instr_andi ),
    .I2(\soc.cpu.instr_xori ),
    .I3(\soc.cpu.instr_addi ),
    .I4(\soc.cpu.instr_lbu ),
    .I5(_1246_[5]),
    .O(_1247_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2224_ (
    .I0(\soc.cpu.instr_add ),
    .I1(\soc.cpu.instr_ori ),
    .I2(\soc.cpu.instr_lhu ),
    .O(_1246_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2225_ (
    .I0(\soc.cpu.instr_or ),
    .I1(\soc.cpu.instr_xor ),
    .I2(\soc.cpu.instr_sll ),
    .I3(\soc.cpu.instr_sub ),
    .O(_1247_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _2226_ (
    .I0(\soc.cpu.instr_retirq ),
    .I1(\soc.cpu.instr_maskirq ),
    .I2(\soc.cpu.instr_timer ),
    .I3(_1249_[3]),
    .O(_1250_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2227_ (
    .I0(\soc.cpu.instr_rdcycle ),
    .I1(_1248_[1]),
    .O(_1249_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2228_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.instr_rdinstrh ),
    .I2(\soc.cpu.instr_rdinstr ),
    .O(_1248_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2229_ (
    .I0(_1245_[0]),
    .I1(\soc.cpu.instr_lh ),
    .I2(\soc.cpu.instr_lb ),
    .I3(\soc.cpu.instr_beq ),
    .I4(_1245_[4]),
    .I5(_1245_[5]),
    .O(_1250_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2230_ (
    .I0(_1244_[0]),
    .I1(_1244_[1]),
    .O(_1245_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2231_ (
    .I0(\soc.cpu.instr_sltiu ),
    .I1(\soc.cpu.instr_sltu ),
    .O(_1244_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2232_ (
    .I0(\soc.cpu.instr_slti ),
    .I1(\soc.cpu.instr_slt ),
    .O(_1244_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2233_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(_1243_[1]),
    .O(_1245_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2234_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.instr_auipc ),
    .O(_1243_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2235_ (
    .I0(\soc.cpu.instr_sra ),
    .I1(\soc.cpu.instr_srl ),
    .I2(\soc.cpu.instr_srai ),
    .I3(\soc.cpu.instr_srli ),
    .O(_1245_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2236_ (
    .I0(\soc.cpu.instr_lw ),
    .I1(\soc.cpu.instr_sw ),
    .I2(\soc.cpu.instr_blt ),
    .I3(\soc.cpu.instr_bltu ),
    .I4(_1242_[4]),
    .I5(_1242_[5]),
    .O(_1250_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2237_ (
    .I0(\soc.cpu.instr_sb ),
    .I1(\soc.cpu.instr_sh ),
    .O(_1242_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2238_ (
    .I0(\soc.cpu.instr_bge ),
    .I1(\soc.cpu.instr_bne ),
    .O(_1242_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2239_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .O(_1254_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2240_ (
    .I0(_1253_[0]),
    .I1(_1254_[3]),
    .O(_1255_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h01ff)
  ) _2241_ (
    .I0(_1230_[1]),
    .I1(_1229_[1]),
    .I2(_1225_[0]),
    .I3(_1225_[1]),
    .O(_1253_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077ffffffffffff)
  ) _2242_ (
    .I0(\soc.cpu.mem_do_rinst ),
    .I1(\soc.cpu.reg_pc [0]),
    .I2(_1225_[0]),
    .I3(_1226_[1]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I5(_1226_[3]),
    .O(_1254_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2243_ (
    .I0(\soc.cpu.pcpi_timeout ),
    .I1(\soc.cpu.instr_ecall_ebreak ),
    .O(_1255_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2244_ (
    .I0(\soc.cpu.irq_active ),
    .I1(\soc.cpu.irq_mask [1]),
    .O(_1255_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf030a000f030f030)
  ) _2245_ (
    .I0(_1253_[0]),
    .I1(_1254_[1]),
    .I2(_1254_[2]),
    .I3(_1254_[3]),
    .I4(_1254_[4]),
    .I5(_1254_[5]),
    .O(_1257_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00efefef00000000)
  ) _2246_ (
    .I0(_1253_[0]),
    .I1(_1250_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(_1253_[3]),
    .I4(_1241_[2]),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1254_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2247_ (
    .I0(_1225_[1]),
    .I1(_1225_[0]),
    .O(_1253_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2248_ (
    .I0(_1250_[1]),
    .I1(_1252_[1]),
    .O(_1254_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2249_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpu_state [2]),
    .O(_1252_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0007)
  ) _2250_ (
    .I0(_1226_[3]),
    .I1(_1224_[0]),
    .I2(_1241_[3]),
    .I3(_1253_[3]),
    .O(_1257_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2251_ (
    .I0(_1240_[0]),
    .I1(_1256_[1]),
    .O(_1257_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _2252_ (
    .I0(\soc.cpu.do_waitirq ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.instr_waitirq ),
    .O(_1256_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0f0f0f010)
  ) _2253_ (
    .I0(_1643_[0]),
    .I1(_1510_[0]),
    .I2(\soc.cpu.cpu_state [1]),
    .I3(_1643_[3]),
    .I4(_1643_[4]),
    .I5(_1643_[5]),
    .O(_1779_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfe00000000000000)
  ) _2254_ (
    .I0(_1241_[3]),
    .I1(_1241_[4]),
    .I2(_1241_[0]),
    .I3(_1510_[0]),
    .I4(\soc.cpu.instr_jal ),
    .I5(\soc.cpu.decoder_trigger ),
    .O(_1643_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2255_ (
    .I0(_1256_[1]),
    .I1(_1240_[0]),
    .O(_1510_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4f00)
  ) _2256_ (
    .I0(_1256_[1]),
    .I1(\soc.cpu.instr_jal ),
    .I2(_1240_[0]),
    .I3(_1253_[3]),
    .O(_1643_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _2257_ (
    .I0(_1255_[0]),
    .I1(_1256_[1]),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(_1239_[4]),
    .O(_1643_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff007fffffffff)
  ) _2258_ (
    .I0(_1240_[0]),
    .I1(_1226_[3]),
    .I2(_1226_[1]),
    .I3(_1230_[1]),
    .I4(_1225_[0]),
    .I5(_1225_[1]),
    .O(_1643_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd63624)
  ) _2259_ (
    .I0(_1641_[0]),
    .I1(_1254_[5]),
    .I2(_1641_[2]),
    .I3(\soc.cpu.cpu_state [1]),
    .I4(_1255_[0]),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2260_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(_1510_[0]),
    .I2(\soc.cpu.decoder_trigger ),
    .O(_1641_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2261_ (
    .I0(_1254_[4]),
    .I1(_1255_[1]),
    .O(_1641_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000ffff10001000)
  ) _2262_ (
    .I0(_1255_[0]),
    .I1(_1607_[1]),
    .I2(\soc.cpu.cpu_state [3]),
    .I3(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I4(_1642_[4]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294962944)
  ) _2263_ (
    .I0(_1251_[0]),
    .I1(\soc.cpu.is_sb_sh_sw ),
    .I2(_1606_[0]),
    .I3(_1459_[2]),
    .I4(_1255_[0]),
    .O(_1642_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2264_ (
    .I0(_1605_[0]),
    .I1(_1250_[1]),
    .O(_1606_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2265_ (
    .I0(_1251_[0]),
    .I1(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_1605_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2266_ (
    .I0(\soc.cpu.is_lui_auipc_jal ),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .I2(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ),
    .O(_1459_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2267_ (
    .I0(_1465_[3]),
    .I1(_1209_[10]),
    .O(_1875_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _2268_ (
    .I0(\soc.simpleuart.recv_state [0]),
    .I1(\soc.simpleuart.recv_state [2]),
    .I2(\soc.simpleuart.recv_state [3]),
    .I3(\soc.simpleuart.recv_state [1]),
    .O(_1465_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2269_ (
    .I0(_1477_[0]),
    .I1(_1209_[10]),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2270_ (
    .I0(_1465_[3]),
    .I1(_1465_[4]),
    .O(_1477_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2271_ (
    .I0(\soc.simpleuart.recv_state [3]),
    .I1(\soc.simpleuart.recv_state [2]),
    .I2(\soc.simpleuart.recv_state [1]),
    .O(_1465_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd9371784)
  ) _2272_ (
    .I0(\soc.cpu.is_sb_sh_sw ),
    .I1(_1609_[1]),
    .I2(_1608_[2]),
    .I3(_1255_[0]),
    .I4(\soc.cpu.cpu_state [4]),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2273_ (
    .I0(_1606_[0]),
    .I1(_1252_[1]),
    .I2(_1459_[2]),
    .O(_1609_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd36744)
  ) _2274_ (
    .I0(_1605_[0]),
    .I1(\soc.cpu.cpu_state [2]),
    .I2(_1608_[2]),
    .I3(\soc.cpu.cpu_state [5]),
    .I4(_1255_[0]),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2855530736)
  ) _2275_ (
    .I0(_1205_[5]),
    .I1(\soc.ser_rx ),
    .I2(_1209_[10]),
    .I3(\soc.simpleuart.recv_state [0]),
    .I4(_1465_[4]),
    .O(_0018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _2276_ (
    .I0(_1602_[0]),
    .I1(_1602_[1]),
    .I2(_1602_[2]),
    .O(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2277_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .O(_1602_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2278_ (
    .I0(_1493_[1]),
    .I1(\soc.simpleuart.send_dummy ),
    .O(_1602_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2279_ (
    .I0(\soc.cpu.mem_wstrb [1]),
    .I1(\soc.cpu.mem_wstrb [0]),
    .I2(\soc.cpu.mem_wstrb [2]),
    .I3(\soc.cpu.mem_wstrb [3]),
    .O(_1602_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdffa0ffddff00ff)
  ) _2280_ (
    .I0(_1604_[0]),
    .I1(_1604_[1]),
    .I2(_1604_[2]),
    .I3(_1604_[3]),
    .I4(\soc.cpu.mem_wordsize [0]),
    .I5(\soc.cpu.instr_sw ),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2281_ (
    .I0(_1520_[4]),
    .I1(\soc.cpu.cpu_state [4]),
    .O(_1604_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000007fffffffff)
  ) _2282_ (
    .I0(\soc.cpu.cpu_state [5]),
    .I1(\soc.cpu.instr_lw ),
    .I2(_1519_[0]),
    .I3(\soc.cpu.cpu_state [1]),
    .I4(_1600_[4]),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1604_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2283_ (
    .I0(_1518_[0]),
    .I1(\soc.cpu.mem_do_rdata ),
    .O(_1519_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2284_ (
    .I0(_1599_[0]),
    .I1(\soc.cpu.mem_wordsize [0]),
    .O(_1600_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2285_ (
    .I0(\soc.cpu.cpu_state [4]),
    .I1(_1598_[1]),
    .O(_1599_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2286_ (
    .I0(\soc.cpu.cpu_state [5]),
    .I1(\soc.cpu.cpu_state [1]),
    .O(_1598_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4293849088)
  ) _2287_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(_1603_[1]),
    .I2(\soc.cpu.cpu_state [4]),
    .I3(_1518_[0]),
    .I4(\soc.cpu.cpu_state [5]),
    .O(_1604_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _2288_ (
    .I0(\soc.cpu.instr_lw ),
    .I1(\soc.cpu.instr_lhu ),
    .I2(\soc.cpu.instr_lbu ),
    .I3(\soc.cpu.instr_lh ),
    .I4(\soc.cpu.instr_lb ),
    .O(_1603_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd184614656)
  ) _2289_ (
    .I0(\soc.cpu.instr_sw ),
    .I1(_1242_[4]),
    .I2(\soc.cpu.mem_do_wdata ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I4(\soc.cpu.cpu_state [4]),
    .O(_1604_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _2290_ (
    .I0(_1680_[0]),
    .I1(_1682_[1]),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2291_ (
    .I0(_1602_[2]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _2292_ (
    .I0(\soc.cpu.mem_do_wdata ),
    .I1(\soc.cpu.instr_sb ),
    .I2(_1604_[2]),
    .I3(_1681_[3]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .I5(_1681_[5]),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2293_ (
    .I0(_1604_[1]),
    .I1(_1599_[0]),
    .I2(_1604_[0]),
    .O(_1681_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3758096384)
  ) _2294_ (
    .I0(\soc.cpu.instr_lb ),
    .I1(\soc.cpu.instr_lbu ),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1519_[0]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1681_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _2295_ (
    .I0(\soc.cpu.mem_do_wdata ),
    .I1(\soc.cpu.instr_sh ),
    .I2(_1604_[2]),
    .I3(_1681_[3]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .I5(_1705_[5]),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3758096384)
  ) _2296_ (
    .I0(\soc.cpu.instr_lh ),
    .I1(\soc.cpu.instr_lhu ),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1519_[0]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1705_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2297_ (
    .I0(_1602_[1]),
    .I1(\soc.cpu.mem_wstrb [0]),
    .O(\soc.simpleuart.reg_div_we [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2298_ (
    .I0(_1602_[1]),
    .I1(\soc.cpu.mem_wstrb [1]),
    .O(\soc.simpleuart.reg_div_we [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2299_ (
    .I0(_1602_[1]),
    .I1(\soc.cpu.mem_wstrb [2]),
    .O(\soc.simpleuart.reg_div_we [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2300_ (
    .I0(_1602_[1]),
    .I1(\soc.cpu.mem_wstrb [3]),
    .O(\soc.simpleuart.reg_div_we [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1429467376)
  ) _2301_ (
    .I0(_1656_[0]),
    .I1(_1656_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [12]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(\soc.cpu.mem_rdata_latched [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2302_ (
    .I0(_1655_[0]),
    .I1(_1655_[1]),
    .I2(_1655_[2]),
    .I3(\soc.cpu.mem_rdata_q [12]),
    .I4(_1655_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1656_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2303_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [12]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1655_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2304_ (
    .I0(iomem_rdata[12]),
    .I1(_1264_[4]),
    .O(_1655_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2305_ (
    .I0(_1654_[0]),
    .I1(_1654_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1655_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2306_ (
    .I0(\soc.memory.rdata [12]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1655_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2307_ (
    .I0(_1653_[0]),
    .I1(_1653_[1]),
    .I2(_1653_[2]),
    .I3(\soc.cpu.mem_rdata_q [28]),
    .I4(_1653_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1656_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2308_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [28]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1653_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2309_ (
    .I0(iomem_rdata[28]),
    .I1(_1264_[4]),
    .O(_1653_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2310_ (
    .I0(_1652_[0]),
    .I1(_1652_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1653_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2311_ (
    .I0(\soc.memory.rdata [28]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1653_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2312_ (
    .I0(\soc.cpu.instr_blt ),
    .I1(_1244_[1]),
    .O(_0443_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2313_ (
    .I0(\soc.cpu.instr_bltu ),
    .I1(_1244_[0]),
    .O(_0444_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hbf)
  ) _2314_ (
    .I0(\soc.cpu.mem_la_secondword ),
    .I1(_1689_[1]),
    .I2(_1689_[2]),
    .O(_1710_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4031)
  ) _2315_ (
    .I0(_1495_[0]),
    .I1(_1495_[1]),
    .I2(_1495_[2]),
    .I3(_1495_[3]),
    .I4(_1495_[4]),
    .O(_1689_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4031)
  ) _2316_ (
    .I0(_1503_[0]),
    .I1(_1503_[1]),
    .I2(_1503_[2]),
    .I3(_1503_[3]),
    .I4(_1503_[4]),
    .O(_1689_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _2317_ (
    .I0(_1687_[0]),
    .I1(\soc.cpu.mem_la_read ),
    .I2(_1523_),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2318_ (
    .I0(_1686_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1687_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2319_ (
    .I0(_1506_[1]),
    .I1(\soc.cpu.mem_do_wdata ),
    .O(_1686_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2320_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mul ),
    .I1(_1676_[2]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_any_mul )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2321_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhu ),
    .I1(_1580_[0]),
    .O(_1676_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2322_ (
    .I0(\soc.cpu.trap ),
    .I1(_1687_[0]),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2323_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpu_state [1]),
    .O(_1711_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2324_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_do_rdata ),
    .I2(_1699_[1]),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2325_ (
    .I0(_1257_[1]),
    .I1(_1711_[1]),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2326_ (
    .I0(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(\soc.cpu.cpu_state [3]),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2327_ (
    .I0(_1519_[0]),
    .I1(\soc.cpu.cpu_state [5]),
    .O(_1719_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _2328_ (
    .I0(_1523_),
    .I1(_1489_[1]),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2329_ (
    .I0(_1240_[0]),
    .I1(_1711_[1]),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf0ee)
  ) _2330_ (
    .I0(\soc.cpu.cpu_state [3]),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpu_state [2]),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2331_ (
    .I0(_1712_[0]),
    .I1(\soc.cpu.mem_wstrb [1]),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _2332_ (
    .I0(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(\soc.cpu.cpu_state [3]),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f44000000000000)
  ) _2333_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(_1710_[1]),
    .I2(_1496_[0]),
    .I3(\soc.cpu.mem_la_read ),
    .I4(_1523_),
    .I5(_1699_[1]),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0000ffffff10)
  ) _2334_ (
    .I0(_1255_[1]),
    .I1(_1255_[3]),
    .I2(_1255_[2]),
    .I3(\soc.cpu.cpu_state [0]),
    .I4(_1773_[4]),
    .I5(_1255_[0]),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000efefef)
  ) _2335_ (
    .I0(\soc.cpu.cpu_state [1]),
    .I1(\soc.cpu.cpu_state [3]),
    .I2(_1262_[1]),
    .I3(_1771_[3]),
    .I4(_1250_[1]),
    .I5(_1255_[2]),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2336_ (
    .I0(_1251_[0]),
    .I1(\soc.cpu.cpu_state [2]),
    .O(_1771_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2337_ (
    .I0(\soc.cpu.cpu_state [5]),
    .I1(\soc.cpu.cpu_state [2]),
    .O(_1262_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2338_ (
    .I0(_1712_[0]),
    .I1(\soc.cpu.mem_wstrb [0]),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _2339_ (
    .I0(_1607_[1]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1762_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4043108602)
  ) _2340_ (
    .I0(\soc.cpu.cpu_state [1]),
    .I1(_1250_[1]),
    .I2(_1762_[2]),
    .I3(_1255_[2]),
    .I4(\soc.cpu.cpu_state [2]),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0011000f00000000)
  ) _2341_ (
    .I0(_1518_[0]),
    .I1(\soc.cpu.mem_do_wdata ),
    .I2(_1262_[1]),
    .I3(_1719_[0]),
    .I4(\soc.cpu.cpu_state [4]),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2342_ (
    .I0(_1510_[0]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.cpu_state [1]),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2343_ (
    .I0(\soc.cpu.cpu_state [2]),
    .I1(\soc.cpu.instr_maskirq ),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _2344_ (
    .I0(\soc.cpu.irq_state [1]),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(_1743_[2]),
    .O(_1744_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2345_ (
    .I0(\soc.cpu.cpu_state [3]),
    .I1(\soc.cpu.cpu_state [0]),
    .I2(_1521_[3]),
    .O(_1743_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000ffff00000000)
  ) _2346_ (
    .I0(_1255_[1]),
    .I1(_1254_[4]),
    .I2(_1255_[3]),
    .I3(_1251_[0]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(_1744_[1]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2347_ (
    .I0(\soc.cpu.decoder_pseudo_trigger ),
    .I1(\soc.cpu.decoder_trigger ),
    .O(_1733_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8f88)
  ) _2348_ (
    .I0(\soc.cpu.is_sb_sh_sw ),
    .I1(\soc.cpu.mem_rdata_q [7]),
    .I2(_1306_[1]),
    .I3(\soc.cpu.mem_rdata_q [20]),
    .O(_1194_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2349_ (
    .I0(\soc.cpu.instr_jalr ),
    .I1(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .I2(\soc.cpu.is_alu_reg_imm ),
    .O(_1306_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2350_ (
    .I0(\soc.cpu.pcpi_timeout_counter [3]),
    .I1(\soc.cpu.pcpi_timeout_counter [2]),
    .I2(\soc.cpu.pcpi_timeout_counter [1]),
    .I3(\soc.cpu.pcpi_timeout_counter [0]),
    .O(_1524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2351_ (
    .I0(\soc.cpu.mem_rdata_latched [3]),
    .I1(_1734_[1]),
    .O(_1735_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2352_ (
    .I0(_1508_[0]),
    .I1(\soc.cpu.mem_rdata_latched [2]),
    .O(_1734_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2353_ (
    .I0(_1728_[0]),
    .I1(\soc.cpu.mem_rdata_latched [4]),
    .O(_1735_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2354_ (
    .I0(\soc.cpu.mem_rdata_latched [5]),
    .I1(\soc.cpu.mem_rdata_latched [6]),
    .O(_1728_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2355_ (
    .I0(\soc.cpu.pcpi_insn [13]),
    .I1(\soc.cpu.pcpi_insn [12]),
    .O(_1727_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2356_ (
    .I0(\soc.cpu.pcpi_insn [13]),
    .I1(\soc.cpu.pcpi_insn [12]),
    .O(_1729_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2357_ (
    .I0(\soc.cpu.pcpi_insn [12]),
    .I1(\soc.cpu.pcpi_insn [13]),
    .O(_1761_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2358_ (
    .I0(\soc.cpu.pcpi_insn [13]),
    .I1(\soc.cpu.pcpi_insn [12]),
    .O(_1764_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8000)
  ) _2359_ (
    .I0(\soc.cpu.mem_addr [20]),
    .I1(\soc.cpu.mem_valid ),
    .I2(_1174_[5]),
    .I3(_1169_[5]),
    .O(_0727_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2360_ (
    .I0(_1675_[2]),
    .I1(_1742_[1]),
    .I2(_1675_[3]),
    .O(_1851_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2361_ (
    .I0(_1508_[0]),
    .I1(_1674_[1]),
    .I2(_1674_[2]),
    .O(_1675_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2362_ (
    .I0(\soc.cpu.mem_rdata_latched [4]),
    .I1(\soc.cpu.mem_rdata_latched [5]),
    .I2(\soc.cpu.mem_rdata_latched [6]),
    .O(_1674_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2363_ (
    .I0(\soc.cpu.mem_rdata_latched [2]),
    .I1(\soc.cpu.mem_rdata_latched [3]),
    .O(_1674_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _2364_ (
    .I0(_1658_[0]),
    .I1(_1658_[1]),
    .I2(_1658_[2]),
    .I3(_1658_[3]),
    .I4(_1658_[4]),
    .I5(_1675_[0]),
    .O(_1742_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2365_ (
    .I0(_1612_[0]),
    .I1(_1612_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1658_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2366_ (
    .I0(_1571_[0]),
    .I1(_1571_[1]),
    .I2(_1571_[2]),
    .I3(\soc.cpu.mem_rdata_q [31]),
    .I4(_1571_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1612_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2367_ (
    .I0(iomem_rdata[31]),
    .I1(_1264_[4]),
    .O(_1571_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2368_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [31]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1571_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2369_ (
    .I0(_1570_[0]),
    .I1(_1570_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1571_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2370_ (
    .I0(\soc.memory.rdata [31]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1571_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2371_ (
    .I0(_1573_[0]),
    .I1(_1573_[1]),
    .I2(_1573_[2]),
    .I3(\soc.cpu.mem_rdata_q [15]),
    .I4(_1573_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1612_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2372_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [15]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1573_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2373_ (
    .I0(_1572_[0]),
    .I1(_1572_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1573_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2374_ (
    .I0(iomem_rdata[15]),
    .I1(_1264_[4]),
    .O(_1573_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2375_ (
    .I0(\soc.memory.rdata [15]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1573_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2376_ (
    .I0(_1634_[0]),
    .I1(_1634_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1658_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2377_ (
    .I0(_1631_[0]),
    .I1(_1631_[1]),
    .I2(_1631_[2]),
    .I3(\soc.cpu.mem_rdata_q [25]),
    .I4(_1631_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1634_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2378_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [25]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1631_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2379_ (
    .I0(_1630_[0]),
    .I1(_1630_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1631_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2380_ (
    .I0(iomem_rdata[25]),
    .I1(_1264_[4]),
    .O(_1631_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2381_ (
    .I0(\soc.memory.rdata [25]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1631_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2382_ (
    .I0(_1633_[0]),
    .I1(_1633_[1]),
    .I2(_1633_[2]),
    .I3(\soc.cpu.mem_rdata_q [9]),
    .I4(_1633_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1634_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2383_ (
    .I0(iomem_rdata[9]),
    .I1(_1264_[4]),
    .O(_1633_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2384_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [9]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1633_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2385_ (
    .I0(_1632_[0]),
    .I1(_1632_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1633_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2386_ (
    .I0(\soc.memory.rdata [9]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1633_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2387_ (
    .I0(_1617_[0]),
    .I1(_1617_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1658_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2388_ (
    .I0(_1614_[0]),
    .I1(_1614_[1]),
    .I2(_1614_[2]),
    .I3(\soc.cpu.mem_rdata_q [29]),
    .I4(_1614_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1617_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2389_ (
    .I0(iomem_rdata[29]),
    .I1(_1264_[4]),
    .O(_1614_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2390_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [29]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1614_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2391_ (
    .I0(_1613_[0]),
    .I1(_1613_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1614_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2392_ (
    .I0(\soc.memory.rdata [29]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1614_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2393_ (
    .I0(_1616_[0]),
    .I1(_1616_[1]),
    .I2(_1616_[2]),
    .I3(\soc.cpu.mem_rdata_q [13]),
    .I4(_1616_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1617_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2394_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [13]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1616_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2395_ (
    .I0(_1615_[0]),
    .I1(_1615_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1616_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2396_ (
    .I0(iomem_rdata[13]),
    .I1(_1264_[4]),
    .O(_1616_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2397_ (
    .I0(\soc.memory.rdata [13]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1616_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2398_ (
    .I0(_1611_[0]),
    .I1(_1611_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1658_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2399_ (
    .I0(_1270_[0]),
    .I1(_1270_[1]),
    .I2(_1270_[2]),
    .I3(\soc.cpu.mem_rdata_q [30]),
    .I4(_1270_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1611_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2400_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [30]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1270_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2401_ (
    .I0(_1269_[0]),
    .I1(_1269_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1270_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2402_ (
    .I0(iomem_rdata[30]),
    .I1(_1264_[4]),
    .O(_1270_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2403_ (
    .I0(\soc.memory.rdata [30]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1270_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2404_ (
    .I0(_1268_[0]),
    .I1(_1268_[1]),
    .I2(_1268_[2]),
    .I3(\soc.cpu.mem_rdata_q [14]),
    .I4(_1268_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1611_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2405_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [14]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1268_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2406_ (
    .I0(iomem_rdata[14]),
    .I1(_1264_[4]),
    .O(_1268_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2407_ (
    .I0(_1264_[0]),
    .I1(_1264_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1268_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2408_ (
    .I0(\soc.memory.rdata [14]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1268_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2409_ (
    .I0(_1656_[0]),
    .I1(_1656_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1658_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2410_ (
    .I0(_1628_[0]),
    .I1(_1628_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1675_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2411_ (
    .I0(_1627_[0]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(\soc.cpu.mem_rdata_q [27]),
    .I4(_1627_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1628_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2412_ (
    .I0(iomem_rdata[27]),
    .I1(_1264_[4]),
    .O(_1627_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2413_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [27]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1627_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2414_ (
    .I0(_1626_[0]),
    .I1(_1626_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1627_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2415_ (
    .I0(\soc.memory.rdata [27]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1627_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2416_ (
    .I0(_1625_[0]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(\soc.cpu.mem_rdata_q [11]),
    .I4(_1625_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1628_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2417_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [11]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1625_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2418_ (
    .I0(_1624_[0]),
    .I1(_1624_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1625_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2419_ (
    .I0(iomem_rdata[11]),
    .I1(_1264_[4]),
    .O(_1625_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2420_ (
    .I0(\soc.memory.rdata [11]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1625_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _2421_ (
    .I0(_1623_[0]),
    .I1(_1623_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1675_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2422_ (
    .I0(_1622_[0]),
    .I1(_1622_[1]),
    .I2(_1622_[2]),
    .I3(\soc.cpu.mem_rdata_q [26]),
    .I4(_1622_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1623_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2423_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [26]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1622_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2424_ (
    .I0(_1621_[0]),
    .I1(_1621_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1622_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2425_ (
    .I0(iomem_rdata[26]),
    .I1(_1264_[4]),
    .O(_1622_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2426_ (
    .I0(\soc.memory.rdata [26]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1622_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2427_ (
    .I0(_1620_[0]),
    .I1(_1620_[1]),
    .I2(_1620_[2]),
    .I3(\soc.cpu.mem_rdata_q [10]),
    .I4(_1620_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1623_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2428_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [10]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1620_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2429_ (
    .I0(iomem_rdata[10]),
    .I1(_1264_[4]),
    .O(_1620_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2430_ (
    .I0(_1619_[0]),
    .I1(_1619_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1620_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2431_ (
    .I0(\soc.memory.rdata [10]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1620_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _2432_ (
    .I0(_1675_[0]),
    .I1(_1675_[1]),
    .I2(_1675_[2]),
    .I3(_1675_[3]),
    .O(_0476_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _2433_ (
    .I0(_1658_[0]),
    .I1(_1658_[1]),
    .I2(_1658_[2]),
    .I3(_1658_[3]),
    .I4(_1658_[4]),
    .O(_1675_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2434_ (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(_1302_[1]),
    .O(_1303_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2435_ (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .O(_1302_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2436_ (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(_1300_[1]),
    .O(_1301_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2437_ (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .O(_1300_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2438_ (
    .I0(_1302_[1]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .O(_1745_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2439_ (
    .I0(_1300_[1]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .O(_1797_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2440_ (
    .I0(_1304_[1]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .O(_1592_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2441_ (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_q [13]),
    .O(_1304_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2442_ (
    .I0(_1578_[1]),
    .I1(\soc.cpu.mem_rdata_q [14]),
    .O(_1591_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2443_ (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(\soc.cpu.mem_rdata_q [12]),
    .O(_1578_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2444_ (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(_1304_[1]),
    .O(_1305_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2445_ (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(_1578_[1]),
    .O(_1579_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2446_ (
    .I0(_1685_[0]),
    .I1(_1301_[0]),
    .O(_1799_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2447_ (
    .I0(_1590_[0]),
    .I1(\soc.cpu.is_alu_reg_imm ),
    .O(_1685_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2448_ (
    .I0(_1589_[0]),
    .I1(_1589_[1]),
    .O(_1590_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2449_ (
    .I0(_1588_[0]),
    .I1(_1588_[1]),
    .O(_1589_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2450_ (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(\soc.cpu.mem_rdata_q [28]),
    .O(_1588_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2451_ (
    .I0(\soc.cpu.mem_rdata_q [26]),
    .I1(\soc.cpu.mem_rdata_q [25]),
    .I2(\soc.cpu.mem_rdata_q [27]),
    .O(_1588_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2452_ (
    .I0(\soc.cpu.mem_rdata_q [30]),
    .I1(\soc.cpu.mem_rdata_q [29]),
    .O(_1589_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _2453_ (
    .I0(\soc.cpu.mem_rdata_q [29]),
    .I1(_1589_[0]),
    .I2(_1797_[2]),
    .I3(\soc.cpu.is_alu_reg_imm ),
    .O(_1798_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2454_ (
    .I0(_1590_[0]),
    .I1(\soc.cpu.is_alu_reg_reg ),
    .O(_1591_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2455_ (
    .I0(_1589_[0]),
    .I1(_1595_[3]),
    .I2(\soc.cpu.is_alu_reg_reg ),
    .O(_1829_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2456_ (
    .I0(\soc.cpu.mem_rdata_q [29]),
    .I1(\soc.cpu.mem_rdata_q [30]),
    .O(_1595_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2457_ (
    .I0(\soc.cpu.mem_rdata_q [21]),
    .I1(_1596_[1]),
    .O(_1597_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _2458_ (
    .I0(\soc.cpu.mem_rdata_q [28]),
    .I1(_1595_[1]),
    .I2(_1595_[2]),
    .I3(_1595_[3]),
    .I4(\soc.cpu.mem_rdata_q [31]),
    .I5(_1305_[0]),
    .O(_1596_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _2459_ (
    .I0(\soc.cpu.mem_rdata_q [3]),
    .I1(\soc.cpu.mem_rdata_q [2]),
    .I2(\soc.cpu.mem_rdata_q [5]),
    .I3(\soc.cpu.mem_rdata_q [6]),
    .I4(_1593_[4]),
    .I5(\soc.cpu.mem_rdata_q [4]),
    .O(_1595_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2460_ (
    .I0(\soc.cpu.mem_rdata_q [0]),
    .I1(\soc.cpu.mem_rdata_q [1]),
    .O(_1593_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2461_ (
    .I0(\soc.cpu.mem_rdata_q [15]),
    .I1(\soc.cpu.mem_rdata_q [16]),
    .I2(\soc.cpu.mem_rdata_q [19]),
    .I3(\soc.cpu.mem_rdata_q [22]),
    .I4(\soc.cpu.mem_rdata_q [23]),
    .I5(_1594_[5]),
    .O(_1595_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2462_ (
    .I0(\soc.cpu.mem_rdata_q [17]),
    .I1(\soc.cpu.mem_rdata_q [18]),
    .O(_1594_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2463_ (
    .I0(\soc.cpu.mem_rdata_q [24]),
    .I1(_1588_[1]),
    .O(_1597_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2464_ (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(\soc.cpu.mem_rdata_q [24]),
    .I2(_1677_[2]),
    .O(_1678_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2465_ (
    .I0(\soc.cpu.mem_rdata_q [26]),
    .I1(\soc.cpu.mem_rdata_q [27]),
    .O(_1677_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2466_ (
    .I0(\soc.cpu.mem_rdata_q [20]),
    .I1(_1596_[1]),
    .I2(\soc.cpu.mem_rdata_q [21]),
    .O(_1688_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2467_ (
    .I0(_1731_[0]),
    .I1(\soc.cpu.mem_rdata_q [7]),
    .I2(\soc.cpu.mem_rdata_q [8]),
    .I3(\soc.cpu.mem_rdata_q [9]),
    .I4(\soc.cpu.mem_rdata_q [10]),
    .I5(\soc.cpu.mem_rdata_q [11]),
    .O(_0477_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000feffffff)
  ) _2468_ (
    .I0(\soc.cpu.mem_rdata_q [4]),
    .I1(\soc.cpu.mem_rdata_q [5]),
    .I2(\soc.cpu.mem_rdata_q [6]),
    .I3(_1730_[3]),
    .I4(_1301_[0]),
    .I5(_1730_[5]),
    .O(_1731_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _2469_ (
    .I0(\soc.cpu.mem_rdata_q [21]),
    .I1(\soc.cpu.mem_rdata_q [24]),
    .I2(_1595_[1]),
    .I3(_1595_[2]),
    .I4(_1590_[0]),
    .I5(_1303_[0]),
    .O(_1730_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _2470_ (
    .I0(\soc.cpu.mem_rdata_q [0]),
    .I1(\soc.cpu.mem_rdata_q [3]),
    .I2(\soc.cpu.mem_rdata_q [2]),
    .I3(\soc.cpu.mem_rdata_q [15]),
    .I4(\soc.cpu.mem_rdata_q [1]),
    .O(_1730_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _2471_ (
    .I0(\soc.cpu.mem_rdata_q [27]),
    .I1(_1588_[0]),
    .I2(_1589_[1]),
    .I3(\soc.cpu.mem_rdata_q [26]),
    .I4(\soc.cpu.mem_rdata_q [25]),
    .I5(_1780_[5]),
    .O(_0474_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2472_ (
    .I0(\soc.cpu.mem_rdata_q [4]),
    .I1(\soc.cpu.mem_rdata_q [5]),
    .I2(\soc.cpu.mem_rdata_q [6]),
    .I3(\soc.cpu.mem_rdata_q [2]),
    .I4(\soc.cpu.mem_rdata_q [3]),
    .I5(_1593_[4]),
    .O(_1780_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _2473_ (
    .I0(_1780_[5]),
    .I1(_1588_[0]),
    .I2(_1589_[1]),
    .I3(_1677_[2]),
    .I4(\soc.cpu.mem_rdata_q [25]),
    .O(_0475_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hef00efef00000000)
  ) _2474_ (
    .I0(\soc.cpu.latched_rd [0]),
    .I1(\soc.cpu.latched_rd [1]),
    .I2(_1836_[2]),
    .I3(\soc.cpu.latched_branch ),
    .I4(_1456_[3]),
    .I5(_1711_[1]),
    .O(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2475_ (
    .I0(_1447_[5]),
    .I1(_1239_[4]),
    .O(_1456_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2476_ (
    .I0(\soc.cpu.latched_branch ),
    .I1(\soc.cpu.latched_store ),
    .O(_1447_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2477_ (
    .I0(\soc.cpu.latched_rd [2]),
    .I1(\soc.cpu.latched_rd [3]),
    .I2(\soc.cpu.latched_rd [4]),
    .O(_1836_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2478_ (
    .I0(_1607_[1]),
    .I1(\soc.cpu.mem_do_rinst ),
    .O(_1189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2479_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .O(_0565_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haabfaaaa3f000000)
  ) _2480_ (
    .I0(\soc.cpu.genblk2.pcpi_div.instr_rem ),
    .I1(_1826_[1]),
    .I2(_1826_[2]),
    .I3(\soc.cpu.reg_op2 [31]),
    .I4(\soc.cpu.genblk2.pcpi_div.instr_div ),
    .I5(\soc.cpu.reg_op1 [31]),
    .O(_0663_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _2481_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.reg_op2 [6]),
    .I3(_1791_[3]),
    .I4(_1791_[4]),
    .I5(_1791_[5]),
    .O(_1826_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2482_ (
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(\soc.cpu.reg_op2 [16]),
    .I2(\soc.cpu.reg_op2 [19]),
    .I3(\soc.cpu.reg_op2 [25]),
    .I4(\soc.cpu.reg_op2 [26]),
    .I5(_1646_[5]),
    .O(_1791_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2483_ (
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.reg_op2 [11]),
    .I2(\soc.cpu.reg_op2 [12]),
    .I3(\soc.cpu.reg_op2 [13]),
    .I4(\soc.cpu.reg_op2 [14]),
    .I5(\soc.cpu.reg_op2 [15]),
    .O(_1646_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2484_ (
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.reg_op2 [10]),
    .O(_1791_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2485_ (
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.reg_op2 [30]),
    .I2(\soc.cpu.reg_op2 [31]),
    .O(_1791_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2486_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.reg_op2 [21]),
    .I3(\soc.cpu.reg_op2 [22]),
    .I4(_1684_[4]),
    .I5(_1218_[0]),
    .O(_1826_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2487_ (
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.reg_op2 [18]),
    .I2(\soc.cpu.reg_op2 [20]),
    .I3(\soc.cpu.reg_op2 [23]),
    .I4(\soc.cpu.reg_op2 [24]),
    .I5(_1683_[5]),
    .O(_1684_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2488_ (
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(\soc.cpu.reg_op2 [29]),
    .O(_1683_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2489_ (
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(\soc.cpu.reg_op2 [2]),
    .O(_1218_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hef00)
  ) _2490_ (
    .I0(\soc.cpu.genblk2.pcpi_div.instr_remu ),
    .I1(\soc.cpu.genblk2.pcpi_div.instr_rem ),
    .I2(_1555_[4]),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0662_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2491_ (
    .I0(\soc.cpu.genblk2.pcpi_div.instr_divu ),
    .I1(\soc.cpu.genblk2.pcpi_div.instr_div ),
    .O(_1555_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2492_ (
    .I0(_1777_[2]),
    .I1(\soc.cpu.mem_valid ),
    .O(_1784_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2493_ (
    .I0(_1784_[0]),
    .I1(_1179_[5]),
    .O(_1785_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bff)
  ) _2494_ (
    .I0(_1795_[0]),
    .I1(_1795_[1]),
    .I2(_1636_[1]),
    .I3(_1795_[3]),
    .O(_0546_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h000b)
  ) _2495_ (
    .I0(_1790_[0]),
    .I1(_1639_[0]),
    .I2(_1790_[2]),
    .I3(_1790_[3]),
    .O(_1795_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2496_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1768_[1]),
    .I2(_1707_[1]),
    .O(_1790_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2497_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .O(_1707_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2498_ (
    .I0(_1618_[0]),
    .I1(_1618_[2]),
    .I2(_1618_[1]),
    .O(_1768_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2499_ (
    .I0(_1611_[0]),
    .I1(_1611_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [14]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1618_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2500_ (
    .I0(_1612_[0]),
    .I1(_1612_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [15]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1618_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2501_ (
    .I0(_1617_[0]),
    .I1(_1617_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [13]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1618_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2502_ (
    .I0(\soc.cpu.mem_rdata_latched [1]),
    .I1(\soc.cpu.mem_rdata_latched [0]),
    .O(_1639_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0fbf0fffff0000)
  ) _2503_ (
    .I0(_1636_[3]),
    .I1(_1636_[2]),
    .I2(_1618_[1]),
    .I3(\soc.cpu.mem_rdata_latched [12]),
    .I4(_1618_[2]),
    .I5(_1618_[0]),
    .O(_1790_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2504_ (
    .I0(_1623_[0]),
    .I1(_1623_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [10]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1636_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2505_ (
    .I0(_1628_[0]),
    .I1(_1628_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [11]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1636_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _2506_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .I2(_1618_[0]),
    .I3(_1618_[1]),
    .O(_1790_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3217014528)
  ) _2507_ (
    .I0(_1675_[2]),
    .I1(_1742_[1]),
    .I2(_1675_[3]),
    .I3(_1618_[2]),
    .I4(_1508_[0]),
    .O(_1795_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd973078528)
  ) _2508_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1747_[1]),
    .I2(_1747_[0]),
    .I3(_1707_[1]),
    .I4(_1753_[3]),
    .O(_1795_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2509_ (
    .I0(_1618_[2]),
    .I1(_1618_[0]),
    .I2(_1618_[1]),
    .O(_1753_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _2510_ (
    .I0(\soc.cpu.mem_rdata_latched [4]),
    .I1(\soc.cpu.mem_rdata_latched [5]),
    .I2(\soc.cpu.mem_rdata_latched [3]),
    .I3(\soc.cpu.mem_rdata_latched [2]),
    .I4(\soc.cpu.mem_rdata_latched [6]),
    .O(_1747_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _2511_ (
    .I0(_1636_[1]),
    .I1(_1636_[0]),
    .I2(_1636_[2]),
    .I3(_1636_[3]),
    .I4(_1636_[4]),
    .O(_1747_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0111100ff00ff)
  ) _2512_ (
    .I0(_1635_[0]),
    .I1(_1635_[1]),
    .I2(_1635_[2]),
    .I3(\soc.cpu.mem_16bit_buffer [7]),
    .I4(_1491_[1]),
    .I5(_1499_[5]),
    .O(_1636_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2513_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(\soc.cpu.mem_rdata_q [7]),
    .O(_1635_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000fbf00000000)
  ) _2514_ (
    .I0(_1569_[0]),
    .I1(_1569_[1]),
    .I2(_1569_[2]),
    .I3(_1569_[3]),
    .I4(_1569_[5]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1635_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2515_ (
    .I0(iomem_rdata[7]),
    .I1(_1264_[4]),
    .O(_1569_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2516_ (
    .I0(\soc.simpleuart.recv_buf_data [7]),
    .I1(\soc.simpleuart.recv_buf_valid ),
    .I2(_1267_[4]),
    .I3(\soc.ram_ready ),
    .O(_1569_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2517_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [7]),
    .O(_1569_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2518_ (
    .I0(_1568_[0]),
    .I1(_1568_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1569_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _2519_ (
    .I0(\soc.memory.rdata [7]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1569_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2520_ (
    .I0(_1567_[0]),
    .I1(_1567_[1]),
    .I2(_1567_[2]),
    .I3(\soc.cpu.mem_rdata_q [23]),
    .I4(_1567_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1635_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2521_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [23]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1567_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2522_ (
    .I0(_1566_[0]),
    .I1(_1566_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1567_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2523_ (
    .I0(iomem_rdata[23]),
    .I1(_1264_[4]),
    .O(_1567_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2524_ (
    .I0(\soc.memory.rdata [23]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1567_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2865499919)
  ) _2525_ (
    .I0(_1629_[0]),
    .I1(_1629_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [8]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1636_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2526_ (
    .I0(_1564_[0]),
    .I1(_1564_[1]),
    .I2(_1564_[2]),
    .I3(\soc.cpu.mem_rdata_q [8]),
    .I4(_1564_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1629_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2527_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [8]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1564_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2528_ (
    .I0(iomem_rdata[8]),
    .I1(_1264_[4]),
    .O(_1564_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2529_ (
    .I0(_1563_[0]),
    .I1(_1563_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1564_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2530_ (
    .I0(\soc.memory.rdata [8]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1564_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffb0b000ff00ff)
  ) _2531_ (
    .I0(_1562_[0]),
    .I1(_1562_[1]),
    .I2(_1562_[2]),
    .I3(\soc.cpu.mem_rdata_q [24]),
    .I4(_1562_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1629_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007f007f7f)
  ) _2532_ (
    .I0(_1267_[0]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.simpleuart.cfg_divider [24]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1267_[4]),
    .I5(\soc.ram_ready ),
    .O(_1562_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2533_ (
    .I0(iomem_rdata[24]),
    .I1(_1264_[4]),
    .O(_1562_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _2534_ (
    .I0(_1561_[0]),
    .I1(_1561_[1]),
    .I2(\soc.progmem.o_ready ),
    .I3(_1264_[3]),
    .I4(_1264_[4]),
    .O(_1562_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2535_ (
    .I0(\soc.memory.rdata [24]),
    .I1(\soc.ram_ready ),
    .I2(\soc.progmem.o_ready ),
    .O(_1562_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433697039)
  ) _2536_ (
    .I0(_1634_[0]),
    .I1(_1634_[1]),
    .I2(\soc.cpu.mem_16bit_buffer [9]),
    .I3(_1491_[1]),
    .I4(_1499_[5]),
    .O(_1636_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0b0bffffff00ff00)
  ) _2537_ (
    .I0(_1795_[0]),
    .I1(_1795_[1]),
    .I2(_1636_[1]),
    .I3(\soc.cpu.decoded_rs1 [0]),
    .I4(_1795_[3]),
    .I5(_1189_),
    .O(_0045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff2ffffffffffff)
  ) _2538_ (
    .I0(_1707_[1]),
    .I1(_1840_[1]),
    .I2(_1840_[2]),
    .I3(_1840_[3]),
    .I4(_1840_[4]),
    .I5(_1840_[5]),
    .O(_1850_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0c0f050f0f0f0f)
  ) _2539_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1747_[1]),
    .I2(_1708_[5]),
    .I3(_1636_[0]),
    .I4(_1747_[0]),
    .I5(_1753_[3]),
    .O(_1840_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2540_ (
    .I0(_1618_[0]),
    .I1(_1618_[2]),
    .I2(_1618_[1]),
    .O(_1708_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2541_ (
    .I0(_1790_[0]),
    .I1(_1636_[0]),
    .I2(_1639_[0]),
    .O(_1840_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2952790016)
  ) _2542_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1747_[0]),
    .I2(_1637_[0]),
    .I3(_1637_[1]),
    .I4(_1639_[0]),
    .O(_1840_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _2543_ (
    .I0(_1636_[0]),
    .I1(_1636_[1]),
    .I2(_1636_[2]),
    .I3(_1636_[3]),
    .I4(_1636_[4]),
    .O(_1637_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _2544_ (
    .I0(_1618_[0]),
    .I1(_1618_[1]),
    .I2(_1618_[2]),
    .O(_1637_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000efffffff)
  ) _2545_ (
    .I0(_1508_[0]),
    .I1(_1675_[2]),
    .I2(_1742_[1]),
    .I3(_1674_[1]),
    .I4(_1674_[2]),
    .I5(_1839_[5]),
    .O(_1840_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd889192448)
  ) _2546_ (
    .I0(_1499_[2]),
    .I1(_1638_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .I3(\soc.cpu.mem_rdata_latched [0]),
    .I4(\soc.cpu.mem_rdata_latched [1]),
    .O(_1839_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2547_ (
    .I0(_1499_[1]),
    .I1(_1499_[0]),
    .O(_1638_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000bb0b0000ffff)
  ) _2548_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1838_[1]),
    .I2(_1753_[4]),
    .I3(_1747_[1]),
    .I4(_1838_[4]),
    .I5(_1707_[1]),
    .O(_1840_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000c000500000000)
  ) _2549_ (
    .I0(_1636_[0]),
    .I1(_1618_[2]),
    .I2(\soc.cpu.mem_rdata_latched [0]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .I4(_1618_[0]),
    .I5(_1618_[1]),
    .O(_1838_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2550_ (
    .I0(_1618_[0]),
    .I1(_1618_[2]),
    .I2(_1618_[1]),
    .O(_1753_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _2551_ (
    .I0(_1636_[0]),
    .I1(_1618_[2]),
    .I2(_1618_[1]),
    .I3(_1618_[0]),
    .O(_1838_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2552_ (
    .I0(\soc.cpu.decoded_rs1 [1]),
    .I1(_1850_[1]),
    .I2(_1189_),
    .O(_0046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff0b)
  ) _2553_ (
    .I0(_1795_[0]),
    .I1(_1795_[1]),
    .I2(_1636_[4]),
    .I3(_1848_[3]),
    .O(_0547_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hbf00)
  ) _2554_ (
    .I0(_1675_[2]),
    .I1(_1742_[1]),
    .I2(_1675_[3]),
    .I3(_1847_[3]),
    .O(_1848_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2555_ (
    .I0(_1508_[0]),
    .I1(_1821_[1]),
    .O(_1847_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2556_ (
    .I0(_1504_[0]),
    .I1(_1504_[1]),
    .I2(_1504_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1821_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0b0bff00ff00)
  ) _2557_ (
    .I0(_1795_[0]),
    .I1(_1795_[1]),
    .I2(_1636_[4]),
    .I3(\soc.cpu.decoded_rs1 [2]),
    .I4(_1848_[3]),
    .I5(_1189_),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf2ff)
  ) _2558_ (
    .I0(_1854_[0]),
    .I1(_1851_[2]),
    .I2(_1854_[3]),
    .I3(_1854_[4]),
    .O(_0548_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h5fdc00cc00000000)
  ) _2559_ (
    .I0(_1747_[1]),
    .I1(_1768_[1]),
    .I2(_1747_[0]),
    .I3(\soc.cpu.mem_rdata_latched [12]),
    .I4(_1753_[3]),
    .I5(_1853_[5]),
    .O(_1854_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2560_ (
    .I0(_1636_[2]),
    .I1(_1707_[1]),
    .O(_1853_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3773808847)
  ) _2561_ (
    .I0(_1636_[2]),
    .I1(_1790_[0]),
    .I2(_1639_[0]),
    .I3(_1790_[3]),
    .I4(_1618_[2]),
    .O(_1854_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2562_ (
    .I0(_1618_[0]),
    .I1(_1618_[2]),
    .O(_1706_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2563_ (
    .I0(_1636_[3]),
    .I1(_1636_[2]),
    .O(_1748_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2564_ (
    .I0(_1508_[0]),
    .I1(_1852_[1]),
    .O(_1854_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2565_ (
    .I0(_1663_[0]),
    .I1(_1663_[1]),
    .I2(_1663_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1852_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff22fffff0f0f0f0)
  ) _2566_ (
    .I0(_1854_[0]),
    .I1(_1851_[2]),
    .I2(\soc.cpu.decoded_rs1 [3]),
    .I3(_1854_[3]),
    .I4(_1854_[4]),
    .I5(_1189_),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1f11)
  ) _2567_ (
    .I0(_1851_[0]),
    .I1(_1636_[3]),
    .I2(_1851_[2]),
    .I3(_1851_[3]),
    .O(_0545_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2568_ (
    .I0(_1508_[0]),
    .I1(_1657_[1]),
    .O(_1851_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2569_ (
    .I0(_1651_[0]),
    .I1(_1651_[1]),
    .I2(_1651_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1657_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h03000f5f3333ffff)
  ) _2570_ (
    .I0(_1747_[0]),
    .I1(_1639_[0]),
    .I2(_1753_[3]),
    .I3(\soc.cpu.mem_rdata_latched [12]),
    .I4(_1768_[1]),
    .I5(_1707_[1]),
    .O(_1851_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h11f111f1ffff0000)
  ) _2571_ (
    .I0(_1851_[0]),
    .I1(_1636_[3]),
    .I2(_1851_[3]),
    .I3(_1851_[2]),
    .I4(\soc.cpu.decoded_rs1 [4]),
    .I5(_1189_),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff10)
  ) _2572_ (
    .I0(_1856_[0]),
    .I1(_1856_[1]),
    .I2(\soc.cpu.mem_rdata_latched [2]),
    .I3(_1737_[0]),
    .O(_1857_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2573_ (
    .I0(_1508_[0]),
    .I1(_1736_[1]),
    .O(_1737_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2574_ (
    .I0(_1668_[0]),
    .I1(_1668_[1]),
    .I2(_1668_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1736_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _2575_ (
    .I0(_1855_[0]),
    .I1(_1747_[0]),
    .I2(_1855_[2]),
    .O(_1856_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2576_ (
    .I0(_1618_[2]),
    .I1(_1618_[1]),
    .O(_1855_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2577_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1618_[0]),
    .I2(_1618_[1]),
    .O(_1855_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4290445327)
  ) _2578_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1758_[1]),
    .I2(_1708_[5]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .I4(\soc.cpu.mem_rdata_latched [0]),
    .O(_1856_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd184549376)
  ) _2579_ (
    .I0(_1636_[3]),
    .I1(_1636_[2]),
    .I2(_1618_[2]),
    .I3(_1618_[0]),
    .I4(_1618_[1]),
    .O(_1758_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2580_ (
    .I0(\soc.cpu.decoded_rs2 [0]),
    .I1(_1857_[1]),
    .I2(_1189_),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd269488383)
  ) _2581_ (
    .I0(_1856_[0]),
    .I1(_1856_[1]),
    .I2(\soc.cpu.mem_rdata_latched [3]),
    .I3(_1741_[0]),
    .I4(_1508_[0]),
    .O(_1861_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2582_ (
    .I0(_1673_[0]),
    .I1(_1673_[1]),
    .I2(_1673_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1741_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2583_ (
    .I0(\soc.cpu.decoded_rs2 [1]),
    .I1(_1861_[1]),
    .I2(_1189_),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff10)
  ) _2584_ (
    .I0(_1856_[1]),
    .I1(_1856_[0]),
    .I2(\soc.cpu.mem_rdata_latched [4]),
    .I3(_1740_[2]),
    .O(_1860_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16515157)
  ) _2585_ (
    .I0(_1610_[2]),
    .I1(_1610_[0]),
    .I2(_1610_[1]),
    .I3(_1508_[0]),
    .I4(\soc.cpu.mem_la_secondword ),
    .O(_1740_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2586_ (
    .I0(\soc.cpu.decoded_rs2 [2]),
    .I1(_1860_[1]),
    .I2(_1189_),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2408054784)
  ) _2587_ (
    .I0(_1858_[0]),
    .I1(_1639_[0]),
    .I2(_1856_[0]),
    .I3(_1707_[1]),
    .I4(\soc.cpu.mem_rdata_latched [5]),
    .O(_1859_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2588_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1753_[3]),
    .I2(_1636_[3]),
    .O(_1858_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2589_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1804_[2]),
    .I2(_1822_[5]),
    .O(_1859_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2590_ (
    .I0(_1753_[3]),
    .I1(_1639_[0]),
    .O(_1822_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2591_ (
    .I0(_1636_[2]),
    .I1(_1636_[3]),
    .O(_1804_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7770)
  ) _2592_ (
    .I0(_1708_[5]),
    .I1(_1708_[0]),
    .I2(_1508_[0]),
    .I3(_1739_[0]),
    .O(_1859_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2593_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_rdata_latched [1]),
    .O(_1708_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h11f0)
  ) _2594_ (
    .I0(_1635_[0]),
    .I1(_1635_[1]),
    .I2(_1635_[2]),
    .I3(\soc.cpu.mem_la_secondword ),
    .O(_1739_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4025483008)
  ) _2595_ (
    .I0(_1859_[0]),
    .I1(_1859_[1]),
    .I2(_1859_[2]),
    .I3(\soc.cpu.decoded_rs2 [3]),
    .I4(_1189_),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0faa0033000000)
  ) _2596_ (
    .I0(_1858_[0]),
    .I1(_1871_[1]),
    .I2(_1738_[0]),
    .I3(\soc.cpu.mem_rdata_latched [6]),
    .I4(\soc.cpu.mem_rdata_latched [1]),
    .I5(\soc.cpu.mem_rdata_latched [0]),
    .O(_1873_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2597_ (
    .I0(_1855_[2]),
    .I1(_1855_[0]),
    .O(_1871_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2598_ (
    .I0(_1629_[0]),
    .I1(_1629_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1738_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2599_ (
    .I0(\soc.cpu.decoded_rs2 [4]),
    .I1(_1873_[1]),
    .I2(_1189_),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2600_ (
    .I0(_0760_[0]),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2601_ (
    .I0(_0760_[1]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2602_ (
    .I0(_0760_[2]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2603_ (
    .I0(_0760_[3]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2604_ (
    .I0(_0760_[4]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2605_ (
    .I0(_0760_[5]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2606_ (
    .I0(_0760_[6]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2607_ (
    .I0(_0760_[7]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2608_ (
    .I0(_0760_[8]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2609_ (
    .I0(_0760_[9]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2610_ (
    .I0(_0760_[10]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2611_ (
    .I0(_0760_[11]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2612_ (
    .I0(_0760_[12]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2613_ (
    .I0(_0760_[13]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2614_ (
    .I0(_0760_[14]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2615_ (
    .I0(_0760_[15]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2616_ (
    .I0(_0760_[16]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2617_ (
    .I0(_0760_[17]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2618_ (
    .I0(_0760_[18]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2619_ (
    .I0(_0760_[19]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2620_ (
    .I0(_0760_[20]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2621_ (
    .I0(_0760_[21]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2622_ (
    .I0(_0760_[22]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2623_ (
    .I0(_0760_[23]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2624_ (
    .I0(_0760_[24]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2625_ (
    .I0(_0760_[25]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2626_ (
    .I0(_0760_[26]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2627_ (
    .I0(_0760_[27]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2628_ (
    .I0(_0760_[28]),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2629_ (
    .I0(_0760_[29]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(_1505_[1]),
    .O(\soc.cpu.mem_la_addr [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2630_ (
    .I0(_1498_[0]),
    .I1(_1498_[1]),
    .I2(_1498_[2]),
    .I3(_1498_[4]),
    .O(\soc.cpu.mem_rdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2631_ (
    .I0(_1501_[0]),
    .I1(_1501_[1]),
    .I2(_1501_[2]),
    .I3(_1501_[4]),
    .O(\soc.cpu.mem_rdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2632_ (
    .I0(_1662_[0]),
    .I1(_1662_[1]),
    .I2(_1662_[2]),
    .I3(_1662_[4]),
    .O(\soc.cpu.mem_rdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2633_ (
    .I0(_1650_[0]),
    .I1(_1650_[1]),
    .I2(_1650_[2]),
    .I3(_1650_[4]),
    .O(\soc.cpu.mem_rdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2634_ (
    .I0(_1667_[0]),
    .I1(_1667_[1]),
    .I2(_1667_[2]),
    .I3(_1667_[4]),
    .O(\soc.cpu.mem_rdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2635_ (
    .I0(_1672_[0]),
    .I1(_1672_[1]),
    .I2(_1672_[2]),
    .I3(_1672_[4]),
    .O(\soc.cpu.mem_rdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2636_ (
    .I0(_1277_[0]),
    .I1(_1277_[1]),
    .I2(_1277_[2]),
    .I3(_1277_[3]),
    .O(\soc.cpu.mem_rdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2637_ (
    .I0(_1567_[0]),
    .I1(_1567_[1]),
    .I2(_1567_[2]),
    .I3(_1567_[3]),
    .O(\soc.cpu.mem_rdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2638_ (
    .I0(_1562_[0]),
    .I1(_1562_[1]),
    .I2(_1562_[2]),
    .I3(_1562_[3]),
    .O(\soc.cpu.mem_rdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2639_ (
    .I0(_1631_[0]),
    .I1(_1631_[1]),
    .I2(_1631_[2]),
    .I3(_1631_[4]),
    .O(\soc.cpu.mem_rdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2640_ (
    .I0(_1622_[0]),
    .I1(_1622_[1]),
    .I2(_1622_[2]),
    .I3(_1622_[4]),
    .O(\soc.cpu.mem_rdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2641_ (
    .I0(_1627_[0]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(_1627_[4]),
    .O(\soc.cpu.mem_rdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2642_ (
    .I0(_1653_[0]),
    .I1(_1653_[1]),
    .I2(_1653_[2]),
    .I3(_1653_[4]),
    .O(\soc.cpu.mem_rdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2643_ (
    .I0(_1614_[0]),
    .I1(_1614_[1]),
    .I2(_1614_[2]),
    .I3(_1614_[4]),
    .O(\soc.cpu.mem_rdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2644_ (
    .I0(_1270_[0]),
    .I1(_1270_[1]),
    .I2(_1270_[2]),
    .I3(_1270_[3]),
    .O(\soc.cpu.mem_rdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _2645_ (
    .I0(_1571_[0]),
    .I1(_1571_[1]),
    .I2(_1571_[2]),
    .I3(_1571_[3]),
    .O(\soc.cpu.mem_rdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2646_ (
    .I0(\soc.cpu.reg_next_pc [3]),
    .I1(\soc.cpu.reg_out [3]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2647_ (
    .I0(\soc.cpu.latched_branch ),
    .I1(\soc.cpu.latched_store ),
    .O(_1476_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2648_ (
    .I0(\soc.cpu.reg_next_pc [4]),
    .I1(\soc.cpu.reg_out [4]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2649_ (
    .I0(\soc.cpu.reg_next_pc [5]),
    .I1(\soc.cpu.reg_out [5]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2650_ (
    .I0(\soc.cpu.reg_next_pc [6]),
    .I1(\soc.cpu.reg_out [6]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2651_ (
    .I0(\soc.cpu.reg_next_pc [7]),
    .I1(\soc.cpu.reg_out [7]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2652_ (
    .I0(\soc.cpu.reg_next_pc [8]),
    .I1(\soc.cpu.reg_out [8]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2653_ (
    .I0(\soc.cpu.reg_next_pc [9]),
    .I1(\soc.cpu.reg_out [9]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2654_ (
    .I0(\soc.cpu.reg_next_pc [10]),
    .I1(\soc.cpu.reg_out [10]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2655_ (
    .I0(\soc.cpu.reg_next_pc [11]),
    .I1(\soc.cpu.reg_out [11]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2656_ (
    .I0(\soc.cpu.reg_next_pc [12]),
    .I1(\soc.cpu.reg_out [12]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2657_ (
    .I0(\soc.cpu.reg_next_pc [13]),
    .I1(\soc.cpu.reg_out [13]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2658_ (
    .I0(\soc.cpu.reg_next_pc [14]),
    .I1(\soc.cpu.reg_out [14]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2659_ (
    .I0(\soc.cpu.reg_next_pc [15]),
    .I1(\soc.cpu.reg_out [15]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2660_ (
    .I0(\soc.cpu.reg_next_pc [16]),
    .I1(\soc.cpu.reg_out [16]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2661_ (
    .I0(\soc.cpu.reg_next_pc [17]),
    .I1(\soc.cpu.reg_out [17]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2662_ (
    .I0(\soc.cpu.reg_next_pc [18]),
    .I1(\soc.cpu.reg_out [18]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2663_ (
    .I0(\soc.cpu.reg_next_pc [19]),
    .I1(\soc.cpu.reg_out [19]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2664_ (
    .I0(\soc.cpu.reg_next_pc [20]),
    .I1(\soc.cpu.reg_out [20]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2665_ (
    .I0(\soc.cpu.reg_next_pc [21]),
    .I1(\soc.cpu.reg_out [21]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2666_ (
    .I0(\soc.cpu.reg_next_pc [22]),
    .I1(\soc.cpu.reg_out [22]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2667_ (
    .I0(\soc.cpu.reg_next_pc [23]),
    .I1(\soc.cpu.reg_out [23]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2668_ (
    .I0(\soc.cpu.reg_next_pc [24]),
    .I1(\soc.cpu.reg_out [24]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2669_ (
    .I0(\soc.cpu.reg_next_pc [25]),
    .I1(\soc.cpu.reg_out [25]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2670_ (
    .I0(\soc.cpu.reg_next_pc [26]),
    .I1(\soc.cpu.reg_out [26]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2671_ (
    .I0(\soc.cpu.reg_next_pc [27]),
    .I1(\soc.cpu.reg_out [27]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2672_ (
    .I0(\soc.cpu.reg_next_pc [28]),
    .I1(\soc.cpu.reg_out [28]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2673_ (
    .I0(\soc.cpu.reg_next_pc [29]),
    .I1(\soc.cpu.reg_out [29]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2674_ (
    .I0(\soc.cpu.reg_next_pc [30]),
    .I1(\soc.cpu.reg_out [30]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2675_ (
    .I0(\soc.cpu.reg_next_pc [31]),
    .I1(\soc.cpu.reg_out [31]),
    .I2(_1476_[0]),
    .O(\soc.cpu.next_pc [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2676_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [0]),
    .O(\soc.cpu.cpuregs_rs1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _2677_ (
    .I0(\soc.cpu.decoded_rs1 [0]),
    .I1(\soc.cpu.decoded_rs1 [1]),
    .I2(\soc.cpu.decoded_rs1 [2]),
    .I3(\soc.cpu.decoded_rs1 [3]),
    .I4(\soc.cpu.decoded_rs1 [4]),
    .O(_1258_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2678_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [1]),
    .O(\soc.cpu.cpuregs_rs1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2679_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [2]),
    .O(\soc.cpu.cpuregs_rs1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2680_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [3]),
    .O(\soc.cpu.cpuregs_rs1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2681_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [4]),
    .O(\soc.cpu.cpuregs_rs1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2682_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [5]),
    .O(\soc.cpu.cpuregs_rs1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2683_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [6]),
    .O(\soc.cpu.cpuregs_rs1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2684_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [7]),
    .O(\soc.cpu.cpuregs_rs1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2685_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [8]),
    .O(\soc.cpu.cpuregs_rs1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2686_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [9]),
    .O(\soc.cpu.cpuregs_rs1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2687_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [10]),
    .O(\soc.cpu.cpuregs_rs1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2688_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [11]),
    .O(\soc.cpu.cpuregs_rs1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2689_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [12]),
    .O(\soc.cpu.cpuregs_rs1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2690_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [13]),
    .O(\soc.cpu.cpuregs_rs1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2691_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [14]),
    .O(\soc.cpu.cpuregs_rs1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2692_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [15]),
    .O(\soc.cpu.cpuregs_rs1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2693_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [16]),
    .O(\soc.cpu.cpuregs_rs1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2694_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [17]),
    .O(\soc.cpu.cpuregs_rs1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2695_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [18]),
    .O(\soc.cpu.cpuregs_rs1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2696_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [19]),
    .O(\soc.cpu.cpuregs_rs1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2697_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [20]),
    .O(\soc.cpu.cpuregs_rs1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2698_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [21]),
    .O(\soc.cpu.cpuregs_rs1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2699_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [22]),
    .O(\soc.cpu.cpuregs_rs1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2700_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [23]),
    .O(\soc.cpu.cpuregs_rs1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2701_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [24]),
    .O(\soc.cpu.cpuregs_rs1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2702_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [25]),
    .O(\soc.cpu.cpuregs_rs1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2703_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [26]),
    .O(\soc.cpu.cpuregs_rs1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2704_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [27]),
    .O(\soc.cpu.cpuregs_rs1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2705_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [28]),
    .O(\soc.cpu.cpuregs_rs1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2706_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [29]),
    .O(\soc.cpu.cpuregs_rs1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2707_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [30]),
    .O(\soc.cpu.cpuregs_rs1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2708_ (
    .I0(_1258_[0]),
    .I1(\soc.cpu.cpuregs_rdata1 [31]),
    .O(\soc.cpu.cpuregs_rs1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff1fff00001111)
  ) _2709_ (
    .I0(_1299_[0]),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1886_[3]),
    .I4(\soc.cpu.irq_mask [2]),
    .I5(_1886_[5]),
    .O(_0378_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2710_ (
    .I0(\soc.cpu.cpu_state [2]),
    .I1(_1743_[2]),
    .O(_1886_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2711_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.irq_pending [2]),
    .O(_1886_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2712_ (
    .I0(_1757_[1]),
    .I1(_0770_[19]),
    .I2(_0770_[25]),
    .I3(_0770_[26]),
    .I4(_1979_[4]),
    .I5(_1979_[5]),
    .O(_1980_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _2713_ (
    .I0(\soc.cpu.timer [24]),
    .I1(_1756_[1]),
    .I2(_1756_[2]),
    .I3(_1756_[3]),
    .O(_1757_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _2714_ (
    .I0(\soc.cpu.timer [3]),
    .I1(\soc.cpu.timer [1]),
    .I2(\soc.cpu.timer [23]),
    .I3(\soc.cpu.timer [21]),
    .I4(\soc.cpu.timer [22]),
    .I5(_1754_[5]),
    .O(_1756_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _2715_ (
    .I0(\soc.cpu.timer [29]),
    .I1(\soc.cpu.timer [2]),
    .I2(\soc.cpu.timer [4]),
    .I3(\soc.cpu.timer [15]),
    .O(_1754_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2716_ (
    .I0(\soc.cpu.timer [30]),
    .I1(\soc.cpu.timer [20]),
    .I2(\soc.cpu.timer [11]),
    .I3(\soc.cpu.timer [10]),
    .I4(_1755_[4]),
    .I5(_1755_[5]),
    .O(_1756_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2717_ (
    .I0(\soc.cpu.timer [31]),
    .I1(\soc.cpu.timer [19]),
    .I2(\soc.cpu.timer [18]),
    .I3(\soc.cpu.timer [16]),
    .I4(\soc.cpu.timer [14]),
    .I5(\soc.cpu.timer [13]),
    .O(_1755_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2718_ (
    .I0(\soc.cpu.timer [12]),
    .I1(\soc.cpu.timer [9]),
    .I2(\soc.cpu.timer [8]),
    .I3(\soc.cpu.timer [7]),
    .I4(\soc.cpu.timer [6]),
    .I5(\soc.cpu.timer [5]),
    .O(_1755_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2719_ (
    .I0(\soc.cpu.timer [17]),
    .I1(\soc.cpu.timer [25]),
    .I2(\soc.cpu.timer [26]),
    .I3(\soc.cpu.timer [27]),
    .I4(\soc.cpu.timer [28]),
    .I5(\soc.cpu.timer [0]),
    .O(_1756_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _2720_ (
    .I0(_0770_[27]),
    .I1(_0770_[30]),
    .I2(_0770_[31]),
    .I3(_1973_[3]),
    .I4(_1973_[4]),
    .I5(_1973_[5]),
    .O(_1979_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2721_ (
    .I0(_0770_[8]),
    .I1(_0770_[13]),
    .I2(_0770_[14]),
    .I3(_0770_[21]),
    .I4(_1972_[4]),
    .I5(_1972_[5]),
    .O(_1973_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2722_ (
    .I0(_0770_[17]),
    .I1(_0770_[18]),
    .O(_1972_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2723_ (
    .I0(_0770_[9]),
    .I1(_0770_[10]),
    .O(_1972_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2724_ (
    .I0(_0770_[0]),
    .I1(_0770_[3]),
    .I2(_0770_[4]),
    .I3(_0770_[5]),
    .I4(_0770_[6]),
    .I5(_0770_[7]),
    .O(_1973_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2725_ (
    .I0(_0770_[1]),
    .I1(_0770_[2]),
    .I2(_0770_[11]),
    .I3(_0770_[12]),
    .I4(_0770_[15]),
    .I5(_0770_[20]),
    .O(_1973_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2726_ (
    .I0(_0770_[16]),
    .I1(_0770_[22]),
    .I2(_0770_[23]),
    .I3(_0770_[24]),
    .I4(_0770_[28]),
    .I5(_0770_[29]),
    .O(_1979_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfbf0000ffffff00)
  ) _2727_ (
    .I0(_1475_[0]),
    .I1(\soc.cpu.cpu_state [3]),
    .I2(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I3(_1608_[2]),
    .I4(_1189_),
    .I5(_1521_[3]),
    .O(_0442_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfbf000000ff0000)
  ) _2728_ (
    .I0(\soc.cpu.instr_bgeu ),
    .I1(_1470_[1]),
    .I2(_1242_[5]),
    .I3(\soc.cpu.instr_bne ),
    .I4(_1470_[4]),
    .I5(_1470_[5]),
    .O(_1475_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _2729_ (
    .I0(_1469_[0]),
    .I1(_1185_[4]),
    .I2(_1185_[9]),
    .I3(_1185_[0]),
    .I4(_1185_[8]),
    .O(_1470_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _2730_ (
    .I0(_1468_[0]),
    .I1(_1185_[7]),
    .I2(_1185_[10]),
    .I3(_1185_[1]),
    .I4(_1185_[5]),
    .I5(_1185_[3]),
    .O(_1469_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2731_ (
    .I0(_1185_[6]),
    .I1(_1185_[2]),
    .O(_1468_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2732_ (
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.reg_op2 [18]),
    .I3(\soc.cpu.reg_op1 [18]),
    .I4(\soc.cpu.reg_op2 [19]),
    .I5(\soc.cpu.reg_op1 [19]),
    .O(_1185_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2733_ (
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.reg_op2 [6]),
    .I3(\soc.cpu.reg_op1 [6]),
    .I4(\soc.cpu.reg_op2 [7]),
    .I5(\soc.cpu.reg_op1 [7]),
    .O(_1185_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2734_ (
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.reg_op2 [21]),
    .I3(\soc.cpu.reg_op1 [21]),
    .I4(\soc.cpu.reg_op2 [22]),
    .I5(\soc.cpu.reg_op1 [22]),
    .O(_1185_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2735_ (
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.reg_op2 [30]),
    .I3(\soc.cpu.reg_op1 [30]),
    .I4(\soc.cpu.reg_op2 [31]),
    .I5(\soc.cpu.reg_op1 [31]),
    .O(_1185_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2736_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.reg_op1 [3]),
    .I4(\soc.cpu.reg_op2 [4]),
    .I5(\soc.cpu.reg_op1 [4]),
    .O(_1185_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2737_ (
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.reg_op2 [15]),
    .I3(\soc.cpu.reg_op1 [15]),
    .I4(\soc.cpu.reg_op2 [16]),
    .I5(\soc.cpu.reg_op1 [16]),
    .O(_1185_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2738_ (
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.reg_op2 [9]),
    .I3(\soc.cpu.reg_op1 [9]),
    .I4(\soc.cpu.reg_op2 [10]),
    .I5(\soc.cpu.reg_op1 [10]),
    .O(_1185_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2739_ (
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.reg_op2 [12]),
    .I3(\soc.cpu.reg_op1 [12]),
    .I4(\soc.cpu.reg_op2 [13]),
    .I5(\soc.cpu.reg_op1 [13]),
    .O(_1185_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2740_ (
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.reg_op2 [27]),
    .I3(\soc.cpu.reg_op1 [27]),
    .I4(\soc.cpu.reg_op2 [28]),
    .I5(\soc.cpu.reg_op1 [28]),
    .O(_1185_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9009)
  ) _2741_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.reg_op2 [0]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op2 [1]),
    .O(_1185_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _2742_ (
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.reg_op2 [24]),
    .I3(\soc.cpu.reg_op1 [24]),
    .I4(\soc.cpu.reg_op2 [25]),
    .I5(\soc.cpu.reg_op1 [25]),
    .O(_1185_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2743_ (
    .I0(\soc.cpu.is_sltiu_bltu_sltu ),
    .I1(\soc.cpu.is_slti_blt_slt ),
    .O(_1470_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h111100330505000f)
  ) _2744_ (
    .I0(\soc.cpu.is_sltiu_bltu_sltu ),
    .I1(\soc.cpu.is_slti_blt_slt ),
    .I2(\soc.cpu.instr_bge ),
    .I3(\soc.cpu.instr_bgeu ),
    .I4(\soc.cpu.alu_ltu ),
    .I5(\soc.cpu.alu_lts ),
    .O(_1470_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff404040ff)
  ) _2745_ (
    .I0(_1890_[0]),
    .I1(_1639_[1]),
    .I2(\soc.cpu.mem_rdata_latched [12]),
    .I3(_1805_[3]),
    .I4(_1889_[1]),
    .I5(_1890_[5]),
    .O(_0460_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ff00ff000b00)
  ) _2746_ (
    .I0(_1750_[1]),
    .I1(_1889_[1]),
    .I2(_1808_[2]),
    .I3(_1640_[3]),
    .I4(_1808_[3]),
    .I5(_1889_[5]),
    .O(_1890_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2747_ (
    .I0(_1639_[0]),
    .I1(_1639_[1]),
    .O(_1640_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00007f0f00000000)
  ) _2748_ (
    .I0(\soc.cpu.mem_rdata_latched [1]),
    .I1(\soc.cpu.mem_rdata_latched [0]),
    .I2(_1491_[1]),
    .I3(\soc.cpu.mem_xfer ),
    .I4(_1505_[1]),
    .I5(_1517_[3]),
    .O(_1639_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf800)
  ) _2749_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .I2(_1706_[1]),
    .I3(\soc.cpu.mem_rdata_latched [2]),
    .O(_1889_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _2750_ (
    .I0(_1618_[1]),
    .I1(_1618_[0]),
    .I2(_1746_[0]),
    .O(_1808_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _2751_ (
    .I0(_1618_[2]),
    .I1(_1636_[3]),
    .I2(\soc.cpu.mem_rdata_latched [12]),
    .I3(_1618_[1]),
    .I4(_1618_[0]),
    .O(_1746_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2752_ (
    .I0(_1748_[0]),
    .I1(_1747_[2]),
    .O(_1750_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _2753_ (
    .I0(_1618_[2]),
    .I1(_1618_[0]),
    .I2(\soc.cpu.mem_rdata_latched [12]),
    .I3(_1618_[1]),
    .O(_1747_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf400)
  ) _2754_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .I2(_1749_[1]),
    .I3(\soc.cpu.mem_rdata_latched [12]),
    .O(_1808_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2755_ (
    .I0(_1618_[2]),
    .I1(_1618_[1]),
    .O(_1749_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2756_ (
    .I0(\soc.cpu.mem_rdata_q [25]),
    .I1(_1658_[1]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1889_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2757_ (
    .I0(_1823_[3]),
    .I1(_1765_[1]),
    .O(_1890_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2758_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(_1751_[0]),
    .O(_1823_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2759_ (
    .I0(_1618_[0]),
    .I1(_1618_[1]),
    .O(_1751_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2760_ (
    .I0(_1749_[1]),
    .I1(_1708_[0]),
    .O(_1765_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16580608)
  ) _2761_ (
    .I0(_1708_[0]),
    .I1(_1751_[0]),
    .I2(_1749_[1]),
    .I3(_1751_[3]),
    .I4(_1746_[3]),
    .O(_1805_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2164195328)
  ) _2762_ (
    .I0(_1747_[0]),
    .I1(_1747_[1]),
    .I2(_1747_[2]),
    .I3(_1618_[1]),
    .I4(_1707_[1]),
    .O(_1751_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000045cf00000000)
  ) _2763_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(\soc.cpu.mem_xfer ),
    .I2(_1491_[1]),
    .I3(\soc.cpu.mem_rdata_latched [1]),
    .I4(_1505_[1]),
    .I5(_1517_[3]),
    .O(_1746_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffe00)
  ) _2764_ (
    .I0(_1978_[0]),
    .I1(_1750_[1]),
    .I2(_1808_[3]),
    .I3(_1640_[3]),
    .I4(_1978_[4]),
    .I5(_1978_[5]),
    .O(_0461_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _2765_ (
    .I0(_1706_[1]),
    .I1(_1766_[1]),
    .I2(\soc.cpu.mem_rdata_latched [5]),
    .O(_1978_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2766_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .O(_1766_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _2767_ (
    .I0(_1751_[4]),
    .I1(_1751_[3]),
    .I2(_1975_[2]),
    .O(_1978_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0700)
  ) _2768_ (
    .I0(_1746_[0]),
    .I1(_1639_[0]),
    .I2(_1746_[2]),
    .I3(_1746_[3]),
    .O(_1751_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _2769_ (
    .I0(\soc.cpu.mem_rdata_latched [1]),
    .I1(_1618_[1]),
    .I2(_1618_[0]),
    .I3(\soc.cpu.mem_rdata_latched [0]),
    .O(_1746_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2770_ (
    .I0(\soc.cpu.mem_rdata_q [26]),
    .I1(_1675_[2]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1975_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _2771_ (
    .I0(_1977_[0]),
    .I1(_1977_[1]),
    .I2(_1639_[1]),
    .O(_1978_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd32571392)
  ) _2772_ (
    .I0(_1751_[0]),
    .I1(_1975_[2]),
    .I2(_1768_[1]),
    .I3(_1636_[1]),
    .I4(_1708_[0]),
    .O(_1977_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000007f7f7f)
  ) _2773_ (
    .I0(_1707_[1]),
    .I1(_1753_[4]),
    .I2(\soc.cpu.mem_rdata_latched [2]),
    .I3(_1790_[3]),
    .I4(\soc.cpu.mem_rdata_latched [5]),
    .I5(_1976_[5]),
    .O(_1977_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2774_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(_1636_[1]),
    .I2(_1618_[0]),
    .I3(_1618_[2]),
    .I4(\soc.cpu.mem_rdata_latched [1]),
    .I5(_1618_[1]),
    .O(_1976_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4f4f4fff000000ff)
  ) _2775_ (
    .I0(_1810_[0]),
    .I1(_1639_[0]),
    .I2(_1810_[2]),
    .I3(_1805_[3]),
    .I4(_1808_[1]),
    .I5(_1639_[1]),
    .O(_0462_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15990784)
  ) _2776_ (
    .I0(_1750_[1]),
    .I1(_1808_[1]),
    .I2(_1808_[2]),
    .I3(_1808_[3]),
    .I4(_1808_[4]),
    .O(_1810_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8355711)
  ) _2777_ (
    .I0(_1637_[1]),
    .I1(\soc.cpu.mem_rdata_latched [3]),
    .I2(_1637_[0]),
    .I3(\soc.cpu.mem_rdata_latched [6]),
    .I4(_1706_[1]),
    .O(_1808_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2778_ (
    .I0(\soc.cpu.mem_rdata_q [27]),
    .I1(_1675_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1808_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ffffff00070707)
  ) _2779_ (
    .I0(_1708_[0]),
    .I1(_1768_[1]),
    .I2(_1809_[2]),
    .I3(_1763_[0]),
    .I4(\soc.cpu.mem_rdata_latched [3]),
    .I5(_1636_[0]),
    .O(_1810_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2780_ (
    .I0(_1707_[1]),
    .I1(_1753_[4]),
    .O(_1763_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2781_ (
    .I0(_1707_[1]),
    .I1(_1708_[5]),
    .O(_1809_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bff)
  ) _2782_ (
    .I0(_1751_[3]),
    .I1(_1759_[3]),
    .I2(_1981_[4]),
    .I3(_1983_[3]),
    .O(_0463_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h454545cf45454545)
  ) _2783_ (
    .I0(_1640_[3]),
    .I1(_1982_[1]),
    .I2(_1639_[1]),
    .I3(_1752_[5]),
    .I4(_1808_[3]),
    .I5(_1982_[5]),
    .O(_1983_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4272881663)
  ) _2784_ (
    .I0(_1751_[0]),
    .I1(_1981_[4]),
    .I2(_1768_[1]),
    .I3(_1636_[4]),
    .I4(_1708_[0]),
    .O(_1982_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2785_ (
    .I0(\soc.cpu.mem_rdata_q [28]),
    .I1(_1658_[4]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1981_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2786_ (
    .I0(_1706_[1]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .O(_1752_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h007f00007f7f7f7f)
  ) _2787_ (
    .I0(_1637_[0]),
    .I1(\soc.cpu.mem_rdata_latched [4]),
    .I2(_1637_[1]),
    .I3(_1636_[2]),
    .I4(_1981_[4]),
    .I5(_1746_[0]),
    .O(_1982_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2788_ (
    .I0(_1746_[2]),
    .I1(_1746_[3]),
    .O(_1759_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff3030ffffbaff)
  ) _2789_ (
    .I0(_1746_[2]),
    .I1(_1636_[2]),
    .I2(_1987_[2]),
    .I3(_1805_[3]),
    .I4(_1987_[4]),
    .I5(_1986_[1]),
    .O(_0464_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4226809856)
  ) _2790_ (
    .I0(_1636_[2]),
    .I1(_1986_[1]),
    .I2(_1750_[0]),
    .I3(_1746_[0]),
    .I4(_1640_[3]),
    .O(_1987_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _2791_ (
    .I0(_1618_[0]),
    .I1(_1749_[1]),
    .I2(\soc.cpu.mem_rdata_latched [12]),
    .O(_1750_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2792_ (
    .I0(\soc.cpu.mem_rdata_q [29]),
    .I1(_1658_[2]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1986_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2793_ (
    .I0(_1830_[2]),
    .I1(_1639_[1]),
    .O(_1987_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2794_ (
    .I0(_1768_[1]),
    .I1(_1708_[0]),
    .O(_1830_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hfe)
  ) _2795_ (
    .I0(_1985_[0]),
    .I1(_1985_[1]),
    .I2(_1751_[5]),
    .O(_0465_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65359)
  ) _2796_ (
    .I0(_1751_[0]),
    .I1(_1751_[1]),
    .I2(_1751_[4]),
    .I3(_1751_[3]),
    .I4(_1984_[4]),
    .O(_1985_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2797_ (
    .I0(_1749_[1]),
    .I1(_1708_[0]),
    .O(_1751_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2798_ (
    .I0(\soc.cpu.mem_rdata_q [30]),
    .I1(_1658_[3]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1984_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd234881024)
  ) _2799_ (
    .I0(_1636_[3]),
    .I1(_1804_[0]),
    .I2(_1636_[2]),
    .I3(_1639_[1]),
    .I4(_1822_[5]),
    .O(_1985_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2800_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1728_[0]),
    .O(_1804_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _2801_ (
    .I0(_1750_[0]),
    .I1(_1750_[1]),
    .I2(_1640_[3]),
    .O(_1751_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0c05)
  ) _2802_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.decoded_rd [0]),
    .I2(\soc.cpu.cpu_state [3]),
    .I3(_1240_[0]),
    .O(_0478_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0c05)
  ) _2803_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.decoded_rd [1]),
    .I2(\soc.cpu.cpu_state [3]),
    .I3(_1240_[0]),
    .O(_0479_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h00f8)
  ) _2804_ (
    .I0(_1240_[0]),
    .I1(\soc.cpu.decoded_rd [2]),
    .I2(\soc.cpu.irq_state [0]),
    .I3(\soc.cpu.cpu_state [3]),
    .O(_0480_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8978319)
  ) _2805_ (
    .I0(_1640_[3]),
    .I1(\soc.cpu.mem_rdata_latched [3]),
    .I2(_1746_[3]),
    .I3(_1709_[0]),
    .I4(_1887_[4]),
    .O(_0468_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1f11)
  ) _2806_ (
    .I0(_1708_[5]),
    .I1(\soc.cpu.mem_rdata_latched [0]),
    .I2(_1706_[1]),
    .I3(_1639_[0]),
    .O(_1709_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2807_ (
    .I0(\soc.cpu.mem_rdata_q [8]),
    .I1(_1636_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1887_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201264911)
  ) _2808_ (
    .I0(_1709_[0]),
    .I1(_1508_[0]),
    .I2(_1709_[2]),
    .I3(_1709_[3]),
    .I4(_1639_[1]),
    .O(_0469_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000007770fff0fff)
  ) _2809_ (
    .I0(_1708_[0]),
    .I1(\soc.cpu.mem_rdata_latched [6]),
    .I2(\soc.cpu.mem_rdata_latched [4]),
    .I3(_1708_[3]),
    .I4(_1708_[4]),
    .I5(_1708_[5]),
    .O(_1709_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2810_ (
    .I0(_1636_[4]),
    .I1(_1707_[1]),
    .O(_1708_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2811_ (
    .I0(_1639_[0]),
    .I1(_1706_[1]),
    .O(_1708_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2812_ (
    .I0(\soc.cpu.mem_rdata_q [9]),
    .I1(_1636_[4]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1709_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h10ff)
  ) _2813_ (
    .I0(_1783_[0]),
    .I1(_1636_[2]),
    .I2(_1639_[1]),
    .I3(_1783_[3]),
    .O(_0445_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0007)
  ) _2814_ (
    .I0(\soc.cpu.mem_xfer ),
    .I1(_1508_[0]),
    .I2(_1782_[2]),
    .I3(_1708_[3]),
    .O(_1783_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2815_ (
    .I0(\soc.cpu.mem_rdata_latched [0]),
    .I1(_1708_[5]),
    .O(_1782_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff0f0f077333333)
  ) _2816_ (
    .I0(_1709_[0]),
    .I1(\soc.cpu.mem_rdata_q [10]),
    .I2(_1636_[2]),
    .I3(_1639_[1]),
    .I4(_1508_[0]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_1783_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1b0f)
  ) _2817_ (
    .I0(_1783_[0]),
    .I1(_1636_[3]),
    .I2(_1800_[2]),
    .I3(_1639_[1]),
    .O(_0446_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2818_ (
    .I0(\soc.cpu.mem_rdata_q [11]),
    .I1(_1636_[3]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1800_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff3030ffffbaff)
  ) _2819_ (
    .I0(_1746_[2]),
    .I1(_1825_[1]),
    .I2(_1640_[3]),
    .I3(_1805_[3]),
    .I4(_1825_[4]),
    .I5(_1807_[3]),
    .O(_0447_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff8fff0000000000)
  ) _2820_ (
    .I0(_1822_[2]),
    .I1(\soc.cpu.mem_rdata_latched [5]),
    .I2(_1804_[2]),
    .I3(_1824_[3]),
    .I4(_1822_[5]),
    .I5(_1639_[1]),
    .O(_1825_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2821_ (
    .I0(_1707_[1]),
    .I1(_1768_[1]),
    .O(_1824_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2822_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(\soc.cpu.mem_rdata_latched [6]),
    .O(_1822_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbb0b0000ff0fff0f)
  ) _2823_ (
    .I0(_1637_[0]),
    .I1(\soc.cpu.mem_rdata_latched [2]),
    .I2(_1747_[2]),
    .I3(_1807_[3]),
    .I4(_1618_[2]),
    .I5(_1807_[5]),
    .O(_1825_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2824_ (
    .I0(_1618_[0]),
    .I1(_1618_[1]),
    .O(_1807_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _2825_ (
    .I0(\soc.cpu.mem_rdata_q [12]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1807_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff0f0f080)
  ) _2826_ (
    .I0(\soc.cpu.mem_rdata_latched [3]),
    .I1(_1823_[1]),
    .I2(_1639_[1]),
    .I3(_1823_[3]),
    .I4(_1823_[4]),
    .I5(_1823_[5]),
    .O(_0448_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65359)
  ) _2827_ (
    .I0(_1768_[1]),
    .I1(_1708_[0]),
    .I2(_1759_[3]),
    .I3(_1751_[3]),
    .I4(_1806_[4]),
    .O(_1823_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2828_ (
    .I0(\soc.cpu.mem_rdata_q [13]),
    .I1(_1618_[1]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1806_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00fff400000000)
  ) _2829_ (
    .I0(_1806_[4]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(_1822_[2]),
    .I3(_1748_[0]),
    .I4(_1636_[3]),
    .I5(_1822_[5]),
    .O(_1823_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2830_ (
    .I0(_1640_[4]),
    .I1(_1639_[0]),
    .O(_1823_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2831_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .O(_1640_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f0000efffccff)
  ) _2832_ (
    .I0(_1805_[0]),
    .I1(_1746_[2]),
    .I2(_1805_[2]),
    .I3(_1805_[3]),
    .I4(_1640_[3]),
    .I5(_1805_[5]),
    .O(_0449_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2833_ (
    .I0(_1804_[0]),
    .I1(_1753_[3]),
    .O(_1805_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00e0e0e000ffffff)
  ) _2834_ (
    .I0(_1804_[0]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(_1804_[2]),
    .I3(_1640_[4]),
    .I4(\soc.cpu.mem_rdata_latched [4]),
    .I5(_1753_[3]),
    .O(_1805_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2835_ (
    .I0(\soc.cpu.mem_rdata_q [14]),
    .I1(_1618_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1805_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008fff)
  ) _2836_ (
    .I0(_1459_[2]),
    .I1(\soc.cpu.is_sb_sh_sw ),
    .I2(_1865_[2]),
    .I3(_1771_[3]),
    .I4(_1865_[4]),
    .I5(_1762_[2]),
    .O(_0481_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000000e)
  ) _2837_ (
    .I0(\soc.cpu.do_waitirq ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(_1511_[2]),
    .I3(\soc.cpu.cpu_state [2]),
    .I4(\soc.cpu.irq_state [0]),
    .I5(_1475_[2]),
    .O(_1865_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _2838_ (
    .I0(_1510_[0]),
    .I1(\soc.cpu.instr_jal ),
    .I2(\soc.cpu.decoder_trigger ),
    .O(_1511_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2839_ (
    .I0(_1474_[0]),
    .I1(_1257_[1]),
    .O(_1475_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _2840_ (
    .I0(\soc.cpu.irq_pending [27]),
    .I1(\soc.cpu.irq_pending [30]),
    .I2(\soc.cpu.irq_pending [31]),
    .I3(_1473_[3]),
    .I4(_1473_[4]),
    .O(_1474_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _2841_ (
    .I0(\soc.cpu.irq_pending [3]),
    .I1(\soc.cpu.irq_pending [5]),
    .I2(\soc.cpu.irq_pending [6]),
    .I3(_1472_[3]),
    .I4(_1472_[4]),
    .I5(_1472_[5]),
    .O(_1473_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _2842_ (
    .I0(\soc.cpu.irq_pending [0]),
    .I1(\soc.cpu.irq_pending [16]),
    .I2(\soc.cpu.irq_pending [23]),
    .I3(\soc.cpu.irq_pending [26]),
    .I4(_1471_[4]),
    .I5(_1471_[5]),
    .O(_1472_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2843_ (
    .I0(\soc.cpu.irq_pending [17]),
    .I1(\soc.cpu.irq_pending [18]),
    .O(_1471_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2844_ (
    .I0(\soc.cpu.irq_pending [13]),
    .I1(\soc.cpu.irq_pending [14]),
    .O(_1471_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2845_ (
    .I0(\soc.cpu.irq_pending [1]),
    .I1(\soc.cpu.irq_pending [19]),
    .I2(\soc.cpu.irq_pending [20]),
    .I3(\soc.cpu.irq_pending [21]),
    .I4(\soc.cpu.irq_pending [22]),
    .I5(\soc.cpu.irq_pending [25]),
    .O(_1472_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2846_ (
    .I0(\soc.cpu.irq_pending [2]),
    .I1(\soc.cpu.irq_pending [4]),
    .I2(\soc.cpu.irq_pending [7]),
    .I3(\soc.cpu.irq_pending [24]),
    .I4(\soc.cpu.irq_pending [28]),
    .I5(\soc.cpu.irq_pending [29]),
    .O(_1472_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _2847_ (
    .I0(\soc.cpu.irq_pending [8]),
    .I1(\soc.cpu.irq_pending [9]),
    .I2(\soc.cpu.irq_pending [10]),
    .I3(\soc.cpu.irq_pending [11]),
    .I4(\soc.cpu.irq_pending [12]),
    .I5(\soc.cpu.irq_pending [15]),
    .O(_1473_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2848_ (
    .I0(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .I1(\soc.cpu.mem_do_prefetch ),
    .O(_1865_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa333333aaf0f0f0)
  ) _2849_ (
    .I0(\soc.cpu.mem_rdata_latched [5]),
    .I1(_1618_[2]),
    .I2(\soc.cpu.mem_rdata_q [15]),
    .I3(_1640_[3]),
    .I4(_1640_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_0450_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa333333aaf0f0f0)
  ) _2850_ (
    .I0(\soc.cpu.mem_rdata_latched [6]),
    .I1(_1640_[1]),
    .I2(\soc.cpu.mem_rdata_q [16]),
    .I3(_1640_[3]),
    .I4(_1640_[4]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_0451_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _2851_ (
    .I0(_1499_[2]),
    .I1(_1638_[1]),
    .I2(\soc.cpu.mem_la_secondword ),
    .O(_1640_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'habab3333afaaff00)
  ) _2852_ (
    .I0(_1657_[0]),
    .I1(_1821_[1]),
    .I2(_1640_[4]),
    .I3(\soc.cpu.mem_rdata_q [17]),
    .I4(_1640_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_0452_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2853_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .I2(\soc.cpu.mem_rdata_latched [12]),
    .O(_1657_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'habab3333afaaff00)
  ) _2854_ (
    .I0(_1657_[0]),
    .I1(_1852_[1]),
    .I2(_1640_[4]),
    .I3(\soc.cpu.mem_rdata_q [18]),
    .I4(_1640_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_0453_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'habab3333afaaff00)
  ) _2855_ (
    .I0(_1657_[0]),
    .I1(_1657_[1]),
    .I2(_1640_[4]),
    .I3(\soc.cpu.mem_rdata_q [19]),
    .I4(_1640_[3]),
    .I5(\soc.cpu.mem_xfer ),
    .O(_0454_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf4f4f4ff000000ff)
  ) _2856_ (
    .I0(_1760_[0]),
    .I1(\soc.cpu.mem_rdata_latched [2]),
    .I2(_1657_[0]),
    .I3(_1760_[3]),
    .I4(_1760_[4]),
    .I5(_1640_[3]),
    .O(_0455_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _2857_ (
    .I0(_1708_[3]),
    .I1(_1759_[1]),
    .I2(_1759_[2]),
    .I3(_1759_[3]),
    .O(_1760_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2139029631)
  ) _2858_ (
    .I0(_1639_[0]),
    .I1(_1758_[1]),
    .I2(_1639_[1]),
    .I3(_1708_[0]),
    .I4(_1749_[1]),
    .O(_1759_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00008fff00000000)
  ) _2859_ (
    .I0(_1747_[1]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(_1747_[0]),
    .I3(_1753_[3]),
    .I4(_1753_[4]),
    .I5(_1707_[1]),
    .O(_1759_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2860_ (
    .I0(\soc.cpu.mem_rdata_q [20]),
    .I1(_1736_[1]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1760_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd12582911)
  ) _2861_ (
    .I0(_1636_[3]),
    .I1(_1636_[2]),
    .I2(_1618_[0]),
    .I3(_1618_[2]),
    .I4(_1618_[1]),
    .O(_1760_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff404040ff)
  ) _2862_ (
    .I0(_1760_[0]),
    .I1(_1640_[3]),
    .I2(\soc.cpu.mem_rdata_latched [3]),
    .I3(_1760_[3]),
    .I4(_1776_[4]),
    .I5(_1770_[4]),
    .O(_0456_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2863_ (
    .I0(_1640_[3]),
    .I1(_1657_[0]),
    .O(_1770_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2864_ (
    .I0(\soc.cpu.mem_rdata_q [21]),
    .I1(_1741_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1776_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294901999)
  ) _2865_ (
    .I0(_1708_[3]),
    .I1(_1759_[1]),
    .I2(_1759_[3]),
    .I3(_1772_[3]),
    .I4(_1775_[4]),
    .O(_0457_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4287561728)
  ) _2866_ (
    .I0(_1657_[0]),
    .I1(_1639_[0]),
    .I2(_1774_[2]),
    .I3(_1774_[3]),
    .I4(_1639_[1]),
    .O(_1775_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4098097152)
  ) _2867_ (
    .I0(_1760_[0]),
    .I1(_1639_[0]),
    .I2(_1707_[1]),
    .I3(_1753_[4]),
    .I4(\soc.cpu.mem_rdata_latched [4]),
    .O(_1774_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h5515ff00ff3fff3f)
  ) _2868_ (
    .I0(\soc.cpu.mem_rdata_latched [6]),
    .I1(_1758_[1]),
    .I2(_1639_[0]),
    .I3(_1772_[3]),
    .I4(_1749_[1]),
    .I5(_1708_[0]),
    .O(_1774_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861212431)
  ) _2869_ (
    .I0(\soc.cpu.mem_rdata [22]),
    .I1(_1275_[1]),
    .I2(\soc.cpu.mem_rdata_q [22]),
    .I3(\soc.cpu.mem_la_secondword ),
    .I4(\soc.cpu.mem_xfer ),
    .O(_1772_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4031)
  ) _2870_ (
    .I0(_1273_[0]),
    .I1(_1273_[1]),
    .I2(_1273_[2]),
    .I3(_1273_[3]),
    .I4(_1273_[4]),
    .O(_1275_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffff80f0)
  ) _2871_ (
    .I0(\soc.cpu.mem_rdata_latched [5]),
    .I1(_1770_[1]),
    .I2(_1639_[1]),
    .I3(_1770_[3]),
    .I4(_1770_[4]),
    .I5(_1770_[5]),
    .O(_0458_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd61439)
  ) _2872_ (
    .I0(_1708_[3]),
    .I1(_1759_[1]),
    .I2(_1759_[2]),
    .I3(_1759_[3]),
    .I4(_1769_[4]),
    .O(_1770_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2873_ (
    .I0(\soc.cpu.mem_rdata_q [23]),
    .I1(_1739_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1769_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2874_ (
    .I0(_1760_[0]),
    .I1(_1639_[0]),
    .O(_1770_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h02aa33ff0fffffff)
  ) _2875_ (
    .I0(_1636_[2]),
    .I1(_1768_[1]),
    .I2(_1707_[1]),
    .I3(\soc.cpu.mem_rdata_latched [5]),
    .I4(_1753_[4]),
    .I5(_1708_[0]),
    .O(_1770_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefefeff000000ff)
  ) _2876_ (
    .I0(_1767_[0]),
    .I1(_1767_[1]),
    .I2(_1767_[2]),
    .I3(_1767_[3]),
    .I4(_1760_[3]),
    .I5(_1639_[1]),
    .O(_0459_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4260364288)
  ) _2877_ (
    .I0(_1760_[0]),
    .I1(_1766_[1]),
    .I2(_1657_[0]),
    .I3(\soc.cpu.mem_rdata_latched [6]),
    .I4(_1639_[0]),
    .O(_1767_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2878_ (
    .I0(_1636_[3]),
    .I1(_1765_[1]),
    .O(_1767_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2879_ (
    .I0(_1763_[0]),
    .I1(\soc.cpu.mem_rdata_latched [6]),
    .O(_1767_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2880_ (
    .I0(\soc.cpu.mem_rdata_q [24]),
    .I1(_1738_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1767_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2881_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [0]),
    .I2(\soc.cpu.cpuregs_rs1 [0]),
    .I3(_0757_[0]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0482_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2882_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [1]),
    .I2(\soc.cpu.cpuregs_rs1 [1]),
    .I3(_0757_[1]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0493_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2883_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [2]),
    .I2(\soc.cpu.cpuregs_rs1 [2]),
    .I3(_0757_[2]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0504_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2884_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [3]),
    .I2(\soc.cpu.cpuregs_rs1 [3]),
    .I3(_0757_[3]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0507_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2885_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [4]),
    .I2(\soc.cpu.cpuregs_rs1 [4]),
    .I3(_0757_[4]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0508_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2886_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [5]),
    .I2(\soc.cpu.cpuregs_rs1 [5]),
    .I3(_0757_[5]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0509_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2887_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [6]),
    .I2(\soc.cpu.cpuregs_rs1 [6]),
    .I3(_0757_[6]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0510_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2888_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [7]),
    .I2(\soc.cpu.cpuregs_rs1 [7]),
    .I3(_0757_[7]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0511_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2889_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [8]),
    .I2(\soc.cpu.cpuregs_rs1 [8]),
    .I3(_0757_[8]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0512_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2890_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [9]),
    .I2(\soc.cpu.cpuregs_rs1 [9]),
    .I3(_0757_[9]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0513_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2891_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [10]),
    .I2(\soc.cpu.cpuregs_rs1 [10]),
    .I3(_0757_[10]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0483_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2892_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [11]),
    .I2(\soc.cpu.cpuregs_rs1 [11]),
    .I3(_0757_[11]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0484_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2893_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [12]),
    .I2(\soc.cpu.cpuregs_rs1 [12]),
    .I3(_0757_[12]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0485_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2894_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [13]),
    .I2(\soc.cpu.cpuregs_rs1 [13]),
    .I3(_0757_[13]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0486_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2895_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [14]),
    .I2(\soc.cpu.cpuregs_rs1 [14]),
    .I3(_0757_[14]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0487_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2896_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [15]),
    .I2(\soc.cpu.cpuregs_rs1 [15]),
    .I3(_0757_[15]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0488_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2897_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [16]),
    .I2(\soc.cpu.cpuregs_rs1 [16]),
    .I3(_0757_[16]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0489_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2898_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [17]),
    .I2(\soc.cpu.cpuregs_rs1 [17]),
    .I3(_0757_[17]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0490_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2899_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [18]),
    .I2(\soc.cpu.cpuregs_rs1 [18]),
    .I3(_0757_[18]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0491_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2900_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [19]),
    .I2(\soc.cpu.cpuregs_rs1 [19]),
    .I3(_0757_[19]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0492_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2901_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [20]),
    .I2(\soc.cpu.cpuregs_rs1 [20]),
    .I3(_0757_[20]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0494_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2902_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [21]),
    .I2(\soc.cpu.cpuregs_rs1 [21]),
    .I3(_0757_[21]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0495_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2903_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [22]),
    .I2(\soc.cpu.cpuregs_rs1 [22]),
    .I3(_0757_[22]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0496_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2904_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [23]),
    .I2(\soc.cpu.cpuregs_rs1 [23]),
    .I3(_0757_[23]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0497_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2905_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [24]),
    .I2(\soc.cpu.cpuregs_rs1 [24]),
    .I3(_0757_[24]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0498_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2906_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [25]),
    .I2(\soc.cpu.cpuregs_rs1 [25]),
    .I3(_0757_[25]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0499_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2907_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [26]),
    .I2(\soc.cpu.cpuregs_rs1 [26]),
    .I3(_0757_[26]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0500_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2908_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [27]),
    .I2(\soc.cpu.cpuregs_rs1 [27]),
    .I3(_0757_[27]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0501_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2909_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [28]),
    .I2(\soc.cpu.cpuregs_rs1 [28]),
    .I3(_0757_[28]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0502_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2910_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [29]),
    .I2(\soc.cpu.cpuregs_rs1 [29]),
    .I3(_0757_[29]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0503_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2911_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [30]),
    .I2(\soc.cpu.cpuregs_rs1 [30]),
    .I3(_0757_[30]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0505_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4444f0f0ff00ff00)
  ) _2912_ (
    .I0(\soc.cpu.instr_lui ),
    .I1(\soc.cpu.reg_pc [31]),
    .I2(\soc.cpu.cpuregs_rs1 [31]),
    .I3(_0757_[31]),
    .I4(\soc.cpu.is_lui_auipc_jal ),
    .I5(_1521_[3]),
    .O(_0506_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2913_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [1]),
    .I2(\soc.cpu.alu_out_q [1]),
    .I3(\soc.cpu.reg_out [1]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2914_ (
    .I0(\soc.cpu.latched_branch ),
    .I1(\soc.cpu.irq_state [0]),
    .O(_1476_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2915_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [2]),
    .I2(\soc.cpu.alu_out_q [2]),
    .I3(\soc.cpu.reg_out [2]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2916_ (
    .I0(\soc.cpu.alu_out_q [3]),
    .I1(\soc.cpu.reg_out [3]),
    .I2(\soc.cpu.reg_next_pc [3]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2917_ (
    .I0(\soc.cpu.alu_out_q [4]),
    .I1(\soc.cpu.reg_out [4]),
    .I2(\soc.cpu.reg_next_pc [4]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2918_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [5]),
    .I2(\soc.cpu.alu_out_q [5]),
    .I3(\soc.cpu.reg_out [5]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2919_ (
    .I0(\soc.cpu.alu_out_q [6]),
    .I1(\soc.cpu.reg_out [6]),
    .I2(\soc.cpu.reg_next_pc [6]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2920_ (
    .I0(\soc.cpu.alu_out_q [7]),
    .I1(\soc.cpu.reg_out [7]),
    .I2(\soc.cpu.reg_next_pc [7]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2921_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [8]),
    .I2(\soc.cpu.alu_out_q [8]),
    .I3(\soc.cpu.reg_out [8]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2922_ (
    .I0(\soc.cpu.alu_out_q [9]),
    .I1(\soc.cpu.reg_out [9]),
    .I2(\soc.cpu.reg_next_pc [9]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2923_ (
    .I0(\soc.cpu.alu_out_q [10]),
    .I1(\soc.cpu.reg_out [10]),
    .I2(\soc.cpu.reg_next_pc [10]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2924_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [11]),
    .I2(\soc.cpu.alu_out_q [11]),
    .I3(\soc.cpu.reg_out [11]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2925_ (
    .I0(\soc.cpu.alu_out_q [12]),
    .I1(\soc.cpu.reg_out [12]),
    .I2(\soc.cpu.reg_next_pc [12]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2926_ (
    .I0(\soc.cpu.alu_out_q [13]),
    .I1(\soc.cpu.reg_out [13]),
    .I2(\soc.cpu.reg_next_pc [13]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2927_ (
    .I0(\soc.cpu.alu_out_q [14]),
    .I1(\soc.cpu.reg_out [14]),
    .I2(\soc.cpu.reg_next_pc [14]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2928_ (
    .I0(\soc.cpu.alu_out_q [15]),
    .I1(\soc.cpu.reg_out [15]),
    .I2(\soc.cpu.reg_next_pc [15]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2929_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [16]),
    .I2(\soc.cpu.alu_out_q [16]),
    .I3(\soc.cpu.reg_out [16]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2930_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [17]),
    .I2(\soc.cpu.alu_out_q [17]),
    .I3(\soc.cpu.reg_out [17]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2931_ (
    .I0(\soc.cpu.alu_out_q [18]),
    .I1(\soc.cpu.reg_out [18]),
    .I2(\soc.cpu.reg_next_pc [18]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2932_ (
    .I0(\soc.cpu.alu_out_q [19]),
    .I1(\soc.cpu.reg_out [19]),
    .I2(\soc.cpu.reg_next_pc [19]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2933_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [20]),
    .I2(\soc.cpu.alu_out_q [20]),
    .I3(\soc.cpu.reg_out [20]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2934_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [21]),
    .I2(\soc.cpu.alu_out_q [21]),
    .I3(\soc.cpu.reg_out [21]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2935_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [22]),
    .I2(\soc.cpu.alu_out_q [22]),
    .I3(\soc.cpu.reg_out [22]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2936_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [23]),
    .I2(\soc.cpu.alu_out_q [23]),
    .I3(\soc.cpu.reg_out [23]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2937_ (
    .I0(\soc.cpu.alu_out_q [24]),
    .I1(\soc.cpu.reg_out [24]),
    .I2(\soc.cpu.reg_next_pc [24]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2938_ (
    .I0(\soc.cpu.alu_out_q [25]),
    .I1(\soc.cpu.reg_out [25]),
    .I2(\soc.cpu.reg_next_pc [25]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2939_ (
    .I0(\soc.cpu.alu_out_q [26]),
    .I1(\soc.cpu.reg_out [26]),
    .I2(\soc.cpu.reg_next_pc [26]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2940_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [27]),
    .I2(\soc.cpu.alu_out_q [27]),
    .I3(\soc.cpu.reg_out [27]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ff0044444444)
  ) _2941_ (
    .I0(_1476_[1]),
    .I1(\soc.cpu.reg_next_pc [28]),
    .I2(\soc.cpu.alu_out_q [28]),
    .I3(\soc.cpu.reg_out [28]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1476_[0]),
    .O(_0738_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2942_ (
    .I0(\soc.cpu.alu_out_q [29]),
    .I1(\soc.cpu.reg_out [29]),
    .I2(\soc.cpu.reg_next_pc [29]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2943_ (
    .I0(\soc.cpu.alu_out_q [30]),
    .I1(\soc.cpu.reg_out [30]),
    .I2(\soc.cpu.reg_next_pc [30]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000aacc0000f0f0)
  ) _2944_ (
    .I0(\soc.cpu.alu_out_q [31]),
    .I1(\soc.cpu.reg_out [31]),
    .I2(\soc.cpu.reg_next_pc [31]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1476_[1]),
    .I5(_1476_[0]),
    .O(_0738_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2945_ (
    .I0(_0738_[0]),
    .I1(_1511_[2]),
    .I2(_0749_[0]),
    .I3(_1732_[3]),
    .I4(_0741_[0]),
    .O(_0524_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _2946_ (
    .I0(_1641_[2]),
    .I1(_1475_[2]),
    .O(_1732_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2947_ (
    .I0(_0738_[1]),
    .I1(_1511_[2]),
    .I2(_0749_[1]),
    .I3(_1732_[3]),
    .I4(_0741_[1]),
    .O(_0535_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2948_ (
    .I0(_0738_[2]),
    .I1(_1511_[2]),
    .I2(_0749_[2]),
    .I3(_1732_[3]),
    .I4(_0741_[2]),
    .O(_0538_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2949_ (
    .I0(_0738_[3]),
    .I1(_1511_[2]),
    .I2(_0749_[3]),
    .I3(_1732_[3]),
    .I4(_0741_[3]),
    .O(_0539_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2950_ (
    .I0(_0738_[4]),
    .I1(_1511_[2]),
    .I2(_0749_[4]),
    .I3(_1732_[3]),
    .I4(_0741_[4]),
    .O(_0540_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2951_ (
    .I0(_0738_[5]),
    .I1(_1511_[2]),
    .I2(_0749_[5]),
    .I3(_1732_[3]),
    .I4(_0741_[5]),
    .O(_0541_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2952_ (
    .I0(_0738_[6]),
    .I1(_1511_[2]),
    .I2(_0749_[6]),
    .I3(_1732_[3]),
    .I4(_0741_[6]),
    .O(_0542_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2953_ (
    .I0(_0738_[7]),
    .I1(_1511_[2]),
    .I2(_0749_[7]),
    .I3(_1732_[3]),
    .I4(_0741_[7]),
    .O(_0543_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2954_ (
    .I0(_0738_[8]),
    .I1(_1511_[2]),
    .I2(_0749_[8]),
    .I3(_1732_[3]),
    .I4(_0741_[8]),
    .O(_0544_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2955_ (
    .I0(_0738_[9]),
    .I1(_1511_[2]),
    .I2(_0749_[9]),
    .I3(_1732_[3]),
    .I4(_0741_[9]),
    .O(_0514_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2956_ (
    .I0(_0738_[10]),
    .I1(_1511_[2]),
    .I2(_0749_[10]),
    .I3(_1732_[3]),
    .I4(_0741_[10]),
    .O(_0515_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2957_ (
    .I0(_0738_[11]),
    .I1(_1511_[2]),
    .I2(_0749_[11]),
    .I3(_1732_[3]),
    .I4(_0741_[11]),
    .O(_0516_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2958_ (
    .I0(_0738_[12]),
    .I1(_1511_[2]),
    .I2(_0749_[12]),
    .I3(_1732_[3]),
    .I4(_0741_[12]),
    .O(_0517_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2959_ (
    .I0(_0738_[13]),
    .I1(_1511_[2]),
    .I2(_0749_[13]),
    .I3(_1732_[3]),
    .I4(_0741_[13]),
    .O(_0518_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2960_ (
    .I0(_0738_[14]),
    .I1(_1511_[2]),
    .I2(_0749_[14]),
    .I3(_1732_[3]),
    .I4(_0741_[14]),
    .O(_0519_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2961_ (
    .I0(_0738_[15]),
    .I1(_1511_[2]),
    .I2(_0749_[15]),
    .I3(_1732_[3]),
    .I4(_0741_[15]),
    .O(_0520_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2962_ (
    .I0(_0738_[16]),
    .I1(_1511_[2]),
    .I2(_0749_[16]),
    .I3(_1732_[3]),
    .I4(_0741_[16]),
    .O(_0521_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2963_ (
    .I0(_0738_[17]),
    .I1(_1511_[2]),
    .I2(_0749_[17]),
    .I3(_1732_[3]),
    .I4(_0741_[17]),
    .O(_0522_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2964_ (
    .I0(_0738_[18]),
    .I1(_1511_[2]),
    .I2(_0749_[18]),
    .I3(_1732_[3]),
    .I4(_0741_[18]),
    .O(_0523_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2965_ (
    .I0(_0738_[19]),
    .I1(_1511_[2]),
    .I2(_0749_[19]),
    .I3(_1732_[3]),
    .I4(_0741_[19]),
    .O(_0525_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2966_ (
    .I0(_0738_[20]),
    .I1(_1511_[2]),
    .I2(_0749_[20]),
    .I3(_1732_[3]),
    .I4(_0741_[20]),
    .O(_0526_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2967_ (
    .I0(_0738_[21]),
    .I1(_1511_[2]),
    .I2(_0749_[21]),
    .I3(_1732_[3]),
    .I4(_0741_[21]),
    .O(_0527_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2968_ (
    .I0(_0738_[22]),
    .I1(_1511_[2]),
    .I2(_0749_[22]),
    .I3(_1732_[3]),
    .I4(_0741_[22]),
    .O(_0528_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2969_ (
    .I0(_0738_[23]),
    .I1(_1511_[2]),
    .I2(_0749_[23]),
    .I3(_1732_[3]),
    .I4(_0741_[23]),
    .O(_0529_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2970_ (
    .I0(_0738_[24]),
    .I1(_1511_[2]),
    .I2(_0749_[24]),
    .I3(_1732_[3]),
    .I4(_0741_[24]),
    .O(_0530_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2971_ (
    .I0(_0738_[25]),
    .I1(_1511_[2]),
    .I2(_0749_[25]),
    .I3(_1732_[3]),
    .I4(_0741_[25]),
    .O(_0531_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2972_ (
    .I0(_0738_[26]),
    .I1(_1511_[2]),
    .I2(_0749_[26]),
    .I3(_1732_[3]),
    .I4(_0741_[26]),
    .O(_0532_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2973_ (
    .I0(_0738_[27]),
    .I1(_1511_[2]),
    .I2(_0749_[27]),
    .I3(_1732_[3]),
    .I4(_0741_[27]),
    .O(_0533_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2974_ (
    .I0(_0738_[28]),
    .I1(_1511_[2]),
    .I2(_0749_[28]),
    .I3(_1732_[3]),
    .I4(_0741_[28]),
    .O(_0534_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2975_ (
    .I0(_0738_[29]),
    .I1(_1511_[2]),
    .I2(_0749_[29]),
    .I3(_1732_[3]),
    .I4(_0741_[29]),
    .O(_0536_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3808420544)
  ) _2976_ (
    .I0(_0738_[30]),
    .I1(_1511_[2]),
    .I2(_0749_[30]),
    .I3(_1732_[3]),
    .I4(_0741_[30]),
    .O(_0537_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hefefefaacfcfcf00)
  ) _2977_ (
    .I0(_1640_[3]),
    .I1(_1709_[0]),
    .I2(_1746_[3]),
    .I3(_1752_[3]),
    .I4(_1635_[1]),
    .I5(_1752_[5]),
    .O(_0467_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2978_ (
    .I0(_1636_[1]),
    .I1(\soc.cpu.mem_xfer ),
    .O(_1752_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff0f040f0f)
  ) _2979_ (
    .I0(_1751_[0]),
    .I1(_1751_[1]),
    .I2(_1751_[2]),
    .I3(_1751_[3]),
    .I4(_1751_[4]),
    .I5(_1751_[5]),
    .O(_0466_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _2980_ (
    .I0(\soc.cpu.mem_rdata_q [31]),
    .I1(_1658_[0]),
    .I2(\soc.cpu.mem_xfer ),
    .O(_1751_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2981_ (
    .I0(_1508_[0]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .O(_1737_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffff404040)
  ) _2982_ (
    .I0(_1747_[0]),
    .I1(_1753_[3]),
    .I2(_1707_[1]),
    .I3(_1968_[3]),
    .I4(_1968_[4]),
    .I5(_1859_[1]),
    .O(_0549_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _2983_ (
    .I0(_1508_[0]),
    .I1(\soc.cpu.mem_rdata_latched [3]),
    .I2(\soc.cpu.mem_rdata_latched [2]),
    .O(_1968_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _2984_ (
    .I0(\soc.cpu.mem_rdata_latched [6]),
    .I1(\soc.cpu.mem_rdata_latched [5]),
    .I2(\soc.cpu.mem_rdata_latched [4]),
    .O(_1968_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _2985_ (
    .I0(_1988_[0]),
    .I1(_1988_[1]),
    .I2(_1988_[2]),
    .I3(_1790_[2]),
    .I4(_1840_[2]),
    .I5(_1770_[1]),
    .O(_0550_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2986_ (
    .I0(_1858_[0]),
    .I1(_1639_[0]),
    .O(_1988_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _2987_ (
    .I0(_1747_[1]),
    .I1(_1804_[0]),
    .I2(_1830_[2]),
    .O(_1988_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2988_ (
    .I0(_1735_[1]),
    .I1(_1968_[3]),
    .O(_1988_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _2989_ (
    .I0(_1970_[0]),
    .I1(\soc.cpu.mem_rdata_latched [6]),
    .O(_1971_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2990_ (
    .I0(\soc.cpu.mem_rdata_latched [4]),
    .I1(\soc.cpu.mem_rdata_latched [5]),
    .O(_1970_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _2991_ (
    .I0(\soc.cpu.mem_rdata_latched [6]),
    .I1(_1970_[0]),
    .I2(_1968_[3]),
    .I3(_1782_[2]),
    .O(_0551_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff4f4f4ff000000)
  ) _2992_ (
    .I0(_1747_[1]),
    .I1(_1707_[1]),
    .I2(_1708_[0]),
    .I3(_1968_[3]),
    .I4(_1674_[1]),
    .I5(_1753_[4]),
    .O(_0552_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8888ffffff8fffff)
  ) _2993_ (
    .I0(_1872_[0]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(_1864_[2]),
    .I3(_1864_[3]),
    .I4(_1872_[4]),
    .I5(_1636_[1]),
    .O(_0553_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _2994_ (
    .I0(_1747_[0]),
    .I1(_1753_[3]),
    .I2(\soc.cpu.mem_rdata_latched [1]),
    .I3(_1753_[4]),
    .I4(_1863_[4]),
    .I5(_1508_[0]),
    .O(_1864_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2995_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1768_[1]),
    .O(_1863_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd266276623)
  ) _2996_ (
    .I0(_1637_[1]),
    .I1(_1862_[1]),
    .I2(_1639_[0]),
    .I3(_1749_[1]),
    .I4(_1862_[4]),
    .O(_1864_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _2997_ (
    .I0(_1748_[0]),
    .I1(\soc.cpu.mem_rdata_latched [12]),
    .I2(_1753_[3]),
    .O(_1862_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _2998_ (
    .I0(\soc.cpu.mem_rdata_latched [12]),
    .I1(_1747_[0]),
    .O(_1862_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _2999_ (
    .I0(_1746_[2]),
    .I1(_1618_[2]),
    .I2(_1765_[1]),
    .I3(\soc.cpu.mem_rdata_latched [2]),
    .O(_1872_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _3000_ (
    .I0(_1747_[1]),
    .I1(_1753_[3]),
    .I2(_1747_[0]),
    .I3(_1707_[1]),
    .O(_1872_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2290679695)
  ) _3001_ (
    .I0(_1765_[1]),
    .I1(\soc.cpu.mem_rdata_latched [3]),
    .I2(_1864_[2]),
    .I3(_1864_[3]),
    .I4(_1636_[0]),
    .O(_0554_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffc0c0ffffd5ff)
  ) _3002_ (
    .I0(_1508_[0]),
    .I1(_1765_[1]),
    .I2(\soc.cpu.mem_rdata_latched [4]),
    .I3(_1864_[2]),
    .I4(_1974_[4]),
    .I5(_1636_[4]),
    .O(_0555_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294180864)
  ) _3003_ (
    .I0(_1747_[0]),
    .I1(_1753_[3]),
    .I2(_1753_[4]),
    .I3(_1863_[4]),
    .I4(_1708_[4]),
    .O(_1974_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff4444ffffff4f)
  ) _3004_ (
    .I0(_1862_[4]),
    .I1(_1639_[0]),
    .I2(_1864_[2]),
    .I3(_1864_[3]),
    .I4(_1765_[1]),
    .I5(_1636_[2]),
    .O(_0556_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000fff4ff00)
  ) _3005_ (
    .I0(_1862_[1]),
    .I1(_1637_[1]),
    .I2(_1749_[1]),
    .I3(_1864_[3]),
    .I4(\soc.cpu.mem_rdata_latched [0]),
    .I5(_1636_[3]),
    .O(_0557_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _3006_ (
    .I0(_1971_[0]),
    .I1(_1735_[0]),
    .I2(_1855_[0]),
    .I3(_1872_[0]),
    .O(_0558_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _3007_ (
    .I0(_1971_[0]),
    .I1(_1734_[1]),
    .I2(\soc.cpu.mem_rdata_latched [3]),
    .I3(_1746_[2]),
    .O(_0559_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf444)
  ) _3008_ (
    .I0(_1862_[1]),
    .I1(_1823_[1]),
    .I2(_1735_[0]),
    .I3(_1968_[4]),
    .O(_0560_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd983108)
  ) _3009_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_wstrb [0]),
    .I2(_1275_[0]),
    .I3(_1508_[3]),
    .I4(_1687_[0]),
    .O(_0561_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3010_ (
    .I0(_1227_[0]),
    .I1(_1274_[1]),
    .O(_1275_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3011_ (
    .I0(\soc.cpu.mem_wordsize [1]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.mem_wordsize [2]),
    .O(_1274_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fff000004444)
  ) _3012_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_wstrb [1]),
    .I2(_1880_[2]),
    .I3(_1274_[1]),
    .I4(_1508_[3]),
    .I5(_1687_[0]),
    .O(_0562_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3013_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .O(_1880_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0ff00004444)
  ) _3014_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_wstrb [2]),
    .I2(_1263_[1]),
    .I3(_1878_[2]),
    .I4(_1508_[3]),
    .I5(_1687_[0]),
    .O(_0563_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3015_ (
    .I0(_1263_[2]),
    .I1(_1464_[2]),
    .O(_1878_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3016_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .O(_1263_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3017_ (
    .I0(\soc.cpu.mem_wordsize [1]),
    .I1(\soc.cpu.mem_wordsize [2]),
    .O(_1464_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3018_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.reg_op1 [1]),
    .O(_1263_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd983108)
  ) _3019_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_wstrb [3]),
    .I2(_1879_[2]),
    .I3(_1508_[3]),
    .I4(_1687_[0]),
    .O(_0564_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _3020_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(_1878_[2]),
    .O(_1879_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3021_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0379_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3022_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [2]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0390_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3023_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [3]),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0401_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3024_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [4]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0412_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3025_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [5]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0423_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3026_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [6]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0434_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3027_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [7]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0438_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3028_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [8]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0439_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3029_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [9]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0440_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3030_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [10]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0441_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3031_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [11]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0380_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3032_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [12]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0381_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3033_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [13]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0382_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3034_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [14]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0383_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3035_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [15]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0384_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3036_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [16]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0385_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3037_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [17]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0386_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3038_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [18]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0387_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3039_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [19]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0388_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3040_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [20]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0389_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3041_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [21]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0391_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3042_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [22]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0392_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3043_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [23]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0393_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3044_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [24]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0394_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3045_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [25]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0395_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3046_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [26]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0396_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3047_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [27]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0397_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3048_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [28]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0398_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3049_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [29]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0399_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3050_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [30]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0400_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3051_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [31]),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0402_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3052_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [32]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0403_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3053_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [33]),
    .I2(_1582_[2]),
    .O(_0404_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3054_ (
    .I0(_1581_[0]),
    .I1(\soc.cpu.reg_op1 [31]),
    .O(_1582_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3055_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [34]),
    .I2(_1582_[2]),
    .O(_0405_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3056_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [35]),
    .I2(_1582_[2]),
    .O(_0406_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3057_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [36]),
    .I2(_1582_[2]),
    .O(_0407_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3058_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [37]),
    .I2(_1582_[2]),
    .O(_0408_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3059_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [38]),
    .I2(_1582_[2]),
    .O(_0409_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3060_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [39]),
    .I2(_1582_[2]),
    .O(_0410_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3061_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [40]),
    .I2(_1582_[2]),
    .O(_0411_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3062_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [41]),
    .I2(_1582_[2]),
    .O(_0413_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3063_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [42]),
    .I2(_1582_[2]),
    .O(_0414_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3064_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [43]),
    .I2(_1582_[2]),
    .O(_0415_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3065_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [44]),
    .I2(_1582_[2]),
    .O(_0416_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3066_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [45]),
    .I2(_1582_[2]),
    .O(_0417_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3067_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [46]),
    .I2(_1582_[2]),
    .O(_0418_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3068_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [47]),
    .I2(_1582_[2]),
    .O(_0419_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3069_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [48]),
    .I2(_1582_[2]),
    .O(_0420_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3070_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [49]),
    .I2(_1582_[2]),
    .O(_0421_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3071_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [50]),
    .I2(_1582_[2]),
    .O(_0422_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3072_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [51]),
    .I2(_1582_[2]),
    .O(_0424_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3073_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [52]),
    .I2(_1582_[2]),
    .O(_0425_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3074_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [53]),
    .I2(_1582_[2]),
    .O(_0426_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3075_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [54]),
    .I2(_1582_[2]),
    .O(_0427_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3076_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [55]),
    .I2(_1582_[2]),
    .O(_0428_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3077_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [56]),
    .I2(_1582_[2]),
    .O(_0429_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3078_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [57]),
    .I2(_1582_[2]),
    .O(_0430_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3079_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [58]),
    .I2(_1582_[2]),
    .O(_0431_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3080_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [59]),
    .I2(_1582_[2]),
    .O(_0432_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3081_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [60]),
    .I2(_1582_[2]),
    .O(_0433_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3082_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [61]),
    .I2(_1582_[2]),
    .O(_0435_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3083_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [62]),
    .I2(_1582_[2]),
    .O(_0436_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3084_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [63]),
    .I2(_1582_[2]),
    .O(_0437_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3085_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [0]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0577_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3086_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [1]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0588_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3087_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [2]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0599_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3088_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [3]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0610_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3089_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [4]),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0621_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3090_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [5]),
    .I1(\soc.cpu.reg_op2 [6]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0626_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3091_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [6]),
    .I1(\soc.cpu.reg_op2 [7]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0627_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3092_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [7]),
    .I1(\soc.cpu.reg_op2 [8]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0628_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3093_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [8]),
    .I1(\soc.cpu.reg_op2 [9]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0629_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3094_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [9]),
    .I1(\soc.cpu.reg_op2 [10]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0567_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3095_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [10]),
    .I1(\soc.cpu.reg_op2 [11]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0568_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3096_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [11]),
    .I1(\soc.cpu.reg_op2 [12]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0569_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3097_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [12]),
    .I1(\soc.cpu.reg_op2 [13]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0570_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3098_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [13]),
    .I1(\soc.cpu.reg_op2 [14]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0571_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3099_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [14]),
    .I1(\soc.cpu.reg_op2 [15]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0572_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3100_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [15]),
    .I1(\soc.cpu.reg_op2 [16]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0573_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3101_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [16]),
    .I1(\soc.cpu.reg_op2 [17]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0574_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3102_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [17]),
    .I1(\soc.cpu.reg_op2 [18]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0575_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3103_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [18]),
    .I1(\soc.cpu.reg_op2 [19]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0576_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3104_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [19]),
    .I1(\soc.cpu.reg_op2 [20]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0578_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3105_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [20]),
    .I1(\soc.cpu.reg_op2 [21]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0579_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3106_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [21]),
    .I1(\soc.cpu.reg_op2 [22]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0580_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3107_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [22]),
    .I1(\soc.cpu.reg_op2 [23]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0581_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3108_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [23]),
    .I1(\soc.cpu.reg_op2 [24]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0582_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3109_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [24]),
    .I1(\soc.cpu.reg_op2 [25]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0583_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3110_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [25]),
    .I1(\soc.cpu.reg_op2 [26]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0584_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3111_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [26]),
    .I1(\soc.cpu.reg_op2 [27]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0585_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3112_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [27]),
    .I1(\soc.cpu.reg_op2 [28]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0586_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3113_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [28]),
    .I1(\soc.cpu.reg_op2 [29]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0587_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3114_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [29]),
    .I1(\soc.cpu.reg_op2 [30]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0589_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3115_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [30]),
    .I1(\soc.cpu.reg_op2 [31]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0590_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3116_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [31]),
    .I2(_1601_[2]),
    .O(_0591_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _3117_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulh ),
    .I2(\soc.cpu.reg_op2 [31]),
    .O(_1601_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3118_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [32]),
    .I2(_1601_[2]),
    .O(_0592_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3119_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [33]),
    .I2(_1601_[2]),
    .O(_0593_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3120_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [34]),
    .I2(_1601_[2]),
    .O(_0594_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3121_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [35]),
    .I2(_1601_[2]),
    .O(_0595_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3122_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [36]),
    .I2(_1601_[2]),
    .O(_0596_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3123_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [37]),
    .I2(_1601_[2]),
    .O(_0597_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3124_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [38]),
    .I2(_1601_[2]),
    .O(_0598_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3125_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [39]),
    .I2(_1601_[2]),
    .O(_0600_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3126_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [40]),
    .I2(_1601_[2]),
    .O(_0601_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3127_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [41]),
    .I2(_1601_[2]),
    .O(_0602_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3128_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [42]),
    .I2(_1601_[2]),
    .O(_0603_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3129_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [43]),
    .I2(_1601_[2]),
    .O(_0604_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3130_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [44]),
    .I2(_1601_[2]),
    .O(_0605_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3131_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [45]),
    .I2(_1601_[2]),
    .O(_0606_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3132_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [46]),
    .I2(_1601_[2]),
    .O(_0607_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3133_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [47]),
    .I2(_1601_[2]),
    .O(_0608_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3134_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [48]),
    .I2(_1601_[2]),
    .O(_0609_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3135_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [49]),
    .I2(_1601_[2]),
    .O(_0611_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3136_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [50]),
    .I2(_1601_[2]),
    .O(_0612_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3137_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [51]),
    .I2(_1601_[2]),
    .O(_0613_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3138_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [52]),
    .I2(_1601_[2]),
    .O(_0614_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3139_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [53]),
    .I2(_1601_[2]),
    .O(_0615_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3140_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [54]),
    .I2(_1601_[2]),
    .O(_0616_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3141_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [55]),
    .I2(_1601_[2]),
    .O(_0617_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3142_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [56]),
    .I2(_1601_[2]),
    .O(_0618_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3143_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [57]),
    .I2(_1601_[2]),
    .O(_0619_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3144_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [58]),
    .I2(_1601_[2]),
    .O(_0620_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3145_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [59]),
    .I2(_1601_[2]),
    .O(_0622_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3146_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [60]),
    .I2(_1601_[2]),
    .O(_0623_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3147_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [61]),
    .I2(_1601_[2]),
    .O(_0624_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _3148_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [62]),
    .I2(_1601_[2]),
    .O(_0625_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _3149_ (
    .I0(_0814_[5]),
    .I1(_1676_[2]),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0566_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3150_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3151_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [1]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3152_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [2]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3153_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [3]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3154_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [4]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3155_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [5]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3156_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [6]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3157_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [7]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3158_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [8]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3159_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [9]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3160_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [10]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3161_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [11]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3162_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [12]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3163_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [13]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3164_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [14]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3165_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [15]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3166_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [16]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3167_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [17]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3168_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [18]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3169_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [19]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3170_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [20]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3171_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [21]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3172_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [22]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3173_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [23]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3174_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [24]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3175_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [25]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3176_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [26]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3177_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [27]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3178_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [28]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3179_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [29]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3180_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [30]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3181_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [31]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3182_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [32]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3183_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [33]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [33])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3184_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [34]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [34])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3185_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [35]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [35])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3186_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [36]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3187_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [37]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [37])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3188_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [38]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [38])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3189_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [39]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [39])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3190_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [40]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3191_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [41]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [41])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3192_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [42]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [42])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3193_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [43]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [43])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3194_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [44]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3195_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [45]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [45])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3196_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [46]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3197_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [47]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [47])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3198_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [48]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3199_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [49]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [49])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3200_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [50]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [50])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3201_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [51]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [51])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3202_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [52]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3203_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [53]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [53])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3204_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [54]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [54])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3205_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [55]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [55])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3206_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [56]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3207_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [57]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [57])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3208_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [58]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [58])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3209_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [59]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [59])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3210_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [60]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3211_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [61]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [61])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3212_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [62]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [62])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3213_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [63]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [63])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3214_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(_0807_[0]),
    .I2(_0791_[0]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0695_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3215_ (
    .I0(_1844_[0]),
    .I1(\soc.cpu.reg_op1 [31]),
    .O(_1866_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3216_ (
    .I0(\soc.cpu.genblk2.pcpi_div.instr_rem ),
    .I1(\soc.cpu.genblk2.pcpi_div.instr_div ),
    .O(_1844_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3217_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(_0807_[1]),
    .I2(_0791_[1]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0706_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3218_ (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(_0807_[2]),
    .I2(_0791_[2]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0717_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3219_ (
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(_0807_[3]),
    .I2(_0791_[3]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0720_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3220_ (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(_0807_[4]),
    .I2(_0791_[4]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0721_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3221_ (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(_0807_[5]),
    .I2(_0791_[5]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0722_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3222_ (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(_0807_[6]),
    .I2(_0791_[6]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0723_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3223_ (
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(_0807_[7]),
    .I2(_0791_[7]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0724_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3224_ (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(_0807_[8]),
    .I2(_0791_[8]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0725_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3225_ (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(_0807_[9]),
    .I2(_0791_[9]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3226_ (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(_0807_[10]),
    .I2(_0791_[10]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0696_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3227_ (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(_0807_[11]),
    .I2(_0791_[11]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0697_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3228_ (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(_0807_[12]),
    .I2(_0791_[12]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0698_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3229_ (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(_0807_[13]),
    .I2(_0791_[13]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0699_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3230_ (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(_0807_[14]),
    .I2(_0791_[14]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0700_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3231_ (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(_0807_[15]),
    .I2(_0791_[15]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0701_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3232_ (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(_0807_[16]),
    .I2(_0791_[16]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0702_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3233_ (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(_0807_[17]),
    .I2(_0791_[17]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0703_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3234_ (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(_0807_[18]),
    .I2(_0791_[18]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0704_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3235_ (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(_0807_[19]),
    .I2(_0791_[19]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0705_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3236_ (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(_0807_[20]),
    .I2(_0791_[20]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0707_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3237_ (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(_0807_[21]),
    .I2(_0791_[21]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0708_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3238_ (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(_0807_[22]),
    .I2(_0791_[22]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0709_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3239_ (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(_0807_[23]),
    .I2(_0791_[23]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0710_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3240_ (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(_0807_[24]),
    .I2(_0791_[24]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0711_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3241_ (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(_0807_[25]),
    .I2(_0791_[25]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0712_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3242_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(_0807_[26]),
    .I2(_0791_[26]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0713_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3243_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(_0807_[27]),
    .I2(_0791_[27]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0714_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3244_ (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(_0807_[28]),
    .I2(_0791_[28]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0715_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3245_ (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(_0807_[29]),
    .I2(_0791_[29]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0716_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3246_ (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(_0807_[30]),
    .I2(_0791_[30]),
    .I3(_1866_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0718_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3993039088)
  ) _3247_ (
    .I0(_0807_[31]),
    .I1(_1844_[0]),
    .I2(_0791_[31]),
    .I3(\soc.cpu.reg_op1 [31]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0719_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3248_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(_0800_[0]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [32]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0664_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3249_ (
    .I0(_1844_[0]),
    .I1(\soc.cpu.reg_op2 [31]),
    .O(_1845_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3250_ (
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(_0800_[1]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [33]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0665_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3251_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_0800_[2]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [34]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0666_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3252_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_0800_[3]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [35]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0667_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3253_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_0800_[4]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [36]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0668_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3254_ (
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(_0800_[5]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [37]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0669_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3255_ (
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(_0800_[6]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [38]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0670_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3256_ (
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(_0800_[7]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [39]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0671_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3257_ (
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(_0800_[8]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [40]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0672_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3258_ (
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(_0800_[9]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [41]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0673_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3259_ (
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(_0800_[10]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [42]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0674_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3260_ (
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(_0800_[11]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [43]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0675_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3261_ (
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(_0800_[12]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [44]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0676_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3262_ (
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(_0800_[13]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [45]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0677_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3263_ (
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(_0800_[14]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [46]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0678_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3264_ (
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(_0800_[15]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [47]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0679_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3265_ (
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(_0800_[16]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [48]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0680_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3266_ (
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(_0800_[17]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [49]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0681_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3267_ (
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(_0800_[18]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [50]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0682_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3268_ (
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(_0800_[19]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [51]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0683_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3269_ (
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(_0800_[20]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [52]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0684_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3270_ (
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(_0800_[21]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [53]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0685_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3271_ (
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(_0800_[22]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [54]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0686_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3272_ (
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(_0800_[23]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [55]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0687_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3273_ (
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(_0800_[24]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [56]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0688_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3274_ (
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(_0800_[25]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [57]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0689_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3275_ (
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(_0800_[26]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [58]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0690_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3276_ (
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(_0800_[27]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [59]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0691_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3277_ (
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(_0800_[28]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [60]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0692_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3278_ (
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(_0800_[29]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [61]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0693_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _3279_ (
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(_0800_[30]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [62]),
    .I3(_1845_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.start ),
    .O(_0694_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccff00aaaa)
  ) _3280_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [0]),
    .I1(_0797_[0]),
    .I2(_0794_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.dividend [0]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0630_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3281_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [1]),
    .I1(_0797_[1]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [1]),
    .I3(_0794_[1]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0641_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3282_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [2]),
    .I1(_0797_[2]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [2]),
    .I3(_0794_[2]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0652_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3283_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [3]),
    .I1(_0797_[3]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [3]),
    .I3(_0794_[3]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0655_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3284_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [4]),
    .I1(_0797_[4]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [4]),
    .I3(_0794_[4]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0656_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3285_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [5]),
    .I1(_0797_[5]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [5]),
    .I3(_0794_[5]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0657_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3286_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [6]),
    .I1(_0797_[6]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [6]),
    .I3(_0794_[6]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0658_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3287_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [7]),
    .I1(_0797_[7]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [7]),
    .I3(_0794_[7]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0659_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3288_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [8]),
    .I1(_0797_[8]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [8]),
    .I3(_0794_[8]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0660_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3289_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [9]),
    .I1(_0797_[9]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [9]),
    .I3(_0794_[9]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0661_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3290_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [10]),
    .I1(_0797_[10]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [10]),
    .I3(_0794_[10]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0631_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3291_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [11]),
    .I1(_0797_[11]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [11]),
    .I3(_0794_[11]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0632_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3292_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [12]),
    .I1(_0797_[12]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [12]),
    .I3(_0794_[12]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0633_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3293_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [13]),
    .I1(_0797_[13]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [13]),
    .I3(_0794_[13]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0634_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3294_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [14]),
    .I1(_0797_[14]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [14]),
    .I3(_0794_[14]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0635_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3295_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [15]),
    .I1(_0797_[15]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [15]),
    .I3(_0794_[15]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0636_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3296_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [16]),
    .I1(_0797_[16]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [16]),
    .I3(_0794_[16]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0637_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3297_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [17]),
    .I1(_0797_[17]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [17]),
    .I3(_0794_[17]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0638_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3298_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [18]),
    .I1(_0797_[18]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [18]),
    .I3(_0794_[18]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0639_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3299_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [19]),
    .I1(_0797_[19]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [19]),
    .I3(_0794_[19]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0640_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3300_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [20]),
    .I1(_0797_[20]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [20]),
    .I3(_0794_[20]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0642_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3301_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [21]),
    .I1(_0797_[21]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [21]),
    .I3(_0794_[21]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0643_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3302_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [22]),
    .I1(_0797_[22]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [22]),
    .I3(_0794_[22]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0644_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3303_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [23]),
    .I1(_0797_[23]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [23]),
    .I3(_0794_[23]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0645_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3304_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [24]),
    .I1(_0797_[24]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [24]),
    .I3(_0794_[24]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0646_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3305_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [25]),
    .I1(_0797_[25]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [25]),
    .I3(_0794_[25]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0647_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3306_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [26]),
    .I1(_0797_[26]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [26]),
    .I3(_0794_[26]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0648_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3307_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [27]),
    .I1(_0797_[27]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [27]),
    .I3(_0794_[27]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0649_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3308_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [28]),
    .I1(_0797_[28]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [28]),
    .I3(_0794_[28]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0650_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3309_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [29]),
    .I1(_0797_[29]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [29]),
    .I3(_0794_[29]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0651_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3310_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [30]),
    .I1(_0797_[30]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [30]),
    .I3(_0794_[30]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0653_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _3311_ (
    .I0(\soc.cpu.genblk2.pcpi_div.quotient [31]),
    .I1(_0797_[31]),
    .I2(\soc.cpu.genblk2.pcpi_div.dividend [31]),
    .I3(_0794_[31]),
    .I4(_1555_[4]),
    .I5(\soc.cpu.genblk2.pcpi_div.outsign ),
    .O(_0654_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3312_ (
    .I0(_1785_[0]),
    .I1(\soc.cpu.mem_wstrb [0]),
    .O(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3313_ (
    .I0(_1785_[0]),
    .I1(\soc.cpu.mem_wstrb [1]),
    .O(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3314_ (
    .I0(_1785_[0]),
    .I1(\soc.cpu.mem_wstrb [2]),
    .O(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3315_ (
    .I0(_1785_[0]),
    .I1(\soc.cpu.mem_wstrb [3]),
    .O(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _3316_ (
    .I0(_1275_[0]),
    .I1(_1689_[2]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1789_[3]),
    .I4(_1789_[4]),
    .I5(_1789_[5]),
    .O(_1190_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2734686208)
  ) _3317_ (
    .I0(\soc.cpu.mem_rdata [24]),
    .I1(_1565_[2]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1789_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3318_ (
    .I0(_1564_[0]),
    .I1(_1564_[1]),
    .I2(_1564_[2]),
    .I3(_1564_[3]),
    .O(_1565_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3319_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [16]),
    .O(_1789_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _3320_ (
    .I0(\soc.cpu.mem_wordsize [1]),
    .I1(_1263_[1]),
    .I2(_1263_[2]),
    .O(_1278_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0fff00bbbb)
  ) _3321_ (
    .I0(\soc.cpu.cpu_state [5]),
    .I1(\soc.cpu.irq_pending [0]),
    .I2(_0754_[0]),
    .I3(_1788_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1789_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1063190528)
  ) _3322_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [0]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [0]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1787_[4]),
    .O(_1788_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153f00000000)
  ) _3323_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [0]),
    .I3(\soc.cpu.count_instr [32]),
    .I4(_1786_[4]),
    .I5(_1786_[5]),
    .O(_1787_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _3324_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycle ),
    .I2(\soc.cpu.count_cycle [0]),
    .O(_1786_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3325_ (
    .I0(\soc.cpu.instr_timer ),
    .I1(\soc.cpu.timer [0]),
    .I2(\soc.cpu.irq_mask [0]),
    .I3(\soc.cpu.instr_maskirq ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [32]),
    .O(_1786_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _3326_ (
    .I0(_1275_[0]),
    .I1(_1689_[1]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1885_[3]),
    .I4(_1885_[4]),
    .I5(_1885_[5]),
    .O(_1190_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _3327_ (
    .I0(_1882_[0]),
    .I1(\soc.cpu.mem_rdata [25]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1885_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h004f)
  ) _3328_ (
    .I0(_1633_[0]),
    .I1(_1633_[1]),
    .I2(_1633_[2]),
    .I3(_1633_[4]),
    .O(_1882_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3329_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [17]),
    .O(_1885_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3330_ (
    .I0(\soc.cpu.irq_pending [1]),
    .I1(_1262_[1]),
    .I2(_0754_[1]),
    .I3(_1884_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1885_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3331_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [1]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [1]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1883_[4]),
    .I5(_1883_[5]),
    .O(_1884_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3332_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [1]),
    .I2(\soc.cpu.timer [1]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [1]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1883_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3333_ (
    .I0(_1249_[3]),
    .I1(_1881_[1]),
    .O(_1883_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3334_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [33]),
    .I3(\soc.cpu.count_cycle [1]),
    .I4(_1874_[4]),
    .I5(_1874_[5]),
    .O(_1881_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3335_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [1]),
    .O(_1874_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3336_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [33]),
    .O(_1874_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _3337_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [18]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1877_[3]),
    .I4(_1877_[4]),
    .I5(_1877_[5]),
    .O(_1190_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3305111552)
  ) _3338_ (
    .I0(_1876_[0]),
    .I1(\soc.cpu.mem_rdata [26]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1877_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3339_ (
    .I0(_1620_[0]),
    .I1(_1620_[1]),
    .I2(_1620_[2]),
    .I3(_1620_[4]),
    .O(_1876_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3340_ (
    .I0(\soc.cpu.irq_pending [2]),
    .I1(_1262_[1]),
    .I2(_0754_[2]),
    .I3(_1870_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1877_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3341_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [2]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [2]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1869_[4]),
    .I5(_1869_[5]),
    .O(_1870_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3342_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [2]),
    .I2(\soc.cpu.timer [2]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [2]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1869_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3343_ (
    .I0(_1249_[3]),
    .I1(_1868_[1]),
    .O(_1869_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3344_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [34]),
    .I3(\soc.cpu.count_cycle [2]),
    .I4(_1867_[4]),
    .I5(_1867_[5]),
    .O(_1868_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3345_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [2]),
    .O(_1867_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3346_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [34]),
    .O(_1867_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000fbf)
  ) _3347_ (
    .I0(_1660_[0]),
    .I1(_1660_[1]),
    .I2(_1660_[2]),
    .I3(_1660_[3]),
    .I4(_1275_[0]),
    .I5(_1660_[4]),
    .O(_1877_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffccffffffa0)
  ) _3348_ (
    .I0(\soc.cpu.irq_pending [3]),
    .I1(_0754_[3]),
    .I2(_1262_[1]),
    .I3(_1794_[3]),
    .I4(_1794_[4]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1190_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294180864)
  ) _3349_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [19]),
    .I2(_1793_[2]),
    .I3(_1793_[3]),
    .I4(\soc.cpu.cpu_state [5]),
    .O(_1794_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3305111552)
  ) _3350_ (
    .I0(_1781_[0]),
    .I1(\soc.cpu.mem_rdata [27]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1793_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3351_ (
    .I0(_1625_[0]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_1625_[4]),
    .O(_1781_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000fbf)
  ) _3352_ (
    .I0(_1648_[0]),
    .I1(_1648_[1]),
    .I2(_1648_[2]),
    .I3(_1648_[3]),
    .I4(_1275_[0]),
    .I5(_1648_[4]),
    .O(_1793_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf3f333f00000000)
  ) _3353_ (
    .I0(\soc.cpu.count_cycle [3]),
    .I1(_1792_[1]),
    .I2(_1792_[2]),
    .I3(_1248_[1]),
    .I4(\soc.cpu.instr_rdcycle ),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1794_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3354_ (
    .I0(\soc.cpu.timer [3]),
    .I1(\soc.cpu.instr_maskirq ),
    .I2(\soc.cpu.irq_mask [3]),
    .I3(\soc.cpu.instr_timer ),
    .I4(_1718_[4]),
    .I5(_1718_[5]),
    .O(_1792_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3355_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [3]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [3]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I3(_1250_[1]),
    .O(_1718_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3356_ (
    .I0(\soc.cpu.cpuregs_rs1 [3]),
    .I1(\soc.cpu.instr_retirq ),
    .O(_1718_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3357_ (
    .I0(\soc.cpu.count_instr [3]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [35]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [35]),
    .O(_1792_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _3358_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [20]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1717_[3]),
    .I4(_1717_[4]),
    .I5(_1717_[5]),
    .O(_1190_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2734686208)
  ) _3359_ (
    .I0(\soc.cpu.mem_rdata [28]),
    .I1(_1713_[1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1717_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3360_ (
    .I0(_1655_[0]),
    .I1(_1655_[1]),
    .I2(_1655_[2]),
    .I3(_1655_[4]),
    .O(_1713_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3361_ (
    .I0(\soc.cpu.irq_pending [4]),
    .I1(_1262_[1]),
    .I2(_0754_[4]),
    .I3(_1716_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1717_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f1500000000)
  ) _3362_ (
    .I0(_1250_[1]),
    .I1(\soc.cpu.cpuregs_rs1 [4]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(_1715_[3]),
    .I4(_1715_[4]),
    .I5(_1715_[5]),
    .O(_1716_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3363_ (
    .I0(\soc.cpu.count_cycle [4]),
    .I1(_1714_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1715_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3364_ (
    .I0(\soc.cpu.count_instr [4]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [36]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [36]),
    .O(_1714_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3365_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [4]),
    .I2(\soc.cpu.timer [4]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1715_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3366_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [4]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [4]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .O(_1715_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000fbf)
  ) _3367_ (
    .I0(_1665_[0]),
    .I1(_1665_[1]),
    .I2(_1665_[2]),
    .I3(_1665_[3]),
    .I4(_1275_[0]),
    .I5(_1665_[4]),
    .O(_1717_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffccffffffa0)
  ) _3368_ (
    .I0(\soc.cpu.irq_pending [5]),
    .I1(_0754_[5]),
    .I2(_1262_[1]),
    .I3(_1725_[3]),
    .I4(_1725_[4]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1190_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff44f400000000)
  ) _3369_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [21]),
    .I2(_1721_[2]),
    .I3(_1275_[0]),
    .I4(_1721_[4]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1725_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3305111552)
  ) _3370_ (
    .I0(_1720_[0]),
    .I1(\soc.cpu.mem_rdata [29]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1721_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3371_ (
    .I0(_1616_[0]),
    .I1(_1616_[1]),
    .I2(_1616_[2]),
    .I3(_1616_[4]),
    .O(_1720_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4031)
  ) _3372_ (
    .I0(_1670_[0]),
    .I1(_1670_[1]),
    .I2(_1670_[2]),
    .I3(_1670_[3]),
    .I4(_1670_[4]),
    .O(_1721_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf888ffff00000000)
  ) _3373_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [5]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpuregs_rs1 [5]),
    .I4(_1724_[4]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1725_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1063190528)
  ) _3374_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [5]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [5]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1723_[4]),
    .O(_1724_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h15003f003f3f3f00)
  ) _3375_ (
    .I0(\soc.cpu.count_cycle [5]),
    .I1(\soc.cpu.instr_timer ),
    .I2(\soc.cpu.timer [5]),
    .I3(_1722_[3]),
    .I4(_1248_[1]),
    .I5(\soc.cpu.instr_rdcycle ),
    .O(_1723_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3376_ (
    .I0(\soc.cpu.count_instr [5]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [37]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [37]),
    .O(_1722_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f040ffffffff)
  ) _3377_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [22]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1278_[3]),
    .I4(_1278_[4]),
    .I5(_1278_[5]),
    .O(_1190_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3378_ (
    .I0(\soc.cpu.irq_pending [6]),
    .I1(_1262_[1]),
    .I2(_0754_[6]),
    .I3(_1262_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1278_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3379_ (
    .I0(\soc.cpu.timer [6]),
    .I1(\soc.cpu.instr_timer ),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpuregs_rs1 [6]),
    .I4(_1261_[4]),
    .O(_1262_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd30576)
  ) _3380_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [6]),
    .I2(_1260_[2]),
    .I3(_1249_[3]),
    .I4(_1260_[4]),
    .O(_1261_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3381_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [6]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [6]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I3(_1250_[1]),
    .O(_1260_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3382_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [6]),
    .I3(\soc.cpu.count_cycle [6]),
    .I4(_1259_[4]),
    .I5(_1259_[5]),
    .O(_1260_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3383_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.count_cycle [38]),
    .O(_1259_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3384_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [38]),
    .O(_1259_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3305111552)
  ) _3385_ (
    .I0(_1271_[0]),
    .I1(\soc.cpu.mem_rdata [30]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1278_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3386_ (
    .I0(_1268_[0]),
    .I1(_1268_[1]),
    .I2(_1268_[2]),
    .I3(_1268_[3]),
    .O(_1271_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3387_ (
    .I0(_1275_[0]),
    .I1(_1275_[1]),
    .O(_1278_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h000b)
  ) _3388_ (
    .I0(_1278_[0]),
    .I1(\soc.cpu.mem_rdata [23]),
    .I2(_1575_[2]),
    .I3(_1575_[3]),
    .O(_1576_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3305111552)
  ) _3389_ (
    .I0(_1574_[0]),
    .I1(\soc.cpu.mem_rdata [31]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op1 [0]),
    .I4(\soc.cpu.mem_wordsize [1]),
    .O(_1575_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hffb0)
  ) _3390_ (
    .I0(_1573_[0]),
    .I1(_1573_[1]),
    .I2(_1573_[2]),
    .I3(_1573_[3]),
    .O(_1574_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000fbf)
  ) _3391_ (
    .I0(_1569_[0]),
    .I1(_1569_[1]),
    .I2(_1569_[2]),
    .I3(_1569_[3]),
    .I4(_1275_[0]),
    .I5(_1569_[5]),
    .O(_1575_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3392_ (
    .I0(\soc.cpu.irq_pending [7]),
    .I1(_1262_[1]),
    .I2(_0754_[7]),
    .I3(_1888_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1951_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1063190528)
  ) _3393_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [7]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [7]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1644_[4]),
    .O(_1888_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2003828736)
  ) _3394_ (
    .I0(\soc.cpu.cpuregs_rs1 [7]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(_1249_[3]),
    .I3(_1577_[3]),
    .I4(_1577_[4]),
    .O(_1644_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3395_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [39]),
    .I3(\soc.cpu.count_cycle [7]),
    .I4(_1556_[4]),
    .I5(_1556_[5]),
    .O(_1577_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3396_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [7]),
    .O(_1556_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3397_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [39]),
    .O(_1556_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3398_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [7]),
    .I2(\soc.cpu.timer [7]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1577_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3399_ (
    .I0(\soc.cpu.irq_pending [8]),
    .I1(_0754_[8]),
    .I2(_1262_[1]),
    .I3(_1560_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1576_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415853568)
  ) _3400_ (
    .I0(\soc.cpu.cpuregs_rs1 [8]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(_1559_[2]),
    .I3(_1559_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .O(_1560_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33305550fff0fff0)
  ) _3401_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [8]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [8]),
    .I2(_1558_[2]),
    .I3(_1249_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1559_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3402_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [40]),
    .I3(\soc.cpu.count_cycle [8]),
    .I4(_1557_[4]),
    .I5(_1557_[5]),
    .O(_1558_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3403_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [40]),
    .O(_1557_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3404_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [8]),
    .O(_1557_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3405_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [8]),
    .I2(\soc.cpu.timer [8]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1559_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd36744)
  ) _3406_ (
    .I0(_1263_[2]),
    .I1(\soc.cpu.mem_rdata [24]),
    .I2(_1565_[2]),
    .I3(_1274_[1]),
    .I4(_1565_[4]),
    .O(_1576_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3407_ (
    .I0(\soc.cpu.latched_is_lh ),
    .I1(\soc.cpu.latched_is_lb ),
    .O(_1565_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd63624)
  ) _3408_ (
    .I0(_1882_[0]),
    .I1(_1274_[1]),
    .I2(\soc.cpu.mem_rdata [25]),
    .I3(_1263_[2]),
    .I4(_1565_[4]),
    .O(_1956_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3409_ (
    .I0(\soc.cpu.irq_pending [9]),
    .I1(_0754_[9]),
    .I2(_1262_[1]),
    .I3(_1940_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1956_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcfaf0f0f00000000)
  ) _3410_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [9]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [9]),
    .I2(_1935_[2]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1250_[1]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1940_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3411_ (
    .I0(\soc.cpu.cpuregs_rs1 [9]),
    .I1(\soc.cpu.instr_maskirq ),
    .I2(\soc.cpu.irq_mask [9]),
    .I3(\soc.cpu.instr_retirq ),
    .I4(_1934_[4]),
    .I5(_1934_[5]),
    .O(_1935_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3412_ (
    .I0(\soc.cpu.count_cycle [9]),
    .I1(_1933_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1934_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3413_ (
    .I0(\soc.cpu.count_instr [9]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [41]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [41]),
    .O(_1933_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3414_ (
    .I0(\soc.cpu.timer [9]),
    .I1(\soc.cpu.instr_timer ),
    .O(_1934_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd62532)
  ) _3415_ (
    .I0(_1876_[0]),
    .I1(_1274_[1]),
    .I2(\soc.cpu.mem_rdata [26]),
    .I3(_1263_[2]),
    .I4(_1565_[4]),
    .O(_1960_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3416_ (
    .I0(\soc.cpu.irq_pending [10]),
    .I1(_0754_[10]),
    .I2(_1262_[1]),
    .I3(_1957_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1960_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcfaf0f0f00000000)
  ) _3417_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [10]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [10]),
    .I2(_1948_[2]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1250_[1]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1957_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3418_ (
    .I0(\soc.cpu.cpuregs_rs1 [10]),
    .I1(\soc.cpu.instr_maskirq ),
    .I2(\soc.cpu.irq_mask [10]),
    .I3(\soc.cpu.instr_retirq ),
    .I4(_1947_[4]),
    .I5(_1947_[5]),
    .O(_1948_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3419_ (
    .I0(\soc.cpu.count_cycle [10]),
    .I1(_1946_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1947_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3420_ (
    .I0(\soc.cpu.count_instr [10]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [42]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [42]),
    .O(_1946_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3421_ (
    .I0(\soc.cpu.timer [10]),
    .I1(\soc.cpu.instr_timer ),
    .O(_1947_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3422_ (
    .I0(\soc.cpu.irq_pending [11]),
    .I1(_1262_[1]),
    .I2(_0754_[11]),
    .I3(_1954_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1955_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h2a3f2a2a00000000)
  ) _3423_ (
    .I0(_1249_[3]),
    .I1(\soc.cpu.cpuregs_rs1 [11]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(_1953_[3]),
    .I4(_1953_[4]),
    .I5(_1953_[5]),
    .O(_1954_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0777000007770777)
  ) _3424_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [11]),
    .I2(\soc.cpu.timer [11]),
    .I3(\soc.cpu.instr_timer ),
    .I4(_1952_[4]),
    .I5(_1250_[1]),
    .O(_1953_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3425_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [11]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [11]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .O(_1952_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3426_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.count_cycle [11]),
    .O(_1953_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3427_ (
    .I0(\soc.cpu.count_instr [11]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [43]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [43]),
    .O(_1953_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd62532)
  ) _3428_ (
    .I0(_1781_[0]),
    .I1(_1274_[1]),
    .I2(\soc.cpu.mem_rdata [27]),
    .I3(_1263_[2]),
    .I4(_1565_[4]),
    .O(_1955_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3429_ (
    .I0(\soc.cpu.irq_pending [12]),
    .I1(_1262_[1]),
    .I2(_0754_[12]),
    .I3(_1943_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1944_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h2a3f2a2a00000000)
  ) _3430_ (
    .I0(_1249_[3]),
    .I1(\soc.cpu.cpuregs_rs1 [12]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(_1942_[3]),
    .I4(_1942_[4]),
    .I5(_1942_[5]),
    .O(_1943_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0777000007770777)
  ) _3431_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [12]),
    .I2(\soc.cpu.timer [12]),
    .I3(\soc.cpu.instr_timer ),
    .I4(_1941_[4]),
    .I5(_1250_[1]),
    .O(_1942_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3432_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [12]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [12]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .O(_1941_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3433_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.count_cycle [12]),
    .O(_1942_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3434_ (
    .I0(\soc.cpu.count_instr [12]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [44]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [44]),
    .O(_1942_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd36744)
  ) _3435_ (
    .I0(_1263_[2]),
    .I1(\soc.cpu.mem_rdata [28]),
    .I2(_1713_[1]),
    .I3(_1274_[1]),
    .I4(_1565_[4]),
    .O(_1944_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80f0f0f0ffffffff)
  ) _3436_ (
    .I0(\soc.cpu.instr_timer ),
    .I1(\soc.cpu.timer [13]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(_1961_[3]),
    .I4(_1961_[4]),
    .I5(_1961_[5]),
    .O(_1190_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3437_ (
    .I0(\soc.cpu.irq_pending [13]),
    .I1(_1262_[1]),
    .I2(_0754_[13]),
    .I3(_1958_[3]),
    .I4(\soc.cpu.cpu_state [5]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1961_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ffff07000707)
  ) _3438_ (
    .I0(_1263_[2]),
    .I1(\soc.cpu.mem_rdata [29]),
    .I2(_1945_[2]),
    .I3(_1576_[0]),
    .I4(\soc.cpu.latched_is_lb ),
    .I5(_1565_[4]),
    .O(_1958_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3439_ (
    .I0(_1720_[0]),
    .I1(_1274_[1]),
    .O(_1945_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h033305550fff0fff)
  ) _3440_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [13]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [13]),
    .I2(\soc.cpu.irq_mask [13]),
    .I3(\soc.cpu.instr_maskirq ),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1961_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fff07770000)
  ) _3441_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [45]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpuregs_rs1 [13]),
    .I4(_1959_[4]),
    .I5(_1249_[3]),
    .O(_1961_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3442_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_cycle [13]),
    .I2(\soc.cpu.count_instr [13]),
    .I3(\soc.cpu.count_cycle [45]),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.instr_rdinstr ),
    .O(_1959_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd62532)
  ) _3443_ (
    .I0(_1271_[0]),
    .I1(_1274_[1]),
    .I2(\soc.cpu.mem_rdata [30]),
    .I3(_1263_[2]),
    .I4(_1565_[4]),
    .O(_1949_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3444_ (
    .I0(\soc.cpu.irq_pending [14]),
    .I1(_1262_[1]),
    .I2(_0754_[14]),
    .I3(_1938_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1949_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3445_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [14]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [14]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1937_[4]),
    .I5(_1937_[5]),
    .O(_1938_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3446_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [14]),
    .I2(\soc.cpu.timer [14]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [14]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1937_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3447_ (
    .I0(\soc.cpu.count_cycle [14]),
    .I1(_1936_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1937_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3448_ (
    .I0(\soc.cpu.count_instr [14]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [46]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [46]),
    .O(_1936_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _3449_ (
    .I0(_1819_[0]),
    .I1(\soc.cpu.latched_is_lh ),
    .I2(_1576_[0]),
    .I3(\soc.cpu.latched_is_lb ),
    .O(_1820_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) _3450_ (
    .I0(_1574_[0]),
    .I1(_1274_[1]),
    .I2(\soc.cpu.mem_rdata [31]),
    .I3(_1263_[2]),
    .O(_1819_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3451_ (
    .I0(\soc.cpu.irq_pending [15]),
    .I1(_1262_[1]),
    .I2(_0754_[15]),
    .I3(_1963_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1964_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f2a00000000)
  ) _3452_ (
    .I0(_1249_[3]),
    .I1(\soc.cpu.cpuregs_rs1 [15]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(_1927_[3]),
    .I4(_1927_[4]),
    .I5(_1927_[5]),
    .O(_1963_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3453_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [15]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [15]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I3(_1250_[1]),
    .O(_1927_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3454_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [15]),
    .I3(\soc.cpu.count_cycle [15]),
    .I4(_1926_[4]),
    .I5(_1926_[5]),
    .O(_1927_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3455_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [47]),
    .O(_1926_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3456_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.count_cycle [47]),
    .O(_1926_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3457_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [15]),
    .I2(\soc.cpu.timer [15]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1927_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3458_ (
    .I0(\soc.cpu.irq_pending [16]),
    .I1(_1262_[1]),
    .I2(_0754_[16]),
    .I3(_1932_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1965_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3f5f000000000000)
  ) _3459_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [16]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [16]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1931_[4]),
    .I5(_1931_[5]),
    .O(_1932_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7770)
  ) _3460_ (
    .I0(\soc.cpu.cpuregs_rs1 [16]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(_1249_[3]),
    .I3(_1925_[3]),
    .O(_1931_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3461_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [48]),
    .I3(\soc.cpu.count_cycle [16]),
    .I4(_1920_[4]),
    .I5(_1920_[5]),
    .O(_1925_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3462_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [16]),
    .O(_1920_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3463_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [48]),
    .O(_1920_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3464_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [16]),
    .I2(\soc.cpu.timer [16]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1931_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _3465_ (
    .I0(\soc.cpu.latched_is_lb ),
    .I1(\soc.cpu.latched_is_lh ),
    .I2(_1464_[2]),
    .O(_1820_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3466_ (
    .I0(\soc.cpu.irq_pending [17]),
    .I1(_1262_[1]),
    .I2(_0754_[17]),
    .I3(_1939_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1962_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3467_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [17]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [17]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1929_[4]),
    .I5(_1929_[5]),
    .O(_1939_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3468_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [17]),
    .I2(\soc.cpu.timer [17]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [17]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1929_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3469_ (
    .I0(\soc.cpu.count_cycle [17]),
    .I1(_1928_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1929_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3470_ (
    .I0(\soc.cpu.count_instr [17]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [49]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [49]),
    .O(_1928_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3471_ (
    .I0(\soc.cpu.irq_pending [18]),
    .I1(_0754_[18]),
    .I2(_1262_[1]),
    .I3(_1924_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1930_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcfaf0f0f00000000)
  ) _3472_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [18]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [18]),
    .I2(_1923_[2]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1250_[1]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1924_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3473_ (
    .I0(\soc.cpu.cpuregs_rs1 [18]),
    .I1(\soc.cpu.timer [18]),
    .I2(\soc.cpu.instr_timer ),
    .I3(\soc.cpu.instr_retirq ),
    .I4(_1922_[4]),
    .I5(_1922_[5]),
    .O(_1923_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3474_ (
    .I0(\soc.cpu.count_cycle [18]),
    .I1(_1921_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1922_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3475_ (
    .I0(\soc.cpu.count_instr [18]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [50]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [50]),
    .O(_1921_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3476_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [18]),
    .O(_1922_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3477_ (
    .I0(\soc.cpu.irq_pending [19]),
    .I1(_1262_[1]),
    .I2(_0754_[19]),
    .I3(_1918_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1919_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3478_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [19]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [19]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1917_[4]),
    .I5(_1917_[5]),
    .O(_1918_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3479_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [19]),
    .I2(\soc.cpu.timer [19]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [19]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1917_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3480_ (
    .I0(\soc.cpu.count_cycle [19]),
    .I1(_1914_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1917_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3481_ (
    .I0(\soc.cpu.count_instr [19]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [51]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [51]),
    .O(_1914_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3482_ (
    .I0(\soc.cpu.irq_pending [20]),
    .I1(_0754_[20]),
    .I2(_1262_[1]),
    .I3(_1915_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1916_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf3f333f00000000)
  ) _3483_ (
    .I0(\soc.cpu.count_cycle [20]),
    .I1(_1849_[1]),
    .I2(_1849_[2]),
    .I3(_1248_[1]),
    .I4(\soc.cpu.instr_rdcycle ),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1915_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3484_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [20]),
    .I2(\soc.cpu.instr_timer ),
    .I3(\soc.cpu.timer [20]),
    .I4(_1846_[4]),
    .O(_1849_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h033305550fff0fff)
  ) _3485_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [20]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [20]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpuregs_rs1 [20]),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1846_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3486_ (
    .I0(\soc.cpu.count_instr [20]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [52]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [52]),
    .O(_1849_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3487_ (
    .I0(\soc.cpu.irq_pending [21]),
    .I1(_1262_[1]),
    .I2(_0754_[21]),
    .I3(_1842_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1843_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153f00000000)
  ) _3488_ (
    .I0(\soc.cpu.timer [21]),
    .I1(\soc.cpu.instr_maskirq ),
    .I2(\soc.cpu.irq_mask [21]),
    .I3(\soc.cpu.instr_timer ),
    .I4(_1841_[4]),
    .I5(_1841_[5]),
    .O(_1842_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h033305550fff0fff)
  ) _3489_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [21]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [21]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.cpuregs_rs1 [21]),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1841_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3490_ (
    .I0(_1249_[3]),
    .I1(_1837_[1]),
    .O(_1841_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3491_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [21]),
    .I3(\soc.cpu.count_cycle [21]),
    .I4(_1835_[4]),
    .I5(_1835_[5]),
    .O(_1837_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3492_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [53]),
    .O(_1835_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3493_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.count_cycle [53]),
    .O(_1835_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3494_ (
    .I0(\soc.cpu.irq_pending [22]),
    .I1(_1262_[1]),
    .I2(_0754_[22]),
    .I3(_1818_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1820_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f2a00000000)
  ) _3495_ (
    .I0(_1249_[3]),
    .I1(\soc.cpu.cpuregs_rs1 [22]),
    .I2(\soc.cpu.instr_retirq ),
    .I3(_1817_[3]),
    .I4(_1817_[4]),
    .I5(_1817_[5]),
    .O(_1818_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3496_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [22]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [22]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I3(_1250_[1]),
    .O(_1817_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3497_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [22]),
    .I3(\soc.cpu.count_cycle [22]),
    .I4(_1816_[4]),
    .I5(_1816_[5]),
    .O(_1817_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3498_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [54]),
    .O(_1816_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3499_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.count_cycle [54]),
    .O(_1816_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3500_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [22]),
    .I2(\soc.cpu.timer [22]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1817_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3501_ (
    .I0(\soc.cpu.irq_pending [23]),
    .I1(_1262_[1]),
    .I2(_0754_[23]),
    .I3(_1913_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1950_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3502_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [23]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [23]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1911_[4]),
    .I5(_1911_[5]),
    .O(_1913_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3503_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [23]),
    .I2(\soc.cpu.timer [23]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [23]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1911_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3504_ (
    .I0(\soc.cpu.count_cycle [23]),
    .I1(_1910_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1911_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3505_ (
    .I0(\soc.cpu.count_instr [23]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [55]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [55]),
    .O(_1910_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3506_ (
    .I0(\soc.cpu.irq_pending [24]),
    .I1(_1262_[1]),
    .I2(_0754_[24]),
    .I3(_1908_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1909_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3507_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [24]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [24]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1907_[4]),
    .I5(_1907_[5]),
    .O(_1908_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3508_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [24]),
    .I2(\soc.cpu.timer [24]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [24]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1907_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3509_ (
    .I0(_1249_[3]),
    .I1(_1906_[1]),
    .O(_1907_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3510_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [56]),
    .I3(\soc.cpu.count_cycle [24]),
    .I4(_1905_[4]),
    .I5(_1905_[5]),
    .O(_1906_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3511_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [56]),
    .O(_1905_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3512_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [24]),
    .O(_1905_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3513_ (
    .I0(\soc.cpu.irq_pending [25]),
    .I1(_1262_[1]),
    .I2(_0754_[25]),
    .I3(_1815_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1912_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3f5f000000000000)
  ) _3514_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [25]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [25]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1814_[4]),
    .I5(_1814_[5]),
    .O(_1815_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h15003f003f3f3f00)
  ) _3515_ (
    .I0(\soc.cpu.count_cycle [25]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(\soc.cpu.cpuregs_rs1 [25]),
    .I3(_1813_[3]),
    .I4(_1248_[1]),
    .I5(\soc.cpu.instr_rdcycle ),
    .O(_1814_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3516_ (
    .I0(\soc.cpu.count_instr [25]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [57]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [57]),
    .O(_1813_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3517_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [25]),
    .I2(\soc.cpu.timer [25]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1814_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3518_ (
    .I0(\soc.cpu.irq_pending [26]),
    .I1(_1262_[1]),
    .I2(_0754_[26]),
    .I3(_1827_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1828_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1063190528)
  ) _3519_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [26]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [26]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1803_[4]),
    .O(_1827_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2003828736)
  ) _3520_ (
    .I0(\soc.cpu.cpuregs_rs1 [26]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(_1249_[3]),
    .I3(_1802_[3]),
    .I4(_1802_[4]),
    .O(_1803_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3521_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [26]),
    .I3(\soc.cpu.count_cycle [26]),
    .I4(_1801_[4]),
    .I5(_1801_[5]),
    .O(_1802_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3522_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.count_cycle [58]),
    .O(_1801_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3523_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [58]),
    .O(_1801_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _3524_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [26]),
    .I2(\soc.cpu.timer [26]),
    .I3(\soc.cpu.instr_timer ),
    .O(_1802_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3525_ (
    .I0(\soc.cpu.irq_pending [27]),
    .I1(_0754_[27]),
    .I2(_1262_[1]),
    .I3(_1833_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1834_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415853568)
  ) _3526_ (
    .I0(\soc.cpu.timer [27]),
    .I1(\soc.cpu.instr_timer ),
    .I2(_1832_[2]),
    .I3(_1832_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .O(_1833_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h033305550fff0fff)
  ) _3527_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [27]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [27]),
    .I2(\soc.cpu.irq_mask [27]),
    .I3(\soc.cpu.instr_maskirq ),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1832_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h15003f003f3f3f00)
  ) _3528_ (
    .I0(\soc.cpu.count_cycle [27]),
    .I1(\soc.cpu.instr_retirq ),
    .I2(\soc.cpu.cpuregs_rs1 [27]),
    .I3(_1831_[3]),
    .I4(_1248_[1]),
    .I5(\soc.cpu.instr_rdcycle ),
    .O(_1832_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3529_ (
    .I0(\soc.cpu.count_instr [27]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [59]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [59]),
    .O(_1831_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3342431)
  ) _3530_ (
    .I0(\soc.cpu.irq_pending [28]),
    .I1(_0754_[28]),
    .I2(_1262_[1]),
    .I3(_1894_[3]),
    .I4(\soc.cpu.cpu_state [3]),
    .O(_1895_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbf3f333f00000000)
  ) _3531_ (
    .I0(\soc.cpu.count_cycle [28]),
    .I1(_1893_[1]),
    .I2(_1893_[2]),
    .I3(_1248_[1]),
    .I4(\soc.cpu.instr_rdcycle ),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1894_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3532_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [28]),
    .I2(\soc.cpu.instr_timer ),
    .I3(\soc.cpu.timer [28]),
    .I4(_1892_[4]),
    .O(_1893_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16223)
  ) _3533_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [28]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [28]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1891_[4]),
    .O(_1892_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3534_ (
    .I0(\soc.cpu.cpuregs_rs1 [28]),
    .I1(\soc.cpu.instr_retirq ),
    .O(_1891_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3535_ (
    .I0(\soc.cpu.count_instr [28]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [60]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [60]),
    .O(_1893_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3536_ (
    .I0(\soc.cpu.irq_pending [29]),
    .I1(_1262_[1]),
    .I2(_0754_[29]),
    .I3(_1899_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1904_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153f00000000)
  ) _3537_ (
    .I0(\soc.cpu.cpuregs_rs1 [29]),
    .I1(\soc.cpu.timer [29]),
    .I2(\soc.cpu.instr_timer ),
    .I3(\soc.cpu.instr_retirq ),
    .I4(_1898_[4]),
    .I5(_1898_[5]),
    .O(_1899_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33305550fff0fff0)
  ) _3538_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [29]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [29]),
    .I2(_1897_[2]),
    .I3(_1249_[3]),
    .I4(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I5(_1250_[1]),
    .O(_1898_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000153f)
  ) _3539_ (
    .I0(_1248_[1]),
    .I1(\soc.cpu.instr_rdcycleh ),
    .I2(\soc.cpu.count_cycle [61]),
    .I3(\soc.cpu.count_cycle [29]),
    .I4(_1896_[4]),
    .I5(_1896_[5]),
    .O(_1897_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3540_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.count_instr [29]),
    .O(_1896_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3541_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_instr [61]),
    .O(_1896_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3542_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [29]),
    .O(_1898_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3543_ (
    .I0(\soc.cpu.irq_pending [30]),
    .I1(_1262_[1]),
    .I2(_0754_[30]),
    .I3(_1902_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1903_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00003f5f00000000)
  ) _3544_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [30]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [30]),
    .I2(_1250_[1]),
    .I3(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I4(_1901_[4]),
    .I5(_1901_[5]),
    .O(_1902_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3545_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [30]),
    .I2(\soc.cpu.timer [30]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [30]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1901_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb303)
  ) _3546_ (
    .I0(\soc.cpu.count_cycle [30]),
    .I1(_1900_[1]),
    .I2(_1248_[1]),
    .I3(\soc.cpu.instr_rdcycle ),
    .O(_1901_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3547_ (
    .I0(\soc.cpu.count_instr [30]),
    .I1(\soc.cpu.instr_rdinstr ),
    .I2(\soc.cpu.count_instr [62]),
    .I3(\soc.cpu.instr_rdinstrh ),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.count_cycle [62]),
    .O(_1900_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000f0f77007777)
  ) _3548_ (
    .I0(\soc.cpu.irq_pending [31]),
    .I1(_1262_[1]),
    .I2(_0754_[31]),
    .I3(_1586_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1969_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f7f000000000)
  ) _3549_ (
    .I0(\soc.cpu.count_instr [63]),
    .I1(\soc.cpu.instr_rdinstrh ),
    .I2(_1249_[3]),
    .I3(_1585_[3]),
    .I4(_1585_[4]),
    .I5(_1585_[5]),
    .O(_1586_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3550_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [31]),
    .I1(\soc.cpu.genblk2.pcpi_div.pcpi_rd [31]),
    .I2(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I3(_1250_[1]),
    .O(_1585_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000077707770777)
  ) _3551_ (
    .I0(\soc.cpu.instr_maskirq ),
    .I1(\soc.cpu.irq_mask [31]),
    .I2(\soc.cpu.timer [31]),
    .I3(\soc.cpu.instr_timer ),
    .I4(\soc.cpu.cpuregs_rs1 [31]),
    .I5(\soc.cpu.instr_retirq ),
    .O(_1585_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3552_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.count_cycle [31]),
    .I2(\soc.cpu.count_instr [31]),
    .I3(\soc.cpu.count_cycle [63]),
    .I4(\soc.cpu.instr_rdcycleh ),
    .I5(\soc.cpu.instr_rdinstr ),
    .O(_1585_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _3553_ (
    .I0(_1584_[0]),
    .I1(_1584_[1]),
    .O(_1195_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _3554_ (
    .I0(\soc.cpu.mem_do_rdata ),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1583_[2]),
    .O(_1584_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _3555_ (
    .I0(_1686_[0]),
    .I1(_1584_[1]),
    .O(_1195_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffff8f888f88)
  ) _3556_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [1]),
    .I2(_1306_[0]),
    .I3(\soc.cpu.mem_rdata_q [8]),
    .I4(_1306_[1]),
    .I5(\soc.cpu.mem_rdata_q [21]),
    .O(_1194_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3557_ (
    .I0(\soc.cpu.is_sb_sh_sw ),
    .I1(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_1306_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffff8f888f88)
  ) _3558_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [2]),
    .I2(_1306_[0]),
    .I3(\soc.cpu.mem_rdata_q [9]),
    .I4(_1306_[1]),
    .I5(\soc.cpu.mem_rdata_q [22]),
    .O(_1194_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffff8f888f88)
  ) _3559_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [3]),
    .I2(_1306_[0]),
    .I3(\soc.cpu.mem_rdata_q [10]),
    .I4(_1306_[1]),
    .I5(\soc.cpu.mem_rdata_q [23]),
    .O(_1194_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffff8f888f88)
  ) _3560_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [4]),
    .I2(_1306_[0]),
    .I3(\soc.cpu.mem_rdata_q [11]),
    .I4(_1306_[1]),
    .I5(\soc.cpu.mem_rdata_q [24]),
    .O(_1194_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3561_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [5]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [25]),
    .O(_1194_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3562_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [6]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [26]),
    .O(_1194_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3563_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [7]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [27]),
    .O(_1194_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3564_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [8]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [28]),
    .O(_1194_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3565_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [9]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [29]),
    .O(_1194_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2415888520)
  ) _3566_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [10]),
    .I2(_1306_[0]),
    .I3(_1306_[1]),
    .I4(\soc.cpu.mem_rdata_q [30]),
    .O(_1194_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffeaffffffc0c0)
  ) _3567_ (
    .I0(\soc.cpu.is_sb_sh_sw ),
    .I1(\soc.cpu.instr_jal ),
    .I2(\soc.cpu.decoded_imm_uj [11]),
    .I3(_1306_[1]),
    .I4(_1796_[4]),
    .I5(\soc.cpu.mem_rdata_q [31]),
    .O(_1194_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3568_ (
    .I0(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\soc.cpu.mem_rdata_q [7]),
    .O(_1796_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3569_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [12]),
    .I2(\soc.cpu.mem_rdata_q [12]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _3570_ (
    .I0(_1306_[0]),
    .I1(_1306_[1]),
    .I2(\soc.cpu.mem_rdata_q [31]),
    .O(_1307_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3571_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [13]),
    .I2(\soc.cpu.mem_rdata_q [13]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3572_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [14]),
    .I2(\soc.cpu.mem_rdata_q [14]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3573_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [15]),
    .I2(\soc.cpu.mem_rdata_q [15]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3574_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [16]),
    .I2(\soc.cpu.mem_rdata_q [16]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3575_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [17]),
    .I2(\soc.cpu.mem_rdata_q [17]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3576_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [18]),
    .I2(\soc.cpu.mem_rdata_q [18]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294936824)
  ) _3577_ (
    .I0(\soc.cpu.instr_jal ),
    .I1(\soc.cpu.decoded_imm_uj [19]),
    .I2(\soc.cpu.mem_rdata_q [19]),
    .I3(_1243_[1]),
    .I4(_1307_[4]),
    .O(_1194_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _3578_ (
    .I0(\soc.cpu.decoded_imm_uj [30]),
    .I1(\soc.cpu.instr_jal ),
    .I2(_1307_[4]),
    .O(_1587_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff8f88ffffffff)
  ) _3579_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [0]),
    .I2(_1475_[0]),
    .I3(\soc.cpu.is_compare ),
    .I4(_1967_[4]),
    .I5(_1967_[5]),
    .O(\soc.cpu.alu_out [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3580_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(_1222_[4]),
    .I5(_1222_[5]),
    .O(_1967_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3581_ (
    .I0(_1221_[0]),
    .I1(_1221_[1]),
    .O(_1222_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3582_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1219_[1]),
    .O(_1221_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3583_ (
    .I0(_1218_[0]),
    .I1(_1218_[1]),
    .O(_1219_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3584_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.reg_op1 [0]),
    .O(_1218_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3585_ (
    .I0(_1220_[0]),
    .I1(\soc.cpu.reg_op2 [4]),
    .O(_1221_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3586_ (
    .I0(\soc.cpu.instr_sll ),
    .I1(\soc.cpu.instr_slli ),
    .O(_1220_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3587_ (
    .I0(\soc.cpu.instr_xor ),
    .I1(\soc.cpu.instr_xori ),
    .O(_1222_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3588_ (
    .I0(\soc.cpu.instr_or ),
    .I1(\soc.cpu.instr_ori ),
    .O(_1222_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3589_ (
    .I0(\soc.cpu.instr_and ),
    .I1(\soc.cpu.instr_andi ),
    .O(_1222_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f00005533)
  ) _3590_ (
    .I0(_1298_[1]),
    .I1(_1966_[1]),
    .I2(_1373_[4]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1967_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3591_ (
    .I0(_1295_[1]),
    .I1(_1298_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1373_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3592_ (
    .I0(_1296_[0]),
    .I1(_1296_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1298_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3593_ (
    .I0(_1281_[1]),
    .I1(_1286_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1296_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3594_ (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1286_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3595_ (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1281_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3596_ (
    .I0(_1282_[1]),
    .I1(_1281_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1296_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3597_ (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1281_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3598_ (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1282_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3599_ (
    .I0(_1294_[0]),
    .I1(_1294_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1295_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _3600_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(_1282_[0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1294_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3601_ (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1282_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3602_ (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.reg_op1 [29]),
    .I3(\soc.cpu.reg_op1 [31]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1294_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _3603_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_1436_[3]),
    .I2(_1704_[2]),
    .O(_1966_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _3604_ (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(_1288_[1]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1436_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3605_ (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1288_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff0f0ffff5533)
  ) _3606_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(_1288_[0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1704_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3607_ (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1288_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3608_ (
    .I0(_1297_[0]),
    .I1(_1297_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1298_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042273621)
  ) _3609_ (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(_1285_[1]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1297_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3610_ (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1285_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3611_ (
    .I0(_1286_[1]),
    .I1(_1285_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1297_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3612_ (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1285_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3613_ (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1286_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4000000000000000)
  ) _3614_ (
    .I0(\soc.cpu.is_compare ),
    .I1(_1222_[1]),
    .I2(_1222_[4]),
    .I3(_1220_[0]),
    .I4(_1222_[0]),
    .I5(_1245_[4]),
    .O(_1292_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0305ffffffff)
  ) _3615_ (
    .I0(_1812_[0]),
    .I1(_1410_[3]),
    .I2(_1245_[4]),
    .I3(\soc.cpu.reg_op2 [4]),
    .I4(_1812_[4]),
    .I5(_1812_[5]),
    .O(\soc.cpu.alu_out [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3616_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.reg_op2 [1]),
    .I4(_1222_[4]),
    .I5(_1811_[5]),
    .O(_1812_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3617_ (
    .I0(_1378_[2]),
    .I1(_1221_[1]),
    .O(_1811_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3618_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1325_[0]),
    .O(_1378_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3619_ (
    .I0(_1324_[0]),
    .I1(_1218_[0]),
    .O(_1325_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3620_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1324_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3621_ (
    .I0(_1313_[1]),
    .I1(_1320_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1410_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3622_ (
    .I0(_1319_[0]),
    .I1(_1319_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1320_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3623_ (
    .I0(_1317_[0]),
    .I1(_1317_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1319_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3624_ (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1317_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3625_ (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1317_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3626_ (
    .I0(_1318_[0]),
    .I1(_1318_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1319_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3627_ (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1318_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3628_ (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1318_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _3629_ (
    .I0(_1312_[0]),
    .I1(_1312_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1313_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _3630_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(_1311_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1312_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3631_ (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1311_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ffccf0f0aaaa)
  ) _3632_ (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(_1279_[2]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1312_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _3633_ (
    .I0(\soc.cpu.instr_srai ),
    .I1(\soc.cpu.instr_sra ),
    .I2(\soc.cpu.reg_op1 [31]),
    .O(_1279_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0000000dd)
  ) _3634_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_1427_[0]),
    .I2(_1320_[0]),
    .I3(_1645_[3]),
    .I4(_1645_[4]),
    .I5(\soc.cpu.reg_op2 [3]),
    .O(_1812_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3635_ (
    .I0(_1316_[0]),
    .I1(_1316_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1320_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042273621)
  ) _3636_ (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(_1314_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1316_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3637_ (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1314_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3638_ (
    .I0(_1315_[0]),
    .I1(_1315_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1316_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3639_ (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1315_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3640_ (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1315_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3641_ (
    .I0(_1434_[2]),
    .I1(_1535_[1]),
    .O(_1645_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3642_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(\soc.cpu.reg_op2 [1]),
    .O(_1535_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3643_ (
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _3644_ (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.reg_op2 [0]),
    .I3(_1218_[0]),
    .O(_1645_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3645_ (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.reg_op1 [6]),
    .I3(\soc.cpu.reg_op1 [8]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1427_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3646_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [1]),
    .O(_1812_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _3647_ (
    .I0(_1245_[4]),
    .I1(_1293_[1]),
    .I2(_1293_[2]),
    .O(\soc.cpu.alu_out [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252654421)
  ) _3648_ (
    .I0(_1289_[0]),
    .I1(_1289_[1]),
    .I2(_1289_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(\soc.cpu.reg_op2 [4]),
    .O(_1293_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3649_ (
    .I0(_1284_[0]),
    .I1(_1284_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1289_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3650_ (
    .I0(_1283_[0]),
    .I1(_1283_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1284_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3651_ (
    .I0(_1281_[0]),
    .I1(_1281_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1283_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3652_ (
    .I0(_1282_[0]),
    .I1(_1282_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1283_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _3653_ (
    .I0(_1280_[0]),
    .I1(_1280_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1284_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _3654_ (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_op1 [31]),
    .I2(_1279_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1280_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3655_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.reg_op1 [27]),
    .I3(\soc.cpu.reg_op1 [29]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1280_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3656_ (
    .I0(_1287_[0]),
    .I1(_1287_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1289_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3657_ (
    .I0(_1285_[0]),
    .I1(_1285_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1287_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3658_ (
    .I0(_1286_[0]),
    .I1(_1286_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1287_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _3659_ (
    .I0(_1288_[0]),
    .I1(_1288_[1]),
    .I2(_1288_[2]),
    .I3(\soc.cpu.reg_op2 [1]),
    .I4(\soc.cpu.reg_op2 [2]),
    .O(_1289_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3660_ (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.reg_op1 [9]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1288_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00bfbfbf00000000)
  ) _3661_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1292_[1]),
    .I2(_1221_[1]),
    .I3(_1292_[3]),
    .I4(\soc.cpu.alu_add_sub [2]),
    .I5(_1292_[5]),
    .O(_1293_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3662_ (
    .I0(_1291_[0]),
    .I1(\soc.cpu.reg_op2 [2]),
    .O(_1292_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _3663_ (
    .I0(_1290_[0]),
    .I1(_1218_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1291_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3664_ (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.reg_op1 [1]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1290_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3665_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .I3(\soc.cpu.reg_op1 [2]),
    .I4(_1222_[4]),
    .O(_1292_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252645247)
  ) _3666_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1386_[3]),
    .I2(_1442_[2]),
    .I3(_1245_[4]),
    .I4(_1442_[4]),
    .O(\soc.cpu.alu_out [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3667_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [3]),
    .I2(_1411_[1]),
    .I3(_1221_[1]),
    .I4(_1440_[4]),
    .O(_1442_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3668_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1340_[1]),
    .O(_1411_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3669_ (
    .I0(_1339_[0]),
    .I1(\soc.cpu.reg_op2 [2]),
    .O(_1340_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3670_ (
    .I0(_1322_[1]),
    .I1(_1324_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1339_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3671_ (
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.reg_op1 [2]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1322_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3672_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.reg_op1 [3]),
    .I4(_1222_[4]),
    .O(_1440_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _3673_ (
    .I0(_1333_[1]),
    .I1(_1336_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1386_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3674_ (
    .I0(_1334_[0]),
    .I1(_1334_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1336_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3675_ (
    .I0(_1318_[1]),
    .I1(_1317_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1334_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3676_ (
    .I0(_1311_[2]),
    .I1(_1318_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1334_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff101000ff00ff)
  ) _3677_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(_1332_[3]),
    .I4(_1279_[2]),
    .I5(\soc.cpu.reg_op2 [2]),
    .O(_1333_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3678_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.reg_op1 [30]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1332_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f00000dd00)
  ) _3679_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_1431_[0]),
    .I2(_1336_[0]),
    .I3(_1441_[3]),
    .I4(\soc.cpu.reg_op2 [4]),
    .I5(\soc.cpu.reg_op2 [3]),
    .O(_1442_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3680_ (
    .I0(_1335_[0]),
    .I1(_1335_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3681_ (
    .I0(_1315_[1]),
    .I1(_1314_[2]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1335_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3682_ (
    .I0(_1315_[0]),
    .I1(_1317_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff3355fffff0f0)
  ) _3683_ (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(_1434_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1441_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3684_ (
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.reg_op1 [8]),
    .I3(\soc.cpu.reg_op1 [10]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1431_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0305ffffffff)
  ) _3685_ (
    .I0(_1437_[0]),
    .I1(_1392_[3]),
    .I2(_1245_[4]),
    .I3(\soc.cpu.reg_op2 [4]),
    .I4(_1437_[4]),
    .I5(_1437_[5]),
    .O(\soc.cpu.alu_out [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3686_ (
    .I0(_1388_[2]),
    .I1(_1221_[1]),
    .O(_1437_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3687_ (
    .I0(_1362_[1]),
    .I1(\soc.cpu.reg_op2 [3]),
    .O(_1388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hbbf0)
  ) _3688_ (
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(_1218_[1]),
    .I2(_1310_[1]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(_1362_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3689_ (
    .I0(_1309_[0]),
    .I1(_1290_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1310_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3690_ (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.reg_op1 [3]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1309_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _3691_ (
    .I0(_1341_[1]),
    .I1(_1342_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1392_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3692_ (
    .I0(_1294_[1]),
    .I1(_1296_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1342_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _3693_ (
    .I0(_1279_[2]),
    .I1(_1294_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3694_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [4]),
    .I3(\soc.cpu.reg_op1 [4]),
    .I4(_1222_[4]),
    .I5(_1435_[5]),
    .O(_1437_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3695_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [4]),
    .O(_1435_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _3696_ (
    .I0(_1296_[1]),
    .I1(_1297_[0]),
    .I2(_1297_[1]),
    .I3(_1436_[3]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [3]),
    .O(_1437_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0305ffffffff)
  ) _3697_ (
    .I0(_1439_[0]),
    .I1(_1412_[1]),
    .I2(_1245_[4]),
    .I3(\soc.cpu.reg_op2 [4]),
    .I4(_1439_[4]),
    .I5(_1439_[5]),
    .O(\soc.cpu.alu_out [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3698_ (
    .I0(_1393_[0]),
    .I1(_1221_[1]),
    .O(_1439_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3699_ (
    .I0(_1349_[1]),
    .I1(\soc.cpu.reg_op2 [3]),
    .O(_1393_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'heef0)
  ) _3700_ (
    .I0(_1324_[0]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(_1323_[1]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(_1349_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3701_ (
    .I0(_1322_[0]),
    .I1(_1322_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1323_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3702_ (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.reg_op1 [4]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1322_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _3703_ (
    .I0(_1345_[1]),
    .I1(_1346_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1412_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3704_ (
    .I0(_1312_[1]),
    .I1(_1319_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1346_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3705_ (
    .I0(_1279_[2]),
    .I1(_1312_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1345_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3706_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [5]),
    .I3(\soc.cpu.reg_op1 [5]),
    .I4(_1222_[4]),
    .I5(_1438_[5]),
    .O(_1439_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3707_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [5]),
    .O(_1438_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _3708_ (
    .I0(_1427_[0]),
    .I1(_1316_[1]),
    .I2(_1346_[0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [3]),
    .O(_1439_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3709_ (
    .I0(_1316_[0]),
    .I1(_1319_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1346_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _3710_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [6]),
    .I2(_1221_[1]),
    .I3(_1398_[0]),
    .I4(_1429_[4]),
    .I5(_1429_[5]),
    .O(\soc.cpu.alu_out [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f0f00005533)
  ) _3711_ (
    .I0(_1352_[0]),
    .I1(_1428_[1]),
    .I2(_1402_[1]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1429_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5c)
  ) _3712_ (
    .I0(_1353_[1]),
    .I1(_1352_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1402_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3713_ (
    .I0(_1280_[0]),
    .I1(_1283_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1352_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3714_ (
    .I0(_1279_[2]),
    .I1(_1280_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1353_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3715_ (
    .I0(_1288_[2]),
    .I1(_1287_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1428_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3716_ (
    .I0(_1287_[0]),
    .I1(_1283_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1352_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3717_ (
    .I0(_1356_[1]),
    .I1(\soc.cpu.reg_op2 [3]),
    .O(_1398_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3718_ (
    .I0(_1330_[1]),
    .I1(_1291_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1356_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3719_ (
    .I0(_1308_[1]),
    .I1(_1309_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1330_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3720_ (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.reg_op1 [5]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1308_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3721_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [6]),
    .I3(\soc.cpu.reg_op1 [6]),
    .I4(_1222_[4]),
    .O(_1429_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd255790943)
  ) _3722_ (
    .I0(_1432_[0]),
    .I1(_1409_[0]),
    .I2(_1432_[2]),
    .I3(_1245_[4]),
    .I4(\soc.cpu.reg_op2 [4]),
    .O(\soc.cpu.alu_out [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3723_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [7]),
    .I2(_1407_[1]),
    .I3(_1221_[1]),
    .I4(_1430_[4]),
    .O(_1432_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3724_ (
    .I0(_1367_[1]),
    .I1(\soc.cpu.reg_op2 [3]),
    .O(_1407_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3725_ (
    .I0(_1338_[1]),
    .I1(_1339_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1367_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3726_ (
    .I0(_1321_[1]),
    .I1(_1322_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1338_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3727_ (
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.reg_op1 [6]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1321_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3728_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [7]),
    .I3(\soc.cpu.reg_op1 [7]),
    .I4(_1222_[4]),
    .O(_1430_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3729_ (
    .I0(_1357_[0]),
    .I1(_1358_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1409_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _3730_ (
    .I0(_1332_[3]),
    .I1(_1334_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65279)
  ) _3731_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .I3(\soc.cpu.reg_op1 [31]),
    .I4(_1279_[2]),
    .O(_1357_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _3732_ (
    .I0(_1431_[0]),
    .I1(_1335_[1]),
    .I2(_1358_[0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [3]),
    .O(_1432_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3733_ (
    .I0(_1335_[0]),
    .I1(_1334_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _3734_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [8]),
    .I2(_1221_[1]),
    .I3(_1415_[1]),
    .I4(_1433_[4]),
    .I5(_1433_[5]),
    .O(\soc.cpu.alu_out [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f000005533)
  ) _3735_ (
    .I0(_1298_[0]),
    .I1(_1298_[1]),
    .I2(_1298_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1433_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _3736_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1295_[1]),
    .I2(_1295_[2]),
    .O(_1298_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3737_ (
    .I0(_1279_[2]),
    .I1(\soc.cpu.reg_op2 [3]),
    .O(_1295_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _3738_ (
    .I0(_1219_[1]),
    .I1(_1359_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1415_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3739_ (
    .I0(_1310_[0]),
    .I1(_1310_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3740_ (
    .I0(_1308_[0]),
    .I1(_1308_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1310_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3741_ (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.reg_op1 [7]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1308_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3742_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [8]),
    .I3(\soc.cpu.reg_op1 [8]),
    .I4(_1222_[4]),
    .O(_1433_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf8ff)
  ) _3743_ (
    .I0(_1221_[1]),
    .I1(_1327_[1]),
    .I2(_1327_[2]),
    .I3(_1327_[3]),
    .O(\soc.cpu.alu_out [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f000003355)
  ) _3744_ (
    .I0(_1320_[0]),
    .I1(_1320_[1]),
    .I2(_1320_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1327_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _3745_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1313_[1]),
    .I2(_1295_[2]),
    .O(_1320_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'ha3)
  ) _3746_ (
    .I0(_1325_[0]),
    .I1(_1325_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1327_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3747_ (
    .I0(_1323_[0]),
    .I1(_1323_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1325_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3748_ (
    .I0(_1321_[0]),
    .I1(_1321_[1]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1323_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3749_ (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.reg_op1 [8]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1321_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3750_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [9]),
    .I3(\soc.cpu.reg_op1 [9]),
    .I4(_1222_[4]),
    .I5(_1326_[5]),
    .O(_1327_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3751_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [9]),
    .O(_1326_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffffffffffff)
  ) _3752_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [10]),
    .I2(_1360_[2]),
    .I3(_1221_[1]),
    .I4(_1360_[4]),
    .I5(_1360_[5]),
    .O(\soc.cpu.alu_out [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0f0fffffccaa)
  ) _3753_ (
    .I0(_1289_[1]),
    .I1(_1284_[1]),
    .I2(_1328_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1360_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _3754_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1284_[0]),
    .I2(_1295_[2]),
    .O(_1328_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _3755_ (
    .I0(_1331_[0]),
    .I1(_1292_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1360_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3756_ (
    .I0(_1330_[0]),
    .I1(_1330_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1331_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3757_ (
    .I0(_1329_[0]),
    .I1(_1308_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1330_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3758_ (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.reg_op1 [9]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1329_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3759_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [10]),
    .I3(\soc.cpu.reg_op1 [10]),
    .I4(_1222_[4]),
    .O(_1360_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff8f88ffff)
  ) _3760_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [11]),
    .I2(_1361_[2]),
    .I3(_1221_[1]),
    .I4(_1361_[4]),
    .I5(_1361_[5]),
    .O(\soc.cpu.alu_out [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f000003355)
  ) _3761_ (
    .I0(_1336_[0]),
    .I1(_1336_[1]),
    .I2(_1336_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1361_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _3762_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1333_[1]),
    .I2(_1295_[2]),
    .O(_1336_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3a)
  ) _3763_ (
    .I0(_1340_[0]),
    .I1(_1340_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1361_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3764_ (
    .I0(_1338_[0]),
    .I1(_1338_[1]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1340_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3765_ (
    .I0(_1337_[0]),
    .I1(_1321_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1338_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3766_ (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.reg_op1 [10]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1337_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3767_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [11]),
    .I3(\soc.cpu.reg_op1 [11]),
    .I4(_1222_[4]),
    .O(_1361_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffffffffffff)
  ) _3768_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [12]),
    .I2(_1363_[2]),
    .I3(_1221_[1]),
    .I4(_1363_[4]),
    .I5(_1363_[5]),
    .O(\soc.cpu.alu_out [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0f0fffffff88)
  ) _3769_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1342_[1]),
    .I2(_1342_[2]),
    .I3(_1342_[3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1363_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _3770_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1341_[1]),
    .I2(_1295_[2]),
    .O(_1342_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0a0c)
  ) _3771_ (
    .I0(_1296_[1]),
    .I1(_1297_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(_1342_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3772_ (
    .I0(_1362_[0]),
    .I1(_1362_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1363_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3773_ (
    .I0(_1344_[0]),
    .I1(_1310_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1362_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3774_ (
    .I0(_1343_[0]),
    .I1(_1329_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3775_ (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.reg_op1 [11]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1343_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3776_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [12]),
    .I3(\soc.cpu.reg_op1 [12]),
    .I4(_1222_[4]),
    .O(_1363_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf2ff)
  ) _3777_ (
    .I0(_1221_[1]),
    .I1(_1351_[1]),
    .I2(_1351_[2]),
    .I3(_1351_[3]),
    .O(\soc.cpu.alu_out [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f0f000003355)
  ) _3778_ (
    .I0(_1346_[0]),
    .I1(_1346_[1]),
    .I2(_1346_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1351_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _3779_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1345_[1]),
    .I2(_1295_[2]),
    .O(_1346_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3780_ (
    .I0(_1349_[0]),
    .I1(_1349_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1351_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3781_ (
    .I0(_1348_[0]),
    .I1(_1323_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1349_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3782_ (
    .I0(_1347_[0]),
    .I1(_1337_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1348_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3783_ (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.reg_op1 [12]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1347_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3784_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [13]),
    .I3(\soc.cpu.reg_op1 [13]),
    .I4(_1222_[4]),
    .I5(_1350_[5]),
    .O(_1351_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3785_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [13]),
    .O(_1350_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff8f88ffff)
  ) _3786_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [14]),
    .I2(_1364_[2]),
    .I3(_1221_[1]),
    .I4(_1364_[4]),
    .I5(_1364_[5]),
    .O(\soc.cpu.alu_out [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000ee0000f0f0)
  ) _3787_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1353_[1]),
    .I2(_1353_[2]),
    .I3(_1295_[2]),
    .I4(_1245_[4]),
    .I5(\soc.cpu.reg_op2 [4]),
    .O(_1364_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3788_ (
    .I0(_1352_[0]),
    .I1(_1352_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1353_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3789_ (
    .I0(_1356_[0]),
    .I1(_1356_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1364_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3790_ (
    .I0(_1355_[0]),
    .I1(_1330_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1356_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3791_ (
    .I0(_1354_[0]),
    .I1(_1343_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1355_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3792_ (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.reg_op1 [13]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1354_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3793_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [14]),
    .I3(\soc.cpu.reg_op1 [14]),
    .I4(_1222_[4]),
    .O(_1364_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1146093567)
  ) _3794_ (
    .I0(_1369_[0]),
    .I1(_1221_[1]),
    .I2(_1245_[4]),
    .I3(_1369_[3]),
    .I4(_1369_[4]),
    .O(\soc.cpu.alu_out [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd252693674)
  ) _3795_ (
    .I0(_1358_[0]),
    .I1(_1358_[1]),
    .I2(_1358_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(\soc.cpu.reg_op2 [4]),
    .O(_1369_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3796_ (
    .I0(_1357_[0]),
    .I1(_1295_[2]),
    .O(_1358_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3797_ (
    .I0(_1367_[0]),
    .I1(_1367_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1369_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3798_ (
    .I0(_1366_[0]),
    .I1(_1338_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1367_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3799_ (
    .I0(_1365_[0]),
    .I1(_1347_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1366_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3800_ (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.reg_op1 [14]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1365_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3801_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [15]),
    .I3(\soc.cpu.reg_op1 [15]),
    .I4(_1222_[4]),
    .I5(_1368_[5]),
    .O(_1369_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3802_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [15]),
    .O(_1368_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1063194383)
  ) _3803_ (
    .I0(_1374_[0]),
    .I1(_1359_[1]),
    .I2(_1374_[2]),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(_1221_[1]),
    .O(\soc.cpu.alu_out [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h2a3f2a2a00000000)
  ) _3804_ (
    .I0(_1373_[0]),
    .I1(_1221_[0]),
    .I2(_1373_[2]),
    .I3(\soc.cpu.reg_op2 [4]),
    .I4(_1373_[4]),
    .I5(_1373_[5]),
    .O(_1374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3805_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [16]),
    .I3(\soc.cpu.reg_op1 [16]),
    .I4(_1222_[4]),
    .I5(_1372_[5]),
    .O(_1373_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3806_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [16]),
    .O(_1372_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0e)
  ) _3807_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1245_[4]),
    .I2(_1279_[2]),
    .O(_1373_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3808_ (
    .I0(_1220_[0]),
    .I1(\soc.cpu.reg_op2 [4]),
    .O(_1373_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3809_ (
    .I0(_1371_[0]),
    .I1(_1344_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1374_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3810_ (
    .I0(_1370_[0]),
    .I1(_1354_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1371_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3811_ (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.reg_op1 [15]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1370_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3030ffffbaffffff)
  ) _3812_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1410_[1]),
    .I2(_1221_[1]),
    .I3(_1410_[3]),
    .I4(_1410_[4]),
    .I5(_1373_[0]),
    .O(\soc.cpu.alu_out [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3813_ (
    .I0(_1377_[0]),
    .I1(_1325_[1]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1410_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3814_ (
    .I0(_1376_[0]),
    .I1(_1348_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1377_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3815_ (
    .I0(_1375_[0]),
    .I1(_1365_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1376_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3816_ (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.reg_op1 [16]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1375_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3817_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [17]),
    .I2(_1378_[2]),
    .I3(_1373_[2]),
    .I4(_1378_[4]),
    .O(_1410_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3818_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [17]),
    .I3(\soc.cpu.reg_op1 [17]),
    .I4(_1222_[4]),
    .O(_1378_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3030ffffbaffffff)
  ) _3819_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1383_[1]),
    .I2(_1221_[1]),
    .I3(_1289_[2]),
    .I4(_1383_[4]),
    .I5(_1373_[0]),
    .O(\soc.cpu.alu_out [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3820_ (
    .I0(_1381_[0]),
    .I1(_1331_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1383_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3821_ (
    .I0(_1380_[0]),
    .I1(_1355_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1381_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3822_ (
    .I0(_1379_[0]),
    .I1(_1370_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1380_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3823_ (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.reg_op1 [17]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1379_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00bfbfbf00000000)
  ) _3824_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1292_[1]),
    .I2(_1373_[2]),
    .I3(_1292_[3]),
    .I4(\soc.cpu.alu_add_sub [18]),
    .I5(_1382_[5]),
    .O(_1383_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3825_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [18]),
    .I3(\soc.cpu.reg_op1 [18]),
    .I4(_1222_[4]),
    .O(_1382_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h40f0ffffffffffff)
  ) _3826_ (
    .I0(_1220_[0]),
    .I1(_1411_[1]),
    .I2(\soc.cpu.reg_op2 [4]),
    .I3(_1373_[0]),
    .I4(_1411_[4]),
    .I5(_1411_[5]),
    .O(\soc.cpu.alu_out [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hccc0aaa0fff0fff0)
  ) _3827_ (
    .I0(_1386_[0]),
    .I1(_1340_[0]),
    .I2(_1373_[0]),
    .I3(_1386_[3]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1411_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3828_ (
    .I0(_1385_[0]),
    .I1(_1366_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1386_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3829_ (
    .I0(_1384_[0]),
    .I1(_1375_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1385_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3830_ (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.reg_op1 [18]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1384_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3831_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [19]),
    .I3(\soc.cpu.reg_op1 [19]),
    .I4(_1222_[4]),
    .I5(_1387_[5]),
    .O(_1411_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3832_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [19]),
    .O(_1387_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3030ffffbaffffff)
  ) _3833_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1392_[1]),
    .I2(_1221_[1]),
    .I3(_1392_[3]),
    .I4(_1392_[4]),
    .I5(_1373_[0]),
    .O(\soc.cpu.alu_out [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125239296)
  ) _3834_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [20]),
    .I2(_1388_[2]),
    .I3(_1373_[2]),
    .I4(_1388_[4]),
    .O(_1392_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3835_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [20]),
    .I3(\soc.cpu.reg_op1 [20]),
    .I4(_1222_[4]),
    .O(_1388_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3836_ (
    .I0(_1391_[0]),
    .I1(_1362_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .O(_1392_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3837_ (
    .I0(_1390_[0]),
    .I1(_1371_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1391_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3838_ (
    .I0(_1389_[0]),
    .I1(_1379_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1390_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3839_ (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.reg_op1 [19]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1389_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201326591)
  ) _3840_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1412_[1]),
    .I2(_1373_[0]),
    .I3(_1412_[3]),
    .I4(_1412_[4]),
    .O(\soc.cpu.alu_out [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3841_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [21]),
    .I3(\soc.cpu.reg_op1 [21]),
    .I4(_1222_[4]),
    .I5(_1394_[5]),
    .O(_1412_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3842_ (
    .I0(_1393_[0]),
    .I1(_1373_[2]),
    .O(_1394_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0ccc0aaa0fff0fff)
  ) _3843_ (
    .I0(_1397_[0]),
    .I1(_1349_[0]),
    .I2(\soc.cpu.alu_add_sub [21]),
    .I3(_1292_[3]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1412_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3844_ (
    .I0(_1396_[0]),
    .I1(_1376_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1397_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3845_ (
    .I0(_1395_[0]),
    .I1(_1384_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1396_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3846_ (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.reg_op1 [20]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1395_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _3847_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [22]),
    .I2(_1403_[2]),
    .O(\soc.cpu.alu_out [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000f400000000)
  ) _3848_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1402_[1]),
    .I2(_1373_[0]),
    .I3(_1402_[3]),
    .I4(_1402_[4]),
    .I5(_1402_[5]),
    .O(_1403_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3849_ (
    .I0(_1398_[0]),
    .I1(_1373_[2]),
    .O(_1402_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _3850_ (
    .I0(_1401_[0]),
    .I1(_1356_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(_1221_[1]),
    .O(_1402_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3851_ (
    .I0(_1400_[0]),
    .I1(_1380_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1401_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3852_ (
    .I0(_1399_[0]),
    .I1(_1389_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1400_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3853_ (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.reg_op1 [21]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1399_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3854_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [22]),
    .I3(\soc.cpu.reg_op1 [22]),
    .I4(_1222_[4]),
    .O(_1402_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffc0f5ffffffff)
  ) _3855_ (
    .I0(_1409_[0]),
    .I1(_1409_[1]),
    .I2(\soc.cpu.reg_op2 [4]),
    .I3(_1373_[0]),
    .I4(_1409_[4]),
    .I5(_1409_[5]),
    .O(\soc.cpu.alu_out [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3856_ (
    .I0(_1220_[0]),
    .I1(_1407_[1]),
    .O(_1409_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _3857_ (
    .I0(_1406_[0]),
    .I1(_1367_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(_1221_[1]),
    .O(_1409_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3858_ (
    .I0(_1405_[0]),
    .I1(_1385_[0]),
    .I2(\soc.cpu.reg_op2 [2]),
    .O(_1406_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _3859_ (
    .I0(_1404_[0]),
    .I1(_1395_[0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .O(_1405_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3860_ (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.reg_op1 [22]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1404_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3861_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [23]),
    .I3(\soc.cpu.reg_op1 [23]),
    .I4(_1222_[4]),
    .I5(_1408_[5]),
    .O(_1409_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3862_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [23]),
    .O(_1408_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _3863_ (
    .I0(_1416_[0]),
    .I1(_1416_[1]),
    .O(\soc.cpu.alu_out [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000002a2a2a3f)
  ) _3864_ (
    .I0(_1373_[0]),
    .I1(_1415_[1]),
    .I2(_1373_[2]),
    .I3(_1298_[2]),
    .I4(\soc.cpu.reg_op2 [4]),
    .I5(_1415_[5]),
    .O(_1416_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f335500000000)
  ) _3865_ (
    .I0(_1414_[0]),
    .I1(_1390_[0]),
    .I2(_1374_[0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1415_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042273621)
  ) _3866_ (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.reg_op1 [23]),
    .I2(_1399_[0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1414_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3867_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [24]),
    .I3(\soc.cpu.reg_op1 [24]),
    .I4(_1222_[4]),
    .I5(_1413_[5]),
    .O(_1416_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3868_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [24]),
    .O(_1413_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hc0c0ffffffeaffff)
  ) _3869_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1327_[1]),
    .I2(_1373_[2]),
    .I3(_1320_[2]),
    .I4(_1420_[4]),
    .I5(_1373_[0]),
    .O(\soc.cpu.alu_out [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haccf000f00000000)
  ) _3870_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [25]),
    .I3(\soc.cpu.reg_op1 [25]),
    .I4(_1222_[4]),
    .I5(_1419_[5]),
    .O(_1420_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000bbb0fff0fff)
  ) _3871_ (
    .I0(_1377_[0]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.alu_add_sub [25]),
    .I3(_1292_[3]),
    .I4(_1418_[4]),
    .I5(_1221_[1]),
    .O(_1419_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0305)
  ) _3872_ (
    .I0(_1417_[0]),
    .I1(_1396_[0]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.reg_op2 [2]),
    .O(_1418_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042273621)
  ) _3873_ (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(_1404_[0]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [1]),
    .O(_1417_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff444fffff)
  ) _3874_ (
    .I0(_1360_[2]),
    .I1(_1373_[2]),
    .I2(_1423_[2]),
    .I3(_1373_[0]),
    .I4(_1423_[4]),
    .I5(_1423_[5]),
    .O(\soc.cpu.alu_out [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3875_ (
    .I0(_1328_[2]),
    .I1(\soc.cpu.reg_op2 [4]),
    .O(_1423_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f335500000000)
  ) _3876_ (
    .I0(_1421_[0]),
    .I1(_1400_[0]),
    .I2(_1381_[0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1423_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3877_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [24]),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.reg_op1 [23]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1421_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3878_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [26]),
    .I3(\soc.cpu.reg_op1 [26]),
    .I4(_1222_[4]),
    .I5(_1422_[5]),
    .O(_1423_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3879_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [26]),
    .O(_1422_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff1f11ffff)
  ) _3880_ (
    .I0(_1373_[0]),
    .I1(_1426_[1]),
    .I2(_1361_[2]),
    .I3(_1373_[2]),
    .I4(_1426_[4]),
    .I5(_1426_[5]),
    .O(\soc.cpu.alu_out [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3881_ (
    .I0(_1336_[2]),
    .I1(\soc.cpu.reg_op2 [4]),
    .O(_1426_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f335500000000)
  ) _3882_ (
    .I0(_1424_[0]),
    .I1(_1405_[0]),
    .I2(_1386_[0]),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1426_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _3883_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(\soc.cpu.reg_op1 [26]),
    .I3(\soc.cpu.reg_op1 [24]),
    .I4(\soc.cpu.reg_op2 [0]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1424_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3884_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [27]),
    .I3(\soc.cpu.reg_op1 [27]),
    .I4(_1222_[4]),
    .I5(_1425_[5]),
    .O(_1426_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3885_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [27]),
    .O(_1425_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff1f11ffff)
  ) _3886_ (
    .I0(_1373_[0]),
    .I1(_1446_[1]),
    .I2(_1363_[2]),
    .I3(_1373_[2]),
    .I4(_1446_[4]),
    .I5(_1446_[5]),
    .O(\soc.cpu.alu_out [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _3887_ (
    .I0(_1342_[2]),
    .I1(\soc.cpu.reg_op2 [4]),
    .O(_1446_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff4f4f00000000)
  ) _3888_ (
    .I0(_1414_[0]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(_1444_[2]),
    .I3(_1391_[0]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1446_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff3355fffff0f0)
  ) _3889_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.reg_op1 [25]),
    .I2(_1443_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1444_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3890_ (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.reg_op1 [27]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1443_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3891_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [28]),
    .I3(\soc.cpu.reg_op1 [28]),
    .I4(_1222_[4]),
    .I5(_1445_[5]),
    .O(_1446_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3892_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [28]),
    .O(_1445_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff0effffffff)
  ) _3893_ (
    .I0(_1346_[2]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(_1373_[0]),
    .I3(_1534_[3]),
    .I4(_1534_[4]),
    .I5(_1534_[5]),
    .O(\soc.cpu.alu_out [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3894_ (
    .I0(_1351_[1]),
    .I1(_1373_[2]),
    .O(_1534_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000accf000f)
  ) _3895_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [29]),
    .I3(\soc.cpu.reg_op1 [29]),
    .I4(_1222_[4]),
    .I5(_1525_[5]),
    .O(_1534_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3896_ (
    .I0(_1292_[3]),
    .I1(\soc.cpu.alu_add_sub [29]),
    .O(_1525_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff4f4f00000000)
  ) _3897_ (
    .I0(_1417_[0]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(_1533_[2]),
    .I3(_1397_[0]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1534_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff3355fffff0f0)
  ) _3898_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.reg_op1 [26]),
    .I2(_1526_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1533_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _3899_ (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.reg_op1 [28]),
    .I2(\soc.cpu.reg_op2 [0]),
    .O(_1526_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff000effffffff)
  ) _3900_ (
    .I0(_1353_[1]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(_1295_[2]),
    .I3(_1373_[0]),
    .I4(\soc.cpu.reg_op2 [4]),
    .I5(_1552_[5]),
    .O(\soc.cpu.alu_out [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00002a3f00000000)
  ) _3901_ (
    .I0(_1364_[2]),
    .I1(_1292_[3]),
    .I2(\soc.cpu.alu_add_sub [30]),
    .I3(_1373_[2]),
    .I4(_1528_[4]),
    .I5(_1528_[5]),
    .O(_1552_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff4f4f00000000)
  ) _3902_ (
    .I0(_1421_[0]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(_1527_[2]),
    .I3(_1401_[0]),
    .I4(\soc.cpu.reg_op2 [3]),
    .I5(_1221_[1]),
    .O(_1528_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff0f0ffff3355)
  ) _3903_ (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.reg_op1 [29]),
    .I2(_1443_[2]),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [2]),
    .I5(\soc.cpu.reg_op2 [1]),
    .O(_1527_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3904_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [30]),
    .I3(\soc.cpu.reg_op1 [30]),
    .I4(_1222_[4]),
    .O(_1528_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _3905_ (
    .I0(_1538_[0]),
    .I1(_1221_[1]),
    .I2(_1538_[2]),
    .O(\soc.cpu.alu_out [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00002a3f00000000)
  ) _3906_ (
    .I0(_1369_[0]),
    .I1(_1292_[3]),
    .I2(\soc.cpu.alu_add_sub [31]),
    .I3(_1373_[2]),
    .I4(_1537_[4]),
    .I5(_1537_[5]),
    .O(_1538_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3907_ (
    .I0(_1373_[0]),
    .I1(_1358_[2]),
    .O(_1537_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2899247119)
  ) _3908_ (
    .I0(_1222_[0]),
    .I1(_1222_[1]),
    .I2(\soc.cpu.reg_op2 [31]),
    .I3(\soc.cpu.reg_op1 [31]),
    .I4(_1222_[4]),
    .O(_1537_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0000000dd)
  ) _3909_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_1424_[0]),
    .I2(_1406_[0]),
    .I3(_1536_[3]),
    .I4(_1536_[4]),
    .I5(\soc.cpu.reg_op2 [3]),
    .O(_1538_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hca00)
  ) _3910_ (
    .I0(\soc.cpu.reg_op1 [31]),
    .I1(\soc.cpu.reg_op1 [30]),
    .I2(\soc.cpu.reg_op2 [0]),
    .I3(_1218_[0]),
    .O(_1536_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _3911_ (
    .I0(_1526_[2]),
    .I1(_1535_[1]),
    .O(_1536_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4238409727)
  ) _3912_ (
    .I0(\soc.cpu.latched_compr ),
    .I1(_1456_[3]),
    .I2(\soc.cpu.irq_state [0]),
    .I3(\soc.cpu.reg_pc [0]),
    .I4(_1551_[4]),
    .O(\soc.cpu.cpuregs.wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h055503330fff0fff)
  ) _3913_ (
    .I0(\soc.cpu.alu_out_q [0]),
    .I1(\soc.cpu.reg_out [0]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1235_[3]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1551_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3914_ (
    .I0(\soc.cpu.irq_mask [1]),
    .I1(\soc.cpu.irq_pending [1]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [1]),
    .I5(_1539_[5]),
    .O(\soc.cpu.cpuregs.wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3915_ (
    .I0(\soc.cpu.alu_out_q [1]),
    .I1(\soc.cpu.reg_out [1]),
    .I2(_0731_[0]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1539_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3916_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [2]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1234_[1]),
    .I4(_1529_[4]),
    .O(\soc.cpu.cpuregs.wdata [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3917_ (
    .I0(\soc.cpu.alu_out_q [2]),
    .I1(\soc.cpu.reg_out [2]),
    .I2(_0731_[1]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1529_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3918_ (
    .I0(\soc.cpu.alu_out_q [3]),
    .I1(\soc.cpu.reg_out [3]),
    .I2(_1553_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3919_ (
    .I0(_1447_[5]),
    .I1(_0731_[2]),
    .I2(\soc.cpu.reg_next_pc [3]),
    .I3(_1235_[2]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1553_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3920_ (
    .I0(\soc.cpu.reg_next_pc [4]),
    .I1(\soc.cpu.irq_state [0]),
    .I2(_0731_[3]),
    .I3(_1456_[3]),
    .I4(_1540_[4]),
    .O(\soc.cpu.cpuregs.wdata [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h055503330fff0fff)
  ) _3921_ (
    .I0(\soc.cpu.alu_out_q [4]),
    .I1(\soc.cpu.reg_out [4]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1223_[2]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1540_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3922_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [5]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1233_[2]),
    .I4(_1530_[4]),
    .O(\soc.cpu.cpuregs.wdata [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3923_ (
    .I0(\soc.cpu.alu_out_q [5]),
    .I1(\soc.cpu.reg_out [5]),
    .I2(_0731_[4]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1530_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3924_ (
    .I0(\soc.cpu.alu_out_q [6]),
    .I1(\soc.cpu.reg_out [6]),
    .I2(_1554_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3925_ (
    .I0(_1447_[5]),
    .I1(_0731_[5]),
    .I2(\soc.cpu.reg_next_pc [6]),
    .I3(_1233_[3]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1554_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3926_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [7]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1223_[3]),
    .I4(_1541_[4]),
    .O(\soc.cpu.cpuregs.wdata [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3927_ (
    .I0(\soc.cpu.alu_out_q [7]),
    .I1(\soc.cpu.reg_out [7]),
    .I2(_0731_[6]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1541_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3928_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [8]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1232_[4]),
    .I4(_1531_[4]),
    .O(\soc.cpu.cpuregs.wdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3929_ (
    .I0(\soc.cpu.alu_out_q [8]),
    .I1(\soc.cpu.reg_out [8]),
    .I2(_0731_[7]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1531_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3930_ (
    .I0(\soc.cpu.irq_mask [9]),
    .I1(\soc.cpu.irq_pending [9]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [9]),
    .I5(_1544_[5]),
    .O(\soc.cpu.cpuregs.wdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3931_ (
    .I0(\soc.cpu.alu_out_q [9]),
    .I1(\soc.cpu.reg_out [9]),
    .I2(_0731_[8]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1544_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3932_ (
    .I0(\soc.cpu.irq_mask [10]),
    .I1(\soc.cpu.irq_pending [10]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [10]),
    .I5(_1542_[5]),
    .O(\soc.cpu.cpuregs.wdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3933_ (
    .I0(\soc.cpu.alu_out_q [10]),
    .I1(\soc.cpu.reg_out [10]),
    .I2(_0731_[9]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1542_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3934_ (
    .I0(\soc.cpu.irq_mask [11]),
    .I1(\soc.cpu.irq_pending [11]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [11]),
    .I5(_1532_[5]),
    .O(\soc.cpu.cpuregs.wdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3935_ (
    .I0(\soc.cpu.alu_out_q [11]),
    .I1(\soc.cpu.reg_out [11]),
    .I2(_0731_[10]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1532_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3936_ (
    .I0(\soc.cpu.alu_out_q [12]),
    .I1(\soc.cpu.reg_out [12]),
    .I2(_1547_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3937_ (
    .I0(_1447_[5]),
    .I1(_0731_[11]),
    .I2(\soc.cpu.reg_next_pc [12]),
    .I3(_1235_[4]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1547_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3938_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [13]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1234_[0]),
    .I4(_1550_[4]),
    .O(\soc.cpu.cpuregs.wdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3939_ (
    .I0(\soc.cpu.alu_out_q [13]),
    .I1(\soc.cpu.reg_out [13]),
    .I2(_0731_[12]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1550_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3940_ (
    .I0(\soc.cpu.reg_next_pc [14]),
    .I1(\soc.cpu.irq_state [0]),
    .I2(_0731_[13]),
    .I3(_1456_[3]),
    .I4(_1545_[4]),
    .O(\soc.cpu.cpuregs.wdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h055503330fff0fff)
  ) _3941_ (
    .I0(\soc.cpu.alu_out_q [14]),
    .I1(\soc.cpu.reg_out [14]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1233_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1545_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3942_ (
    .I0(\soc.cpu.irq_mask [15]),
    .I1(\soc.cpu.irq_pending [15]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [15]),
    .I5(_1543_[5]),
    .O(\soc.cpu.cpuregs.wdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3943_ (
    .I0(\soc.cpu.alu_out_q [15]),
    .I1(\soc.cpu.reg_out [15]),
    .I2(_0731_[14]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1543_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3944_ (
    .I0(\soc.cpu.irq_mask [16]),
    .I1(\soc.cpu.irq_pending [16]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [16]),
    .I5(_1546_[5]),
    .O(\soc.cpu.cpuregs.wdata [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3945_ (
    .I0(\soc.cpu.alu_out_q [16]),
    .I1(\soc.cpu.reg_out [16]),
    .I2(_0731_[15]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1546_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3946_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [17]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1238_[2]),
    .I4(_1548_[4]),
    .O(\soc.cpu.cpuregs.wdata [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3947_ (
    .I0(\soc.cpu.alu_out_q [17]),
    .I1(\soc.cpu.reg_out [17]),
    .I2(_0731_[16]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1548_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3948_ (
    .I0(\soc.cpu.alu_out_q [18]),
    .I1(\soc.cpu.reg_out [18]),
    .I2(_1549_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3949_ (
    .I0(_1447_[5]),
    .I1(_0731_[17]),
    .I2(\soc.cpu.reg_next_pc [18]),
    .I3(_1238_[3]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1549_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3950_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [19]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1231_[5]),
    .I4(_1690_[4]),
    .O(\soc.cpu.cpuregs.wdata [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3951_ (
    .I0(\soc.cpu.alu_out_q [19]),
    .I1(\soc.cpu.reg_out [19]),
    .I2(_0731_[18]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1690_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3952_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [20]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1231_[3]),
    .I4(_1448_[4]),
    .O(\soc.cpu.cpuregs.wdata [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3953_ (
    .I0(\soc.cpu.alu_out_q [20]),
    .I1(\soc.cpu.reg_out [20]),
    .I2(_0731_[19]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1448_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3954_ (
    .I0(\soc.cpu.irq_mask [21]),
    .I1(\soc.cpu.irq_pending [21]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.reg_next_pc [21]),
    .I5(_1451_[5]),
    .O(\soc.cpu.cpuregs.wdata [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3955_ (
    .I0(\soc.cpu.alu_out_q [21]),
    .I1(\soc.cpu.reg_out [21]),
    .I2(_0731_[20]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1451_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3956_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [22]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1232_[5]),
    .I4(_1449_[4]),
    .O(\soc.cpu.cpuregs.wdata [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3957_ (
    .I0(\soc.cpu.alu_out_q [22]),
    .I1(\soc.cpu.reg_out [22]),
    .I2(_0731_[21]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1449_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3958_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [23]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1231_[2]),
    .I4(_1450_[4]),
    .O(\soc.cpu.cpuregs.wdata [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3959_ (
    .I0(\soc.cpu.alu_out_q [23]),
    .I1(\soc.cpu.reg_out [23]),
    .I2(_0731_[22]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1450_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3960_ (
    .I0(\soc.cpu.alu_out_q [24]),
    .I1(\soc.cpu.reg_out [24]),
    .I2(_1454_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3961_ (
    .I0(_1447_[5]),
    .I1(_0731_[23]),
    .I2(\soc.cpu.reg_next_pc [24]),
    .I3(_1236_[2]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1454_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3962_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [25]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1223_[0]),
    .I4(_1452_[4]),
    .O(\soc.cpu.cpuregs.wdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3963_ (
    .I0(\soc.cpu.alu_out_q [25]),
    .I1(\soc.cpu.reg_out [25]),
    .I2(_0731_[24]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1452_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2949582607)
  ) _3964_ (
    .I0(\soc.cpu.alu_out_q [26]),
    .I1(\soc.cpu.reg_out [26]),
    .I2(_1453_[2]),
    .I3(\soc.cpu.latched_stalu ),
    .I4(_1447_[5]),
    .O(\soc.cpu.cpuregs.wdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000f0f0f00ffbbbb)
  ) _3965_ (
    .I0(_1447_[5]),
    .I1(_0731_[25]),
    .I2(\soc.cpu.reg_next_pc [26]),
    .I3(_1223_[1]),
    .I4(\soc.cpu.irq_state [1]),
    .I5(\soc.cpu.irq_state [0]),
    .O(_1453_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3966_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [27]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1236_[0]),
    .I4(_1457_[4]),
    .O(\soc.cpu.cpuregs.wdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3967_ (
    .I0(\soc.cpu.alu_out_q [27]),
    .I1(\soc.cpu.reg_out [27]),
    .I2(_0731_[26]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1457_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3968_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [28]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1231_[4]),
    .I4(_1455_[4]),
    .O(\soc.cpu.cpuregs.wdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3969_ (
    .I0(\soc.cpu.alu_out_q [28]),
    .I1(\soc.cpu.reg_out [28]),
    .I2(_0731_[27]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1455_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff404040ffffffff)
  ) _3970_ (
    .I0(\soc.cpu.irq_mask [29]),
    .I1(\soc.cpu.irq_state [1]),
    .I2(\soc.cpu.irq_pending [29]),
    .I3(_1456_[3]),
    .I4(_0731_[28]),
    .I5(_1456_[5]),
    .O(\soc.cpu.cpuregs.wdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h055503330fff0fff)
  ) _3971_ (
    .I0(\soc.cpu.alu_out_q [29]),
    .I1(\soc.cpu.reg_out [29]),
    .I2(\soc.cpu.reg_next_pc [29]),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1456_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3972_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [30]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1236_[1]),
    .I4(_1460_[4]),
    .O(\soc.cpu.cpuregs.wdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3973_ (
    .I0(\soc.cpu.alu_out_q [30]),
    .I1(\soc.cpu.reg_out [30]),
    .I2(_0731_[29]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1460_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4169727999)
  ) _3974_ (
    .I0(\soc.cpu.irq_state [0]),
    .I1(\soc.cpu.reg_next_pc [31]),
    .I2(\soc.cpu.irq_state [1]),
    .I3(_1223_[4]),
    .I4(_1458_[4]),
    .O(\soc.cpu.cpuregs.wdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h555533330fff0fff)
  ) _3975_ (
    .I0(\soc.cpu.alu_out_q [31]),
    .I1(\soc.cpu.reg_out [31]),
    .I2(_0731_[30]),
    .I3(_1239_[4]),
    .I4(\soc.cpu.latched_stalu ),
    .I5(_1447_[5]),
    .O(_1458_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _3976_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [0]),
    .I2(_1459_[2]),
    .I3(_1459_[3]),
    .I4(\soc.cpu.decoded_imm [0]),
    .I5(_1459_[5]),
    .O(_1193_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _3977_ (
    .I0(\soc.cpu.decoded_rs2 [0]),
    .I1(\soc.cpu.decoded_rs2 [1]),
    .I2(\soc.cpu.decoded_rs2 [2]),
    .I3(\soc.cpu.decoded_rs2 [3]),
    .I4(\soc.cpu.decoded_rs2 [4]),
    .O(_1459_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3978_ (
    .I0(\soc.cpu.decoded_rs2 [0]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .O(_1459_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _3979_ (
    .I0(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .I2(\soc.cpu.is_lui_auipc_jal ),
    .O(_1459_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _3980_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [1]),
    .I2(_1459_[2]),
    .I3(_1459_[3]),
    .I4(\soc.cpu.decoded_imm [1]),
    .I5(_1461_[5]),
    .O(_1193_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3981_ (
    .I0(\soc.cpu.decoded_rs2 [1]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .O(_1461_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _3982_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [2]),
    .I2(_1459_[2]),
    .I3(_1459_[3]),
    .I4(\soc.cpu.decoded_imm [2]),
    .I5(_1462_[5]),
    .O(_1193_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3983_ (
    .I0(\soc.cpu.decoded_rs2 [2]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .O(_1462_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _3984_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [3]),
    .I2(_1459_[2]),
    .I3(_1459_[3]),
    .I4(\soc.cpu.decoded_imm [3]),
    .I5(_1463_[5]),
    .O(_1193_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3985_ (
    .I0(\soc.cpu.decoded_rs2 [3]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .O(_1463_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff40ff4040)
  ) _3986_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [4]),
    .I2(_1459_[2]),
    .I3(_1459_[3]),
    .I4(\soc.cpu.decoded_imm [4]),
    .I5(_1467_[5]),
    .O(_1193_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _3987_ (
    .I0(\soc.cpu.decoded_rs2 [4]),
    .I1(\soc.cpu.is_slli_srli_srai ),
    .O(_1467_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3988_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [5]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [5]),
    .I4(_1459_[3]),
    .O(_1193_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3989_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [6]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [6]),
    .I4(_1459_[3]),
    .O(_1193_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3990_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [7]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [7]),
    .I4(_1459_[3]),
    .O(_1193_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3991_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [8]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [8]),
    .I4(_1459_[3]),
    .O(_1193_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3992_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [9]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [9]),
    .I4(_1459_[3]),
    .O(_1193_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3993_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [10]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [10]),
    .I4(_1459_[3]),
    .O(_1193_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3994_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [11]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [11]),
    .I4(_1459_[3]),
    .O(_1193_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3995_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [12]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [12]),
    .I4(_1459_[3]),
    .O(_1193_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3996_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [13]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [13]),
    .I4(_1459_[3]),
    .O(_1193_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3997_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [14]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [14]),
    .I4(_1459_[3]),
    .O(_1193_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3998_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [15]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [15]),
    .I4(_1459_[3]),
    .O(_1193_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _3999_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [16]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [16]),
    .I4(_1459_[3]),
    .O(_1193_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4000_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [17]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [17]),
    .I4(_1459_[3]),
    .O(_1193_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4001_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [18]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [18]),
    .I4(_1459_[3]),
    .O(_1193_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4002_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [19]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [19]),
    .I4(_1459_[3]),
    .O(_1193_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4003_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [20]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [20]),
    .I4(_1459_[3]),
    .O(_1193_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4004_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [21]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [21]),
    .I4(_1459_[3]),
    .O(_1193_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4005_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [22]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [22]),
    .I4(_1459_[3]),
    .O(_1193_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4006_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [23]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [23]),
    .I4(_1459_[3]),
    .O(_1193_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4007_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [24]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [24]),
    .I4(_1459_[3]),
    .O(_1193_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4008_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [25]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [25]),
    .I4(_1459_[3]),
    .O(_1193_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4009_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [26]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [26]),
    .I4(_1459_[3]),
    .O(_1193_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4010_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [27]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [27]),
    .I4(_1459_[3]),
    .O(_1193_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4011_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [28]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [28]),
    .I4(_1459_[3]),
    .O(_1193_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4012_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [29]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [29]),
    .I4(_1459_[3]),
    .O(_1193_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4013_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [30]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [30]),
    .I4(_1459_[3]),
    .O(_1193_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1078001472)
  ) _4014_ (
    .I0(_1459_[0]),
    .I1(\soc.cpu.cpuregs_rdata2 [31]),
    .I2(_1459_[2]),
    .I3(\soc.cpu.decoded_imm [31]),
    .I4(_1459_[3]),
    .O(_1193_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4015_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [0]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [8]),
    .O(\soc.cpu.mem_la_wdata [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4016_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [1]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [9]),
    .O(\soc.cpu.mem_la_wdata [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4017_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [2]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [10]),
    .O(\soc.cpu.mem_la_wdata [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4018_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [3]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [11]),
    .O(\soc.cpu.mem_la_wdata [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4019_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [12]),
    .O(\soc.cpu.mem_la_wdata [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4020_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [5]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [13]),
    .O(\soc.cpu.mem_la_wdata [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4021_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [6]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [14]),
    .O(\soc.cpu.mem_la_wdata [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefc0)
  ) _4022_ (
    .I0(\soc.cpu.mem_wordsize [2]),
    .I1(\soc.cpu.reg_op2 [7]),
    .I2(\soc.cpu.mem_wordsize [1]),
    .I3(\soc.cpu.reg_op2 [15]),
    .O(\soc.cpu.mem_la_wdata [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4023_ (
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(\soc.cpu.reg_op2 [8]),
    .I2(\soc.cpu.reg_op2 [0]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4024_ (
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(\soc.cpu.reg_op2 [9]),
    .I2(\soc.cpu.reg_op2 [1]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4025_ (
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(\soc.cpu.reg_op2 [10]),
    .I2(\soc.cpu.reg_op2 [2]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4026_ (
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.reg_op2 [11]),
    .I2(\soc.cpu.reg_op2 [3]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4027_ (
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(\soc.cpu.reg_op2 [12]),
    .I2(\soc.cpu.reg_op2 [4]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4028_ (
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(\soc.cpu.reg_op2 [13]),
    .I2(\soc.cpu.reg_op2 [5]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4029_ (
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.reg_op2 [14]),
    .I2(\soc.cpu.reg_op2 [6]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4241289386)
  ) _4030_ (
    .I0(\soc.cpu.reg_op2 [31]),
    .I1(\soc.cpu.reg_op2 [15]),
    .I2(\soc.cpu.reg_op2 [7]),
    .I3(\soc.cpu.mem_wordsize [1]),
    .I4(\soc.cpu.mem_wordsize [2]),
    .O(\soc.cpu.mem_la_wdata [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15925418)
  ) _4031_ (
    .I0(_1209_[10]),
    .I1(\soc.simpleuart.recv_state [0]),
    .I2(_1205_[5]),
    .I3(_1465_[3]),
    .I4(_1465_[4]),
    .O(_1466_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3484025039)
  ) _4032_ (
    .I0(\soc.cpu.mem_la_read ),
    .I1(\soc.cpu.mem_do_wdata ),
    .I2(_1496_[0]),
    .I3(\soc.cpu.mem_state [1]),
    .I4(\soc.cpu.mem_state [0]),
    .O(_1196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2012282879)
  ) _4033_ (
    .I0(_1475_[0]),
    .I1(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(_1475_[2]),
    .I3(\soc.cpu.cpu_state [3]),
    .I4(_1262_[1]),
    .O(_1192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff33aafffff0f0)
  ) _4034_ (
    .I0(\soc.cpu.instr_jalr ),
    .I1(_1475_[0]),
    .I2(_1511_[2]),
    .I3(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.cpu_state [3]),
    .O(_1191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0f44)
  ) _4035_ (
    .I0(_1465_[3]),
    .I1(_0782_[0]),
    .I2(\soc.simpleuart.recv_state [0]),
    .I3(_1465_[4]),
    .O(_1213_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf044)
  ) _4036_ (
    .I0(_1465_[3]),
    .I1(_0782_[1]),
    .I2(\soc.simpleuart.recv_state [0]),
    .I3(_1465_[4]),
    .O(_1213_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _4037_ (
    .I0(_1477_[0]),
    .I1(_0782_[2]),
    .O(_1213_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _4038_ (
    .I0(_1477_[0]),
    .I1(_0782_[3]),
    .O(_1213_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _4039_ (
    .I0(\soc.simpleuart.cfg_divider [1]),
    .I1(\soc.simpleuart.recv_divcnt [0]),
    .O(_1206_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff80a8ffffffff)
  ) _4040_ (
    .I0(_1479_[0]),
    .I1(_1479_[1]),
    .I2(\soc.simpleuart.recv_divcnt [2]),
    .I3(\soc.simpleuart.cfg_divider [3]),
    .I4(_1479_[4]),
    .I5(_1479_[5]),
    .O(_1206_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _4041_ (
    .I0(\soc.simpleuart.cfg_divider [4]),
    .I1(\soc.simpleuart.recv_divcnt [3]),
    .I2(_1478_[2]),
    .O(_1479_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4042_ (
    .I0(\soc.simpleuart.cfg_divider [5]),
    .I1(\soc.simpleuart.recv_divcnt [4]),
    .I2(\soc.simpleuart.cfg_divider [6]),
    .I3(\soc.simpleuart.recv_divcnt [5]),
    .I4(\soc.simpleuart.cfg_divider [7]),
    .I5(\soc.simpleuart.recv_divcnt [6]),
    .O(_1478_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _4043_ (
    .I0(\soc.simpleuart.cfg_divider [4]),
    .I1(_1478_[2]),
    .I2(\soc.simpleuart.recv_divcnt [3]),
    .O(_1479_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _4044_ (
    .I0(\soc.simpleuart.cfg_divider [2]),
    .I1(\soc.simpleuart.recv_divcnt [1]),
    .O(_1479_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80ecc8fe88eeccff)
  ) _4045_ (
    .I0(\soc.simpleuart.cfg_divider [6]),
    .I1(\soc.simpleuart.cfg_divider [7]),
    .I2(\soc.simpleuart.cfg_divider [5]),
    .I3(\soc.simpleuart.recv_divcnt [6]),
    .I4(\soc.simpleuart.recv_divcnt [5]),
    .I5(\soc.simpleuart.recv_divcnt [4]),
    .O(_1479_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h40ff)
  ) _4046_ (
    .I0(\soc.simpleuart.cfg_divider [8]),
    .I1(_1482_[1]),
    .I2(\soc.simpleuart.recv_divcnt [7]),
    .I3(_1482_[3]),
    .O(_1206_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2416508928)
  ) _4047_ (
    .I0(\soc.simpleuart.cfg_divider [9]),
    .I1(\soc.simpleuart.recv_divcnt [8]),
    .I2(\soc.simpleuart.cfg_divider [10]),
    .I3(\soc.simpleuart.recv_divcnt [9]),
    .I4(_1480_[4]),
    .O(_1482_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4048_ (
    .I0(\soc.simpleuart.cfg_divider [11]),
    .I1(\soc.simpleuart.recv_divcnt [10]),
    .I2(\soc.simpleuart.cfg_divider [12]),
    .I3(\soc.simpleuart.recv_divcnt [11]),
    .I4(\soc.simpleuart.cfg_divider [13]),
    .I5(\soc.simpleuart.recv_divcnt [12]),
    .O(_1480_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80a888aaaaaaaaaa)
  ) _4049_ (
    .I0(_1481_[0]),
    .I1(\soc.simpleuart.cfg_divider [10]),
    .I2(\soc.simpleuart.cfg_divider [9]),
    .I3(\soc.simpleuart.recv_divcnt [9]),
    .I4(\soc.simpleuart.recv_divcnt [8]),
    .I5(_1480_[4]),
    .O(_1482_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80ecc8fe88eeccff)
  ) _4050_ (
    .I0(\soc.simpleuart.cfg_divider [12]),
    .I1(\soc.simpleuart.cfg_divider [13]),
    .I2(\soc.simpleuart.cfg_divider [11]),
    .I3(\soc.simpleuart.recv_divcnt [12]),
    .I4(\soc.simpleuart.recv_divcnt [11]),
    .I5(\soc.simpleuart.recv_divcnt [10]),
    .O(_1481_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff80a8ffffffff)
  ) _4051_ (
    .I0(_1512_[0]),
    .I1(_1512_[1]),
    .I2(\soc.simpleuart.recv_divcnt [14]),
    .I3(\soc.simpleuart.cfg_divider [15]),
    .I4(_1512_[4]),
    .I5(_1512_[5]),
    .O(_1206_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _4052_ (
    .I0(\soc.simpleuart.cfg_divider [16]),
    .I1(\soc.simpleuart.recv_divcnt [15]),
    .I2(_1483_[2]),
    .O(_1512_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4053_ (
    .I0(\soc.simpleuart.cfg_divider [17]),
    .I1(\soc.simpleuart.recv_divcnt [16]),
    .I2(\soc.simpleuart.cfg_divider [18]),
    .I3(\soc.simpleuart.recv_divcnt [17]),
    .I4(\soc.simpleuart.cfg_divider [19]),
    .I5(\soc.simpleuart.recv_divcnt [18]),
    .O(_1483_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _4054_ (
    .I0(\soc.simpleuart.cfg_divider [16]),
    .I1(_1483_[2]),
    .I2(\soc.simpleuart.recv_divcnt [15]),
    .O(_1512_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _4055_ (
    .I0(\soc.simpleuart.cfg_divider [14]),
    .I1(\soc.simpleuart.recv_divcnt [13]),
    .O(_1512_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80ecc8fe88eeccff)
  ) _4056_ (
    .I0(\soc.simpleuart.cfg_divider [18]),
    .I1(\soc.simpleuart.cfg_divider [19]),
    .I2(\soc.simpleuart.cfg_divider [17]),
    .I3(\soc.simpleuart.recv_divcnt [18]),
    .I4(\soc.simpleuart.recv_divcnt [17]),
    .I5(\soc.simpleuart.recv_divcnt [16]),
    .O(_1512_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h40ff)
  ) _4057_ (
    .I0(\soc.simpleuart.cfg_divider [20]),
    .I1(_1513_[1]),
    .I2(\soc.simpleuart.recv_divcnt [19]),
    .I3(_1513_[3]),
    .O(_1206_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2416508928)
  ) _4058_ (
    .I0(\soc.simpleuart.cfg_divider [21]),
    .I1(\soc.simpleuart.recv_divcnt [20]),
    .I2(\soc.simpleuart.cfg_divider [22]),
    .I3(\soc.simpleuart.recv_divcnt [21]),
    .I4(_1484_[4]),
    .O(_1513_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4059_ (
    .I0(\soc.simpleuart.cfg_divider [23]),
    .I1(\soc.simpleuart.recv_divcnt [22]),
    .I2(\soc.simpleuart.cfg_divider [24]),
    .I3(\soc.simpleuart.recv_divcnt [23]),
    .I4(\soc.simpleuart.cfg_divider [25]),
    .I5(\soc.simpleuart.recv_divcnt [24]),
    .O(_1484_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80a888aaaaaaaaaa)
  ) _4060_ (
    .I0(_1485_[0]),
    .I1(\soc.simpleuart.cfg_divider [22]),
    .I2(\soc.simpleuart.cfg_divider [21]),
    .I3(\soc.simpleuart.recv_divcnt [21]),
    .I4(\soc.simpleuart.recv_divcnt [20]),
    .I5(_1484_[4]),
    .O(_1513_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80ecc8fe88eeccff)
  ) _4061_ (
    .I0(\soc.simpleuart.cfg_divider [24]),
    .I1(\soc.simpleuart.cfg_divider [25]),
    .I2(\soc.simpleuart.cfg_divider [23]),
    .I3(\soc.simpleuart.recv_divcnt [24]),
    .I4(\soc.simpleuart.recv_divcnt [23]),
    .I5(\soc.simpleuart.recv_divcnt [22]),
    .O(_1485_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h40ff)
  ) _4062_ (
    .I0(\soc.simpleuart.cfg_divider [26]),
    .I1(_1488_[1]),
    .I2(\soc.simpleuart.recv_divcnt [25]),
    .I3(_1488_[3]),
    .O(_1206_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2416508928)
  ) _4063_ (
    .I0(\soc.simpleuart.cfg_divider [27]),
    .I1(\soc.simpleuart.recv_divcnt [26]),
    .I2(\soc.simpleuart.cfg_divider [28]),
    .I3(\soc.simpleuart.recv_divcnt [27]),
    .I4(_1486_[4]),
    .O(_1488_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4064_ (
    .I0(\soc.simpleuart.cfg_divider [29]),
    .I1(\soc.simpleuart.recv_divcnt [28]),
    .I2(\soc.simpleuart.cfg_divider [30]),
    .I3(\soc.simpleuart.recv_divcnt [29]),
    .I4(\soc.simpleuart.cfg_divider [31]),
    .I5(\soc.simpleuart.recv_divcnt [30]),
    .O(_1486_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80a888aaaaaaaaaa)
  ) _4065_ (
    .I0(_1487_[0]),
    .I1(\soc.simpleuart.cfg_divider [28]),
    .I2(\soc.simpleuart.cfg_divider [27]),
    .I3(\soc.simpleuart.recv_divcnt [27]),
    .I4(\soc.simpleuart.recv_divcnt [26]),
    .I5(_1486_[4]),
    .O(_1488_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80ecc8fe88eeccff)
  ) _4066_ (
    .I0(\soc.simpleuart.cfg_divider [30]),
    .I1(\soc.simpleuart.cfg_divider [31]),
    .I2(\soc.simpleuart.cfg_divider [29]),
    .I3(\soc.simpleuart.recv_divcnt [30]),
    .I4(\soc.simpleuart.recv_divcnt [29]),
    .I5(\soc.simpleuart.recv_divcnt [28]),
    .O(_1487_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4067_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [1]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [2]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [2]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [1]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [0]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [0]),
    .O(_1198_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4068_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [4]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [5]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [5]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [4]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [3]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [3]),
    .O(_1198_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4069_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [7]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [8]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [8]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [7]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [6]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [6]),
    .O(_1198_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4070_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [10]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [11]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [11]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [10]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [9]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [9]),
    .O(_1198_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4071_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [13]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [14]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [14]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [13]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [12]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [12]),
    .O(_1198_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4072_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [16]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [17]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [17]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [16]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [15]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [15]),
    .O(_1198_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4073_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [19]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [20]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [20]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [19]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [18]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [18]),
    .O(_1198_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4074_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [22]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [23]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [23]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [22]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [21]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [21]),
    .O(_1198_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4075_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [25]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [26]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [26]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [25]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [24]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [24]),
    .O(_1198_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4076_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [28]),
    .I1(\soc.cpu.genblk2.pcpi_div.dividend [29]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [29]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [28]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [27]),
    .I5(\soc.cpu.genblk2.pcpi_div.dividend [27]),
    .O(_1198_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd11042)
  ) _4077_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [31]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [31]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [30]),
    .I3(\soc.cpu.genblk2.pcpi_div.dividend [30]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [32]),
    .O(_1198_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _4078_ (
    .I0(\soc.cpu.mem_addr [3]),
    .I1(\soc.cpu.mem_addr [2]),
    .I2(\soc.cpu.mem_addr [4]),
    .I3(\soc.cpu.mem_addr [5]),
    .I4(_1265_[2]),
    .O(_1171_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _4079_ (
    .I0(_1515_[0]),
    .I1(_1180_[2]),
    .O(_1170_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _4080_ (
    .I0(\soc.cpu.mem_addr [8]),
    .I1(\soc.cpu.mem_addr [9]),
    .I2(_1514_[2]),
    .O(_1515_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _4081_ (
    .I0(\soc.cpu.mem_addr [11]),
    .I1(\soc.cpu.mem_addr [12]),
    .I2(\soc.cpu.mem_addr [13]),
    .O(_1514_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _4082_ (
    .I0(\soc.cpu.mem_addr [10]),
    .I1(_1514_[2]),
    .O(_1180_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4083_ (
    .I0(\soc.cpu.mem_addr [24]),
    .I1(\soc.cpu.mem_addr [25]),
    .I2(\soc.cpu.mem_addr [20]),
    .I3(\soc.cpu.mem_addr [21]),
    .I4(\soc.cpu.mem_addr [22]),
    .I5(\soc.cpu.mem_addr [23]),
    .O(_1171_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7150)
  ) _4084_ (
    .I0(\soc.simpleuart.cfg_divider [1]),
    .I1(\soc.simpleuart.cfg_divider [0]),
    .I2(\soc.simpleuart.send_divcnt [1]),
    .I3(\soc.simpleuart.send_divcnt [0]),
    .O(_1202_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4085_ (
    .I0(\soc.simpleuart.cfg_divider [3]),
    .I1(\soc.simpleuart.cfg_divider [4]),
    .I2(\soc.simpleuart.cfg_divider [2]),
    .I3(\soc.simpleuart.send_divcnt [4]),
    .I4(\soc.simpleuart.send_divcnt [3]),
    .I5(\soc.simpleuart.send_divcnt [2]),
    .O(_1202_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4086_ (
    .I0(\soc.simpleuart.cfg_divider [6]),
    .I1(\soc.simpleuart.cfg_divider [7]),
    .I2(\soc.simpleuart.cfg_divider [5]),
    .I3(\soc.simpleuart.send_divcnt [7]),
    .I4(\soc.simpleuart.send_divcnt [6]),
    .I5(\soc.simpleuart.send_divcnt [5]),
    .O(_1202_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4087_ (
    .I0(\soc.simpleuart.cfg_divider [9]),
    .I1(\soc.simpleuart.cfg_divider [10]),
    .I2(\soc.simpleuart.cfg_divider [8]),
    .I3(\soc.simpleuart.send_divcnt [10]),
    .I4(\soc.simpleuart.send_divcnt [9]),
    .I5(\soc.simpleuart.send_divcnt [8]),
    .O(_1202_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4088_ (
    .I0(\soc.simpleuart.cfg_divider [12]),
    .I1(\soc.simpleuart.cfg_divider [13]),
    .I2(\soc.simpleuart.cfg_divider [11]),
    .I3(\soc.simpleuart.send_divcnt [13]),
    .I4(\soc.simpleuart.send_divcnt [12]),
    .I5(\soc.simpleuart.send_divcnt [11]),
    .O(_1202_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4089_ (
    .I0(\soc.simpleuart.cfg_divider [15]),
    .I1(\soc.simpleuart.cfg_divider [16]),
    .I2(\soc.simpleuart.cfg_divider [14]),
    .I3(\soc.simpleuart.send_divcnt [16]),
    .I4(\soc.simpleuart.send_divcnt [15]),
    .I5(\soc.simpleuart.send_divcnt [14]),
    .O(_1202_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4090_ (
    .I0(\soc.simpleuart.cfg_divider [18]),
    .I1(\soc.simpleuart.cfg_divider [19]),
    .I2(\soc.simpleuart.cfg_divider [17]),
    .I3(\soc.simpleuart.send_divcnt [19]),
    .I4(\soc.simpleuart.send_divcnt [18]),
    .I5(\soc.simpleuart.send_divcnt [17]),
    .O(_1202_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4091_ (
    .I0(\soc.simpleuart.cfg_divider [21]),
    .I1(\soc.simpleuart.cfg_divider [22]),
    .I2(\soc.simpleuart.cfg_divider [20]),
    .I3(\soc.simpleuart.send_divcnt [22]),
    .I4(\soc.simpleuart.send_divcnt [21]),
    .I5(\soc.simpleuart.send_divcnt [20]),
    .O(_1202_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4092_ (
    .I0(\soc.simpleuart.cfg_divider [24]),
    .I1(\soc.simpleuart.cfg_divider [25]),
    .I2(\soc.simpleuart.cfg_divider [23]),
    .I3(\soc.simpleuart.send_divcnt [25]),
    .I4(\soc.simpleuart.send_divcnt [24]),
    .I5(\soc.simpleuart.send_divcnt [23]),
    .O(_1202_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4093_ (
    .I0(\soc.simpleuart.cfg_divider [27]),
    .I1(\soc.simpleuart.cfg_divider [28]),
    .I2(\soc.simpleuart.cfg_divider [26]),
    .I3(\soc.simpleuart.send_divcnt [28]),
    .I4(\soc.simpleuart.send_divcnt [27]),
    .I5(\soc.simpleuart.send_divcnt [26]),
    .O(_1202_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4094_ (
    .I0(\soc.simpleuart.cfg_divider [30]),
    .I1(\soc.simpleuart.cfg_divider [31]),
    .I2(\soc.simpleuart.cfg_divider [29]),
    .I3(\soc.simpleuart.send_divcnt [31]),
    .I4(\soc.simpleuart.send_divcnt [30]),
    .I5(\soc.simpleuart.send_divcnt [29]),
    .O(_1202_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7150)
  ) _4095_ (
    .I0(\soc.simpleuart.cfg_divider [1]),
    .I1(\soc.simpleuart.cfg_divider [0]),
    .I2(\soc.simpleuart.recv_divcnt [1]),
    .I3(\soc.simpleuart.recv_divcnt [0]),
    .O(_1210_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4096_ (
    .I0(\soc.simpleuart.cfg_divider [3]),
    .I1(\soc.simpleuart.cfg_divider [4]),
    .I2(\soc.simpleuart.cfg_divider [2]),
    .I3(\soc.simpleuart.recv_divcnt [4]),
    .I4(\soc.simpleuart.recv_divcnt [3]),
    .I5(\soc.simpleuart.recv_divcnt [2]),
    .O(_1210_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4097_ (
    .I0(\soc.simpleuart.cfg_divider [6]),
    .I1(\soc.simpleuart.cfg_divider [7]),
    .I2(\soc.simpleuart.cfg_divider [5]),
    .I3(\soc.simpleuart.recv_divcnt [7]),
    .I4(\soc.simpleuart.recv_divcnt [6]),
    .I5(\soc.simpleuart.recv_divcnt [5]),
    .O(_1210_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4098_ (
    .I0(\soc.simpleuart.cfg_divider [9]),
    .I1(\soc.simpleuart.cfg_divider [10]),
    .I2(\soc.simpleuart.cfg_divider [8]),
    .I3(\soc.simpleuart.recv_divcnt [10]),
    .I4(\soc.simpleuart.recv_divcnt [9]),
    .I5(\soc.simpleuart.recv_divcnt [8]),
    .O(_1210_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4099_ (
    .I0(\soc.simpleuart.cfg_divider [12]),
    .I1(\soc.simpleuart.cfg_divider [13]),
    .I2(\soc.simpleuart.cfg_divider [11]),
    .I3(\soc.simpleuart.recv_divcnt [13]),
    .I4(\soc.simpleuart.recv_divcnt [12]),
    .I5(\soc.simpleuart.recv_divcnt [11]),
    .O(_1210_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4100_ (
    .I0(\soc.simpleuart.cfg_divider [15]),
    .I1(\soc.simpleuart.cfg_divider [16]),
    .I2(\soc.simpleuart.cfg_divider [14]),
    .I3(\soc.simpleuart.recv_divcnt [16]),
    .I4(\soc.simpleuart.recv_divcnt [15]),
    .I5(\soc.simpleuart.recv_divcnt [14]),
    .O(_1210_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4101_ (
    .I0(\soc.simpleuart.cfg_divider [18]),
    .I1(\soc.simpleuart.cfg_divider [19]),
    .I2(\soc.simpleuart.cfg_divider [17]),
    .I3(\soc.simpleuart.recv_divcnt [19]),
    .I4(\soc.simpleuart.recv_divcnt [18]),
    .I5(\soc.simpleuart.recv_divcnt [17]),
    .O(_1210_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4102_ (
    .I0(\soc.simpleuart.cfg_divider [21]),
    .I1(\soc.simpleuart.cfg_divider [22]),
    .I2(\soc.simpleuart.cfg_divider [20]),
    .I3(\soc.simpleuart.recv_divcnt [22]),
    .I4(\soc.simpleuart.recv_divcnt [21]),
    .I5(\soc.simpleuart.recv_divcnt [20]),
    .O(_1210_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4103_ (
    .I0(\soc.simpleuart.cfg_divider [24]),
    .I1(\soc.simpleuart.cfg_divider [25]),
    .I2(\soc.simpleuart.cfg_divider [23]),
    .I3(\soc.simpleuart.recv_divcnt [25]),
    .I4(\soc.simpleuart.recv_divcnt [24]),
    .I5(\soc.simpleuart.recv_divcnt [23]),
    .O(_1210_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4104_ (
    .I0(\soc.simpleuart.cfg_divider [27]),
    .I1(\soc.simpleuart.cfg_divider [28]),
    .I2(\soc.simpleuart.cfg_divider [26]),
    .I3(\soc.simpleuart.recv_divcnt [28]),
    .I4(\soc.simpleuart.recv_divcnt [27]),
    .I5(\soc.simpleuart.recv_divcnt [26]),
    .O(_1210_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7f13370177113300)
  ) _4105_ (
    .I0(\soc.simpleuart.cfg_divider [30]),
    .I1(\soc.simpleuart.cfg_divider [31]),
    .I2(\soc.simpleuart.cfg_divider [29]),
    .I3(\soc.simpleuart.recv_divcnt [31]),
    .I4(\soc.simpleuart.recv_divcnt [30]),
    .I5(\soc.simpleuart.recv_divcnt [29]),
    .O(_1210_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4106_ (
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(\soc.cpu.reg_op2 [25]),
    .I2(\soc.cpu.reg_op1 [25]),
    .I3(\soc.cpu.reg_op1 [24]),
    .I4(\soc.cpu.reg_op1 [23]),
    .I5(\soc.cpu.reg_op2 [23]),
    .O(_1183_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4107_ (
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(\soc.cpu.reg_op2 [28]),
    .I2(\soc.cpu.reg_op1 [28]),
    .I3(\soc.cpu.reg_op1 [27]),
    .I4(\soc.cpu.reg_op1 [26]),
    .I5(\soc.cpu.reg_op2 [26]),
    .O(_1183_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4108_ (
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.reg_op2 [31]),
    .I2(\soc.cpu.reg_op1 [31]),
    .I3(\soc.cpu.reg_op1 [30]),
    .I4(\soc.cpu.reg_op1 [29]),
    .I5(\soc.cpu.reg_op2 [29]),
    .O(_1187_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7150)
  ) _4109_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.reg_op1 [0]),
    .I2(\soc.cpu.reg_op2 [1]),
    .I3(\soc.cpu.reg_op2 [0]),
    .O(_1183_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4110_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(\soc.cpu.reg_op2 [4]),
    .I2(\soc.cpu.reg_op1 [4]),
    .I3(\soc.cpu.reg_op1 [3]),
    .I4(\soc.cpu.reg_op1 [2]),
    .I5(\soc.cpu.reg_op2 [2]),
    .O(_1183_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4111_ (
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(\soc.cpu.reg_op2 [7]),
    .I2(\soc.cpu.reg_op1 [7]),
    .I3(\soc.cpu.reg_op1 [6]),
    .I4(\soc.cpu.reg_op1 [5]),
    .I5(\soc.cpu.reg_op2 [5]),
    .O(_1183_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4112_ (
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(\soc.cpu.reg_op2 [10]),
    .I2(\soc.cpu.reg_op1 [10]),
    .I3(\soc.cpu.reg_op1 [9]),
    .I4(\soc.cpu.reg_op1 [8]),
    .I5(\soc.cpu.reg_op2 [8]),
    .O(_1183_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4113_ (
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(\soc.cpu.reg_op2 [13]),
    .I2(\soc.cpu.reg_op1 [13]),
    .I3(\soc.cpu.reg_op1 [12]),
    .I4(\soc.cpu.reg_op1 [11]),
    .I5(\soc.cpu.reg_op2 [11]),
    .O(_1183_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4114_ (
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(\soc.cpu.reg_op2 [16]),
    .I2(\soc.cpu.reg_op1 [16]),
    .I3(\soc.cpu.reg_op1 [15]),
    .I4(\soc.cpu.reg_op1 [14]),
    .I5(\soc.cpu.reg_op2 [14]),
    .O(_1183_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4115_ (
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(\soc.cpu.reg_op2 [19]),
    .I2(\soc.cpu.reg_op1 [19]),
    .I3(\soc.cpu.reg_op1 [18]),
    .I4(\soc.cpu.reg_op1 [17]),
    .I5(\soc.cpu.reg_op2 [17]),
    .O(_1183_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0c8e8ecf0c8e0c8e)
  ) _4116_ (
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(\soc.cpu.reg_op2 [22]),
    .I2(\soc.cpu.reg_op1 [22]),
    .I3(\soc.cpu.reg_op1 [21]),
    .I4(\soc.cpu.reg_op1 [20]),
    .I5(\soc.cpu.reg_op2 [20]),
    .O(_1183_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3bbf02233b3b0202)
  ) _4117_ (
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(\soc.cpu.reg_op2 [31]),
    .I2(\soc.cpu.reg_op1 [30]),
    .I3(\soc.cpu.reg_op1 [29]),
    .I4(\soc.cpu.reg_op1 [31]),
    .I5(\soc.cpu.reg_op2 [29]),
    .O(_1183_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4118_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [33]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [34]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [35]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [36]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [37]),
    .I5(\soc.cpu.genblk2.pcpi_div.divisor [38]),
    .O(_1199_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4119_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [39]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [40]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [41]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [42]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [43]),
    .I5(\soc.cpu.genblk2.pcpi_div.divisor [44]),
    .O(_1199_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4120_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [45]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [46]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [47]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [48]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [49]),
    .I5(\soc.cpu.genblk2.pcpi_div.divisor [50]),
    .O(_1199_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4121_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [51]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [52]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [53]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [54]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [55]),
    .I5(\soc.cpu.genblk2.pcpi_div.divisor [56]),
    .O(_1199_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _4122_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [57]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [58]),
    .I2(\soc.cpu.genblk2.pcpi_div.divisor [59]),
    .I3(\soc.cpu.genblk2.pcpi_div.divisor [60]),
    .I4(\soc.cpu.genblk2.pcpi_div.divisor [61]),
    .I5(\soc.cpu.genblk2.pcpi_div.divisor [62]),
    .O(_1199_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf8)
  ) _4123_ (
    .I0(\soc.cpu.irq_pending [1]),
    .I1(\soc.cpu.irq_mask [1]),
    .I2(\soc.cpu.cpu_state [2]),
    .O(_0473_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _4124_ (
    .I0(\soc.cpu.cpu_state [1]),
    .I1(\soc.cpu.cpu_state [3]),
    .I2(\soc.cpu.mem_do_wdata ),
    .I3(\soc.cpu.cpu_state [0]),
    .I4(_1520_[4]),
    .I5(_1262_[1]),
    .O(_0472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4125_ (
    .I0(_1519_[0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I2(\soc.cpu.cpu_state [5]),
    .O(_0470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _4126_ (
    .I0(_1475_[0]),
    .I1(_1522_[1]),
    .O(_0471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _4127_ (
    .I0(\soc.cpu.cpu_state [1]),
    .I1(\soc.cpu.cpu_state [2]),
    .I2(\soc.cpu.cpu_state [0]),
    .I3(_1521_[3]),
    .I4(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I5(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_1522_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4128_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [48]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [48]),
    .O(_0832_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4129_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [49]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [49]),
    .O(_0832_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4130_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [50]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [50]),
    .O(_0832_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4131_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [51]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [51]),
    .O(_0832_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4132_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [44]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [44]),
    .O(_0824_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4133_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [45]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [45]),
    .O(_0824_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4134_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [46]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [46]),
    .O(_0824_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4135_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [47]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [47]),
    .O(_0824_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4136_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [60]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [60]),
    .O(_0822_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4137_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [61]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [61]),
    .O(_0822_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4138_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [62]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [62]),
    .O(_0822_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4139_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [63]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [63]),
    .O(_0822_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4140_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [36]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [36]),
    .O(_0809_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4141_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [37]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [37]),
    .O(_0809_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4142_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [38]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [38]),
    .O(_0809_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4143_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [39]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [39]),
    .O(_0809_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4144_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [32]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [32]),
    .O(_0802_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4145_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [33]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [33]),
    .O(_0802_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4146_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [34]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [34]),
    .O(_0802_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4147_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [35]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [35]),
    .O(_0802_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4148_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [40]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [40]),
    .O(_0818_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4149_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [41]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [41]),
    .O(_0818_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4150_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [42]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [42]),
    .O(_0818_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4151_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [43]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [43]),
    .O(_0818_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4152_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [52]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [52]),
    .O(_0828_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4153_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [53]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [53]),
    .O(_0828_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4154_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [54]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [54]),
    .O(_0828_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4155_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [55]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [55]),
    .O(_0828_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4156_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [56]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [56]),
    .O(_0836_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4157_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [57]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [57]),
    .O(_0836_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4158_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [58]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [58]),
    .O(_0836_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4159_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [59]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [59]),
    .O(_0836_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4160_ (
    .I0(\soc.cpu.reg_op1 [0]),
    .I1(\soc.cpu.decoded_imm [0]),
    .O(_0756_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4161_ (
    .I0(\soc.cpu.reg_op1 [1]),
    .I1(\soc.cpu.decoded_imm [1]),
    .O(_0756_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4162_ (
    .I0(\soc.cpu.reg_op1 [2]),
    .I1(\soc.cpu.decoded_imm [2]),
    .O(_0756_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4163_ (
    .I0(\soc.cpu.reg_op1 [3]),
    .I1(\soc.cpu.decoded_imm [3]),
    .O(_0756_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4164_ (
    .I0(\soc.cpu.reg_op1 [4]),
    .I1(\soc.cpu.decoded_imm [4]),
    .O(_0756_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4165_ (
    .I0(\soc.cpu.reg_op1 [5]),
    .I1(\soc.cpu.decoded_imm [5]),
    .O(_0756_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4166_ (
    .I0(\soc.cpu.reg_op1 [6]),
    .I1(\soc.cpu.decoded_imm [6]),
    .O(_0756_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4167_ (
    .I0(\soc.cpu.reg_op1 [7]),
    .I1(\soc.cpu.decoded_imm [7]),
    .O(_0756_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4168_ (
    .I0(\soc.cpu.reg_op1 [8]),
    .I1(\soc.cpu.decoded_imm [8]),
    .O(_0756_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4169_ (
    .I0(\soc.cpu.reg_op1 [9]),
    .I1(\soc.cpu.decoded_imm [9]),
    .O(_0756_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4170_ (
    .I0(\soc.cpu.reg_op1 [10]),
    .I1(\soc.cpu.decoded_imm [10]),
    .O(_0756_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4171_ (
    .I0(\soc.cpu.reg_op1 [11]),
    .I1(\soc.cpu.decoded_imm [11]),
    .O(_0756_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4172_ (
    .I0(\soc.cpu.reg_op1 [12]),
    .I1(\soc.cpu.decoded_imm [12]),
    .O(_0756_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4173_ (
    .I0(\soc.cpu.reg_op1 [13]),
    .I1(\soc.cpu.decoded_imm [13]),
    .O(_0756_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4174_ (
    .I0(\soc.cpu.reg_op1 [14]),
    .I1(\soc.cpu.decoded_imm [14]),
    .O(_0756_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4175_ (
    .I0(\soc.cpu.reg_op1 [15]),
    .I1(\soc.cpu.decoded_imm [15]),
    .O(_0756_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4176_ (
    .I0(\soc.cpu.reg_op1 [16]),
    .I1(\soc.cpu.decoded_imm [16]),
    .O(_0756_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4177_ (
    .I0(\soc.cpu.reg_op1 [17]),
    .I1(\soc.cpu.decoded_imm [17]),
    .O(_0756_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4178_ (
    .I0(\soc.cpu.reg_op1 [18]),
    .I1(\soc.cpu.decoded_imm [18]),
    .O(_0756_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4179_ (
    .I0(\soc.cpu.reg_op1 [19]),
    .I1(\soc.cpu.decoded_imm [19]),
    .O(_0756_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4180_ (
    .I0(\soc.cpu.reg_op1 [20]),
    .I1(\soc.cpu.decoded_imm [20]),
    .O(_0756_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4181_ (
    .I0(\soc.cpu.reg_op1 [21]),
    .I1(\soc.cpu.decoded_imm [21]),
    .O(_0756_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4182_ (
    .I0(\soc.cpu.reg_op1 [22]),
    .I1(\soc.cpu.decoded_imm [22]),
    .O(_0756_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4183_ (
    .I0(\soc.cpu.reg_op1 [23]),
    .I1(\soc.cpu.decoded_imm [23]),
    .O(_0756_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4184_ (
    .I0(\soc.cpu.reg_op1 [24]),
    .I1(\soc.cpu.decoded_imm [24]),
    .O(_0756_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4185_ (
    .I0(\soc.cpu.reg_op1 [25]),
    .I1(\soc.cpu.decoded_imm [25]),
    .O(_0756_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4186_ (
    .I0(\soc.cpu.reg_op1 [26]),
    .I1(\soc.cpu.decoded_imm [26]),
    .O(_0756_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4187_ (
    .I0(\soc.cpu.reg_op1 [27]),
    .I1(\soc.cpu.decoded_imm [27]),
    .O(_0756_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4188_ (
    .I0(\soc.cpu.reg_op1 [28]),
    .I1(\soc.cpu.decoded_imm [28]),
    .O(_0756_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4189_ (
    .I0(\soc.cpu.reg_op1 [29]),
    .I1(\soc.cpu.decoded_imm [29]),
    .O(_0756_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4190_ (
    .I0(\soc.cpu.reg_op1 [30]),
    .I1(\soc.cpu.decoded_imm [30]),
    .O(_0756_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4191_ (
    .I0(\soc.cpu.reg_op1 [31]),
    .I1(\soc.cpu.decoded_imm [31]),
    .O(_0756_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4192_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [0]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [0]),
    .O(_0790_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4193_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [1]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [1]),
    .O(_0790_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4194_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [2]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [2]),
    .O(_0790_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4195_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [3]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [3]),
    .O(_0790_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4196_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [4]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [4]),
    .O(_0790_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4197_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [5]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [5]),
    .O(_0790_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4198_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [6]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [6]),
    .O(_0790_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4199_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [7]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [7]),
    .O(_0790_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4200_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [8]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [8]),
    .O(_0790_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4201_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [9]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [9]),
    .O(_0790_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4202_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [10]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [10]),
    .O(_0790_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4203_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [11]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [11]),
    .O(_0790_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4204_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [12]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [12]),
    .O(_0790_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4205_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [13]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [13]),
    .O(_0790_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4206_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [14]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [14]),
    .O(_0790_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4207_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [15]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [15]),
    .O(_0790_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4208_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [16]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [16]),
    .O(_0790_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4209_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [17]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [17]),
    .O(_0790_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4210_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [18]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [18]),
    .O(_0790_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4211_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [19]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [19]),
    .O(_0790_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4212_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [20]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [20]),
    .O(_0790_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4213_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [21]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [21]),
    .O(_0790_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4214_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [22]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [22]),
    .O(_0790_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4215_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [23]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [23]),
    .O(_0790_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4216_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [24]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [24]),
    .O(_0790_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4217_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [25]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [25]),
    .O(_0790_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4218_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [26]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [26]),
    .O(_0790_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4219_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [27]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [27]),
    .O(_0790_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4220_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [28]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [28]),
    .O(_0790_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4221_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [29]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [29]),
    .O(_0790_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4222_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [30]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [30]),
    .O(_0790_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4223_ (
    .I0(\soc.cpu.genblk2.pcpi_div.dividend [31]),
    .I1(\soc.cpu.genblk2.pcpi_div.divisor [31]),
    .O(_0790_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _4224_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(reset_cnt[0]),
    .O(_0776_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4225_ (
    .I0(\soc.cpu.reg_pc [0]),
    .I1(\soc.cpu.decoded_imm [0]),
    .O(_0753_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4226_ (
    .I0(\soc.cpu.reg_pc [1]),
    .I1(\soc.cpu.decoded_imm [1]),
    .O(_0753_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4227_ (
    .I0(\soc.cpu.reg_pc [2]),
    .I1(\soc.cpu.decoded_imm [2]),
    .O(_0753_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4228_ (
    .I0(\soc.cpu.reg_pc [3]),
    .I1(\soc.cpu.decoded_imm [3]),
    .O(_0753_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4229_ (
    .I0(\soc.cpu.reg_pc [4]),
    .I1(\soc.cpu.decoded_imm [4]),
    .O(_0753_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4230_ (
    .I0(\soc.cpu.reg_pc [5]),
    .I1(\soc.cpu.decoded_imm [5]),
    .O(_0753_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4231_ (
    .I0(\soc.cpu.reg_pc [6]),
    .I1(\soc.cpu.decoded_imm [6]),
    .O(_0753_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4232_ (
    .I0(\soc.cpu.reg_pc [7]),
    .I1(\soc.cpu.decoded_imm [7]),
    .O(_0753_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4233_ (
    .I0(\soc.cpu.reg_pc [8]),
    .I1(\soc.cpu.decoded_imm [8]),
    .O(_0753_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4234_ (
    .I0(\soc.cpu.reg_pc [9]),
    .I1(\soc.cpu.decoded_imm [9]),
    .O(_0753_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4235_ (
    .I0(\soc.cpu.reg_pc [10]),
    .I1(\soc.cpu.decoded_imm [10]),
    .O(_0753_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4236_ (
    .I0(\soc.cpu.reg_pc [11]),
    .I1(\soc.cpu.decoded_imm [11]),
    .O(_0753_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4237_ (
    .I0(\soc.cpu.reg_pc [12]),
    .I1(\soc.cpu.decoded_imm [12]),
    .O(_0753_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4238_ (
    .I0(\soc.cpu.reg_pc [13]),
    .I1(\soc.cpu.decoded_imm [13]),
    .O(_0753_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4239_ (
    .I0(\soc.cpu.reg_pc [14]),
    .I1(\soc.cpu.decoded_imm [14]),
    .O(_0753_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4240_ (
    .I0(\soc.cpu.reg_pc [15]),
    .I1(\soc.cpu.decoded_imm [15]),
    .O(_0753_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4241_ (
    .I0(\soc.cpu.reg_pc [16]),
    .I1(\soc.cpu.decoded_imm [16]),
    .O(_0753_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4242_ (
    .I0(\soc.cpu.reg_pc [17]),
    .I1(\soc.cpu.decoded_imm [17]),
    .O(_0753_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4243_ (
    .I0(\soc.cpu.reg_pc [18]),
    .I1(\soc.cpu.decoded_imm [18]),
    .O(_0753_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4244_ (
    .I0(\soc.cpu.reg_pc [19]),
    .I1(\soc.cpu.decoded_imm [19]),
    .O(_0753_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4245_ (
    .I0(\soc.cpu.reg_pc [20]),
    .I1(\soc.cpu.decoded_imm [20]),
    .O(_0753_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4246_ (
    .I0(\soc.cpu.reg_pc [21]),
    .I1(\soc.cpu.decoded_imm [21]),
    .O(_0753_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4247_ (
    .I0(\soc.cpu.reg_pc [22]),
    .I1(\soc.cpu.decoded_imm [22]),
    .O(_0753_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4248_ (
    .I0(\soc.cpu.reg_pc [23]),
    .I1(\soc.cpu.decoded_imm [23]),
    .O(_0753_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4249_ (
    .I0(\soc.cpu.reg_pc [24]),
    .I1(\soc.cpu.decoded_imm [24]),
    .O(_0753_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4250_ (
    .I0(\soc.cpu.reg_pc [25]),
    .I1(\soc.cpu.decoded_imm [25]),
    .O(_0753_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4251_ (
    .I0(\soc.cpu.reg_pc [26]),
    .I1(\soc.cpu.decoded_imm [26]),
    .O(_0753_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4252_ (
    .I0(\soc.cpu.reg_pc [27]),
    .I1(\soc.cpu.decoded_imm [27]),
    .O(_0753_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4253_ (
    .I0(\soc.cpu.reg_pc [28]),
    .I1(\soc.cpu.decoded_imm [28]),
    .O(_0753_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4254_ (
    .I0(\soc.cpu.reg_pc [29]),
    .I1(\soc.cpu.decoded_imm [29]),
    .O(_0753_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4255_ (
    .I0(\soc.cpu.reg_pc [30]),
    .I1(\soc.cpu.decoded_imm [30]),
    .O(_0753_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4256_ (
    .I0(\soc.cpu.reg_pc [31]),
    .I1(\soc.cpu.decoded_imm [31]),
    .O(_0753_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'ha5c3)
  ) _4257_ (
    .I0(\soc.cpu.reg_op2 [0]),
    .I1(_1217_[0]),
    .I2(\soc.cpu.reg_op1 [0]),
    .I3(\soc.cpu.instr_sub ),
    .O(_0764_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'ha5c3)
  ) _4258_ (
    .I0(\soc.cpu.reg_op2 [1]),
    .I1(_1217_[1]),
    .I2(\soc.cpu.reg_op1 [1]),
    .I3(\soc.cpu.instr_sub ),
    .O(_0764_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4259_ (
    .I0(\soc.cpu.reg_op2 [2]),
    .I1(_1217_[2]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [2]),
    .O(_0764_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4260_ (
    .I0(\soc.cpu.reg_op2 [3]),
    .I1(_1217_[3]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [3]),
    .O(_0764_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4261_ (
    .I0(\soc.cpu.reg_op2 [4]),
    .I1(_1217_[4]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [4]),
    .O(_0764_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4262_ (
    .I0(\soc.cpu.reg_op2 [5]),
    .I1(_1217_[5]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [5]),
    .O(_0764_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4263_ (
    .I0(\soc.cpu.reg_op2 [6]),
    .I1(_1217_[6]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [6]),
    .O(_0764_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4264_ (
    .I0(\soc.cpu.reg_op2 [7]),
    .I1(_1217_[7]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [7]),
    .O(_0764_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4265_ (
    .I0(\soc.cpu.reg_op2 [8]),
    .I1(_1217_[8]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [8]),
    .O(_0764_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4266_ (
    .I0(\soc.cpu.reg_op2 [9]),
    .I1(_1217_[9]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [9]),
    .O(_0764_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4267_ (
    .I0(\soc.cpu.reg_op2 [10]),
    .I1(_1217_[10]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [10]),
    .O(_0764_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4268_ (
    .I0(\soc.cpu.reg_op2 [11]),
    .I1(_1217_[11]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [11]),
    .O(_0764_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4269_ (
    .I0(\soc.cpu.reg_op2 [12]),
    .I1(_1217_[12]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [12]),
    .O(_0764_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4270_ (
    .I0(\soc.cpu.reg_op2 [13]),
    .I1(_1217_[13]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [13]),
    .O(_0764_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4271_ (
    .I0(\soc.cpu.reg_op2 [14]),
    .I1(_1217_[14]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [14]),
    .O(_0764_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4272_ (
    .I0(\soc.cpu.reg_op2 [15]),
    .I1(_1217_[15]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [15]),
    .O(_0764_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4273_ (
    .I0(\soc.cpu.reg_op2 [16]),
    .I1(_1217_[16]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [16]),
    .O(_0764_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4274_ (
    .I0(\soc.cpu.reg_op2 [17]),
    .I1(_1217_[17]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [17]),
    .O(_0764_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4275_ (
    .I0(\soc.cpu.reg_op2 [18]),
    .I1(_1217_[18]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [18]),
    .O(_0764_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4276_ (
    .I0(\soc.cpu.reg_op2 [19]),
    .I1(_1217_[19]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [19]),
    .O(_0764_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4277_ (
    .I0(\soc.cpu.reg_op2 [20]),
    .I1(_1217_[20]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [20]),
    .O(_0764_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4278_ (
    .I0(\soc.cpu.reg_op2 [21]),
    .I1(_1217_[21]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [21]),
    .O(_0764_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4279_ (
    .I0(\soc.cpu.reg_op2 [22]),
    .I1(_1217_[22]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [22]),
    .O(_0764_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4280_ (
    .I0(\soc.cpu.reg_op2 [23]),
    .I1(_1217_[23]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [23]),
    .O(_0764_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4281_ (
    .I0(\soc.cpu.reg_op2 [24]),
    .I1(_1217_[24]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [24]),
    .O(_0764_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4282_ (
    .I0(\soc.cpu.reg_op2 [25]),
    .I1(_1217_[25]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [25]),
    .O(_0764_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4283_ (
    .I0(\soc.cpu.reg_op2 [26]),
    .I1(_1217_[26]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [26]),
    .O(_0764_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4284_ (
    .I0(\soc.cpu.reg_op2 [27]),
    .I1(_1217_[27]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [27]),
    .O(_0764_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4285_ (
    .I0(\soc.cpu.reg_op2 [28]),
    .I1(_1217_[28]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [28]),
    .O(_0764_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4286_ (
    .I0(\soc.cpu.reg_op2 [29]),
    .I1(_1217_[29]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [29]),
    .O(_0764_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4287_ (
    .I0(\soc.cpu.reg_op2 [30]),
    .I1(_1217_[30]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [30]),
    .O(_0764_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac53)
  ) _4288_ (
    .I0(\soc.cpu.reg_op2 [31]),
    .I1(_1217_[31]),
    .I2(\soc.cpu.instr_sub ),
    .I3(\soc.cpu.reg_op1 [31]),
    .O(_0764_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h5a3c)
  ) _4289_ (
    .I0(\soc.cpu.reg_out [2]),
    .I1(\soc.cpu.reg_next_pc [2]),
    .I2(\soc.cpu.mem_la_firstword_xfer ),
    .I3(_1476_[0]),
    .O(_0759_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4290_ (
    .I0(_0738_[0]),
    .I1(\soc.cpu.decoded_imm_uj [1]),
    .O(_0748_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4291_ (
    .I0(_0738_[1]),
    .I1(\soc.cpu.decoded_imm_uj [2]),
    .O(_0748_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4292_ (
    .I0(_0738_[2]),
    .I1(\soc.cpu.decoded_imm_uj [3]),
    .O(_0748_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4293_ (
    .I0(_0738_[3]),
    .I1(\soc.cpu.decoded_imm_uj [4]),
    .O(_0748_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4294_ (
    .I0(_0738_[4]),
    .I1(\soc.cpu.decoded_imm_uj [5]),
    .O(_0748_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4295_ (
    .I0(_0738_[5]),
    .I1(\soc.cpu.decoded_imm_uj [6]),
    .O(_0748_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4296_ (
    .I0(_0738_[6]),
    .I1(\soc.cpu.decoded_imm_uj [7]),
    .O(_0748_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4297_ (
    .I0(_0738_[7]),
    .I1(\soc.cpu.decoded_imm_uj [8]),
    .O(_0748_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4298_ (
    .I0(_0738_[8]),
    .I1(\soc.cpu.decoded_imm_uj [9]),
    .O(_0748_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4299_ (
    .I0(_0738_[9]),
    .I1(\soc.cpu.decoded_imm_uj [10]),
    .O(_0748_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4300_ (
    .I0(_0738_[10]),
    .I1(\soc.cpu.decoded_imm_uj [11]),
    .O(_0748_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4301_ (
    .I0(_0738_[11]),
    .I1(\soc.cpu.decoded_imm_uj [12]),
    .O(_0748_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4302_ (
    .I0(_0738_[12]),
    .I1(\soc.cpu.decoded_imm_uj [13]),
    .O(_0748_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4303_ (
    .I0(_0738_[13]),
    .I1(\soc.cpu.decoded_imm_uj [14]),
    .O(_0748_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4304_ (
    .I0(_0738_[14]),
    .I1(\soc.cpu.decoded_imm_uj [15]),
    .O(_0748_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4305_ (
    .I0(_0738_[15]),
    .I1(\soc.cpu.decoded_imm_uj [16]),
    .O(_0748_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4306_ (
    .I0(_0738_[16]),
    .I1(\soc.cpu.decoded_imm_uj [17]),
    .O(_0748_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4307_ (
    .I0(_0738_[17]),
    .I1(\soc.cpu.decoded_imm_uj [18]),
    .O(_0748_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4308_ (
    .I0(_0738_[18]),
    .I1(\soc.cpu.decoded_imm_uj [19]),
    .O(_0748_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4309_ (
    .I0(_0738_[19]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4310_ (
    .I0(_0738_[20]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4311_ (
    .I0(_0738_[21]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4312_ (
    .I0(_0738_[22]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4313_ (
    .I0(_0738_[23]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4314_ (
    .I0(_0738_[24]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4315_ (
    .I0(_0738_[25]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4316_ (
    .I0(_0738_[26]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4317_ (
    .I0(_0738_[27]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4318_ (
    .I0(_0738_[28]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4319_ (
    .I0(_0738_[29]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4320_ (
    .I0(_0738_[30]),
    .I1(\soc.cpu.decoded_imm_uj [30]),
    .O(_0748_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4321_ (
    .I0(\soc.cpu.latched_compr ),
    .I1(\soc.cpu.reg_pc [1]),
    .O(_0730_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4322_ (
    .I0(\soc.cpu.latched_compr ),
    .I1(\soc.cpu.reg_pc [2]),
    .O(_0730_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4323_ (
    .I0(_0738_[0]),
    .I1(\soc.cpu.compressed_instr ),
    .O(_0740_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _4324_ (
    .I0(_0738_[1]),
    .I1(\soc.cpu.compressed_instr ),
    .O(_0740_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h41)
  ) _4325_ (
    .I0(\soc.simpleuart.cfg_divider [0]),
    .I1(\soc.simpleuart.recv_divcnt [0]),
    .I2(\soc.simpleuart.cfg_divider [1]),
    .O(_1208_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2416508928)
  ) _4326_ (
    .I0(\soc.simpleuart.cfg_divider [2]),
    .I1(\soc.simpleuart.recv_divcnt [1]),
    .I2(\soc.simpleuart.cfg_divider [3]),
    .I3(\soc.simpleuart.recv_divcnt [2]),
    .I4(_1479_[0]),
    .O(_1208_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _4327_ (
    .I0(\soc.simpleuart.cfg_divider [8]),
    .I1(\soc.simpleuart.recv_divcnt [7]),
    .I2(_1482_[1]),
    .O(_1208_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2416508928)
  ) _4328_ (
    .I0(\soc.simpleuart.cfg_divider [14]),
    .I1(\soc.simpleuart.recv_divcnt [13]),
    .I2(\soc.simpleuart.cfg_divider [15]),
    .I3(\soc.simpleuart.recv_divcnt [14]),
    .I4(_1512_[0]),
    .O(_1208_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _4329_ (
    .I0(\soc.simpleuart.cfg_divider [20]),
    .I1(\soc.simpleuart.recv_divcnt [19]),
    .I2(_1513_[1]),
    .O(_1208_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _4330_ (
    .I0(\soc.simpleuart.cfg_divider [26]),
    .I1(\soc.simpleuart.recv_divcnt [25]),
    .I2(_1488_[1]),
    .O(_1208_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4331_ (
    .I0(_0790_[2]),
    .I1(_0790_[1]),
    .I2(_0790_[0]),
    .O(_1200_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4332_ (
    .I0(_0790_[5]),
    .I1(_0790_[4]),
    .I2(_0790_[3]),
    .O(_1200_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4333_ (
    .I0(_0790_[8]),
    .I1(_0790_[7]),
    .I2(_0790_[6]),
    .O(_1200_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4334_ (
    .I0(_0790_[11]),
    .I1(_0790_[10]),
    .I2(_0790_[9]),
    .O(_1200_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4335_ (
    .I0(_0790_[14]),
    .I1(_0790_[13]),
    .I2(_0790_[12]),
    .O(_1200_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4336_ (
    .I0(_0790_[17]),
    .I1(_0790_[16]),
    .I2(_0790_[15]),
    .O(_1200_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4337_ (
    .I0(_0790_[20]),
    .I1(_0790_[19]),
    .I2(_0790_[18]),
    .O(_1200_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4338_ (
    .I0(_0790_[23]),
    .I1(_0790_[22]),
    .I2(_0790_[21]),
    .O(_1200_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4339_ (
    .I0(_0790_[26]),
    .I1(_0790_[25]),
    .I2(_0790_[24]),
    .O(_1200_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _4340_ (
    .I0(_0790_[29]),
    .I1(_0790_[28]),
    .I2(_0790_[27]),
    .O(_1200_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _4341_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [32]),
    .I1(_0790_[31]),
    .I2(_0790_[30]),
    .O(_1200_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _4342_ (
    .I0(_1515_[0]),
    .I1(\soc.cpu.mem_addr [10]),
    .O(_1173_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9009)
  ) _4343_ (
    .I0(\soc.simpleuart.cfg_divider [0]),
    .I1(\soc.simpleuart.send_divcnt [0]),
    .I2(\soc.simpleuart.cfg_divider [1]),
    .I3(\soc.simpleuart.send_divcnt [1]),
    .O(_1204_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4344_ (
    .I0(\soc.simpleuart.cfg_divider [2]),
    .I1(\soc.simpleuart.send_divcnt [2]),
    .I2(\soc.simpleuart.cfg_divider [3]),
    .I3(\soc.simpleuart.send_divcnt [3]),
    .I4(\soc.simpleuart.cfg_divider [4]),
    .I5(\soc.simpleuart.send_divcnt [4]),
    .O(_1204_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4345_ (
    .I0(\soc.simpleuart.cfg_divider [5]),
    .I1(\soc.simpleuart.send_divcnt [5]),
    .I2(\soc.simpleuart.cfg_divider [6]),
    .I3(\soc.simpleuart.send_divcnt [6]),
    .I4(\soc.simpleuart.cfg_divider [7]),
    .I5(\soc.simpleuart.send_divcnt [7]),
    .O(_1204_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4346_ (
    .I0(\soc.simpleuart.cfg_divider [8]),
    .I1(\soc.simpleuart.send_divcnt [8]),
    .I2(\soc.simpleuart.cfg_divider [9]),
    .I3(\soc.simpleuart.send_divcnt [9]),
    .I4(\soc.simpleuart.cfg_divider [10]),
    .I5(\soc.simpleuart.send_divcnt [10]),
    .O(_1204_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4347_ (
    .I0(\soc.simpleuart.cfg_divider [11]),
    .I1(\soc.simpleuart.send_divcnt [11]),
    .I2(\soc.simpleuart.cfg_divider [12]),
    .I3(\soc.simpleuart.send_divcnt [12]),
    .I4(\soc.simpleuart.cfg_divider [13]),
    .I5(\soc.simpleuart.send_divcnt [13]),
    .O(_1204_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4348_ (
    .I0(\soc.simpleuart.cfg_divider [14]),
    .I1(\soc.simpleuart.send_divcnt [14]),
    .I2(\soc.simpleuart.cfg_divider [15]),
    .I3(\soc.simpleuart.send_divcnt [15]),
    .I4(\soc.simpleuart.cfg_divider [16]),
    .I5(\soc.simpleuart.send_divcnt [16]),
    .O(_1204_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4349_ (
    .I0(\soc.simpleuart.cfg_divider [17]),
    .I1(\soc.simpleuart.send_divcnt [17]),
    .I2(\soc.simpleuart.cfg_divider [18]),
    .I3(\soc.simpleuart.send_divcnt [18]),
    .I4(\soc.simpleuart.cfg_divider [19]),
    .I5(\soc.simpleuart.send_divcnt [19]),
    .O(_1204_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4350_ (
    .I0(\soc.simpleuart.cfg_divider [20]),
    .I1(\soc.simpleuart.send_divcnt [20]),
    .I2(\soc.simpleuart.cfg_divider [21]),
    .I3(\soc.simpleuart.send_divcnt [21]),
    .I4(\soc.simpleuart.cfg_divider [22]),
    .I5(\soc.simpleuart.send_divcnt [22]),
    .O(_1204_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4351_ (
    .I0(\soc.simpleuart.cfg_divider [23]),
    .I1(\soc.simpleuart.send_divcnt [23]),
    .I2(\soc.simpleuart.cfg_divider [24]),
    .I3(\soc.simpleuart.send_divcnt [24]),
    .I4(\soc.simpleuart.cfg_divider [25]),
    .I5(\soc.simpleuart.send_divcnt [25]),
    .O(_1204_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4352_ (
    .I0(\soc.simpleuart.cfg_divider [26]),
    .I1(\soc.simpleuart.send_divcnt [26]),
    .I2(\soc.simpleuart.cfg_divider [27]),
    .I3(\soc.simpleuart.send_divcnt [27]),
    .I4(\soc.simpleuart.cfg_divider [28]),
    .I5(\soc.simpleuart.send_divcnt [28]),
    .O(_1204_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4353_ (
    .I0(\soc.simpleuart.cfg_divider [29]),
    .I1(\soc.simpleuart.send_divcnt [29]),
    .I2(\soc.simpleuart.cfg_divider [30]),
    .I3(\soc.simpleuart.send_divcnt [30]),
    .I4(\soc.simpleuart.cfg_divider [31]),
    .I5(\soc.simpleuart.send_divcnt [31]),
    .O(_1204_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9009)
  ) _4354_ (
    .I0(\soc.simpleuart.recv_divcnt [0]),
    .I1(\soc.simpleuart.cfg_divider [0]),
    .I2(\soc.simpleuart.cfg_divider [1]),
    .I3(\soc.simpleuart.recv_divcnt [1]),
    .O(_1212_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4355_ (
    .I0(\soc.simpleuart.cfg_divider [2]),
    .I1(\soc.simpleuart.recv_divcnt [2]),
    .I2(\soc.simpleuart.cfg_divider [3]),
    .I3(\soc.simpleuart.recv_divcnt [3]),
    .I4(\soc.simpleuart.cfg_divider [4]),
    .I5(\soc.simpleuart.recv_divcnt [4]),
    .O(_1212_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4356_ (
    .I0(\soc.simpleuart.cfg_divider [5]),
    .I1(\soc.simpleuart.recv_divcnt [5]),
    .I2(\soc.simpleuart.cfg_divider [6]),
    .I3(\soc.simpleuart.recv_divcnt [6]),
    .I4(\soc.simpleuart.cfg_divider [7]),
    .I5(\soc.simpleuart.recv_divcnt [7]),
    .O(_1212_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4357_ (
    .I0(\soc.simpleuart.cfg_divider [8]),
    .I1(\soc.simpleuart.recv_divcnt [8]),
    .I2(\soc.simpleuart.cfg_divider [9]),
    .I3(\soc.simpleuart.recv_divcnt [9]),
    .I4(\soc.simpleuart.cfg_divider [10]),
    .I5(\soc.simpleuart.recv_divcnt [10]),
    .O(_1212_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4358_ (
    .I0(\soc.simpleuart.cfg_divider [11]),
    .I1(\soc.simpleuart.recv_divcnt [11]),
    .I2(\soc.simpleuart.cfg_divider [12]),
    .I3(\soc.simpleuart.recv_divcnt [12]),
    .I4(\soc.simpleuart.cfg_divider [13]),
    .I5(\soc.simpleuart.recv_divcnt [13]),
    .O(_1212_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4359_ (
    .I0(\soc.simpleuart.cfg_divider [14]),
    .I1(\soc.simpleuart.recv_divcnt [14]),
    .I2(\soc.simpleuart.cfg_divider [15]),
    .I3(\soc.simpleuart.recv_divcnt [15]),
    .I4(\soc.simpleuart.cfg_divider [16]),
    .I5(\soc.simpleuart.recv_divcnt [16]),
    .O(_1212_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4360_ (
    .I0(\soc.simpleuart.cfg_divider [17]),
    .I1(\soc.simpleuart.recv_divcnt [17]),
    .I2(\soc.simpleuart.cfg_divider [18]),
    .I3(\soc.simpleuart.recv_divcnt [18]),
    .I4(\soc.simpleuart.cfg_divider [19]),
    .I5(\soc.simpleuart.recv_divcnt [19]),
    .O(_1212_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4361_ (
    .I0(\soc.simpleuart.cfg_divider [20]),
    .I1(\soc.simpleuart.recv_divcnt [20]),
    .I2(\soc.simpleuart.cfg_divider [21]),
    .I3(\soc.simpleuart.recv_divcnt [21]),
    .I4(\soc.simpleuart.cfg_divider [22]),
    .I5(\soc.simpleuart.recv_divcnt [22]),
    .O(_1212_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4362_ (
    .I0(\soc.simpleuart.cfg_divider [23]),
    .I1(\soc.simpleuart.recv_divcnt [23]),
    .I2(\soc.simpleuart.cfg_divider [24]),
    .I3(\soc.simpleuart.recv_divcnt [24]),
    .I4(\soc.simpleuart.cfg_divider [25]),
    .I5(\soc.simpleuart.recv_divcnt [25]),
    .O(_1212_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4363_ (
    .I0(\soc.simpleuart.cfg_divider [26]),
    .I1(\soc.simpleuart.recv_divcnt [26]),
    .I2(\soc.simpleuart.cfg_divider [27]),
    .I3(\soc.simpleuart.recv_divcnt [27]),
    .I4(\soc.simpleuart.cfg_divider [28]),
    .I5(\soc.simpleuart.recv_divcnt [28]),
    .O(_1212_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h9009000000009009)
  ) _4364_ (
    .I0(\soc.simpleuart.cfg_divider [29]),
    .I1(\soc.simpleuart.recv_divcnt [29]),
    .I2(\soc.simpleuart.cfg_divider [30]),
    .I3(\soc.simpleuart.recv_divcnt [30]),
    .I4(\soc.simpleuart.cfg_divider [31]),
    .I5(\soc.simpleuart.recv_divcnt [31]),
    .O(_1212_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4365_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [12]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [12]),
    .O(_0844_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4366_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [13]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [13]),
    .O(_0844_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4367_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [14]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [14]),
    .O(_0844_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4368_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [15]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [15]),
    .O(_0844_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4369_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [0]),
    .O(_0840_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4370_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [1]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [1]),
    .O(_0840_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4371_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [2]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [2]),
    .O(_0840_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4372_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [3]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [3]),
    .O(_0840_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4373_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [28]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [28]),
    .O(_0860_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4374_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [29]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [29]),
    .O(_0860_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4375_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [30]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [30]),
    .O(_0860_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4376_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [31]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [31]),
    .O(_0860_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4377_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [4]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [4]),
    .O(_0856_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4378_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [5]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [5]),
    .O(_0856_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4379_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [6]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [6]),
    .O(_0856_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4380_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [7]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [7]),
    .O(_0856_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4381_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [8]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [8]),
    .O(_0848_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4382_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [9]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [9]),
    .O(_0848_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4383_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [10]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [10]),
    .O(_0848_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4384_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [11]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [11]),
    .O(_0848_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4385_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [24]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [24]),
    .O(_0852_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4386_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [25]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [25]),
    .O(_0852_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4387_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [26]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [26]),
    .O(_0852_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4388_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [27]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [27]),
    .O(_0852_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4389_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [16]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [16]),
    .O(_0868_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4390_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [17]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [17]),
    .O(_0868_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4391_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [18]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [18]),
    .O(_0868_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4392_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [19]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [19]),
    .O(_0868_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4393_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [20]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [20]),
    .O(_0864_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4394_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [21]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [21]),
    .O(_0864_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4395_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [22]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [22]),
    .O(_0864_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4396_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [23]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [23]),
    .O(_0864_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4397_ (
    .I(_1523_),
    .O(_0377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4398_ (
    .I(\soc.cpu.mem_addr [25]),
    .O(_1175_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4399_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [6]),
    .O(_0813_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4400_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [5]),
    .O(_0813_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4401_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [4]),
    .O(_0813_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4402_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [3]),
    .O(_0813_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4403_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [2]),
    .O(_0813_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4404_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [1]),
    .O(_0813_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4405_ (
    .I(\soc.cpu.timer [31]),
    .O(_0769_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4406_ (
    .I(\soc.cpu.timer [30]),
    .O(_0769_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4407_ (
    .I(\soc.cpu.timer [20]),
    .O(_0769_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4408_ (
    .I(\soc.cpu.timer [19]),
    .O(_0769_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4409_ (
    .I(\soc.cpu.timer [18]),
    .O(_0769_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4410_ (
    .I(\soc.cpu.timer [16]),
    .O(_0769_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4411_ (
    .I(\soc.cpu.timer [14]),
    .O(_0769_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4412_ (
    .I(\soc.cpu.timer [13]),
    .O(_0769_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4413_ (
    .I(\soc.cpu.timer [12]),
    .O(_0769_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4414_ (
    .I(\soc.cpu.timer [11]),
    .O(_0769_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4415_ (
    .I(\soc.cpu.timer [10]),
    .O(_0769_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4416_ (
    .I(\soc.cpu.timer [9]),
    .O(_0769_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4417_ (
    .I(\soc.cpu.timer [8]),
    .O(_0769_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4418_ (
    .I(\soc.cpu.timer [7]),
    .O(_0769_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4419_ (
    .I(\soc.cpu.timer [6]),
    .O(_0769_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4420_ (
    .I(\soc.cpu.timer [5]),
    .O(_0769_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4421_ (
    .I(\soc.cpu.timer [3]),
    .O(_0769_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4422_ (
    .I(\soc.simpleuart.send_bitcnt [3]),
    .O(_0772_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4423_ (
    .I(\soc.simpleuart.send_bitcnt [2]),
    .O(_0772_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4424_ (
    .I(\soc.cpu.timer [1]),
    .O(_0769_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4425_ (
    .I(\soc.cpu.timer [23]),
    .O(_0769_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4426_ (
    .I(\soc.cpu.timer [24]),
    .O(_0769_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4427_ (
    .I(\soc.cpu.timer [29]),
    .O(_0769_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4428_ (
    .I(\soc.simpleuart.send_bitcnt [1]),
    .O(_0772_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4429_ (
    .I(\soc.cpu.timer [2]),
    .O(_0769_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4430_ (
    .I(\soc.cpu.timer [4]),
    .O(_0769_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4431_ (
    .I(\soc.cpu.timer [15]),
    .O(_0769_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4432_ (
    .I(\soc.cpu.timer [17]),
    .O(_0769_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4433_ (
    .I(\soc.cpu.timer [21]),
    .O(_0769_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4434_ (
    .I(\soc.cpu.timer [22]),
    .O(_0769_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4435_ (
    .I(\soc.cpu.timer [25]),
    .O(_0769_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4436_ (
    .I(\soc.cpu.timer [26]),
    .O(_0769_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4437_ (
    .I(\soc.cpu.timer [27]),
    .O(_0769_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4438_ (
    .I(\soc.cpu.timer [28]),
    .O(_0769_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4439_ (
    .I(\soc.cpu.pcpi_timeout_counter [3]),
    .O(_0766_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4440_ (
    .I(\soc.cpu.pcpi_timeout_counter [2]),
    .O(_0766_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4441_ (
    .I(\soc.cpu.pcpi_timeout_counter [1]),
    .O(_0766_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4442_ (
    .I(\soc.simpleuart.recv_divcnt [0]),
    .O(_0784_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4443_ (
    .I(\soc.simpleuart.recv_state [0]),
    .O(_0781_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4444_ (
    .I(\soc.cpu.reg_op1 [0]),
    .O(_0805_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4445_ (
    .I(\soc.cpu.reg_op1 [1]),
    .O(_0805_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4446_ (
    .I(_1726_),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4447_ (
    .I(_1524_),
    .O(_0376_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4448_ (
    .I(\soc.cpu.latched_compr ),
    .O(_0728_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4449_ (
    .I(\soc.cpu.compressed_instr ),
    .O(_0737_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4450_ (
    .I(\soc.cpu.reg_op2 [10]),
    .O(_0798_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4451_ (
    .I(\soc.cpu.reg_op2 [12]),
    .O(_0798_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4452_ (
    .I(\soc.cpu.reg_op2 [13]),
    .O(_0798_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4453_ (
    .I(\soc.cpu.reg_op2 [14]),
    .O(_0798_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4454_ (
    .I(\soc.cpu.reg_op2 [15]),
    .O(_0798_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4455_ (
    .I(\soc.cpu.reg_op2 [16]),
    .O(_0798_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4456_ (
    .I(\soc.cpu.reg_op2 [17]),
    .O(_0798_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4457_ (
    .I(\soc.cpu.reg_op2 [18]),
    .O(_0798_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4458_ (
    .I(\soc.cpu.reg_op2 [19]),
    .O(_0798_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4459_ (
    .I(\soc.cpu.reg_op2 [20]),
    .O(_0798_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4460_ (
    .I(\soc.cpu.reg_op2 [21]),
    .O(_0798_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4461_ (
    .I(\soc.cpu.reg_op2 [22]),
    .O(_0798_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4462_ (
    .I(\soc.cpu.reg_op2 [23]),
    .O(_0798_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4463_ (
    .I(\soc.cpu.reg_op2 [24]),
    .O(_0798_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4464_ (
    .I(\soc.cpu.reg_op2 [25]),
    .O(_0798_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4465_ (
    .I(\soc.cpu.reg_op2 [26]),
    .O(_0798_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4466_ (
    .I(\soc.cpu.reg_op2 [27]),
    .O(_0798_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4467_ (
    .I(\soc.cpu.reg_op2 [28]),
    .O(_0798_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4468_ (
    .I(\soc.cpu.reg_op2 [29]),
    .O(_0798_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4469_ (
    .I(\soc.cpu.reg_op2 [30]),
    .O(_0798_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4470_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [0]),
    .O(_0795_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4471_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [1]),
    .O(_0795_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4472_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [2]),
    .O(_0795_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4473_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [3]),
    .O(_0795_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4474_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [4]),
    .O(_0795_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4475_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [5]),
    .O(_0795_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4476_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [6]),
    .O(_0795_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4477_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [7]),
    .O(_0795_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4478_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [8]),
    .O(_0795_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4479_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [9]),
    .O(_0795_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4480_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [10]),
    .O(_0795_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4481_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [11]),
    .O(_0795_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4482_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [12]),
    .O(_0795_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4483_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [13]),
    .O(_0795_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4484_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [14]),
    .O(_0795_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4485_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [15]),
    .O(_0795_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4486_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [16]),
    .O(_0795_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4487_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [17]),
    .O(_0795_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4488_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [18]),
    .O(_0795_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4489_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [19]),
    .O(_0795_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4490_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [20]),
    .O(_0795_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4491_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [21]),
    .O(_0795_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4492_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [22]),
    .O(_0795_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4493_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [23]),
    .O(_0795_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4494_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [24]),
    .O(_0795_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4495_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [25]),
    .O(_0795_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4496_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [26]),
    .O(_0795_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4497_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [27]),
    .O(_0795_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4498_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [28]),
    .O(_0795_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4499_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [29]),
    .O(_0795_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4500_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [30]),
    .O(_0795_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4501_ (
    .I(\soc.cpu.genblk2.pcpi_div.quotient [31]),
    .O(_0795_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4502_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [0]),
    .O(_0792_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4503_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [1]),
    .O(_0792_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4504_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [2]),
    .O(_0792_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4505_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [3]),
    .O(_0792_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4506_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [4]),
    .O(_0792_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4507_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [5]),
    .O(_0792_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4508_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [6]),
    .O(_0792_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4509_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [7]),
    .O(_0792_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4510_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [8]),
    .O(_0792_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4511_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [9]),
    .O(_0792_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4512_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [10]),
    .O(_0792_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4513_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [11]),
    .O(_0792_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4514_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [12]),
    .O(_0792_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4515_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [13]),
    .O(_0792_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4516_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [14]),
    .O(_0792_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4517_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [15]),
    .O(_0792_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4518_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [16]),
    .O(_0792_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4519_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [17]),
    .O(_0792_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4520_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [18]),
    .O(_0792_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4521_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [19]),
    .O(_0792_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4522_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [20]),
    .O(_0792_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4523_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [21]),
    .O(_0792_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4524_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [22]),
    .O(_0792_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4525_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [23]),
    .O(_0792_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4526_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [24]),
    .O(_0792_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4527_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [25]),
    .O(_0792_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4528_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [26]),
    .O(_0792_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4529_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [27]),
    .O(_0792_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4530_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [28]),
    .O(_0792_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4531_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [29]),
    .O(_0792_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4532_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [30]),
    .O(_0792_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4533_ (
    .I(\soc.cpu.genblk2.pcpi_div.dividend [31]),
    .O(_0792_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4534_ (
    .I(\soc.cpu.reg_op1 [31]),
    .O(_0805_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4535_ (
    .I(\soc.cpu.reg_op1 [2]),
    .O(_0805_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4536_ (
    .I(\soc.cpu.reg_op1 [3]),
    .O(_0805_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4537_ (
    .I(\soc.cpu.reg_op1 [4]),
    .O(_0805_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4538_ (
    .I(\soc.cpu.reg_op1 [5]),
    .O(_0805_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4539_ (
    .I(\soc.cpu.reg_op1 [6]),
    .O(_0805_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4540_ (
    .I(\soc.cpu.reg_op1 [7]),
    .O(_0805_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4541_ (
    .I(\soc.cpu.reg_op1 [8]),
    .O(_0805_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4542_ (
    .I(\soc.cpu.reg_op1 [9]),
    .O(_0805_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4543_ (
    .I(\soc.cpu.reg_op1 [10]),
    .O(_0805_[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4544_ (
    .I(\soc.cpu.reg_op1 [11]),
    .O(_0805_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4545_ (
    .I(\soc.cpu.reg_op1 [12]),
    .O(_0805_[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4546_ (
    .I(\soc.cpu.reg_op1 [13]),
    .O(_0805_[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4547_ (
    .I(\soc.cpu.reg_op1 [14]),
    .O(_0805_[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4548_ (
    .I(\soc.cpu.reg_op1 [15]),
    .O(_0805_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4549_ (
    .I(\soc.cpu.reg_op1 [16]),
    .O(_0805_[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4550_ (
    .I(\soc.cpu.reg_op1 [17]),
    .O(_0805_[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4551_ (
    .I(\soc.cpu.reg_op1 [18]),
    .O(_0805_[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4552_ (
    .I(\soc.cpu.reg_op1 [19]),
    .O(_0805_[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4553_ (
    .I(\soc.cpu.reg_op1 [20]),
    .O(_0805_[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4554_ (
    .I(\soc.cpu.reg_op1 [21]),
    .O(_0805_[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4555_ (
    .I(\soc.cpu.reg_op1 [22]),
    .O(_0805_[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4556_ (
    .I(\soc.cpu.reg_op1 [23]),
    .O(_0805_[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4557_ (
    .I(\soc.cpu.reg_op1 [24]),
    .O(_0805_[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4558_ (
    .I(\soc.cpu.reg_op1 [25]),
    .O(_0805_[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4559_ (
    .I(\soc.cpu.reg_op1 [26]),
    .O(_0805_[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4560_ (
    .I(\soc.cpu.reg_op1 [27]),
    .O(_0805_[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4561_ (
    .I(\soc.cpu.reg_op1 [28]),
    .O(_0805_[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4562_ (
    .I(\soc.cpu.reg_op1 [29]),
    .O(_0805_[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4563_ (
    .I(\soc.cpu.reg_op1 [30]),
    .O(_0805_[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4564_ (
    .I(\soc.simpleuart.send_divcnt [0]),
    .O(_0787_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4565_ (
    .I(\soc.cpu.count_instr [0]),
    .O(_0745_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4566_ (
    .I(\soc.cpu.count_cycle [0]),
    .O(_0735_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4567_ (
    .I(_1171_[1]),
    .O(_1170_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4568_ (
    .I(_1171_[3]),
    .O(_1170_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4569_ (
    .I(_1171_[4]),
    .O(_1170_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4570_ (
    .I(_1171_[5]),
    .O(_1170_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4571_ (
    .I(\soc.cpu.reg_op2 [0]),
    .O(_0798_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4572_ (
    .I(\soc.cpu.reg_op2 [1]),
    .O(_0798_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4573_ (
    .I(\soc.cpu.reg_op2 [2]),
    .O(_0798_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4574_ (
    .I(\soc.cpu.reg_op2 [3]),
    .O(_0798_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4575_ (
    .I(\soc.cpu.reg_op2 [4]),
    .O(_0798_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4576_ (
    .I(\soc.cpu.reg_op2 [5]),
    .O(_0798_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4577_ (
    .I(\soc.cpu.reg_op2 [6]),
    .O(_0798_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4578_ (
    .I(\soc.cpu.reg_op2 [7]),
    .O(_0798_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4579_ (
    .I(\soc.cpu.reg_op2 [8]),
    .O(_0798_[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4580_ (
    .I(\soc.cpu.reg_op2 [9]),
    .O(_0798_[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4581_ (
    .I(\soc.cpu.reg_op2 [11]),
    .O(_0798_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4582_ (
    .I(\soc.cpu.reg_op2 [31]),
    .O(_0798_[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4583_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4584_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4585_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4586_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4587_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4588_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4589_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4590_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4591_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4592_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4593_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4594_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4595_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4596_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4597_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4598_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4599_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4600_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4601_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4602_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4603_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4604_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4605_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4606_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4607_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4608_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4609_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4610_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4611_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4612_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4613_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4614_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4615_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4616_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4617_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4618_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4619_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4620_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4621_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4622_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4623_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4624_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4625_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4626_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4627_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4628_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4629_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4630_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4631_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4632_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4633_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4634_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4635_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4636_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4637_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4638_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4639_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4640_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4641_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4642_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4643_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4644_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4645_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4646_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4647_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4648_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4649_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4650_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4651_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4652_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4653_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4654_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4655_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4656_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4657_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4658_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4659_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4660_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4661_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4662_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4663_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4664_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4665_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4666_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4667_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4668_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4669_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4670_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4671_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4672_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4673_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4674_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4675_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4676_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4677_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4678_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4679_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4680_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4681_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4682_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4683_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4684_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4685_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4686_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4687_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4688_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4689_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4690_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4691_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4692_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4693_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4694_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4695_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4696_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4697_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4698_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4699_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4700_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4701_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4702_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4703_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4704_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4705_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4706_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4707_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4708_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4709_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4710_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4711_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4712_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4713_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4714_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4715_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4716_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4717_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4718_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4719_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4720_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4721_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4722_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4723_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4724_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4725_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4726_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4727_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4728_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4729_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4730_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4731_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4732_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4733_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4734_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4735_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4736_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4737_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4738_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4739_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4740_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4741_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4742_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4743_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4744_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4745_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4746_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4747_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4748_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4749_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4750_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4751_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4752_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4753_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4754_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4755_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4756_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4757_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4758_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4759_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4760_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4761_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4762_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4763_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4764_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4765_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4766_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4767_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4768_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4769_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4770_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4771_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4772_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4773_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4774_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4775_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4776_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4777_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4778_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4779_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4780_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4781_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4782_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4783_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4784_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4785_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4786_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4787_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4788_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4789_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4790_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4791_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4792_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4793_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4794_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4795_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4796_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4797_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4798_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4799_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4800_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4801_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4802_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4803_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4804_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4805_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4806_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4807_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4808_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4809_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4810_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4811_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4812_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4813_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4814_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4815_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4816_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4817_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4818_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4819_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4820_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4821_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4822_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4823_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4824_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4825_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4826_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4827_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4828_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4829_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4830_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4831_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4832_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4833_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4834_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4835_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4836_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4837_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4838_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4839_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4840_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4841_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4842_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4843_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4844_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4845_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4846_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4847_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4848_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4849_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4850_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4851_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4852_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4853_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4854_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4855_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4856_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4857_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4858_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4859_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4860_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4861_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4862_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4863_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4864_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4865_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4866_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4867_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4868_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4869_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4870_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4871_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4872_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4873_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4874_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4875_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4876_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4877_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4878_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4879_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4880_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4881_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4882_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4883_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4884_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4885_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4886_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4887_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4888_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4889_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4890_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4891_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4892_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4893_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4894_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4895_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4896_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4897_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4898_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4899_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4900_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4901_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4902_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _4903_ (
    .I(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .O(_0774_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4904_ (
    .CI(1'h0),
    .CO(_0729_[3:0]),
    .CYINIT(1'h0),
    .DI({ 2'h0, _0728_[1], \soc.cpu.latched_compr  }),
    .O(_0731_[3:0]),
    .S({ \soc.cpu.reg_pc [4:3], _0730_[1:0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4905_ (
    .CI(_0729_[3]),
    .CO(_0729_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[7:4]),
    .S(\soc.cpu.reg_pc [8:5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4906_ (
    .CI(_0729_[7]),
    .CO(_0729_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[11:8]),
    .S(\soc.cpu.reg_pc [12:9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4907_ (
    .CI(_0729_[11]),
    .CO(_0729_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[15:12]),
    .S(\soc.cpu.reg_pc [16:13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4908_ (
    .CI(_0729_[15]),
    .CO(_0729_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[19:16]),
    .S(\soc.cpu.reg_pc [20:17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4909_ (
    .CI(_0729_[19]),
    .CO(_0729_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[23:20]),
    .S(\soc.cpu.reg_pc [24:21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4910_ (
    .CI(_0729_[23]),
    .CO(_0729_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0731_[27:24]),
    .S(\soc.cpu.reg_pc [28:25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1295.23-1295.55|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4911_ (
    .CI(_0729_[27]),
    .CO({ _0732_[31], _0729_[30:28] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0733_[31], _0731_[30:28] }),
    .S({ 1'h0, \soc.cpu.reg_pc [31:29] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4912_ (
    .CI(1'h0),
    .CO(_0734_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0736_[3:0]),
    .S({ \soc.cpu.count_cycle [3:1], _0735_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4913_ (
    .CI(_0734_[39]),
    .CO(_0734_[43:40]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[43:40]),
    .S(\soc.cpu.count_cycle [43:40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4914_ (
    .CI(_0734_[43]),
    .CO(_0734_[47:44]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[47:44]),
    .S(\soc.cpu.count_cycle [47:44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4915_ (
    .CI(_0734_[47]),
    .CO(_0734_[51:48]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[51:48]),
    .S(\soc.cpu.count_cycle [51:48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4916_ (
    .CI(_0734_[51]),
    .CO(_0734_[55:52]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[55:52]),
    .S(\soc.cpu.count_cycle [55:52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4917_ (
    .CI(_0734_[55]),
    .CO(_0734_[59:56]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[59:56]),
    .S(\soc.cpu.count_cycle [59:56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4918_ (
    .CI(_0734_[59]),
    .CO(_0734_[63:60]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[63:60]),
    .S(\soc.cpu.count_cycle [63:60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4919_ (
    .CI(_0734_[3]),
    .CO(_0734_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[7:4]),
    .S(\soc.cpu.count_cycle [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4920_ (
    .CI(_0734_[7]),
    .CO(_0734_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[11:8]),
    .S(\soc.cpu.count_cycle [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4921_ (
    .CI(_0734_[11]),
    .CO(_0734_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[15:12]),
    .S(\soc.cpu.count_cycle [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4922_ (
    .CI(_0734_[15]),
    .CO(_0734_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[19:16]),
    .S(\soc.cpu.count_cycle [19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4923_ (
    .CI(_0734_[19]),
    .CO(_0734_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[23:20]),
    .S(\soc.cpu.count_cycle [23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4924_ (
    .CI(_0734_[23]),
    .CO(_0734_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[27:24]),
    .S(\soc.cpu.count_cycle [27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4925_ (
    .CI(_0734_[27]),
    .CO(_0734_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[31:28]),
    .S(\soc.cpu.count_cycle [31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4926_ (
    .CI(_0734_[31]),
    .CO(_0734_[35:32]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[35:32]),
    .S(\soc.cpu.count_cycle [35:32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1405.28-1405.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4927_ (
    .CI(_0734_[35]),
    .CO(_0734_[39:36]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0736_[39:36]),
    .S(\soc.cpu.count_cycle [39:36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4928_ (
    .CI(1'h0),
    .CO(_0739_[3:0]),
    .CYINIT(1'h0),
    .DI({ 2'h0, _0737_[1], \soc.cpu.compressed_instr  }),
    .O(_0741_[3:0]),
    .S({ _0738_[3:2], _0740_[1:0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4929_ (
    .CI(_0739_[3]),
    .CO(_0739_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[7:4]),
    .S(_0738_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4930_ (
    .CI(_0739_[7]),
    .CO(_0739_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[11:8]),
    .S(_0738_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4931_ (
    .CI(_0739_[11]),
    .CO(_0739_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[15:12]),
    .S(_0738_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4932_ (
    .CI(_0739_[15]),
    .CO(_0739_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[19:16]),
    .S(_0738_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4933_ (
    .CI(_0739_[19]),
    .CO(_0739_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[23:20]),
    .S(_0738_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4934_ (
    .CI(_0739_[23]),
    .CO(_0739_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0741_[27:24]),
    .S(_0738_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1530.22-1530.61|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4935_ (
    .CI(_0739_[27]),
    .CO({ _0742_[31], _0739_[30:28] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0743_[31], _0741_[30:28] }),
    .S({ 1'h0, _0738_[30:28] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4936_ (
    .CI(1'h0),
    .CO(_0744_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0746_[3:0]),
    .S({ \soc.cpu.count_instr [3:1], _0745_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4937_ (
    .CI(_0744_[39]),
    .CO(_0744_[43:40]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[43:40]),
    .S(\soc.cpu.count_instr [43:40])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4938_ (
    .CI(_0744_[43]),
    .CO(_0744_[47:44]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[47:44]),
    .S(\soc.cpu.count_instr [47:44])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4939_ (
    .CI(_0744_[47]),
    .CO(_0744_[51:48]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[51:48]),
    .S(\soc.cpu.count_instr [51:48])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4940_ (
    .CI(_0744_[51]),
    .CO(_0744_[55:52]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[55:52]),
    .S(\soc.cpu.count_instr [55:52])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4941_ (
    .CI(_0744_[55]),
    .CO(_0744_[59:56]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[59:56]),
    .S(\soc.cpu.count_instr [59:56])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4942_ (
    .CI(_0744_[59]),
    .CO(_0744_[63:60]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[63:60]),
    .S(\soc.cpu.count_instr [63:60])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4943_ (
    .CI(_0744_[3]),
    .CO(_0744_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[7:4]),
    .S(\soc.cpu.count_instr [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4944_ (
    .CI(_0744_[7]),
    .CO(_0744_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[11:8]),
    .S(\soc.cpu.count_instr [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4945_ (
    .CI(_0744_[11]),
    .CO(_0744_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[15:12]),
    .S(\soc.cpu.count_instr [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4946_ (
    .CI(_0744_[15]),
    .CO(_0744_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[19:16]),
    .S(\soc.cpu.count_instr [19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4947_ (
    .CI(_0744_[19]),
    .CO(_0744_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[23:20]),
    .S(\soc.cpu.count_instr [23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4948_ (
    .CI(_0744_[23]),
    .CO(_0744_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[27:24]),
    .S(\soc.cpu.count_instr [27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4949_ (
    .CI(_0744_[27]),
    .CO(_0744_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[31:28]),
    .S(\soc.cpu.count_instr [31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4950_ (
    .CI(_0744_[31]),
    .CO(_0744_[35:32]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[35:32]),
    .S(\soc.cpu.count_instr [35:32])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1542.22-1542.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4951_ (
    .CI(_0744_[35]),
    .CO(_0744_[39:36]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0746_[39:36]),
    .S(\soc.cpu.count_instr [39:36])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4952_ (
    .CI(1'h0),
    .CO(_0747_[3:0]),
    .CYINIT(1'h0),
    .DI(_0738_[3:0]),
    .O(_0749_[3:0]),
    .S(_0748_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4953_ (
    .CI(_0747_[3]),
    .CO(_0747_[7:4]),
    .CYINIT(1'h0),
    .DI(_0738_[7:4]),
    .O(_0749_[7:4]),
    .S(_0748_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4954_ (
    .CI(_0747_[7]),
    .CO(_0747_[11:8]),
    .CYINIT(1'h0),
    .DI(_0738_[11:8]),
    .O(_0749_[11:8]),
    .S(_0748_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4955_ (
    .CI(_0747_[11]),
    .CO(_0747_[15:12]),
    .CYINIT(1'h0),
    .DI(_0738_[15:12]),
    .O(_0749_[15:12]),
    .S(_0748_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4956_ (
    .CI(_0747_[15]),
    .CO(_0747_[19:16]),
    .CYINIT(1'h0),
    .DI(_0738_[19:16]),
    .O(_0749_[19:16]),
    .S(_0748_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4957_ (
    .CI(_0747_[19]),
    .CO(_0747_[23:20]),
    .CYINIT(1'h0),
    .DI(_0738_[23:20]),
    .O(_0749_[23:20]),
    .S(_0748_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4958_ (
    .CI(_0747_[23]),
    .CO(_0747_[27:24]),
    .CYINIT(1'h0),
    .DI(_0738_[27:24]),
    .O(_0749_[27:24]),
    .S(_0748_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1547.22-1547.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4959_ (
    .CI(_0747_[27]),
    .CO({ _0750_[31], _0747_[30:28] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, _0738_[30:28] }),
    .O({ _0751_[31], _0749_[30:28] }),
    .S({ 1'h0, _0748_[30:28] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4960_ (
    .CI(1'h0),
    .CO(_0752_[3:0]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [3:0]),
    .O(_0754_[3:0]),
    .S(_0753_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4961_ (
    .CI(_0752_[3]),
    .CO(_0752_[7:4]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [7:4]),
    .O(_0754_[7:4]),
    .S(_0753_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4962_ (
    .CI(_0752_[7]),
    .CO(_0752_[11:8]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [11:8]),
    .O(_0754_[11:8]),
    .S(_0753_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4963_ (
    .CI(_0752_[11]),
    .CO(_0752_[15:12]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [15:12]),
    .O(_0754_[15:12]),
    .S(_0753_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4964_ (
    .CI(_0752_[15]),
    .CO(_0752_[19:16]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [19:16]),
    .O(_0754_[19:16]),
    .S(_0753_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4965_ (
    .CI(_0752_[19]),
    .CO(_0752_[23:20]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [23:20]),
    .O(_0754_[23:20]),
    .S(_0753_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4966_ (
    .CI(_0752_[23]),
    .CO(_0752_[27:24]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [27:24]),
    .O(_0754_[27:24]),
    .S(_0753_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1784.16-1784.36|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4967_ (
    .CI(_0752_[27]),
    .CO(_0752_[31:28]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [31:28]),
    .O(_0754_[31:28]),
    .S(_0753_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4968_ (
    .CI(1'h0),
    .CO(_0755_[3:0]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [3:0]),
    .O(_0757_[3:0]),
    .S(_0756_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4969_ (
    .CI(_0755_[3]),
    .CO(_0755_[7:4]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [7:4]),
    .O(_0757_[7:4]),
    .S(_0756_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4970_ (
    .CI(_0755_[7]),
    .CO(_0755_[11:8]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [11:8]),
    .O(_0757_[11:8]),
    .S(_0756_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4971_ (
    .CI(_0755_[11]),
    .CO(_0755_[15:12]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [15:12]),
    .O(_0757_[15:12]),
    .S(_0756_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4972_ (
    .CI(_0755_[15]),
    .CO(_0755_[19:16]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [19:16]),
    .O(_0757_[19:16]),
    .S(_0756_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4973_ (
    .CI(_0755_[19]),
    .CO(_0755_[23:20]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [23:20]),
    .O(_0757_[23:20]),
    .S(_0756_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4974_ (
    .CI(_0755_[23]),
    .CO(_0755_[27:24]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [27:24]),
    .O(_0757_[27:24]),
    .S(_0756_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1847.18-1847.39|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4975_ (
    .CI(_0755_[27]),
    .CO(_0755_[31:28]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.decoded_imm [31:28]),
    .O(_0757_[31:28]),
    .S(_0756_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4976_ (
    .CI(1'h0),
    .CO(_0758_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, \soc.cpu.mem_la_firstword_xfer  }),
    .O(_0760_[3:0]),
    .S({ \soc.cpu.next_pc [5:3], _0759_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4977_ (
    .CI(_0758_[3]),
    .CO(_0758_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[7:4]),
    .S(\soc.cpu.next_pc [9:6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4978_ (
    .CI(_0758_[7]),
    .CO(_0758_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[11:8]),
    .S(\soc.cpu.next_pc [13:10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4979_ (
    .CI(_0758_[11]),
    .CO(_0758_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[15:12]),
    .S(\soc.cpu.next_pc [17:14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4980_ (
    .CI(_0758_[15]),
    .CO(_0758_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[19:16]),
    .S(\soc.cpu.next_pc [21:18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4981_ (
    .CI(_0758_[19]),
    .CO(_0758_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[23:20]),
    .S(\soc.cpu.next_pc [25:22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4982_ (
    .CI(_0758_[23]),
    .CO(_0758_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0760_[27:24]),
    .S(\soc.cpu.next_pc [29:26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:365.60-365.97|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4983_ (
    .CI(_0758_[27]),
    .CO({ _0761_[31:30], _0758_[29:28] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0762_[31:30], _0760_[29:28] }),
    .S({ 2'h0, \soc.cpu.next_pc [31:30] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4984_ (
    .CI(1'h0),
    .CO(_0763_[3:0]),
    .CYINIT(1'h1),
    .DI(\soc.cpu.reg_op1 [3:0]),
    .O(\soc.cpu.alu_add_sub [3:0]),
    .S(_0764_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4985_ (
    .CI(_0763_[3]),
    .CO(_0763_[7:4]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [7:4]),
    .O(\soc.cpu.alu_add_sub [7:4]),
    .S(_0764_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4986_ (
    .CI(_0763_[7]),
    .CO(_0763_[11:8]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [11:8]),
    .O(\soc.cpu.alu_add_sub [11:8]),
    .S(_0764_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4987_ (
    .CI(_0763_[11]),
    .CO(_0763_[15:12]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [15:12]),
    .O(\soc.cpu.alu_add_sub [15:12]),
    .S(_0764_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4988_ (
    .CI(_0763_[15]),
    .CO(_0763_[19:16]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [19:16]),
    .O(\soc.cpu.alu_add_sub [19:16]),
    .S(_0764_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4989_ (
    .CI(_0763_[19]),
    .CO(_0763_[23:20]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [23:20]),
    .O(\soc.cpu.alu_add_sub [23:20]),
    .S(_0764_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4990_ (
    .CI(_0763_[23]),
    .CO(_0763_[27:24]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [27:24]),
    .O(\soc.cpu.alu_add_sub [27:24]),
    .S(_0764_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1218.30-1218.47|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4991_ (
    .CI(_0763_[27]),
    .CO(_0763_[31:28]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.reg_op1 [31:28]),
    .O(\soc.cpu.alu_add_sub [31:28]),
    .S(_0764_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1398.30-1398.54|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4992_ (
    .CI(1'h0),
    .CO(_0765_),
    .CYINIT(1'h1),
    .DI(\soc.cpu.pcpi_timeout_counter ),
    .O(_0767_),
    .S({ _0766_[3:1], \soc.cpu.pcpi_timeout_counter [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _4993_ (
    .CI(1'h0),
    .CO(_0768_[3:0]),
    .CYINIT(1'h1),
    .DI(\soc.cpu.timer [3:0]),
    .O(_0770_[3:0]),
    .S({ _0769_[3:1], \soc.cpu.timer [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4994_ (
    .CI(_0768_[3]),
    .CO(_0768_[7:4]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [7:4]),
    .O(_0770_[7:4]),
    .S(_0769_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4995_ (
    .CI(_0768_[7]),
    .CO(_0768_[11:8]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [11:8]),
    .O(_0770_[11:8]),
    .S(_0769_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4996_ (
    .CI(_0768_[11]),
    .CO(_0768_[15:12]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [15:12]),
    .O(_0770_[15:12]),
    .S(_0769_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4997_ (
    .CI(_0768_[15]),
    .CO(_0768_[19:16]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [19:16]),
    .O(_0770_[19:16]),
    .S(_0769_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4998_ (
    .CI(_0768_[19]),
    .CO(_0768_[23:20]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [23:20]),
    .O(_0770_[23:20]),
    .S(_0769_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _4999_ (
    .CI(_0768_[23]),
    .CO(_0768_[27:24]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [27:24]),
    .O(_0770_[27:24]),
    .S(_0769_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1415.8-1415.17|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5000_ (
    .CI(_0768_[27]),
    .CO(_0768_[31:28]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.timer [31:28]),
    .O(_0770_[31:28]),
    .S(_0769_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:127.25-127.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5001_ (
    .CI(1'h0),
    .CO(_0771_),
    .CYINIT(1'h1),
    .DI(\soc.simpleuart.send_bitcnt ),
    .O(_0773_),
    .S({ _0772_[3:1], \soc.simpleuart.send_bitcnt [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5002_ (
    .CI(1'h0),
    .CO(_0775_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, _0774_ }),
    .O(_0777_[3:0]),
    .S({ reset_cnt[3:1], _0776_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:37.16-37.35|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5003_ (
    .CI(_0775_[3]),
    .CO({ _0778_[7:6], _0775_[5:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0779_[7:6], _0777_[5:4] }),
    .S({ 2'h0, reset_cnt[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:97.29-97.43|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5004_ (
    .CI(1'h0),
    .CO(_0780_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0782_),
    .S({ \soc.simpleuart.recv_state [3:1], _0781_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5005_ (
    .CI(1'h0),
    .CO(_0783_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0785_[3:0]),
    .S({ \soc.simpleuart.recv_divcnt [3:1], _0784_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5006_ (
    .CI(_0783_[3]),
    .CO(_0783_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[7:4]),
    .S(\soc.simpleuart.recv_divcnt [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5007_ (
    .CI(_0783_[7]),
    .CO(_0783_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[11:8]),
    .S(\soc.simpleuart.recv_divcnt [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5008_ (
    .CI(_0783_[11]),
    .CO(_0783_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[15:12]),
    .S(\soc.simpleuart.recv_divcnt [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5009_ (
    .CI(_0783_[15]),
    .CO(_0783_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[19:16]),
    .S(\soc.simpleuart.recv_divcnt [19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5010_ (
    .CI(_0783_[19]),
    .CO(_0783_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[23:20]),
    .S(\soc.simpleuart.recv_divcnt [23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5011_ (
    .CI(_0783_[23]),
    .CO(_0783_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[27:24]),
    .S(\soc.simpleuart.recv_divcnt [27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:74.22-74.37|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5012_ (
    .CI(_0783_[27]),
    .CO(_0783_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0785_[31:28]),
    .S(\soc.simpleuart.recv_divcnt [31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5013_ (
    .CI(1'h0),
    .CO(_0786_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0788_[3:0]),
    .S({ \soc.simpleuart.send_divcnt [3:1], _0787_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5014_ (
    .CI(_0786_[3]),
    .CO(_0786_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[7:4]),
    .S(\soc.simpleuart.send_divcnt [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5015_ (
    .CI(_0786_[7]),
    .CO(_0786_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[11:8]),
    .S(\soc.simpleuart.send_divcnt [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5016_ (
    .CI(_0786_[11]),
    .CO(_0786_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[15:12]),
    .S(\soc.simpleuart.send_divcnt [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5017_ (
    .CI(_0786_[15]),
    .CO(_0786_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[19:16]),
    .S(\soc.simpleuart.send_divcnt [19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5018_ (
    .CI(_0786_[19]),
    .CO(_0786_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[23:20]),
    .S(\soc.simpleuart.send_divcnt [23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5019_ (
    .CI(_0786_[23]),
    .CO(_0786_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[27:24]),
    .S(\soc.simpleuart.send_divcnt [27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:109.20-109.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5020_ (
    .CI(_0786_[27]),
    .CO(_0786_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0788_[31:28]),
    .S(\soc.simpleuart.send_divcnt [31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5021_ (
    .CI(1'h0),
    .CO(_0789_[3:0]),
    .CYINIT(1'h1),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [3:0]),
    .O(_0791_[3:0]),
    .S(_0790_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5022_ (
    .CI(_0789_[3]),
    .CO(_0789_[7:4]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [7:4]),
    .O(_0791_[7:4]),
    .S(_0790_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5023_ (
    .CI(_0789_[7]),
    .CO(_0789_[11:8]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [11:8]),
    .O(_0791_[11:8]),
    .S(_0790_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5024_ (
    .CI(_0789_[11]),
    .CO(_0789_[15:12]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [15:12]),
    .O(_0791_[15:12]),
    .S(_0790_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5025_ (
    .CI(_0789_[15]),
    .CO(_0789_[19:16]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [19:16]),
    .O(_0791_[19:16]),
    .S(_0790_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5026_ (
    .CI(_0789_[19]),
    .CO(_0789_[23:20]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [23:20]),
    .O(_0791_[23:20]),
    .S(_0790_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5027_ (
    .CI(_0789_[23]),
    .CO(_0789_[27:24]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [27:24]),
    .O(_0791_[27:24]),
    .S(_0790_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2427.17-2427.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5028_ (
    .CI(_0789_[27]),
    .CO(_0789_[31:28]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk2.pcpi_div.dividend [31:28]),
    .O(_0791_[31:28]),
    .S(_0790_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5029_ (
    .CI(1'h0),
    .CO(_0793_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_0794_[3:0]),
    .S(_0792_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5030_ (
    .CI(_0793_[3]),
    .CO(_0793_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[7:4]),
    .S(_0792_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5031_ (
    .CI(_0793_[7]),
    .CO(_0793_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[11:8]),
    .S(_0792_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5032_ (
    .CI(_0793_[11]),
    .CO(_0793_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[15:12]),
    .S(_0792_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5033_ (
    .CI(_0793_[15]),
    .CO(_0793_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[19:16]),
    .S(_0792_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5034_ (
    .CI(_0793_[19]),
    .CO(_0793_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[23:20]),
    .S(_0792_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5035_ (
    .CI(_0793_[23]),
    .CO(_0793_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[27:24]),
    .S(_0792_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2423.26-2423.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5036_ (
    .CI(_0793_[27]),
    .CO(_0793_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0794_[31:28]),
    .S(_0792_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5037_ (
    .CI(1'h0),
    .CO(_0796_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_0797_[3:0]),
    .S(_0795_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5038_ (
    .CI(_0796_[3]),
    .CO(_0796_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[7:4]),
    .S(_0795_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5039_ (
    .CI(_0796_[7]),
    .CO(_0796_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[11:8]),
    .S(_0795_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5040_ (
    .CI(_0796_[11]),
    .CO(_0796_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[15:12]),
    .S(_0795_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5041_ (
    .CI(_0796_[15]),
    .CO(_0796_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[19:16]),
    .S(_0795_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5042_ (
    .CI(_0796_[19]),
    .CO(_0796_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[23:20]),
    .S(_0795_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5043_ (
    .CI(_0796_[23]),
    .CO(_0796_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[27:24]),
    .S(_0795_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2421.26-2421.35|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5044_ (
    .CI(_0796_[27]),
    .CO(_0796_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0797_[31:28]),
    .S(_0795_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5045_ (
    .CI(1'h0),
    .CO(_0799_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_0800_[3:0]),
    .S(_0798_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5046_ (
    .CI(_0799_[3]),
    .CO(_0799_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[7:4]),
    .S(_0798_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5047_ (
    .CI(_0799_[7]),
    .CO(_0799_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[11:8]),
    .S(_0798_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5048_ (
    .CI(_0799_[11]),
    .CO(_0799_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[15:12]),
    .S(_0798_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5049_ (
    .CI(_0799_[15]),
    .CO(_0799_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[19:16]),
    .S(_0798_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5050_ (
    .CI(_0799_[19]),
    .CO(_0799_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[23:20]),
    .S(_0798_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5051_ (
    .CI(_0799_[23]),
    .CO(_0799_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[27:24]),
    .S(_0798_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2403.59-2403.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5052_ (
    .CI(_0799_[27]),
    .CO(_0799_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0800_[31:28]),
    .S(_0798_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5053_ (
    .CI(1'h0),
    .CO(_0801_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [32]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [35:32]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [35:32]),
    .S(_0802_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5054_ (
    .CI(_0801_[3]),
    .CO({ _0803_[7:5], _0801_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0804_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [36] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5055_ (
    .CI(1'h0),
    .CO(_0806_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_0807_[3:0]),
    .S(_0805_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5056_ (
    .CI(_0806_[3]),
    .CO(_0806_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[7:4]),
    .S(_0805_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5057_ (
    .CI(_0806_[7]),
    .CO(_0806_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[11:8]),
    .S(_0805_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5058_ (
    .CI(_0806_[11]),
    .CO(_0806_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[15:12]),
    .S(_0805_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5059_ (
    .CI(_0806_[15]),
    .CO(_0806_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[19:16]),
    .S(_0805_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5060_ (
    .CI(_0806_[19]),
    .CO(_0806_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[23:20]),
    .S(_0805_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5061_ (
    .CI(_0806_[23]),
    .CO(_0806_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[27:24]),
    .S(_0805_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2402.59-2402.68|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5062_ (
    .CI(_0806_[27]),
    .CO(_0806_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0807_[31:28]),
    .S(_0805_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5063_ (
    .CI(1'h0),
    .CO(_0808_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [36]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [39:36]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [39:36]),
    .S(_0809_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5064_ (
    .CI(_0808_[3]),
    .CO({ _0810_[7:5], _0808_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0811_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [40] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5065_ (
    .CI(1'h0),
    .CO(_0812_[3:0]),
    .CYINIT(1'h1),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [3:0]),
    .O(_0814_[3:0]),
    .S({ _0813_[3:1], \soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2227.19-2227.46|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5066_ (
    .CI(_0812_[3]),
    .CO({ _0815_[7], _0812_[6:4] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [6:4] }),
    .O({ _0816_[7], _0814_[6:4] }),
    .S({ 1'h0, _0813_[6:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5067_ (
    .CI(1'h0),
    .CO(_0817_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [40]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [43:40]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [43:40]),
    .S(_0818_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5068_ (
    .CI(_0817_[3]),
    .CO({ _0819_[7:5], _0817_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0820_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [44] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5069_ (
    .CI(1'h0),
    .CO(_0821_),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [60]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [63:60]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [63:60]),
    .S(_0822_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5070_ (
    .CI(1'h0),
    .CO(_0823_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [44]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [47:44]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [47:44]),
    .S(_0824_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5071_ (
    .CI(_0823_[3]),
    .CO({ _0825_[7:5], _0823_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0826_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [48] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5072_ (
    .CI(1'h0),
    .CO(_0827_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [52]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [55:52]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [55:52]),
    .S(_0828_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5073_ (
    .CI(_0827_[3]),
    .CO({ _0829_[7:5], _0827_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0830_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [56] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5074_ (
    .CI(1'h0),
    .CO(_0831_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [48]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [51:48]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [51:48]),
    .S(_0832_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5075_ (
    .CI(_0831_[3]),
    .CO({ _0833_[7:5], _0831_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0834_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [52] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _5076_ (
    .CI(1'h0),
    .CO(_0835_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [56]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [59:56]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [59:56]),
    .S(_0836_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2193.8-2193.91|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _5077_ (
    .CI(_0835_[3]),
    .CO({ _0837_[7:5], _0835_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0838_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [60] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5078_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1128_),
    .Q(\soc.simpleuart.recv_buf_valid ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5079_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_1712_[0]),
    .Q(iomem_ready),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5080_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [0]),
    .Q(gpio[0]),
    .R(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5081_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [1]),
    .Q(gpio[1]),
    .R(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5082_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [2]),
    .Q(gpio[2]),
    .R(_0052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5083_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [3]),
    .Q(gpio[3]),
    .R(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5084_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [4]),
    .Q(gpio[4]),
    .R(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5085_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [5]),
    .Q(gpio[5]),
    .R(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5086_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [6]),
    .Q(gpio[6]),
    .R(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5087_ (
    .C(\soc.clk ),
    .CE(_0014_),
    .D(\soc.cpu.mem_wdata [7]),
    .Q(gpio[7]),
    .R(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5088_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[0]),
    .Q(reset_cnt[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5089_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[1]),
    .Q(reset_cnt[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5090_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[2]),
    .Q(reset_cnt[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5091_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[3]),
    .Q(reset_cnt[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5092_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[4]),
    .Q(reset_cnt[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:36.2-38.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _5093_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0777_[5]),
    .Q(reset_cnt[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5094_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [16]),
    .Q(\soc.simpleuart.cfg_divider [16]),
    .R(_0058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5095_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [17]),
    .Q(\soc.simpleuart.cfg_divider [17]),
    .R(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5096_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [18]),
    .Q(\soc.simpleuart.cfg_divider [18]),
    .R(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5097_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [19]),
    .Q(\soc.simpleuart.cfg_divider [19]),
    .R(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5098_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [20]),
    .Q(\soc.simpleuart.cfg_divider [20]),
    .R(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5099_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [21]),
    .Q(\soc.simpleuart.cfg_divider [21]),
    .R(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5100_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [22]),
    .Q(\soc.simpleuart.cfg_divider [22]),
    .R(_0064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5101_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [2]),
    .D(\soc.cpu.mem_wdata [23]),
    .Q(\soc.simpleuart.cfg_divider [23]),
    .R(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5102_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [24]),
    .Q(\soc.simpleuart.cfg_divider [24]),
    .R(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5103_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [25]),
    .Q(\soc.simpleuart.cfg_divider [25]),
    .R(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5104_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [26]),
    .Q(\soc.simpleuart.cfg_divider [26]),
    .R(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5105_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [27]),
    .Q(\soc.simpleuart.cfg_divider [27]),
    .R(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5106_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [28]),
    .Q(\soc.simpleuart.cfg_divider [28]),
    .R(_0070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5107_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [29]),
    .Q(\soc.simpleuart.cfg_divider [29]),
    .R(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5108_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [30]),
    .Q(\soc.simpleuart.cfg_divider [30]),
    .R(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5109_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [3]),
    .D(\soc.cpu.mem_wdata [31]),
    .Q(\soc.simpleuart.cfg_divider [31]),
    .R(_0073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5110_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [8]),
    .Q(\soc.simpleuart.cfg_divider [8]),
    .R(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5111_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [9]),
    .Q(\soc.simpleuart.cfg_divider [9]),
    .R(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5112_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [10]),
    .Q(\soc.simpleuart.cfg_divider [10]),
    .R(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5113_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [11]),
    .Q(\soc.simpleuart.cfg_divider [11]),
    .R(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5114_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [12]),
    .Q(\soc.simpleuart.cfg_divider [12]),
    .R(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5115_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [13]),
    .Q(\soc.simpleuart.cfg_divider [13]),
    .R(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5116_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [14]),
    .Q(\soc.simpleuart.cfg_divider [14]),
    .R(_0080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5117_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [1]),
    .D(\soc.cpu.mem_wdata [15]),
    .Q(\soc.simpleuart.cfg_divider [15]),
    .R(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5118_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0009_),
    .Q(\soc.cpu.mem_wordsize [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5119_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0010_),
    .Q(\soc.cpu.mem_wordsize [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5120_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0011_),
    .Q(\soc.cpu.mem_wordsize [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5121_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [2]),
    .Q(\soc.cpu.mem_addr [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5122_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [3]),
    .Q(\soc.cpu.mem_addr [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5123_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [4]),
    .Q(\soc.cpu.mem_addr [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5124_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [5]),
    .Q(\soc.cpu.mem_addr [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5125_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [6]),
    .Q(\soc.cpu.mem_addr [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5126_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [7]),
    .Q(\soc.cpu.mem_addr [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5127_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [8]),
    .Q(\soc.cpu.mem_addr [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5128_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [9]),
    .Q(\soc.cpu.mem_addr [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5129_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [10]),
    .Q(\soc.cpu.mem_addr [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5130_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [11]),
    .Q(\soc.cpu.mem_addr [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5131_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [12]),
    .Q(\soc.cpu.mem_addr [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5132_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [13]),
    .Q(\soc.cpu.mem_addr [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5133_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [14]),
    .Q(\soc.cpu.mem_addr [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5134_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [15]),
    .Q(\soc.cpu.mem_addr [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5135_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [16]),
    .Q(\soc.cpu.mem_addr [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5136_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [17]),
    .Q(\soc.cpu.mem_addr [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5137_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [18]),
    .Q(\soc.cpu.mem_addr [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5138_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [19]),
    .Q(\soc.cpu.mem_addr [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5139_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [20]),
    .Q(\soc.cpu.mem_addr [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5140_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [21]),
    .Q(\soc.cpu.mem_addr [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5141_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [22]),
    .Q(\soc.cpu.mem_addr [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5142_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [23]),
    .Q(\soc.cpu.mem_addr [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5143_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [24]),
    .Q(\soc.cpu.mem_addr [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5144_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [25]),
    .Q(\soc.cpu.mem_addr [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5145_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [26]),
    .Q(\soc.cpu.mem_addr [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5146_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [27]),
    .Q(\soc.cpu.mem_addr [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5147_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [28]),
    .Q(\soc.cpu.mem_addr [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5148_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [29]),
    .Q(\soc.cpu.mem_addr [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5149_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [30]),
    .Q(\soc.cpu.mem_addr [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5150_ (
    .C(\soc.clk ),
    .CE(_0025_),
    .D(\soc.cpu.mem_la_addr [31]),
    .Q(\soc.cpu.mem_addr [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5151_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[6]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [6]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5152_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0885_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [62]),
    .R(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5153_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0888_),
    .Q(\soc.ser_tx ),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5154_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0962_),
    .Q(\soc.simpleuart.send_pattern [1]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5155_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1037_),
    .Q(\soc.simpleuart.send_pattern [2]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5156_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0884_),
    .Q(\soc.simpleuart.send_pattern [3]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5157_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0882_),
    .Q(\soc.simpleuart.send_pattern [4]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5158_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0886_),
    .Q(\soc.simpleuart.send_pattern [5]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5159_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0887_),
    .Q(\soc.simpleuart.send_pattern [6]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5160_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0922_),
    .Q(\soc.simpleuart.send_pattern [7]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5161_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0894_),
    .Q(\soc.simpleuart.send_pattern [8]),
    .S(_1682_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5162_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0890_),
    .Q(\soc.simpleuart.send_bitcnt [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5163_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0893_),
    .Q(\soc.simpleuart.send_bitcnt [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5164_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0889_),
    .Q(\soc.simpleuart.send_bitcnt [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5165_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0892_),
    .Q(\soc.simpleuart.send_bitcnt [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5166_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0891_),
    .Q(\soc.cpu.genblk2.pcpi_div.instr_remu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5167_ (
    .C(\soc.clk ),
    .CE(_0012_),
    .D(_1602_[2]),
    .Q(\soc.simpleuart.send_dummy ),
    .S(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5168_ (
    .C(\soc.clk ),
    .CE(_0018_),
    .D(_1213_[0]),
    .Q(\soc.simpleuart.recv_state [0]),
    .R(_0084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5169_ (
    .C(\soc.clk ),
    .CE(_0018_),
    .D(_1213_[1]),
    .Q(\soc.simpleuart.recv_state [1]),
    .R(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5170_ (
    .C(\soc.clk ),
    .CE(_0018_),
    .D(_1213_[2]),
    .Q(\soc.simpleuart.recv_state [2]),
    .R(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5171_ (
    .C(\soc.clk ),
    .CE(_0018_),
    .D(_1213_[3]),
    .Q(\soc.simpleuart.recv_state [3]),
    .R(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5172_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[0]),
    .Q(\soc.simpleuart.send_divcnt [0]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5173_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[1]),
    .Q(\soc.simpleuart.send_divcnt [1]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5174_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[2]),
    .Q(\soc.simpleuart.send_divcnt [2]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5175_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[3]),
    .Q(\soc.simpleuart.send_divcnt [3]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5176_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[4]),
    .Q(\soc.simpleuart.send_divcnt [4]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5177_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[5]),
    .Q(\soc.simpleuart.send_divcnt [5]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5178_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[6]),
    .Q(\soc.simpleuart.send_divcnt [6]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5179_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[7]),
    .Q(\soc.simpleuart.send_divcnt [7]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5180_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[8]),
    .Q(\soc.simpleuart.send_divcnt [8]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5181_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[9]),
    .Q(\soc.simpleuart.send_divcnt [9]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5182_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[10]),
    .Q(\soc.simpleuart.send_divcnt [10]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5183_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[11]),
    .Q(\soc.simpleuart.send_divcnt [11]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5184_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[12]),
    .Q(\soc.simpleuart.send_divcnt [12]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5185_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[13]),
    .Q(\soc.simpleuart.send_divcnt [13]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5186_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[14]),
    .Q(\soc.simpleuart.send_divcnt [14]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5187_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[15]),
    .Q(\soc.simpleuart.send_divcnt [15]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5188_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[16]),
    .Q(\soc.simpleuart.send_divcnt [16]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5189_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[17]),
    .Q(\soc.simpleuart.send_divcnt [17]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5190_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[18]),
    .Q(\soc.simpleuart.send_divcnt [18]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5191_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[19]),
    .Q(\soc.simpleuart.send_divcnt [19]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5192_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[20]),
    .Q(\soc.simpleuart.send_divcnt [20]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5193_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[21]),
    .Q(\soc.simpleuart.send_divcnt [21]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5194_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[22]),
    .Q(\soc.simpleuart.send_divcnt [22]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5195_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[23]),
    .Q(\soc.simpleuart.send_divcnt [23]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5196_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[24]),
    .Q(\soc.simpleuart.send_divcnt [24]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5197_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[25]),
    .Q(\soc.simpleuart.send_divcnt [25]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5198_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[26]),
    .Q(\soc.simpleuart.send_divcnt [26]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5199_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[27]),
    .Q(\soc.simpleuart.send_divcnt [27]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5200_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[28]),
    .Q(\soc.simpleuart.send_divcnt [28]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5201_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[29]),
    .Q(\soc.simpleuart.send_divcnt [29]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5202_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[30]),
    .Q(\soc.simpleuart.send_divcnt [30]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:107.3-131.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5203_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0788_[31]),
    .Q(\soc.simpleuart.send_divcnt [31]),
    .R(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5204_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [1]),
    .Q(\soc.simpleuart.recv_pattern [0]),
    .R(_0088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5205_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [2]),
    .Q(\soc.simpleuart.recv_pattern [1]),
    .R(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5206_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [3]),
    .Q(\soc.simpleuart.recv_pattern [2]),
    .R(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5207_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [4]),
    .Q(\soc.simpleuart.recv_pattern [3]),
    .R(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5208_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [5]),
    .Q(\soc.simpleuart.recv_pattern [4]),
    .R(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5209_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [6]),
    .Q(\soc.simpleuart.recv_pattern [5]),
    .R(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5210_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.simpleuart.recv_pattern [7]),
    .Q(\soc.simpleuart.recv_pattern [6]),
    .R(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5211_ (
    .C(\soc.clk ),
    .CE(_0017_),
    .D(\soc.ser_rx ),
    .Q(\soc.simpleuart.recv_pattern [7]),
    .R(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5212_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [0]),
    .Q(\soc.simpleuart.recv_buf_data [0]),
    .R(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5213_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [1]),
    .Q(\soc.simpleuart.recv_buf_data [1]),
    .R(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5214_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [2]),
    .Q(\soc.simpleuart.recv_buf_data [2]),
    .R(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5215_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [3]),
    .Q(\soc.simpleuart.recv_buf_data [3]),
    .R(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5216_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [4]),
    .Q(\soc.simpleuart.recv_buf_data [4]),
    .R(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5217_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [5]),
    .Q(\soc.simpleuart.recv_buf_data [5]),
    .R(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5218_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [6]),
    .Q(\soc.simpleuart.recv_buf_data [6]),
    .R(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5219_ (
    .C(\soc.clk ),
    .CE(_1875_[3]),
    .D(\soc.simpleuart.recv_pattern [7]),
    .Q(\soc.simpleuart.recv_buf_data [7]),
    .R(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5220_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0913_),
    .Q(\soc.simpleuart.recv_divcnt [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5221_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0895_),
    .Q(\soc.simpleuart.recv_divcnt [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5222_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0896_),
    .Q(\soc.simpleuart.recv_divcnt [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5223_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0897_),
    .Q(\soc.simpleuart.recv_divcnt [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5224_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0898_),
    .Q(\soc.simpleuart.recv_divcnt [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5225_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0899_),
    .Q(\soc.simpleuart.recv_divcnt [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5226_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0900_),
    .Q(\soc.simpleuart.recv_divcnt [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5227_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0901_),
    .Q(\soc.simpleuart.recv_divcnt [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5228_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0902_),
    .Q(\soc.simpleuart.recv_divcnt [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5229_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1033_),
    .Q(\soc.simpleuart.recv_divcnt [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5230_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0916_),
    .Q(\soc.simpleuart.recv_divcnt [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5231_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1030_),
    .Q(\soc.simpleuart.recv_divcnt [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5232_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1029_),
    .Q(\soc.simpleuart.recv_divcnt [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5233_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1035_),
    .Q(\soc.simpleuart.recv_divcnt [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5234_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0910_),
    .Q(\soc.simpleuart.recv_divcnt [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5235_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0909_),
    .Q(\soc.simpleuart.recv_divcnt [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5236_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0908_),
    .Q(\soc.simpleuart.recv_divcnt [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5237_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0907_),
    .Q(\soc.simpleuart.recv_divcnt [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5238_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1025_),
    .Q(\soc.simpleuart.recv_divcnt [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5239_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0906_),
    .Q(\soc.simpleuart.recv_divcnt [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5240_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0905_),
    .Q(\soc.simpleuart.recv_divcnt [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5241_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1034_),
    .Q(\soc.simpleuart.recv_divcnt [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5242_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0904_),
    .Q(\soc.simpleuart.recv_divcnt [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5243_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1036_),
    .Q(\soc.simpleuart.recv_divcnt [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5244_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0903_),
    .Q(\soc.simpleuart.recv_divcnt [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5245_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0911_),
    .Q(\soc.simpleuart.recv_divcnt [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5246_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0912_),
    .Q(\soc.simpleuart.recv_divcnt [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5247_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1032_),
    .Q(\soc.simpleuart.recv_divcnt [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5248_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1028_),
    .Q(\soc.simpleuart.recv_divcnt [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5249_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1031_),
    .Q(\soc.simpleuart.recv_divcnt [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5250_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1026_),
    .Q(\soc.simpleuart.recv_divcnt [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:66.3-103.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5251_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0914_),
    .Q(\soc.simpleuart.recv_divcnt [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5252_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [0]),
    .Q(\soc.simpleuart.cfg_divider [0]),
    .S(_0104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5253_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [1]),
    .Q(\soc.simpleuart.cfg_divider [1]),
    .R(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5254_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [2]),
    .Q(\soc.simpleuart.cfg_divider [2]),
    .R(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5255_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [3]),
    .Q(\soc.simpleuart.cfg_divider [3]),
    .R(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5256_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [4]),
    .Q(\soc.simpleuart.cfg_divider [4]),
    .R(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5257_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [5]),
    .Q(\soc.simpleuart.cfg_divider [5]),
    .R(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5258_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [6]),
    .Q(\soc.simpleuart.cfg_divider [6]),
    .R(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:55.3-64.6|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5259_ (
    .C(\soc.clk ),
    .CE(\soc.simpleuart.reg_div_we [0]),
    .D(\soc.cpu.mem_wdata [7]),
    .Q(\soc.simpleuart.cfg_divider [7]),
    .R(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/progmem.v:796.3-798.60|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:150.13-158.6|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _5260_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .CLR(_0112_),
    .D(_0727_),
    .Q(\soc.progmem.o_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5261_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0664_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5262_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0665_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [32]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5263_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0666_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [33]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5264_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0667_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [34]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5265_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0668_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [35]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5266_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0669_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [36]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5267_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0670_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [37]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5268_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0671_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [38]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5269_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0672_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [39]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5270_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0673_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [40]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5271_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0674_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [41]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5272_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0675_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [42]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5273_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0676_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [43]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5274_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0677_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [44]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5275_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0678_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [45]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5276_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0679_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [46]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5277_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0680_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [47]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5278_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0681_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [48]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5279_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0682_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [49]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5280_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0683_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [50]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5281_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0684_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [51]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5282_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0685_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [52]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5283_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0686_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [53]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5284_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0687_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [54]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5285_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0688_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [55]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5286_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0689_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [56]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5287_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0690_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [57]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5288_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0691_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [58]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5289_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0692_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [59]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5290_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0693_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [60]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5291_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(_0694_),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [61]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5292_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[0]),
    .Q(\soc.memory.rdata [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5293_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[1]),
    .Q(\soc.memory.rdata [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5294_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[2]),
    .Q(\soc.memory.rdata [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5295_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[3]),
    .Q(\soc.memory.rdata [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5296_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[4]),
    .Q(\soc.memory.rdata [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5297_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[5]),
    .Q(\soc.memory.rdata [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5298_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[6]),
    .Q(\soc.memory.rdata [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5299_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[7]),
    .Q(\soc.memory.rdata [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5300_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[8]),
    .Q(\soc.memory.rdata [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5301_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[9]),
    .Q(\soc.memory.rdata [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5302_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[10]),
    .Q(\soc.memory.rdata [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5303_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[11]),
    .Q(\soc.memory.rdata [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5304_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[12]),
    .Q(\soc.memory.rdata [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5305_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[13]),
    .Q(\soc.memory.rdata [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5306_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[14]),
    .Q(\soc.memory.rdata [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5307_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[15]),
    .Q(\soc.memory.rdata [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5308_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[16]),
    .Q(\soc.memory.rdata [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5309_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[17]),
    .Q(\soc.memory.rdata [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5310_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[18]),
    .Q(\soc.memory.rdata [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5311_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[19]),
    .Q(\soc.memory.rdata [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5312_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[20]),
    .Q(\soc.memory.rdata [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5313_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[21]),
    .Q(\soc.memory.rdata [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5314_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[22]),
    .Q(\soc.memory.rdata [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5315_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[23]),
    .Q(\soc.memory.rdata [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5316_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[24]),
    .Q(\soc.memory.rdata [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5317_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[25]),
    .Q(\soc.memory.rdata [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5318_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[26]),
    .Q(\soc.memory.rdata [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5319_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[27]),
    .Q(\soc.memory.rdata [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5320_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[28]),
    .Q(\soc.memory.rdata [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5321_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[29]),
    .Q(\soc.memory.rdata [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5322_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[30]),
    .Q(\soc.memory.rdata [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5323_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0002_[31]),
    .Q(\soc.memory.rdata [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5324_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0045_),
    .Q(_0001_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5325_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0046_),
    .Q(_0001_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5326_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0047_),
    .Q(_0001_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5327_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0048_),
    .Q(_0001_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5328_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0049_),
    .Q(_0001_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5329_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0040_),
    .Q(_0000_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5330_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0041_),
    .Q(_0000_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5331_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0042_),
    .Q(_0000_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5332_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0043_),
    .Q(_0000_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5333_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0044_),
    .Q(_0000_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5334_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [0]),
    .Q(\soc.cpu.mem_rdata_q [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5335_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [1]),
    .Q(\soc.cpu.mem_rdata_q [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5336_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [2]),
    .Q(\soc.cpu.mem_rdata_q [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5337_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [3]),
    .Q(\soc.cpu.mem_rdata_q [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5338_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [4]),
    .Q(\soc.cpu.mem_rdata_q [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5339_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [5]),
    .Q(\soc.cpu.mem_rdata_q [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5340_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.mem_xfer ),
    .D(\soc.cpu.mem_rdata_latched [6]),
    .Q(\soc.cpu.mem_rdata_q [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5341_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [16]),
    .Q(\soc.cpu.mem_16bit_buffer [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5342_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [17]),
    .Q(\soc.cpu.mem_16bit_buffer [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5343_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [18]),
    .Q(\soc.cpu.mem_16bit_buffer [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5344_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [19]),
    .Q(\soc.cpu.mem_16bit_buffer [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5345_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [20]),
    .Q(\soc.cpu.mem_16bit_buffer [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5346_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [21]),
    .Q(\soc.cpu.mem_16bit_buffer [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5347_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [22]),
    .Q(\soc.cpu.mem_16bit_buffer [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5348_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [23]),
    .Q(\soc.cpu.mem_16bit_buffer [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5349_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [24]),
    .Q(\soc.cpu.mem_16bit_buffer [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5350_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [25]),
    .Q(\soc.cpu.mem_16bit_buffer [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5351_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [26]),
    .Q(\soc.cpu.mem_16bit_buffer [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5352_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [27]),
    .Q(\soc.cpu.mem_16bit_buffer [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5353_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [28]),
    .Q(\soc.cpu.mem_16bit_buffer [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5354_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [29]),
    .Q(\soc.cpu.mem_16bit_buffer [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5355_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [30]),
    .Q(\soc.cpu.mem_16bit_buffer [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5356_ (
    .C(\soc.clk ),
    .CE(_0021_),
    .D(\soc.cpu.mem_rdata [31]),
    .Q(\soc.cpu.mem_16bit_buffer [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5357_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.mem_addr [11]),
    .Q(_1264_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5358_ (
    .C(\soc.clk ),
    .CE(_0022_),
    .D(_1710_[1]),
    .Q(\soc.cpu.prefetched_high_word ),
    .R(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5359_ (
    .C(\soc.clk ),
    .CE(_1699_[1]),
    .D(\soc.cpu.mem_la_read ),
    .Q(\soc.cpu.mem_la_secondword ),
    .R(_0377_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5360_ (
    .C(\soc.clk ),
    .CE(_1523_),
    .D(_0561_),
    .Q(\soc.cpu.mem_wstrb [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5361_ (
    .C(\soc.clk ),
    .CE(_1523_),
    .D(_0562_),
    .Q(\soc.cpu.mem_wstrb [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5362_ (
    .C(\soc.clk ),
    .CE(_1523_),
    .D(_0563_),
    .Q(\soc.cpu.mem_wstrb [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5363_ (
    .C(\soc.clk ),
    .CE(_1523_),
    .D(_0564_),
    .Q(\soc.cpu.mem_wstrb [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5364_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [0]),
    .Q(\soc.cpu.mem_wdata [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5365_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [1]),
    .Q(\soc.cpu.mem_wdata [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5366_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [2]),
    .Q(\soc.cpu.mem_wdata [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5367_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [3]),
    .Q(\soc.cpu.mem_wdata [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5368_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [4]),
    .Q(\soc.cpu.mem_wdata [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5369_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [5]),
    .Q(\soc.cpu.mem_wdata [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5370_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [6]),
    .Q(\soc.cpu.mem_wdata [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5371_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.reg_op2 [7]),
    .Q(\soc.cpu.mem_wdata [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5372_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [8]),
    .Q(\soc.cpu.mem_wdata [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5373_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [9]),
    .Q(\soc.cpu.mem_wdata [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5374_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [10]),
    .Q(\soc.cpu.mem_wdata [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5375_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [11]),
    .Q(\soc.cpu.mem_wdata [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5376_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [12]),
    .Q(\soc.cpu.mem_wdata [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5377_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [13]),
    .Q(\soc.cpu.mem_wdata [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5378_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [14]),
    .Q(\soc.cpu.mem_wdata [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5379_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [15]),
    .Q(\soc.cpu.mem_wdata [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5380_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0874_),
    .Q(\soc.cpu.mem_wdata [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5381_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0875_),
    .Q(\soc.cpu.mem_wdata [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5382_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0876_),
    .Q(\soc.cpu.mem_wdata [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5383_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0877_),
    .Q(\soc.cpu.mem_wdata [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5384_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0878_),
    .Q(\soc.cpu.mem_wdata [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5385_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0879_),
    .Q(\soc.cpu.mem_wdata [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5386_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0927_),
    .Q(\soc.cpu.mem_wdata [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5387_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0880_),
    .Q(\soc.cpu.mem_wdata [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5388_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [24]),
    .Q(\soc.cpu.mem_wdata [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5389_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [25]),
    .Q(\soc.cpu.mem_wdata [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5390_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [26]),
    .Q(\soc.cpu.mem_wdata [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5391_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [27]),
    .Q(\soc.cpu.mem_wdata [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5392_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [28]),
    .Q(\soc.cpu.mem_wdata [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5393_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [29]),
    .Q(\soc.cpu.mem_wdata [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5394_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [30]),
    .Q(\soc.cpu.mem_wdata [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5395_ (
    .C(\soc.clk ),
    .CE(_0024_),
    .D(\soc.cpu.mem_la_wdata [31]),
    .Q(\soc.cpu.mem_wdata [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5396_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0921_),
    .Q(\soc.cpu.is_compare ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5397_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0467_),
    .Q(\soc.cpu.mem_rdata_q [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5398_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0468_),
    .Q(\soc.cpu.mem_rdata_q [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5399_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0469_),
    .Q(\soc.cpu.mem_rdata_q [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5400_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0445_),
    .Q(\soc.cpu.mem_rdata_q [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5401_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0446_),
    .Q(\soc.cpu.mem_rdata_q [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5402_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0447_),
    .Q(\soc.cpu.mem_rdata_q [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5403_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0448_),
    .Q(\soc.cpu.mem_rdata_q [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5404_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0449_),
    .Q(\soc.cpu.mem_rdata_q [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5405_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0450_),
    .Q(\soc.cpu.mem_rdata_q [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5406_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0451_),
    .Q(\soc.cpu.mem_rdata_q [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5407_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0452_),
    .Q(\soc.cpu.mem_rdata_q [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5408_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0453_),
    .Q(\soc.cpu.mem_rdata_q [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5409_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0454_),
    .Q(\soc.cpu.mem_rdata_q [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5410_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0455_),
    .Q(\soc.cpu.mem_rdata_q [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5411_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0456_),
    .Q(\soc.cpu.mem_rdata_q [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5412_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0457_),
    .Q(\soc.cpu.mem_rdata_q [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5413_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0458_),
    .Q(\soc.cpu.mem_rdata_q [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5414_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0459_),
    .Q(\soc.cpu.mem_rdata_q [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5415_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0460_),
    .Q(\soc.cpu.mem_rdata_q [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5416_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0461_),
    .Q(\soc.cpu.mem_rdata_q [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5417_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0462_),
    .Q(\soc.cpu.mem_rdata_q [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5418_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0463_),
    .Q(\soc.cpu.mem_rdata_q [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5419_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0464_),
    .Q(\soc.cpu.mem_rdata_q [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5420_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0465_),
    .Q(\soc.cpu.mem_rdata_q [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:413.2-527.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5421_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0466_),
    .Q(\soc.cpu.mem_rdata_q [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5422_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0379_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5423_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0390_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5424_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0401_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5425_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0412_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5426_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0423_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5427_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0434_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5428_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0438_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5429_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0439_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5430_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0440_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5431_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0441_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5432_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0380_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5433_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0381_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5434_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0382_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5435_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0383_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5436_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0384_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5437_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0385_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5438_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0386_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5439_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0387_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5440_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0388_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5441_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0389_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5442_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0391_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5443_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0392_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5444_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0393_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5445_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0394_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5446_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0395_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5447_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0396_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5448_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0397_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5449_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0398_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5450_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0399_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5451_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0400_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5452_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0402_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5453_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0403_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5454_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0404_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [32]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5455_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0405_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [33]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5456_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0406_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [34]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5457_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0407_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [35]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5458_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0408_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [36]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5459_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0409_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [37]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5460_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0410_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [38]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5461_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0411_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [39]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5462_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0413_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [40]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5463_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0414_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [41]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5464_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0415_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [42]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5465_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0416_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [43]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5466_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0417_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [44]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5467_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0418_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [45]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5468_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0419_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [46]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5469_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0420_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [47]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5470_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0421_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [48]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5471_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0422_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [49]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5472_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0424_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [50]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5473_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0425_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [51]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5474_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0426_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [52]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5475_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0427_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [53]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5476_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0428_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [54]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5477_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0429_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [55]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5478_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0430_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [56]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5479_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0431_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [57]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5480_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0432_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [58]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5481_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0433_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [59]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5482_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0435_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [60]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5483_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0436_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [61]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5484_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0437_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [62]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5485_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0549_),
    .Q(\soc.cpu.is_alu_reg_reg ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5486_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0550_),
    .Q(\soc.cpu.is_alu_reg_imm ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5487_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0928_),
    .Q(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .R(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5488_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0444_),
    .Q(\soc.cpu.is_sltiu_bltu_sltu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5489_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0443_),
    .Q(\soc.cpu.is_slti_blt_slt ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5490_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0551_),
    .Q(\soc.cpu.is_sb_sh_sw ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5491_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1021_),
    .Q(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5492_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1020_),
    .Q(\soc.cpu.is_slli_srli_srai ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5493_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0552_),
    .Q(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5494_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1508_[0]),
    .Q(\soc.cpu.compressed_instr ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5495_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1245_[0]),
    .Q(\soc.cpu.is_lui_auipc_jal ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5496_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[0]),
    .Q(\soc.cpu.decoded_imm [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5497_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[1]),
    .Q(\soc.cpu.decoded_imm [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5498_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[2]),
    .Q(\soc.cpu.decoded_imm [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5499_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[3]),
    .Q(\soc.cpu.decoded_imm [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5500_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[4]),
    .Q(\soc.cpu.decoded_imm [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5501_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[5]),
    .Q(\soc.cpu.decoded_imm [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5502_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[6]),
    .Q(\soc.cpu.decoded_imm [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5503_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[7]),
    .Q(\soc.cpu.decoded_imm [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5504_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[8]),
    .Q(\soc.cpu.decoded_imm [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5505_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[9]),
    .Q(\soc.cpu.decoded_imm [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5506_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[10]),
    .Q(\soc.cpu.decoded_imm [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5507_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[11]),
    .Q(\soc.cpu.decoded_imm [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5508_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[12]),
    .Q(\soc.cpu.decoded_imm [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5509_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[13]),
    .Q(\soc.cpu.decoded_imm [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5510_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[14]),
    .Q(\soc.cpu.decoded_imm [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5511_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[15]),
    .Q(\soc.cpu.decoded_imm [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5512_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[16]),
    .Q(\soc.cpu.decoded_imm [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5513_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[17]),
    .Q(\soc.cpu.decoded_imm [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5514_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[18]),
    .Q(\soc.cpu.decoded_imm [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5515_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1194_[19]),
    .Q(\soc.cpu.decoded_imm [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5516_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0929_),
    .Q(\soc.cpu.decoded_imm [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5517_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0930_),
    .Q(\soc.cpu.decoded_imm [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5518_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0931_),
    .Q(\soc.cpu.decoded_imm [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5519_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0932_),
    .Q(\soc.cpu.decoded_imm [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5520_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0933_),
    .Q(\soc.cpu.decoded_imm [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5521_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0934_),
    .Q(\soc.cpu.decoded_imm [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5522_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0935_),
    .Q(\soc.cpu.decoded_imm [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5523_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0936_),
    .Q(\soc.cpu.decoded_imm [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5524_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0937_),
    .Q(\soc.cpu.decoded_imm [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5525_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0938_),
    .Q(\soc.cpu.decoded_imm [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5526_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0939_),
    .Q(\soc.cpu.decoded_imm [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5527_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0940_),
    .Q(\soc.cpu.decoded_imm [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5528_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1857_[1]),
    .Q(\soc.cpu.decoded_rs2 [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5529_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1861_[1]),
    .Q(\soc.cpu.decoded_rs2 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5530_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1860_[1]),
    .Q(\soc.cpu.decoded_rs2 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5531_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0941_),
    .Q(\soc.cpu.decoded_rs2 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5532_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1873_[1]),
    .Q(\soc.cpu.decoded_rs2 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5533_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0546_),
    .Q(\soc.cpu.decoded_rs1 [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5534_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1850_[1]),
    .Q(\soc.cpu.decoded_rs1 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5535_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0547_),
    .Q(\soc.cpu.decoded_rs1 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5536_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0548_),
    .Q(\soc.cpu.decoded_rs1 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5537_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0545_),
    .Q(\soc.cpu.decoded_rs1 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5538_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0553_),
    .Q(\soc.cpu.decoded_rd [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5539_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0554_),
    .Q(\soc.cpu.decoded_rd [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5540_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0555_),
    .Q(\soc.cpu.decoded_rd [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5541_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0556_),
    .Q(\soc.cpu.decoded_rd [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5542_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0557_),
    .Q(\soc.cpu.decoded_rd [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5543_ (
    .C(\soc.clk ),
    .CE(_0023_),
    .D(_1195_[0]),
    .Q(\soc.cpu.mem_state [0]),
    .R(_0373_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5544_ (
    .C(\soc.clk ),
    .CE(_0023_),
    .D(_1195_[1]),
    .Q(\soc.cpu.mem_state [1]),
    .R(_0374_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5545_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_0475_),
    .Q(\soc.cpu.instr_timer ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5546_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0476_),
    .Q(\soc.cpu.instr_waitirq ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5547_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_0474_),
    .Q(\soc.cpu.instr_maskirq ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5548_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_1851_[2]),
    .Q(\soc.cpu.instr_retirq ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5549_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1018_),
    .Q(\soc.cpu.decoded_imm_uj [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5550_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0944_),
    .Q(\soc.cpu.decoded_imm_uj [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5551_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0945_),
    .Q(\soc.cpu.decoded_imm_uj [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5552_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1168_),
    .Q(\soc.cpu.decoded_imm_uj [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5553_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0946_),
    .Q(\soc.cpu.decoded_imm_uj [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5554_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0947_),
    .Q(\soc.cpu.decoded_imm_uj [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5555_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0948_),
    .Q(\soc.cpu.decoded_imm_uj [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5556_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0949_),
    .Q(\soc.cpu.decoded_imm_uj [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5557_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0950_),
    .Q(\soc.cpu.decoded_imm_uj [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5558_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0951_),
    .Q(\soc.cpu.decoded_imm_uj [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5559_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0956_),
    .Q(\soc.cpu.decoded_imm_uj [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5560_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(\soc.cpu.mem_rdata_latched [12]),
    .Q(\soc.cpu.decoded_imm_uj [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5561_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1022_),
    .Q(\soc.cpu.decoded_imm_uj [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5562_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0953_),
    .Q(\soc.cpu.decoded_imm_uj [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5563_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0958_),
    .Q(\soc.cpu.decoded_imm_uj [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5564_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0952_),
    .Q(\soc.cpu.decoded_imm_uj [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5565_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0919_),
    .Q(\soc.cpu.decoded_imm_uj [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5566_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0957_),
    .Q(\soc.cpu.decoded_imm_uj [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5567_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0954_),
    .Q(\soc.cpu.decoded_imm_uj [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5568_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0942_),
    .Q(\soc.cpu.decoded_imm_uj [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5569_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_0477_),
    .Q(\soc.cpu.instr_ecall_ebreak ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5570_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0959_),
    .Q(\soc.cpu.instr_rdinstrh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5571_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1019_),
    .Q(\soc.cpu.instr_and ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5572_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0988_),
    .Q(\soc.cpu.instr_or ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5573_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1023_),
    .Q(\soc.cpu.instr_sra ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5574_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0960_),
    .Q(\soc.cpu.instr_srl ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5575_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0961_),
    .Q(\soc.cpu.instr_xor ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5576_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0883_),
    .Q(\soc.cpu.instr_sltu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5577_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0963_),
    .Q(\soc.cpu.instr_slt ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5578_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0964_),
    .Q(\soc.cpu.instr_sll ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5579_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0917_),
    .Q(\soc.cpu.instr_sub ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5580_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(_1799_[0]),
    .Q(\soc.cpu.instr_slli ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5581_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0918_),
    .Q(\soc.cpu.instr_sw ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5582_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0965_),
    .Q(\soc.cpu.instr_andi ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5583_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0966_),
    .Q(\soc.cpu.instr_ori ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5584_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0967_),
    .Q(\soc.cpu.instr_xori ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5585_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0968_),
    .Q(\soc.cpu.instr_sltiu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5586_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0969_),
    .Q(\soc.cpu.instr_slti ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5587_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0970_),
    .Q(\soc.cpu.instr_addi ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5588_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0971_),
    .Q(\soc.cpu.instr_sh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5589_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0972_),
    .Q(\soc.cpu.instr_sb ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5590_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0973_),
    .Q(\soc.cpu.instr_lhu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5591_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0974_),
    .Q(\soc.cpu.instr_lbu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5592_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0975_),
    .Q(\soc.cpu.instr_lw ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5593_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0976_),
    .Q(\soc.cpu.instr_lh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5594_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0977_),
    .Q(\soc.cpu.instr_lb ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5595_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0558_),
    .Q(\soc.cpu.instr_jalr ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5596_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0978_),
    .Q(\soc.cpu.instr_bgeu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5597_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0979_),
    .Q(\soc.cpu.instr_bltu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5598_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0980_),
    .Q(\soc.cpu.instr_bge ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5599_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0981_),
    .Q(\soc.cpu.instr_blt ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5600_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1024_),
    .Q(\soc.cpu.instr_bne ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5601_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0982_),
    .Q(\soc.cpu.instr_beq ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5602_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0559_),
    .Q(\soc.cpu.instr_jal ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5603_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0983_),
    .Q(\soc.cpu.instr_auipc ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5604_ (
    .C(\soc.clk ),
    .CE(_1189_),
    .D(_0560_),
    .Q(\soc.cpu.instr_lui ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5605_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [0]),
    .Q(\soc.cpu.pcpi_insn [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5606_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [1]),
    .Q(\soc.cpu.pcpi_insn [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5607_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [2]),
    .Q(\soc.cpu.pcpi_insn [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5608_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [3]),
    .Q(\soc.cpu.pcpi_insn [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5609_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [4]),
    .Q(\soc.cpu.pcpi_insn [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5610_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [5]),
    .Q(\soc.cpu.pcpi_insn [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5611_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [6]),
    .Q(\soc.cpu.pcpi_insn [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5612_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [12]),
    .Q(\soc.cpu.pcpi_insn [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5613_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [13]),
    .Q(\soc.cpu.pcpi_insn [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5614_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [14]),
    .Q(\soc.cpu.pcpi_insn [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5615_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [25]),
    .Q(\soc.cpu.pcpi_insn [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5616_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [26]),
    .Q(\soc.cpu.pcpi_insn [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5617_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [27]),
    .Q(\soc.cpu.pcpi_insn [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5618_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [28]),
    .Q(\soc.cpu.pcpi_insn [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5619_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [29]),
    .Q(\soc.cpu.pcpi_insn [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5620_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [30]),
    .Q(\soc.cpu.pcpi_insn [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5621_ (
    .C(\soc.clk ),
    .CE(_1733_[0]),
    .D(\soc.cpu.mem_rdata_q [31]),
    .Q(\soc.cpu.pcpi_insn [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5622_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1474_[0]),
    .Q(\soc.cpu.do_waitirq ),
    .R(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1271.2-1271.83|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5623_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.clear_prefetched_high_word ),
    .Q(\soc.cpu.clear_prefetched_high_word_q ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5624_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [0]),
    .Q(\soc.cpu.alu_out_q [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5625_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [1]),
    .Q(\soc.cpu.alu_out_q [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5626_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [2]),
    .Q(\soc.cpu.alu_out_q [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5627_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [3]),
    .Q(\soc.cpu.alu_out_q [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5628_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [4]),
    .Q(\soc.cpu.alu_out_q [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5629_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [5]),
    .Q(\soc.cpu.alu_out_q [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5630_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [6]),
    .Q(\soc.cpu.alu_out_q [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5631_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [7]),
    .Q(\soc.cpu.alu_out_q [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5632_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [8]),
    .Q(\soc.cpu.alu_out_q [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5633_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [9]),
    .Q(\soc.cpu.alu_out_q [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5634_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [10]),
    .Q(\soc.cpu.alu_out_q [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5635_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [11]),
    .Q(\soc.cpu.alu_out_q [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5636_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [12]),
    .Q(\soc.cpu.alu_out_q [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5637_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [13]),
    .Q(\soc.cpu.alu_out_q [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5638_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [14]),
    .Q(\soc.cpu.alu_out_q [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5639_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [15]),
    .Q(\soc.cpu.alu_out_q [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5640_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [16]),
    .Q(\soc.cpu.alu_out_q [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5641_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [17]),
    .Q(\soc.cpu.alu_out_q [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5642_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [18]),
    .Q(\soc.cpu.alu_out_q [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5643_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [19]),
    .Q(\soc.cpu.alu_out_q [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5644_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [20]),
    .Q(\soc.cpu.alu_out_q [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5645_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [21]),
    .Q(\soc.cpu.alu_out_q [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5646_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [22]),
    .Q(\soc.cpu.alu_out_q [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5647_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [23]),
    .Q(\soc.cpu.alu_out_q [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5648_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [24]),
    .Q(\soc.cpu.alu_out_q [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5649_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [25]),
    .Q(\soc.cpu.alu_out_q [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5650_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [26]),
    .Q(\soc.cpu.alu_out_q [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5651_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [27]),
    .Q(\soc.cpu.alu_out_q [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5652_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [28]),
    .Q(\soc.cpu.alu_out_q [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5653_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [29]),
    .Q(\soc.cpu.alu_out_q [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5654_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [30]),
    .Q(\soc.cpu.alu_out_q [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5655_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.alu_out [31]),
    .Q(\soc.cpu.alu_out_q [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5656_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1524_),
    .Q(\soc.cpu.pcpi_timeout ),
    .R(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5657_ (
    .C(\soc.clk ),
    .CE(_0027_),
    .D(\soc.cpu.compressed_instr ),
    .Q(\soc.cpu.latched_compr ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5658_ (
    .C(\soc.clk ),
    .CE(_0376_),
    .D(_0767_[0]),
    .Q(\soc.cpu.pcpi_timeout_counter [0]),
    .S(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5659_ (
    .C(\soc.clk ),
    .CE(_0376_),
    .D(_0767_[1]),
    .Q(\soc.cpu.pcpi_timeout_counter [1]),
    .S(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5660_ (
    .C(\soc.clk ),
    .CE(_0376_),
    .D(_0767_[2]),
    .Q(\soc.cpu.pcpi_timeout_counter [2]),
    .S(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5661_ (
    .C(\soc.clk ),
    .CE(_0376_),
    .D(_0767_[3]),
    .Q(\soc.cpu.pcpi_timeout_counter [3]),
    .S(_0115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5662_ (
    .C(\soc.clk ),
    .CE(_0026_),
    .D(_0478_),
    .Q(\soc.cpu.latched_rd [0]),
    .R(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5663_ (
    .C(\soc.clk ),
    .CE(_0026_),
    .D(_0479_),
    .Q(\soc.cpu.latched_rd [1]),
    .S(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5664_ (
    .C(\soc.clk ),
    .CE(_0026_),
    .D(_0480_),
    .Q(\soc.cpu.latched_rd [2]),
    .R(_0118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5665_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0881_),
    .Q(\soc.cpu.latched_rd [3]),
    .R(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5666_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0985_),
    .Q(\soc.cpu.latched_rd [4]),
    .R(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5667_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0986_),
    .Q(\soc.cpu.latched_is_lb ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5668_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0955_),
    .Q(\soc.cpu.latched_is_lh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5669_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1608_[2]),
    .Q(\soc.cpu.decoder_pseudo_trigger ),
    .R(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5670_ (
    .C(\soc.clk ),
    .CE(_0028_),
    .D(_1191_),
    .Q(\soc.cpu.latched_branch ),
    .R(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5671_ (
    .C(\soc.clk ),
    .CE(_0029_),
    .D(\soc.cpu.cpu_state [3]),
    .Q(\soc.cpu.latched_stalu ),
    .R(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5672_ (
    .C(\soc.clk ),
    .CE(_0030_),
    .D(_1192_),
    .Q(\soc.cpu.latched_store ),
    .S(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5673_ (
    .C(\soc.clk ),
    .CE(_1241_[1]),
    .D(_1239_[4]),
    .Q(\soc.cpu.irq_state [0]),
    .R(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5674_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0943_),
    .Q(\soc.cpu.irq_state [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5675_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0987_),
    .Q(\soc.cpu.mem_do_prefetch ),
    .R(_1762_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5676_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0566_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5677_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[0]),
    .Q(\soc.cpu.reg_op2 [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5678_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[1]),
    .Q(\soc.cpu.reg_op2 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5679_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[2]),
    .Q(\soc.cpu.reg_op2 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5680_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[3]),
    .Q(\soc.cpu.reg_op2 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5681_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[4]),
    .Q(\soc.cpu.reg_op2 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5682_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[5]),
    .Q(\soc.cpu.reg_op2 [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5683_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[6]),
    .Q(\soc.cpu.reg_op2 [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5684_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[7]),
    .Q(\soc.cpu.reg_op2 [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5685_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[8]),
    .Q(\soc.cpu.reg_op2 [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5686_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[9]),
    .Q(\soc.cpu.reg_op2 [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5687_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[10]),
    .Q(\soc.cpu.reg_op2 [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5688_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[11]),
    .Q(\soc.cpu.reg_op2 [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5689_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[12]),
    .Q(\soc.cpu.reg_op2 [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5690_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[13]),
    .Q(\soc.cpu.reg_op2 [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5691_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[14]),
    .Q(\soc.cpu.reg_op2 [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5692_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[15]),
    .Q(\soc.cpu.reg_op2 [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5693_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[16]),
    .Q(\soc.cpu.reg_op2 [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5694_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[17]),
    .Q(\soc.cpu.reg_op2 [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5695_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[18]),
    .Q(\soc.cpu.reg_op2 [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5696_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[19]),
    .Q(\soc.cpu.reg_op2 [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5697_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[20]),
    .Q(\soc.cpu.reg_op2 [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5698_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[21]),
    .Q(\soc.cpu.reg_op2 [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5699_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[22]),
    .Q(\soc.cpu.reg_op2 [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5700_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[23]),
    .Q(\soc.cpu.reg_op2 [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5701_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[24]),
    .Q(\soc.cpu.reg_op2 [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5702_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[25]),
    .Q(\soc.cpu.reg_op2 [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5703_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[26]),
    .Q(\soc.cpu.reg_op2 [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5704_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[27]),
    .Q(\soc.cpu.reg_op2 [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5705_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[28]),
    .Q(\soc.cpu.reg_op2 [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5706_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[29]),
    .Q(\soc.cpu.reg_op2 [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5707_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[30]),
    .Q(\soc.cpu.reg_op2 [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5708_ (
    .C(\soc.clk ),
    .CE(_1252_[1]),
    .D(_1193_[31]),
    .Q(\soc.cpu.reg_op2 [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5709_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0482_),
    .Q(\soc.cpu.reg_op1 [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5710_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0493_),
    .Q(\soc.cpu.reg_op1 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5711_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0504_),
    .Q(\soc.cpu.reg_op1 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5712_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0507_),
    .Q(\soc.cpu.reg_op1 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5713_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0508_),
    .Q(\soc.cpu.reg_op1 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5714_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0509_),
    .Q(\soc.cpu.reg_op1 [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5715_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0510_),
    .Q(\soc.cpu.reg_op1 [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5716_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0511_),
    .Q(\soc.cpu.reg_op1 [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5717_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0512_),
    .Q(\soc.cpu.reg_op1 [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5718_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0513_),
    .Q(\soc.cpu.reg_op1 [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5719_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0483_),
    .Q(\soc.cpu.reg_op1 [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5720_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0484_),
    .Q(\soc.cpu.reg_op1 [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5721_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0485_),
    .Q(\soc.cpu.reg_op1 [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5722_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0486_),
    .Q(\soc.cpu.reg_op1 [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5723_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0487_),
    .Q(\soc.cpu.reg_op1 [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5724_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0488_),
    .Q(\soc.cpu.reg_op1 [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5725_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0489_),
    .Q(\soc.cpu.reg_op1 [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5726_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0490_),
    .Q(\soc.cpu.reg_op1 [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5727_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0491_),
    .Q(\soc.cpu.reg_op1 [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5728_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0492_),
    .Q(\soc.cpu.reg_op1 [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5729_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0494_),
    .Q(\soc.cpu.reg_op1 [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5730_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0495_),
    .Q(\soc.cpu.reg_op1 [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5731_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0496_),
    .Q(\soc.cpu.reg_op1 [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5732_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0497_),
    .Q(\soc.cpu.reg_op1 [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5733_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0498_),
    .Q(\soc.cpu.reg_op1 [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5734_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0499_),
    .Q(\soc.cpu.reg_op1 [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5735_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0500_),
    .Q(\soc.cpu.reg_op1 [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5736_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0501_),
    .Q(\soc.cpu.reg_op1 [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5737_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0502_),
    .Q(\soc.cpu.reg_op1 [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5738_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0503_),
    .Q(\soc.cpu.reg_op1 [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5739_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0505_),
    .Q(\soc.cpu.reg_op1 [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5740_ (
    .C(\soc.clk ),
    .CE(_0035_),
    .D(_0506_),
    .Q(\soc.cpu.reg_op1 [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:548.2-624.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5741_ (
    .C(\soc.clk ),
    .CE(_1778_[1]),
    .D(_1196_),
    .Q(\soc.cpu.mem_valid ),
    .R(_0375_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5742_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0442_),
    .Q(\soc.cpu.decoder_trigger ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5743_ (
    .C(\soc.clk ),
    .CE(_1762_[2]),
    .D(1'h0),
    .Q(\soc.cpu.mem_do_wdata ),
    .S(_0472_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5744_ (
    .C(\soc.clk ),
    .CE(_1762_[2]),
    .D(1'h0),
    .Q(\soc.cpu.mem_do_rdata ),
    .S(_0470_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5745_ (
    .C(\soc.clk ),
    .CE(_0031_),
    .D(_0481_),
    .Q(\soc.cpu.mem_do_rinst ),
    .S(_0471_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5746_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0003_),
    .Q(\soc.cpu.cpu_state [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5747_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0004_),
    .Q(\soc.cpu.cpu_state [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5748_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0005_),
    .Q(\soc.cpu.cpu_state [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5749_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0006_),
    .Q(\soc.cpu.cpu_state [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5750_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0007_),
    .Q(\soc.cpu.cpu_state [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5751_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0008_),
    .Q(\soc.cpu.cpu_state [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5752_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1017_),
    .Q(\soc.cpu.timer [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5753_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0989_),
    .Q(\soc.cpu.timer [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5754_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0925_),
    .Q(\soc.cpu.timer [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5755_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0984_),
    .Q(\soc.cpu.timer [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5756_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0923_),
    .Q(\soc.cpu.timer [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5757_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0993_),
    .Q(\soc.cpu.timer [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5758_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0994_),
    .Q(\soc.cpu.timer [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5759_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0990_),
    .Q(\soc.cpu.timer [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5760_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0995_),
    .Q(\soc.cpu.timer [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5761_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0991_),
    .Q(\soc.cpu.timer [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5762_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0924_),
    .Q(\soc.cpu.timer [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5763_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1002_),
    .Q(\soc.cpu.timer [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5764_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1003_),
    .Q(\soc.cpu.timer [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5765_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1004_),
    .Q(\soc.cpu.timer [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5766_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0926_),
    .Q(\soc.cpu.timer [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5767_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1005_),
    .Q(\soc.cpu.timer [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5768_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1006_),
    .Q(\soc.cpu.timer [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5769_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0997_),
    .Q(\soc.cpu.timer [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5770_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0998_),
    .Q(\soc.cpu.timer [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5771_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0999_),
    .Q(\soc.cpu.timer [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5772_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0992_),
    .Q(\soc.cpu.timer [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5773_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1000_),
    .Q(\soc.cpu.timer [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5774_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1001_),
    .Q(\soc.cpu.timer [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5775_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1012_),
    .Q(\soc.cpu.timer [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5776_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1013_),
    .Q(\soc.cpu.timer [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5777_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1014_),
    .Q(\soc.cpu.timer [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5778_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1011_),
    .Q(\soc.cpu.timer [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5779_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0996_),
    .Q(\soc.cpu.timer [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5780_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1010_),
    .Q(\soc.cpu.timer [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5781_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1007_),
    .Q(\soc.cpu.timer [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5782_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1008_),
    .Q(\soc.cpu.timer [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5783_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1009_),
    .Q(\soc.cpu.timer [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5784_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1015_),
    .Q(\soc.cpu.instr_add ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5785_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1016_),
    .Q(\soc.cpu.instr_srli ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5786_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[0]),
    .Q(\soc.cpu.count_cycle [0]),
    .R(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5787_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[1]),
    .Q(\soc.cpu.count_cycle [1]),
    .R(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5788_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[2]),
    .Q(\soc.cpu.count_cycle [2]),
    .R(_0128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5789_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[3]),
    .Q(\soc.cpu.count_cycle [3]),
    .R(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5790_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[4]),
    .Q(\soc.cpu.count_cycle [4]),
    .R(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5791_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[5]),
    .Q(\soc.cpu.count_cycle [5]),
    .R(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5792_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[6]),
    .Q(\soc.cpu.count_cycle [6]),
    .R(_0132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5793_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[7]),
    .Q(\soc.cpu.count_cycle [7]),
    .R(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5794_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[8]),
    .Q(\soc.cpu.count_cycle [8]),
    .R(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5795_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[9]),
    .Q(\soc.cpu.count_cycle [9]),
    .R(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5796_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[10]),
    .Q(\soc.cpu.count_cycle [10]),
    .R(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5797_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[11]),
    .Q(\soc.cpu.count_cycle [11]),
    .R(_0137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5798_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[12]),
    .Q(\soc.cpu.count_cycle [12]),
    .R(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5799_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[13]),
    .Q(\soc.cpu.count_cycle [13]),
    .R(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5800_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[14]),
    .Q(\soc.cpu.count_cycle [14]),
    .R(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5801_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[15]),
    .Q(\soc.cpu.count_cycle [15]),
    .R(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5802_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[16]),
    .Q(\soc.cpu.count_cycle [16]),
    .R(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5803_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[17]),
    .Q(\soc.cpu.count_cycle [17]),
    .R(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5804_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[18]),
    .Q(\soc.cpu.count_cycle [18]),
    .R(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5805_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[19]),
    .Q(\soc.cpu.count_cycle [19]),
    .R(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5806_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[20]),
    .Q(\soc.cpu.count_cycle [20]),
    .R(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5807_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[21]),
    .Q(\soc.cpu.count_cycle [21]),
    .R(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5808_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[22]),
    .Q(\soc.cpu.count_cycle [22]),
    .R(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5809_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[23]),
    .Q(\soc.cpu.count_cycle [23]),
    .R(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5810_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[24]),
    .Q(\soc.cpu.count_cycle [24]),
    .R(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5811_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[25]),
    .Q(\soc.cpu.count_cycle [25]),
    .R(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5812_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[26]),
    .Q(\soc.cpu.count_cycle [26]),
    .R(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5813_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[27]),
    .Q(\soc.cpu.count_cycle [27]),
    .R(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5814_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[28]),
    .Q(\soc.cpu.count_cycle [28]),
    .R(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5815_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[29]),
    .Q(\soc.cpu.count_cycle [29]),
    .R(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5816_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[30]),
    .Q(\soc.cpu.count_cycle [30]),
    .R(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5817_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[31]),
    .Q(\soc.cpu.count_cycle [31]),
    .R(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5818_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[32]),
    .Q(\soc.cpu.count_cycle [32]),
    .R(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5819_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[33]),
    .Q(\soc.cpu.count_cycle [33]),
    .R(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5820_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[34]),
    .Q(\soc.cpu.count_cycle [34]),
    .R(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5821_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[35]),
    .Q(\soc.cpu.count_cycle [35]),
    .R(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5822_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[36]),
    .Q(\soc.cpu.count_cycle [36]),
    .R(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5823_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[37]),
    .Q(\soc.cpu.count_cycle [37]),
    .R(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5824_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[38]),
    .Q(\soc.cpu.count_cycle [38]),
    .R(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5825_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[39]),
    .Q(\soc.cpu.count_cycle [39]),
    .R(_0165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5826_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[40]),
    .Q(\soc.cpu.count_cycle [40]),
    .R(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5827_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[41]),
    .Q(\soc.cpu.count_cycle [41]),
    .R(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5828_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[42]),
    .Q(\soc.cpu.count_cycle [42]),
    .R(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5829_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[43]),
    .Q(\soc.cpu.count_cycle [43]),
    .R(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5830_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[44]),
    .Q(\soc.cpu.count_cycle [44]),
    .R(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5831_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[45]),
    .Q(\soc.cpu.count_cycle [45]),
    .R(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5832_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[46]),
    .Q(\soc.cpu.count_cycle [46]),
    .R(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5833_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[47]),
    .Q(\soc.cpu.count_cycle [47]),
    .R(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5834_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[48]),
    .Q(\soc.cpu.count_cycle [48]),
    .R(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5835_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[49]),
    .Q(\soc.cpu.count_cycle [49]),
    .R(_0175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5836_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[50]),
    .Q(\soc.cpu.count_cycle [50]),
    .R(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5837_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[51]),
    .Q(\soc.cpu.count_cycle [51]),
    .R(_0177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5838_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[52]),
    .Q(\soc.cpu.count_cycle [52]),
    .R(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5839_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[53]),
    .Q(\soc.cpu.count_cycle [53]),
    .R(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5840_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[54]),
    .Q(\soc.cpu.count_cycle [54]),
    .R(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5841_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[55]),
    .Q(\soc.cpu.count_cycle [55]),
    .R(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5842_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[56]),
    .Q(\soc.cpu.count_cycle [56]),
    .R(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5843_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[57]),
    .Q(\soc.cpu.count_cycle [57]),
    .R(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5844_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[58]),
    .Q(\soc.cpu.count_cycle [58]),
    .R(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5845_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[59]),
    .Q(\soc.cpu.count_cycle [59]),
    .R(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5846_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[60]),
    .Q(\soc.cpu.count_cycle [60]),
    .R(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5847_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[61]),
    .Q(\soc.cpu.count_cycle [61]),
    .R(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5848_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[62]),
    .Q(\soc.cpu.count_cycle [62]),
    .R(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5849_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0736_[63]),
    .Q(\soc.cpu.count_cycle [63]),
    .R(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5850_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0524_),
    .Q(\soc.cpu.reg_next_pc [1]),
    .R(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5851_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0535_),
    .Q(\soc.cpu.reg_next_pc [2]),
    .R(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5852_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0538_),
    .Q(\soc.cpu.reg_next_pc [3]),
    .R(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5853_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0539_),
    .Q(\soc.cpu.reg_next_pc [4]),
    .R(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5854_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0540_),
    .Q(\soc.cpu.reg_next_pc [5]),
    .R(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5855_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0541_),
    .Q(\soc.cpu.reg_next_pc [6]),
    .R(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5856_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0542_),
    .Q(\soc.cpu.reg_next_pc [7]),
    .R(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5857_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0543_),
    .Q(\soc.cpu.reg_next_pc [8]),
    .R(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5858_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0544_),
    .Q(\soc.cpu.reg_next_pc [9]),
    .R(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5859_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0514_),
    .Q(\soc.cpu.reg_next_pc [10]),
    .R(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5860_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0515_),
    .Q(\soc.cpu.reg_next_pc [11]),
    .R(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5861_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0516_),
    .Q(\soc.cpu.reg_next_pc [12]),
    .R(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5862_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0517_),
    .Q(\soc.cpu.reg_next_pc [13]),
    .R(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5863_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0518_),
    .Q(\soc.cpu.reg_next_pc [14]),
    .R(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5864_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0519_),
    .Q(\soc.cpu.reg_next_pc [15]),
    .R(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5865_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0520_),
    .Q(\soc.cpu.reg_next_pc [16]),
    .R(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5866_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0521_),
    .Q(\soc.cpu.reg_next_pc [17]),
    .R(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5867_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0522_),
    .Q(\soc.cpu.reg_next_pc [18]),
    .R(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5868_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0523_),
    .Q(\soc.cpu.reg_next_pc [19]),
    .R(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5869_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0525_),
    .Q(\soc.cpu.reg_next_pc [20]),
    .S(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5870_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0526_),
    .Q(\soc.cpu.reg_next_pc [21]),
    .R(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5871_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0527_),
    .Q(\soc.cpu.reg_next_pc [22]),
    .R(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5872_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0528_),
    .Q(\soc.cpu.reg_next_pc [23]),
    .R(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5873_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0529_),
    .Q(\soc.cpu.reg_next_pc [24]),
    .R(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5874_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0530_),
    .Q(\soc.cpu.reg_next_pc [25]),
    .R(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5875_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0531_),
    .Q(\soc.cpu.reg_next_pc [26]),
    .R(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5876_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0532_),
    .Q(\soc.cpu.reg_next_pc [27]),
    .R(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5877_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0533_),
    .Q(\soc.cpu.reg_next_pc [28]),
    .R(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5878_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0534_),
    .Q(\soc.cpu.reg_next_pc [29]),
    .R(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5879_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0536_),
    .Q(\soc.cpu.reg_next_pc [30]),
    .R(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5880_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0537_),
    .Q(\soc.cpu.reg_next_pc [31]),
    .R(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5881_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1027_),
    .Q(\soc.cpu.reg_pc [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5882_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[0]),
    .Q(\soc.cpu.reg_pc [1]),
    .R(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5883_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[1]),
    .Q(\soc.cpu.reg_pc [2]),
    .R(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5884_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[2]),
    .Q(\soc.cpu.reg_pc [3]),
    .R(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5885_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[3]),
    .Q(\soc.cpu.reg_pc [4]),
    .R(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5886_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[4]),
    .Q(\soc.cpu.reg_pc [5]),
    .R(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5887_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[5]),
    .Q(\soc.cpu.reg_pc [6]),
    .R(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5888_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[6]),
    .Q(\soc.cpu.reg_pc [7]),
    .R(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5889_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[7]),
    .Q(\soc.cpu.reg_pc [8]),
    .R(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5890_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[8]),
    .Q(\soc.cpu.reg_pc [9]),
    .R(_0229_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5891_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[9]),
    .Q(\soc.cpu.reg_pc [10]),
    .R(_0230_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5892_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[10]),
    .Q(\soc.cpu.reg_pc [11]),
    .R(_0231_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5893_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[11]),
    .Q(\soc.cpu.reg_pc [12]),
    .R(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5894_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[12]),
    .Q(\soc.cpu.reg_pc [13]),
    .R(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5895_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[13]),
    .Q(\soc.cpu.reg_pc [14]),
    .R(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5896_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[14]),
    .Q(\soc.cpu.reg_pc [15]),
    .R(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5897_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[15]),
    .Q(\soc.cpu.reg_pc [16]),
    .R(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5898_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[16]),
    .Q(\soc.cpu.reg_pc [17]),
    .R(_0237_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5899_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[17]),
    .Q(\soc.cpu.reg_pc [18]),
    .R(_0238_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5900_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[18]),
    .Q(\soc.cpu.reg_pc [19]),
    .R(_0239_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _5901_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[19]),
    .Q(\soc.cpu.reg_pc [20]),
    .S(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5902_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[20]),
    .Q(\soc.cpu.reg_pc [21]),
    .R(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5903_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[21]),
    .Q(\soc.cpu.reg_pc [22]),
    .R(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5904_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[22]),
    .Q(\soc.cpu.reg_pc [23]),
    .R(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5905_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[23]),
    .Q(\soc.cpu.reg_pc [24]),
    .R(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5906_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[24]),
    .Q(\soc.cpu.reg_pc [25]),
    .R(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5907_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[25]),
    .Q(\soc.cpu.reg_pc [26]),
    .R(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5908_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[26]),
    .Q(\soc.cpu.reg_pc [27]),
    .R(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5909_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[27]),
    .Q(\soc.cpu.reg_pc [28]),
    .R(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5910_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[28]),
    .Q(\soc.cpu.reg_pc [29]),
    .R(_0249_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5911_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[29]),
    .Q(\soc.cpu.reg_pc [30]),
    .R(_0250_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5912_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.cpu_state [1]),
    .D(_0738_[30]),
    .Q(\soc.cpu.reg_pc [31]),
    .R(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5913_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[0]),
    .Q(\soc.cpu.count_instr [0]),
    .R(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5914_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[1]),
    .Q(\soc.cpu.count_instr [1]),
    .R(_0253_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5915_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[2]),
    .Q(\soc.cpu.count_instr [2]),
    .R(_0254_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5916_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[3]),
    .Q(\soc.cpu.count_instr [3]),
    .R(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5917_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[4]),
    .Q(\soc.cpu.count_instr [4]),
    .R(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5918_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[5]),
    .Q(\soc.cpu.count_instr [5]),
    .R(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5919_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[6]),
    .Q(\soc.cpu.count_instr [6]),
    .R(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5920_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[7]),
    .Q(\soc.cpu.count_instr [7]),
    .R(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5921_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[8]),
    .Q(\soc.cpu.count_instr [8]),
    .R(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5922_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[9]),
    .Q(\soc.cpu.count_instr [9]),
    .R(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5923_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[10]),
    .Q(\soc.cpu.count_instr [10]),
    .R(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5924_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[11]),
    .Q(\soc.cpu.count_instr [11]),
    .R(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5925_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[12]),
    .Q(\soc.cpu.count_instr [12]),
    .R(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5926_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[13]),
    .Q(\soc.cpu.count_instr [13]),
    .R(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5927_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[14]),
    .Q(\soc.cpu.count_instr [14]),
    .R(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5928_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[15]),
    .Q(\soc.cpu.count_instr [15]),
    .R(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5929_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[16]),
    .Q(\soc.cpu.count_instr [16]),
    .R(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5930_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[17]),
    .Q(\soc.cpu.count_instr [17]),
    .R(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5931_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[18]),
    .Q(\soc.cpu.count_instr [18]),
    .R(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5932_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[19]),
    .Q(\soc.cpu.count_instr [19]),
    .R(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5933_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[20]),
    .Q(\soc.cpu.count_instr [20]),
    .R(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5934_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[21]),
    .Q(\soc.cpu.count_instr [21]),
    .R(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5935_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[22]),
    .Q(\soc.cpu.count_instr [22]),
    .R(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5936_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[23]),
    .Q(\soc.cpu.count_instr [23]),
    .R(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5937_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[24]),
    .Q(\soc.cpu.count_instr [24]),
    .R(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5938_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[25]),
    .Q(\soc.cpu.count_instr [25]),
    .R(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5939_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[26]),
    .Q(\soc.cpu.count_instr [26]),
    .R(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5940_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[27]),
    .Q(\soc.cpu.count_instr [27]),
    .R(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5941_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[28]),
    .Q(\soc.cpu.count_instr [28]),
    .R(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5942_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[29]),
    .Q(\soc.cpu.count_instr [29]),
    .R(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5943_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[30]),
    .Q(\soc.cpu.count_instr [30]),
    .R(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5944_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[31]),
    .Q(\soc.cpu.count_instr [31]),
    .R(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5945_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[32]),
    .Q(\soc.cpu.count_instr [32]),
    .R(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5946_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[33]),
    .Q(\soc.cpu.count_instr [33]),
    .R(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5947_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[34]),
    .Q(\soc.cpu.count_instr [34]),
    .R(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5948_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[35]),
    .Q(\soc.cpu.count_instr [35]),
    .R(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5949_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[36]),
    .Q(\soc.cpu.count_instr [36]),
    .R(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5950_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[37]),
    .Q(\soc.cpu.count_instr [37]),
    .R(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5951_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[38]),
    .Q(\soc.cpu.count_instr [38]),
    .R(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5952_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[39]),
    .Q(\soc.cpu.count_instr [39]),
    .R(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5953_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[40]),
    .Q(\soc.cpu.count_instr [40]),
    .R(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5954_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[41]),
    .Q(\soc.cpu.count_instr [41]),
    .R(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5955_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[42]),
    .Q(\soc.cpu.count_instr [42]),
    .R(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5956_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[43]),
    .Q(\soc.cpu.count_instr [43]),
    .R(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5957_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[44]),
    .Q(\soc.cpu.count_instr [44]),
    .R(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5958_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[45]),
    .Q(\soc.cpu.count_instr [45]),
    .R(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5959_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[46]),
    .Q(\soc.cpu.count_instr [46]),
    .R(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5960_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[47]),
    .Q(\soc.cpu.count_instr [47]),
    .R(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5961_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[48]),
    .Q(\soc.cpu.count_instr [48]),
    .R(_0300_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5962_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[49]),
    .Q(\soc.cpu.count_instr [49]),
    .R(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5963_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[50]),
    .Q(\soc.cpu.count_instr [50]),
    .R(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5964_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[51]),
    .Q(\soc.cpu.count_instr [51]),
    .R(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5965_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[52]),
    .Q(\soc.cpu.count_instr [52]),
    .R(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5966_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[53]),
    .Q(\soc.cpu.count_instr [53]),
    .R(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5967_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[54]),
    .Q(\soc.cpu.count_instr [54]),
    .R(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5968_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[55]),
    .Q(\soc.cpu.count_instr [55]),
    .R(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5969_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[56]),
    .Q(\soc.cpu.count_instr [56]),
    .R(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5970_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[57]),
    .Q(\soc.cpu.count_instr [57]),
    .R(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5971_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[58]),
    .Q(\soc.cpu.count_instr [58]),
    .R(_0310_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5972_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[59]),
    .Q(\soc.cpu.count_instr [59]),
    .R(_0311_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5973_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[60]),
    .Q(\soc.cpu.count_instr [60]),
    .R(_0312_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5974_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[61]),
    .Q(\soc.cpu.count_instr [61]),
    .R(_0313_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5975_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[62]),
    .Q(\soc.cpu.count_instr [62]),
    .R(_0314_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5976_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(_0746_[63]),
    .Q(\soc.cpu.count_instr [63]),
    .R(_0315_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5977_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.cpu_state [0]),
    .Q(\soc.cpu.trap ),
    .R(_0316_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5978_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0378_),
    .Q(\soc.cpu.irq_pending [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5979_ (
    .C(\soc.clk ),
    .CE(_1254_[5]),
    .D(_1641_[0]),
    .Q(\soc.cpu.pcpi_valid ),
    .R(_0317_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5980_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [8]),
    .Q(gpio[8]),
    .R(_0318_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5981_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [9]),
    .Q(gpio[9]),
    .R(_0319_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5982_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [10]),
    .Q(gpio[10]),
    .R(_0320_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5983_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [11]),
    .Q(gpio[11]),
    .R(_0321_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5984_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [12]),
    .Q(gpio[12]),
    .R(_0322_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5985_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [13]),
    .Q(gpio[13]),
    .R(_0323_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5986_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [14]),
    .Q(gpio[14]),
    .R(_0324_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5987_ (
    .C(\soc.clk ),
    .CE(_0015_),
    .D(\soc.cpu.mem_wdata [15]),
    .Q(gpio[15]),
    .R(_0325_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5988_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[0]),
    .Q(iomem_rdata[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5989_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[1]),
    .Q(iomem_rdata[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5990_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[2]),
    .Q(iomem_rdata[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5991_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[3]),
    .Q(iomem_rdata[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5992_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[4]),
    .Q(iomem_rdata[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5993_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[5]),
    .Q(iomem_rdata[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5994_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[6]),
    .Q(iomem_rdata[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5995_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[7]),
    .Q(iomem_rdata[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5996_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[8]),
    .Q(iomem_rdata[8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5997_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[9]),
    .Q(iomem_rdata[9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5998_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[10]),
    .Q(iomem_rdata[10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5999_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[11]),
    .Q(iomem_rdata[11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6000_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[12]),
    .Q(iomem_rdata[12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6001_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[13]),
    .Q(iomem_rdata[13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6002_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[14]),
    .Q(iomem_rdata[14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6003_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(gpio[15]),
    .Q(iomem_rdata[15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6004_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[0]),
    .Q(iomem_rdata[16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6005_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[1]),
    .Q(iomem_rdata[17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6006_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[2]),
    .Q(iomem_rdata[18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6007_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[3]),
    .Q(iomem_rdata[19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6008_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[4]),
    .Q(iomem_rdata[20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6009_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[5]),
    .Q(iomem_rdata[21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6010_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[6]),
    .Q(iomem_rdata[22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6011_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[7]),
    .Q(iomem_rdata[23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6012_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[8]),
    .Q(iomem_rdata[24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6013_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[9]),
    .Q(iomem_rdata[25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6014_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[10]),
    .Q(iomem_rdata[26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6015_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[11]),
    .Q(iomem_rdata[27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6016_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[12]),
    .Q(iomem_rdata[28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6017_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[13]),
    .Q(iomem_rdata[29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6018_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[14]),
    .Q(iomem_rdata[30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:51.2-65.5|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6019_ (
    .C(\soc.clk ),
    .CE(_0016_),
    .D(_1215_[15]),
    .Q(iomem_rdata[31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6020_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1038_),
    .Q(\soc.cpu.instr_rdinstr ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6021_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1039_),
    .Q(\soc.cpu.instr_rdcycleh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6022_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1040_),
    .Q(\soc.cpu.instr_rdcycle ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:839.2-1145.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6023_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1041_),
    .Q(\soc.cpu.instr_srai ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6024_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[0]),
    .Q(\soc.cpu.reg_out [0]),
    .R(_0326_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6025_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[1]),
    .Q(\soc.cpu.reg_out [1]),
    .R(_0327_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6026_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[2]),
    .Q(\soc.cpu.reg_out [2]),
    .R(_0328_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6027_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[3]),
    .Q(\soc.cpu.reg_out [3]),
    .R(_0329_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6028_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[4]),
    .Q(\soc.cpu.reg_out [4]),
    .R(_0330_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6029_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[5]),
    .Q(\soc.cpu.reg_out [5]),
    .R(_0331_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6030_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[6]),
    .Q(\soc.cpu.reg_out [6]),
    .R(_0332_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6031_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1042_),
    .Q(\soc.cpu.reg_out [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6032_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1043_),
    .Q(\soc.cpu.reg_out [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6033_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1044_),
    .Q(\soc.cpu.reg_out [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6034_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1045_),
    .Q(\soc.cpu.reg_out [10]),
    .S(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6035_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1046_),
    .Q(\soc.cpu.reg_out [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6036_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1047_),
    .Q(\soc.cpu.reg_out [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6037_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1190_[13]),
    .Q(\soc.cpu.reg_out [13]),
    .R(_0333_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6038_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1048_),
    .Q(\soc.cpu.reg_out [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6039_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1049_),
    .Q(\soc.cpu.reg_out [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6040_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1050_),
    .Q(\soc.cpu.reg_out [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6041_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1051_),
    .Q(\soc.cpu.reg_out [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6042_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1052_),
    .Q(\soc.cpu.reg_out [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6043_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1053_),
    .Q(\soc.cpu.reg_out [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6044_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1054_),
    .Q(\soc.cpu.reg_out [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6045_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1055_),
    .Q(\soc.cpu.reg_out [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6046_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1056_),
    .Q(\soc.cpu.reg_out [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6047_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1057_),
    .Q(\soc.cpu.reg_out [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6048_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1058_),
    .Q(\soc.cpu.reg_out [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6049_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1059_),
    .Q(\soc.cpu.reg_out [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6050_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1060_),
    .Q(\soc.cpu.reg_out [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6051_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1061_),
    .Q(\soc.cpu.reg_out [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6052_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1062_),
    .Q(\soc.cpu.reg_out [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6053_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1063_),
    .Q(\soc.cpu.reg_out [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6054_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1064_),
    .Q(\soc.cpu.reg_out [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6055_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1065_),
    .Q(\soc.cpu.reg_out [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6056_ (
    .C(\soc.clk ),
    .CE(_0032_),
    .D(_0473_),
    .Q(\soc.cpu.irq_pending [1]),
    .R(_0334_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6057_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [0]),
    .Q(\soc.cpu.irq_mask [0]),
    .S(_0335_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6058_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [1]),
    .Q(\soc.cpu.irq_mask [1]),
    .S(_0336_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6059_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [2]),
    .Q(\soc.cpu.irq_mask [2]),
    .S(_0337_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6060_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [3]),
    .Q(\soc.cpu.irq_mask [3]),
    .S(_0338_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6061_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [4]),
    .Q(\soc.cpu.irq_mask [4]),
    .S(_0339_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6062_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [5]),
    .Q(\soc.cpu.irq_mask [5]),
    .S(_0340_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6063_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [6]),
    .Q(\soc.cpu.irq_mask [6]),
    .S(_0341_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6064_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [7]),
    .Q(\soc.cpu.irq_mask [7]),
    .S(_0342_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6065_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [8]),
    .Q(\soc.cpu.irq_mask [8]),
    .S(_0343_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6066_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [9]),
    .Q(\soc.cpu.irq_mask [9]),
    .S(_0344_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6067_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [10]),
    .Q(\soc.cpu.irq_mask [10]),
    .S(_0345_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6068_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [11]),
    .Q(\soc.cpu.irq_mask [11]),
    .S(_0346_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6069_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [12]),
    .Q(\soc.cpu.irq_mask [12]),
    .S(_0347_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6070_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [13]),
    .Q(\soc.cpu.irq_mask [13]),
    .S(_0348_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6071_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [14]),
    .Q(\soc.cpu.irq_mask [14]),
    .S(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6072_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [15]),
    .Q(\soc.cpu.irq_mask [15]),
    .S(_0350_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6073_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [16]),
    .Q(\soc.cpu.irq_mask [16]),
    .S(_0351_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6074_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [17]),
    .Q(\soc.cpu.irq_mask [17]),
    .S(_0352_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6075_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [18]),
    .Q(\soc.cpu.irq_mask [18]),
    .S(_0353_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6076_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [19]),
    .Q(\soc.cpu.irq_mask [19]),
    .S(_0354_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6077_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [20]),
    .Q(\soc.cpu.irq_mask [20]),
    .S(_0355_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6078_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [21]),
    .Q(\soc.cpu.irq_mask [21]),
    .S(_0356_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6079_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [22]),
    .Q(\soc.cpu.irq_mask [22]),
    .S(_0357_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6080_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [23]),
    .Q(\soc.cpu.irq_mask [23]),
    .S(_0358_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6081_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [24]),
    .Q(\soc.cpu.irq_mask [24]),
    .S(_0359_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6082_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [25]),
    .Q(\soc.cpu.irq_mask [25]),
    .S(_0360_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6083_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [26]),
    .Q(\soc.cpu.irq_mask [26]),
    .S(_0361_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6084_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [27]),
    .Q(\soc.cpu.irq_mask [27]),
    .S(_0362_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6085_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [28]),
    .Q(\soc.cpu.irq_mask [28]),
    .S(_0363_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6086_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [29]),
    .Q(\soc.cpu.irq_mask [29]),
    .S(_0364_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6087_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [30]),
    .Q(\soc.cpu.irq_mask [30]),
    .S(_0365_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6088_ (
    .C(\soc.clk ),
    .CE(_0033_),
    .D(\soc.cpu.cpuregs_rs1 [31]),
    .Q(\soc.cpu.irq_mask [31]),
    .S(_0366_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6089_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1067_),
    .Q(\soc.cpu.irq_active ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6090_ (
    .C(\soc.clk ),
    .CE(_0034_),
    .D(\soc.cpu.irq_active ),
    .Q(\soc.cpu.irq_delay ),
    .R(_0367_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6091_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0920_),
    .Q(\soc.cpu.irq_pending [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6092_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1096_),
    .Q(\soc.cpu.irq_pending [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6093_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1066_),
    .Q(\soc.cpu.irq_pending [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6094_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1068_),
    .Q(\soc.cpu.irq_pending [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6095_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1069_),
    .Q(\soc.cpu.irq_pending [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6096_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1070_),
    .Q(\soc.cpu.irq_pending [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6097_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1071_),
    .Q(\soc.cpu.irq_pending [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6098_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1072_),
    .Q(\soc.cpu.irq_pending [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6099_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1073_),
    .Q(\soc.cpu.irq_pending [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6100_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1074_),
    .Q(\soc.cpu.irq_pending [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6101_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1075_),
    .Q(\soc.cpu.irq_pending [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6102_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1076_),
    .Q(\soc.cpu.irq_pending [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6103_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1077_),
    .Q(\soc.cpu.irq_pending [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6104_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1078_),
    .Q(\soc.cpu.irq_pending [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6105_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1079_),
    .Q(\soc.cpu.irq_pending [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6106_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1080_),
    .Q(\soc.cpu.irq_pending [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6107_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1081_),
    .Q(\soc.cpu.irq_pending [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6108_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1082_),
    .Q(\soc.cpu.irq_pending [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6109_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1083_),
    .Q(\soc.cpu.irq_pending [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6110_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1084_),
    .Q(\soc.cpu.irq_pending [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6111_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1085_),
    .Q(\soc.cpu.irq_pending [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6112_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1086_),
    .Q(\soc.cpu.irq_pending [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6113_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1087_),
    .Q(\soc.cpu.irq_pending [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6114_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1088_),
    .Q(\soc.cpu.irq_pending [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6115_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1089_),
    .Q(\soc.cpu.irq_pending [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6116_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1090_),
    .Q(\soc.cpu.irq_pending [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6117_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1091_),
    .Q(\soc.cpu.irq_pending [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6118_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1092_),
    .Q(\soc.cpu.irq_pending [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6119_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1093_),
    .Q(\soc.cpu.irq_pending [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1374.2-1946.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6120_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1094_),
    .Q(\soc.cpu.irq_pending [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6121_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0915_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .S(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6122_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1127_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6123_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1095_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6124_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1097_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6125_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1098_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6126_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1099_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6127_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1100_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6128_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1101_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6129_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1102_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6130_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1103_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6131_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1104_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6132_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1105_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6133_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1106_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6134_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1107_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6135_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1108_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6136_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1109_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6137_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1110_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6138_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1111_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6139_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1112_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6140_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1113_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6141_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1114_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6142_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1115_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6143_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1116_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6144_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1117_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6145_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1118_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6146_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1119_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6147_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1120_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6148_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1121_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6149_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1122_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6150_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1123_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6151_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1124_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6152_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1125_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6153_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1126_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6154_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [4]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [4]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6155_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [8]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [8]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6156_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [12]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [12]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6157_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [16]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [16]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6158_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [20]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [20]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6159_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [24]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [24]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6160_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [28]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [28]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6161_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [32]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [32]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6162_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [36]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [36]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6163_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [40]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [40]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6164_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [44]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [44]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6165_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [48]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [48]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6166_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [52]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [52]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6167_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [56]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [56]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6168_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [60]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rdx [60]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6169_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [0]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [0]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6170_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [1]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [1]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6171_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [2]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [2]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6172_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [3]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [3]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6173_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [4]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [4]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6174_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [5]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [5]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6175_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [6]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [6]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6176_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [7]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [7]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6177_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [8]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [8]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6178_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [9]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [9]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6179_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [10]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [10]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6180_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [11]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [11]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6181_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [12]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [12]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6182_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [13]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [13]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6183_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [14]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [14]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6184_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [15]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [15]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6185_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [16]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [16]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6186_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [17]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [17]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6187_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [18]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [18]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6188_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [19]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [19]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6189_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [20]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [20]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6190_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [21]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [21]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6191_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [22]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [22]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6192_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [23]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [23]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6193_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [24]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [24]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6194_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [25]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [25]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6195_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [26]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [26]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6196_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [27]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [27]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6197_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [28]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [28]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6198_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [29]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [29]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6199_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [30]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [30]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6200_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [31]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [31]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6201_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [32]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [32]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6202_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [33]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [33]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6203_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [34]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [34]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6204_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [35]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [35]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6205_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [36]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [36]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6206_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [37]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [37]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6207_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [38]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [38]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6208_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [39]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [39]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6209_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [40]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [40]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6210_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [41]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [41]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6211_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [42]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [42]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6212_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [43]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [43]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6213_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [44]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [44]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6214_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [45]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [45]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6215_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [46]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [46]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6216_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [47]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [47]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6217_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [48]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [48]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6218_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [49]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [49]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6219_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [50]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [50]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6220_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [51]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [51]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6221_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [52]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [52]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6222_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [53]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [53]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6223_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [54]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [54]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6224_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [55]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [55]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6225_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [56]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [56]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6226_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [57]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [57]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6227_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [58]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [58]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6228_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [59]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [59]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6229_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [60]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [60]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6230_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [61]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [61]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6231_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [62]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [62]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6232_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [63]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [63]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6233_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.reg_op2 [0]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [0]),
    .R(_1726_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6234_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(\soc.cpu.reg_op1 [31]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [63]),
    .R(_0368_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:373.2-382.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6235_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1784_[0]),
    .Q(\soc.cpu.last_mem_valid ),
    .R(_0369_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2235.2-2243.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6236_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0565_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6237_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_any_mul ),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6238_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[0]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [0]),
    .R(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6239_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[1]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [1]),
    .S(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6240_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[2]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [2]),
    .S(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6241_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[3]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [3]),
    .S(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6242_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0814_[4]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [4]),
    .S(_0372_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6243_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait_q ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6244_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [6]),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .R(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6245_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1129_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mul ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6246_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1130_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulh ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6247_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1131_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhsu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6248_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1132_),
    .Q(\soc.cpu.genblk2.pcpi_div.instr_div ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6249_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0662_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_wait ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6250_ (
    .C(\soc.clk ),
    .CE(_1697_[1]),
    .D(_0663_),
    .Q(\soc.cpu.genblk2.pcpi_div.outsign ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6251_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0695_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6252_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0706_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6253_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0717_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6254_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0720_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6255_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0721_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6256_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0722_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6257_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0723_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6258_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0724_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6259_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0725_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6260_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0726_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6261_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0696_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6262_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0697_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6263_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0698_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6264_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0699_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6265_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0700_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6266_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0701_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6267_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0702_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6268_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0703_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6269_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0704_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6270_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0705_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6271_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0707_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6272_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0708_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6273_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0709_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6274_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0710_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6275_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0711_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6276_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0712_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6277_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0713_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6278_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0714_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6279_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0715_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6280_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0716_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6281_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0718_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6282_ (
    .C(\soc.clk ),
    .CE(_0020_),
    .D(_0719_),
    .Q(\soc.cpu.genblk2.pcpi_div.dividend [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6283_ (
    .C(\soc.clk ),
    .CE(_0013_),
    .D(\soc.cpu.genblk2.pcpi_div.start ),
    .Q(\soc.cpu.genblk2.pcpi_div.running ),
    .R(_0370_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6284_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [1]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [0]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6285_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [2]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [1]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6286_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [3]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [2]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6287_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [4]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [3]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6288_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [5]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [4]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6289_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [6]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [5]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6290_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [7]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [6]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6291_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [8]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [7]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6292_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [9]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [8]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6293_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [10]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [9]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6294_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [11]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [10]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6295_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [12]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [11]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6296_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [13]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [12]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6297_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [14]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [13]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6298_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [15]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [14]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6299_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [16]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [15]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6300_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [17]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [16]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6301_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [18]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [17]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6302_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [19]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [18]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6303_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [20]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [19]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6304_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [21]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [20]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6305_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [22]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [21]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6306_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [23]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [22]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6307_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [24]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [23]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6308_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [25]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [24]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6309_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [26]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [25]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6310_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [27]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [26]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6311_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [28]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [27]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6312_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [29]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [28]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6313_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [30]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [29]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6314_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.quotient_msk [31]),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [30]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'hx)
  ) _6315_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(1'h0),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient_msk [31]),
    .S(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6316_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1164_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [0]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6317_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1133_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [1]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6318_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1134_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [2]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6319_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1135_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [3]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6320_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1136_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [4]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6321_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1137_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [5]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6322_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1138_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [6]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6323_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1139_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [7]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6324_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1140_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [8]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6325_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1141_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [9]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6326_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1142_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [10]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6327_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1143_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [11]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6328_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1144_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [12]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6329_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1145_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [13]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6330_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1146_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [14]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6331_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1147_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [15]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6332_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1148_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [16]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6333_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1149_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [17]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6334_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1150_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [18]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6335_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1151_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [19]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6336_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1152_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [20]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6337_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1153_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [21]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6338_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1154_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [22]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6339_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1155_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [23]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6340_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1156_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [24]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6341_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1157_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [25]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6342_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1158_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [26]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6343_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1159_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [27]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6344_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1160_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [28]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6345_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1161_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [29]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6346_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1162_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [30]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6347_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1163_),
    .Q(\soc.cpu.genblk2.pcpi_div.quotient [31]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6348_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [1]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [0]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6349_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [2]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [1]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6350_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [3]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [2]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6351_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [4]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [3]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6352_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [5]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [4]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6353_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [6]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [5]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6354_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [7]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [6]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6355_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [8]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [7]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6356_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [9]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [8]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6357_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [10]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [9]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6358_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [11]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [10]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6359_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [12]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [11]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6360_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [13]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [12]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6361_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [14]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [13]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6362_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [15]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [14]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6363_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [16]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [15]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6364_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [17]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [16]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6365_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [18]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [17]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6366_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [19]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [18]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6367_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [20]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [19]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6368_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [21]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [20]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6369_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [22]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [21]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6370_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [23]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [22]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6371_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [24]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [23]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6372_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [25]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [24]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6373_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [26]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [25]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6374_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [27]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [26]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6375_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [28]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [27]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6376_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [29]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [28]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6377_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [30]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [29]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6378_ (
    .C(\soc.clk ),
    .CE(_0019_),
    .D(\soc.cpu.genblk2.pcpi_div.divisor [31]),
    .Q(\soc.cpu.genblk2.pcpi_div.divisor [30]),
    .R(_1697_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6379_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1696_[0]),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .R(_1703_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6380_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0630_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6381_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0641_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6382_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0652_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6383_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0655_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6384_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0656_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6385_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0657_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6386_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0658_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6387_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0659_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6388_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0660_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6389_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0661_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6390_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0631_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6391_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0632_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6392_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0633_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6393_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0634_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6394_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0635_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6395_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0636_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6396_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0637_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6397_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0638_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6398_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0639_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6399_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0640_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6400_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0642_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6401_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0643_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6402_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0644_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6403_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0645_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6404_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0646_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6405_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0647_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6406_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0648_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6407_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0649_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6408_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0650_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6409_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0651_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6410_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0653_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2392.2-2437.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6411_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_0654_),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_rd [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2149.2-2166.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6412_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1165_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulhu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6413_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0577_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6414_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0588_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6415_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0599_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6416_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0610_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6417_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0621_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6418_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0626_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6419_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0627_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6420_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0628_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6421_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0629_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6422_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0567_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6423_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0568_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6424_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0569_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6425_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0570_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6426_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0571_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6427_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0572_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6428_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0573_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [16]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6429_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0574_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [17]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6430_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0575_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [18]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6431_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0576_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [19]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6432_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0578_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [20]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6433_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0579_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [21]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6434_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0580_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [22]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6435_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0581_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [23]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6436_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0582_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [24]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6437_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0583_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [25]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6438_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0584_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [26]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6439_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0585_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [27]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6440_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0586_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [28]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6441_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0587_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [29]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6442_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0589_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [30]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6443_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0590_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [31]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6444_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0591_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [32]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6445_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0592_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [33]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6446_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0593_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [34]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6447_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0594_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [35]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6448_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0595_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [36]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6449_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0596_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [37]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6450_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0597_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [38]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6451_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0598_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [39]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6452_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0600_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [40]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6453_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0601_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [41]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6454_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0602_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [42]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6455_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0603_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [43]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6456_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0604_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [44]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6457_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0605_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [45]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6458_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0606_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [46]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6459_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0607_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [47]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6460_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0608_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [48]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6461_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0609_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [49]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6462_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0611_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [50]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6463_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0612_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [51]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6464_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0613_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [52]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6465_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0614_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [53]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6466_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0615_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [54]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6467_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0616_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [55]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6468_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0617_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [56]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6469_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0618_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [57]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6470_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0619_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [58]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6471_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0620_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [59]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6472_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0622_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [60]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6473_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0623_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [61]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6474_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0624_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [62]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:269.21-280.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2201.2-2233.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6475_ (
    .C(\soc.clk ),
    .CE(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .D(_0625_),
    .Q(\soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [63]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6476_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1166_),
    .Q(\soc.cpu.genblk2.pcpi_div.instr_divu ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6477_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1167_),
    .Q(\soc.cpu.genblk2.pcpi_div.instr_rem ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2366.2-2383.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6478_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1691_[1]),
    .Q(\soc.cpu.genblk2.pcpi_div.pcpi_wait_q ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:178.2-179.66|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6479_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1785_[0]),
    .Q(\soc.ram_ready ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:373.2-382.5|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6480_ (
    .C(\soc.clk ),
    .CE(1'h1),
    .D(_1507_[1]),
    .Q(\soc.cpu.mem_la_firstword_reg ),
    .R(_0371_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6481_ (
    .CI(1'h0),
    .CO(_0839_[3:0]),
    .CYINIT(1'h0),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [3:0]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [3:0]),
    .S(_0840_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6482_ (
    .CI(_0839_[3]),
    .CO({ _0841_[7:5], _0839_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0842_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [4] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6483_ (
    .CI(1'h0),
    .CO(_0843_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [12]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [15:12]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [15:12]),
    .S(_0844_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6484_ (
    .CI(_0843_[3]),
    .CO({ _0845_[7:5], _0843_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0846_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [16] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6485_ (
    .CI(1'h0),
    .CO(_0847_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [8]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [11:8]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [11:8]),
    .S(_0848_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6486_ (
    .CI(_0847_[3]),
    .CO({ _0849_[7:5], _0847_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0850_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [12] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6487_ (
    .CI(1'h0),
    .CO(_0851_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [24]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [27:24]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [27:24]),
    .S(_0852_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6488_ (
    .CI(_0851_[3]),
    .CO({ _0853_[7:5], _0851_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0854_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [28] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6489_ (
    .CI(1'h0),
    .CO(_0855_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [4]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [7:4]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [7:4]),
    .S(_0856_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6490_ (
    .CI(_0855_[3]),
    .CO({ _0857_[7:5], _0855_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0858_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [8] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6491_ (
    .CI(1'h0),
    .CO(_0859_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [28]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [31:28]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [31:28]),
    .S(_0860_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6492_ (
    .CI(_0859_[3]),
    .CO({ _0861_[7:5], _0859_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0862_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [32] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6493_ (
    .CI(1'h0),
    .CO(_0863_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [20]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [23:20]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [23:20]),
    .S(_0864_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6494_ (
    .CI(_0863_[3]),
    .CO({ _0865_[7:5], _0863_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0866_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [24] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6495_ (
    .CI(1'h0),
    .CO(_0867_[3:0]),
    .CYINIT(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [16]),
    .DI(\soc.cpu.genblk1.genblk1.pcpi_mul.this_rs2 [19:16]),
    .O(\soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [19:16]),
    .S(_0868_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6496_ (
    .CI(_0867_[3]),
    .CO({ _0869_[7:5], _0867_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0870_[7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [20] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6497_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[1]),
    .O(_0895_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6498_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[2]),
    .O(_0896_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6499_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[3]),
    .O(_0897_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6500_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[4]),
    .O(_0898_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6501_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[5]),
    .O(_0899_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6502_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[6]),
    .O(_0900_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6503_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[7]),
    .O(_0901_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6504_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[8]),
    .O(_0902_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6505_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[24]),
    .O(_0903_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6506_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[22]),
    .O(_0904_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6507_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[20]),
    .O(_0905_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6508_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[19]),
    .O(_0906_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6509_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[17]),
    .O(_0907_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6510_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[16]),
    .O(_0908_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6511_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[15]),
    .O(_0909_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6512_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[14]),
    .O(_0910_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6513_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[25]),
    .O(_0911_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6514_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[26]),
    .O(_0912_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6515_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[0]),
    .O(_0913_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6516_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[31]),
    .O(_0914_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6517_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[10]),
    .O(_0916_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6518_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[18]),
    .O(_1025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6519_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[30]),
    .O(_1026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6520_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[28]),
    .O(_1028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6521_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[12]),
    .O(_1029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6522_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[11]),
    .O(_1030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6523_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[29]),
    .O(_1031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6524_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[27]),
    .O(_1032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6525_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[9]),
    .O(_1033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6526_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[21]),
    .O(_1034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6527_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[13]),
    .O(_1035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h20)
  ) _6528_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1466_[0]),
    .I2(_0785_[23]),
    .O(_1036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _6529_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I1(_1702_[0]),
    .I2(_1764_[0]),
    .I3(\soc.cpu.pcpi_insn [14]),
    .O(_0891_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h2022)
  ) _6530_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1733_[0]),
    .I2(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I3(_1245_[5]),
    .O(_0921_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT4 #(
    .INIT(16'h20aa)
  ) _6531_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.cpu_state [5]),
    .I3(_1951_[2]),
    .O(_1042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0800)
  ) _6532_ (
    .I0(_1701_[1]),
    .I1(_1701_[0]),
    .I2(\soc.cpu.pcpi_insn [14]),
    .I3(_1727_[1]),
    .O(_1129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0800)
  ) _6533_ (
    .I0(_1701_[1]),
    .I1(_1701_[0]),
    .I2(\soc.cpu.pcpi_insn [14]),
    .I3(_1729_[1]),
    .O(_1130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0800)
  ) _6534_ (
    .I0(_1701_[1]),
    .I1(_1701_[0]),
    .I2(\soc.cpu.pcpi_insn [14]),
    .I3(_1761_[0]),
    .O(_1131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _6535_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I1(_1702_[0]),
    .I2(_1727_[1]),
    .I3(\soc.cpu.pcpi_insn [14]),
    .O(_1132_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0800)
  ) _6536_ (
    .I0(_1701_[1]),
    .I1(_1701_[0]),
    .I2(\soc.cpu.pcpi_insn [14]),
    .I3(_1764_[0]),
    .O(_1165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _6537_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I1(_1702_[0]),
    .I2(_1729_[1]),
    .I3(\soc.cpu.pcpi_insn [14]),
    .O(_1166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _6538_ (
    .I0(\soc.cpu.genblk2.pcpi_div.pcpi_wr ),
    .I1(_1702_[0]),
    .I2(_1761_[0]),
    .I3(\soc.cpu.pcpi_insn [14]),
    .O(_1167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd11403426)
  ) _6539_ (
    .I0(\soc.ser_tx ),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(_1679_[2]),
    .I4(\soc.simpleuart.send_pattern [1]),
    .O(_0888_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4278234798)
  ) _6540_ (
    .I0(\soc.simpleuart.send_pattern [8]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.cpu.mem_wdata [7]),
    .I4(_1679_[2]),
    .O(_0894_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT5 #(
    .INIT(32'd3755999061)
  ) _6541_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait_q ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [6]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ),
    .O(_0915_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6542_ (
    .I0(\soc.cpu.instr_sw ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1305_[0]),
    .I4(\soc.cpu.is_sb_sh_sw ),
    .O(_0918_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3941263914)
  ) _6543_ (
    .I0(\soc.cpu.decoded_imm_uj [17]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1847_[3]),
    .I4(_1737_[1]),
    .O(_0919_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2718474752)
  ) _6544_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(_1240_[0]),
    .I3(\soc.cpu.irq_state [1]),
    .I4(\soc.cpu.irq_state [0]),
    .O(_0943_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3941263914)
  ) _6545_ (
    .I0(\soc.cpu.decoded_imm_uj [16]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1737_[1]),
    .I4(_1839_[5]),
    .O(_0952_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3941263914)
  ) _6546_ (
    .I0(\soc.cpu.decoded_imm_uj [19]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1851_[3]),
    .I4(_1737_[1]),
    .O(_0954_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3941263914)
  ) _6547_ (
    .I0(\soc.cpu.decoded_imm_uj [11]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1737_[0]),
    .I4(_1737_[1]),
    .O(_0956_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3941263914)
  ) _6548_ (
    .I0(\soc.cpu.decoded_imm_uj [18]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1854_[0]),
    .I4(_1737_[1]),
    .O(_0957_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6549_ (
    .I0(\soc.cpu.instr_rdinstrh ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1688_[0]),
    .I4(_1678_[1]),
    .O(_0959_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6550_ (
    .I0(\soc.cpu.instr_sh ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1301_[0]),
    .I4(\soc.cpu.is_sb_sh_sw ),
    .O(_0971_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6551_ (
    .I0(\soc.cpu.instr_sb ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1303_[0]),
    .I4(\soc.cpu.is_sb_sh_sw ),
    .O(_0972_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6552_ (
    .I0(\soc.cpu.instr_lhu ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1797_[2]),
    .I4(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_0973_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6553_ (
    .I0(\soc.cpu.instr_lbu ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1745_[0]),
    .I4(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_0974_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6554_ (
    .I0(\soc.cpu.instr_lw ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1305_[0]),
    .I4(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_0975_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6555_ (
    .I0(\soc.cpu.instr_lh ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1301_[0]),
    .I4(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_0976_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6556_ (
    .I0(\soc.cpu.instr_lb ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1303_[0]),
    .I4(\soc.cpu.is_lb_lh_lw_lbu_lhu ),
    .O(_0977_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd3928631850)
  ) _6557_ (
    .I0(\soc.cpu.instr_auipc ),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1735_[0]),
    .I4(_1735_[1]),
    .O(_0983_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd707406570)
  ) _6558_ (
    .I0(\soc.cpu.mem_do_prefetch ),
    .I1(_1711_[1]),
    .I2(_1641_[2]),
    .I3(\soc.cpu.instr_jalr ),
    .I4(\soc.cpu.instr_retirq ),
    .O(_0987_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6559_ (
    .I0(\soc.cpu.instr_srli ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1685_[0]),
    .I4(_1797_[2]),
    .O(_1016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2930683554)
  ) _6560_ (
    .I0(\soc.cpu.is_slli_srli_srai ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1799_[0]),
    .I4(_1798_[0]),
    .O(_1020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT5 #(
    .INIT(32'd573177856)
  ) _6561_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(_1476_[0]),
    .I3(_1476_[1]),
    .I4(\soc.cpu.reg_pc [0]),
    .O(_1027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6562_ (
    .I0(\soc.cpu.instr_rdinstr ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1688_[0]),
    .I4(_1597_[1]),
    .O(_1038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6563_ (
    .I0(\soc.cpu.instr_rdcycleh ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1597_[0]),
    .I4(_1678_[1]),
    .O(_1039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6564_ (
    .I0(\soc.cpu.instr_rdcycle ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1597_[0]),
    .I4(_1597_[1]),
    .O(_1040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2929894050)
  ) _6565_ (
    .I0(\soc.cpu.instr_srai ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1798_[0]),
    .I4(\soc.cpu.mem_rdata_q [30]),
    .O(_1041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6566_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [4]),
    .I4(\soc.cpu.irq_mask [4]),
    .O(_1066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6567_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [5]),
    .I4(\soc.cpu.irq_mask [5]),
    .O(_1068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6568_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [6]),
    .I4(\soc.cpu.irq_mask [6]),
    .O(_1069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6569_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [7]),
    .I4(\soc.cpu.irq_mask [7]),
    .O(_1070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6570_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [8]),
    .I4(\soc.cpu.irq_mask [8]),
    .O(_1071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6571_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [9]),
    .I4(\soc.cpu.irq_mask [9]),
    .O(_1072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6572_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [10]),
    .I4(\soc.cpu.irq_mask [10]),
    .O(_1073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6573_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [11]),
    .I4(\soc.cpu.irq_mask [11]),
    .O(_1074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6574_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [12]),
    .I4(\soc.cpu.irq_mask [12]),
    .O(_1075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6575_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [13]),
    .I4(\soc.cpu.irq_mask [13]),
    .O(_1076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6576_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [14]),
    .I4(\soc.cpu.irq_mask [14]),
    .O(_1077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6577_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [15]),
    .I4(\soc.cpu.irq_mask [15]),
    .O(_1078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6578_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [16]),
    .I4(\soc.cpu.irq_mask [16]),
    .O(_1079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6579_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [17]),
    .I4(\soc.cpu.irq_mask [17]),
    .O(_1080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6580_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [18]),
    .I4(\soc.cpu.irq_mask [18]),
    .O(_1081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6581_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [19]),
    .I4(\soc.cpu.irq_mask [19]),
    .O(_1082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6582_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [20]),
    .I4(\soc.cpu.irq_mask [20]),
    .O(_1083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6583_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [21]),
    .I4(\soc.cpu.irq_mask [21]),
    .O(_1084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6584_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [22]),
    .I4(\soc.cpu.irq_mask [22]),
    .O(_1085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6585_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [23]),
    .I4(\soc.cpu.irq_mask [23]),
    .O(_1086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6586_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [24]),
    .I4(\soc.cpu.irq_mask [24]),
    .O(_1087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6587_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [25]),
    .I4(\soc.cpu.irq_mask [25]),
    .O(_1088_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6588_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [26]),
    .I4(\soc.cpu.irq_mask [26]),
    .O(_1089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6589_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [27]),
    .I4(\soc.cpu.irq_mask [27]),
    .O(_1090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6590_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [28]),
    .I4(\soc.cpu.irq_mask [28]),
    .O(_1091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6591_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [29]),
    .I4(\soc.cpu.irq_mask [29]),
    .O(_1092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6592_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [30]),
    .I4(\soc.cpu.irq_mask [30]),
    .O(_1093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6593_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [31]),
    .I4(\soc.cpu.irq_mask [31]),
    .O(_1094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd2852168192)
  ) _6594_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1744_[1]),
    .I2(\soc.cpu.cpu_state [2]),
    .I3(\soc.cpu.irq_pending [3]),
    .I4(\soc.cpu.irq_mask [3]),
    .O(_1096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT5 #(
    .INIT(32'd2863278592)
  ) _6595_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1602_[0]),
    .I2(_1267_[4]),
    .I3(\soc.simpleuart.recv_buf_valid ),
    .I4(_1875_[3]),
    .O(_1128_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6596_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [1]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [1]),
    .O(_1133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6597_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [2]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [2]),
    .O(_1134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6598_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [3]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [3]),
    .O(_1135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6599_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [4]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [4]),
    .O(_1136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6600_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [5]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [5]),
    .O(_1137_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6601_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [6]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [6]),
    .O(_1138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6602_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [7]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [7]),
    .O(_1139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6603_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [8]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [8]),
    .O(_1140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6604_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [9]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [9]),
    .O(_1141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6605_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [10]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [10]),
    .O(_1142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6606_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [11]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [11]),
    .O(_1143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6607_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [12]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [12]),
    .O(_1144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6608_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [13]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [13]),
    .O(_1145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6609_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [14]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [14]),
    .O(_1146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6610_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [15]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [15]),
    .O(_1147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6611_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [16]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [16]),
    .O(_1148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6612_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [17]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [17]),
    .O(_1149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6613_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [18]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [18]),
    .O(_1150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6614_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [19]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [19]),
    .O(_1151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6615_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [20]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [20]),
    .O(_1152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6616_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [21]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [21]),
    .O(_1153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6617_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [22]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [22]),
    .O(_1154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6618_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [23]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [23]),
    .O(_1155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6619_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [24]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [24]),
    .O(_1156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6620_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [25]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [25]),
    .O(_1157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6621_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [26]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [26]),
    .O(_1158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6622_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [27]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [27]),
    .O(_1159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6623_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [28]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [28]),
    .O(_1160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6624_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [29]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [29]),
    .O(_1161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6625_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [30]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [30]),
    .O(_1162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6626_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [31]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [31]),
    .O(_1163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT5 #(
    .INIT(32'd4294961664)
  ) _6627_ (
    .I0(_1697_[1]),
    .I1(_1197_[15]),
    .I2(_1697_[0]),
    .I3(\soc.cpu.genblk2.pcpi_div.quotient_msk [0]),
    .I4(\soc.cpu.genblk2.pcpi_div.quotient [0]),
    .O(_1164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6628_ (
    .I0(\soc.cpu.mem_wdata [16]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [0]),
    .I4(\soc.cpu.reg_op2 [16]),
    .I5(_1464_[2]),
    .O(_0874_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6629_ (
    .I0(\soc.cpu.mem_wdata [17]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [1]),
    .I4(\soc.cpu.reg_op2 [17]),
    .I5(_1464_[2]),
    .O(_0875_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6630_ (
    .I0(\soc.cpu.mem_wdata [18]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [2]),
    .I4(\soc.cpu.reg_op2 [18]),
    .I5(_1464_[2]),
    .O(_0876_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6631_ (
    .I0(\soc.cpu.mem_wdata [19]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [3]),
    .I4(\soc.cpu.reg_op2 [19]),
    .I5(_1464_[2]),
    .O(_0877_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6632_ (
    .I0(\soc.cpu.mem_wdata [20]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [4]),
    .I4(\soc.cpu.reg_op2 [20]),
    .I5(_1464_[2]),
    .O(_0878_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6633_ (
    .I0(\soc.cpu.mem_wdata [21]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [5]),
    .I4(\soc.cpu.reg_op2 [21]),
    .I5(_1464_[2]),
    .O(_0879_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6634_ (
    .I0(\soc.cpu.mem_wdata [23]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [7]),
    .I4(\soc.cpu.reg_op2 [23]),
    .I5(_1464_[2]),
    .O(_0880_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h0aee0a220a220a22)
  ) _6635_ (
    .I0(\soc.cpu.latched_rd [3]),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I3(\soc.cpu.cpu_state [3]),
    .I4(_1240_[0]),
    .I5(\soc.cpu.decoded_rd [3]),
    .O(_0881_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6636_ (
    .I0(\soc.simpleuart.send_pattern [4]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [5]),
    .I4(\soc.cpu.mem_wdata [3]),
    .I5(_1679_[2]),
    .O(_0882_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6637_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_sltu ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1579_[0]),
    .O(_0883_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6638_ (
    .I0(\soc.simpleuart.send_pattern [3]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [4]),
    .I4(\soc.cpu.mem_wdata [2]),
    .I5(_1679_[2]),
    .O(_0884_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hfefefe0202020202)
  ) _6639_ (
    .I0(\soc.cpu.genblk2.pcpi_div.divisor [62]),
    .I1(_1697_[1]),
    .I2(_1697_[0]),
    .I3(_0800_[31]),
    .I4(_1844_[0]),
    .I5(\soc.cpu.reg_op2 [31]),
    .O(_0885_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6640_ (
    .I0(\soc.simpleuart.send_pattern [5]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [6]),
    .I4(\soc.cpu.mem_wdata [4]),
    .I5(_1679_[2]),
    .O(_0886_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6641_ (
    .I0(\soc.simpleuart.send_pattern [6]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [7]),
    .I4(\soc.cpu.mem_wdata [5]),
    .I5(_1679_[2]),
    .O(_0887_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h08a80808aaaaaaaa)
  ) _6642_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.simpleuart.send_bitcnt [2]),
    .I2(_1680_[0]),
    .I3(_1679_[2]),
    .I4(_0773_[2]),
    .I5(_1602_[2]),
    .O(_0889_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h08a80808aaaaaaaa)
  ) _6643_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.simpleuart.send_bitcnt [0]),
    .I2(_1680_[0]),
    .I3(_1679_[2]),
    .I4(_0773_[0]),
    .I5(_1602_[2]),
    .O(_0890_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha8a8a808aaaaaaaa)
  ) _6644_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.simpleuart.send_bitcnt [3]),
    .I2(_1680_[0]),
    .I3(_1679_[2]),
    .I4(_0773_[3]),
    .I5(_1602_[2]),
    .O(_0892_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha8a8a808aaaaaaaa)
  ) _6645_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.simpleuart.send_bitcnt [1]),
    .I2(_1680_[0]),
    .I3(_1679_[2]),
    .I4(_0773_[1]),
    .I5(_1602_[2]),
    .O(_0893_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6646_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_sub ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1829_[0]),
    .I5(_1303_[0]),
    .O(_0917_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h8aaa8aaa8aaa0000)
  ) _6647_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.irq_mask [0]),
    .I2(_1886_[3]),
    .I3(\soc.cpu.irq_state [1]),
    .I4(\soc.cpu.irq_pending [0]),
    .I5(_1980_[4]),
    .O(_0920_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6648_ (
    .I0(\soc.simpleuart.send_pattern [7]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [8]),
    .I4(\soc.cpu.mem_wdata [6]),
    .I5(_1679_[2]),
    .O(_0922_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6649_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [4]),
    .I2(_1757_[1]),
    .I3(_0770_[4]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0923_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6650_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [10]),
    .I2(_1757_[1]),
    .I3(_0770_[10]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0924_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6651_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [2]),
    .I2(_1757_[1]),
    .I3(_0770_[2]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0925_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6652_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [14]),
    .I2(_1757_[1]),
    .I3(_0770_[14]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0926_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaea2a2aea2aea2)
  ) _6653_ (
    .I0(\soc.cpu.mem_wdata [22]),
    .I1(_1687_[0]),
    .I2(\soc.cpu.trap ),
    .I3(\soc.cpu.reg_op2 [6]),
    .I4(\soc.cpu.reg_op2 [22]),
    .I5(_1464_[2]),
    .O(_0927_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaeaeaeaea2a2a2a)
  ) _6654_ (
    .I0(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1968_[3]),
    .I4(_1971_[0]),
    .I5(_1708_[3]),
    .O(_0928_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6655_ (
    .I0(\soc.cpu.decoded_imm [20]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [20]),
    .I5(_1587_[2]),
    .O(_0929_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6656_ (
    .I0(\soc.cpu.decoded_imm [21]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [21]),
    .I5(_1587_[2]),
    .O(_0930_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6657_ (
    .I0(\soc.cpu.decoded_imm [22]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [22]),
    .I5(_1587_[2]),
    .O(_0931_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6658_ (
    .I0(\soc.cpu.decoded_imm [23]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [23]),
    .I5(_1587_[2]),
    .O(_0932_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6659_ (
    .I0(\soc.cpu.decoded_imm [24]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [24]),
    .I5(_1587_[2]),
    .O(_0933_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6660_ (
    .I0(\soc.cpu.decoded_imm [25]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [25]),
    .I5(_1587_[2]),
    .O(_0934_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6661_ (
    .I0(\soc.cpu.decoded_imm [26]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [26]),
    .I5(_1587_[2]),
    .O(_0935_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6662_ (
    .I0(\soc.cpu.decoded_imm [27]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [27]),
    .I5(_1587_[2]),
    .O(_0936_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6663_ (
    .I0(\soc.cpu.decoded_imm [28]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [28]),
    .I5(_1587_[2]),
    .O(_0937_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6664_ (
    .I0(\soc.cpu.decoded_imm [29]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [29]),
    .I5(_1587_[2]),
    .O(_0938_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6665_ (
    .I0(\soc.cpu.decoded_imm [30]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [30]),
    .I5(_1587_[2]),
    .O(_0939_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _6666_ (
    .I0(\soc.cpu.decoded_imm [31]),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1243_[1]),
    .I4(\soc.cpu.mem_rdata_q [31]),
    .I5(_1587_[2]),
    .O(_0940_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaeaea2aeaeaeaea)
  ) _6667_ (
    .I0(\soc.cpu.decoded_rs2 [3]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1859_[0]),
    .I4(_1859_[1]),
    .I5(_1859_[2]),
    .O(_0941_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6668_ (
    .I0(\soc.cpu.decoded_imm_uj [30]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1658_[0]),
    .I4(\soc.cpu.mem_rdata_latched [12]),
    .I5(_1508_[0]),
    .O(_0942_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaeaeaeaea2a2a2a)
  ) _6669_ (
    .I0(\soc.cpu.decoded_imm_uj [2]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1508_[0]),
    .I4(\soc.cpu.mem_rdata_latched [4]),
    .I5(_1740_[2]),
    .O(_0944_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6670_ (
    .I0(\soc.cpu.decoded_imm_uj [3]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1739_[0]),
    .I4(\soc.cpu.mem_rdata_latched [5]),
    .I5(_1508_[0]),
    .O(_0945_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6671_ (
    .I0(\soc.cpu.decoded_imm_uj [5]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1658_[1]),
    .I4(\soc.cpu.mem_rdata_latched [2]),
    .I5(_1508_[0]),
    .O(_0946_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h2a2aeaea2aea2aea)
  ) _6672_ (
    .I0(\soc.cpu.decoded_imm_uj [6]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1675_[2]),
    .I4(_1636_[1]),
    .I5(_1508_[0]),
    .O(_0947_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6673_ (
    .I0(\soc.cpu.decoded_imm_uj [7]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1675_[0]),
    .I4(\soc.cpu.mem_rdata_latched [6]),
    .I5(_1508_[0]),
    .O(_0948_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h2a2aeaea2aea2aea)
  ) _6674_ (
    .I0(\soc.cpu.decoded_imm_uj [8]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1658_[4]),
    .I4(_1636_[4]),
    .I5(_1508_[0]),
    .O(_0949_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h2a2aeaea2aea2aea)
  ) _6675_ (
    .I0(\soc.cpu.decoded_imm_uj [9]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1658_[2]),
    .I4(_1636_[2]),
    .I5(_1508_[0]),
    .O(_0950_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h2a2aeaea2aea2aea)
  ) _6676_ (
    .I0(\soc.cpu.decoded_imm_uj [10]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1658_[3]),
    .I4(_1636_[0]),
    .I5(_1508_[0]),
    .O(_0951_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6677_ (
    .I0(\soc.cpu.decoded_imm_uj [14]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1618_[0]),
    .I4(\soc.cpu.mem_rdata_latched [12]),
    .I5(_1508_[0]),
    .O(_0953_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h888a888088808880)
  ) _6678_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.latched_is_lh ),
    .I2(_1598_[1]),
    .I3(_1719_[0]),
    .I4(\soc.cpu.cpu_state [5]),
    .I5(\soc.cpu.instr_lh ),
    .O(_0955_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6679_ (
    .I0(\soc.cpu.decoded_imm_uj [15]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1618_[2]),
    .I4(\soc.cpu.mem_rdata_latched [12]),
    .I5(_1508_[0]),
    .O(_0958_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6680_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_srl ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1797_[2]),
    .O(_0960_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6681_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_xor ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1745_[0]),
    .O(_0961_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6682_ (
    .I0(\soc.simpleuart.send_pattern [1]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [2]),
    .I4(\soc.cpu.mem_wdata [0]),
    .I5(_1679_[2]),
    .O(_0962_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6683_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_slt ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1305_[0]),
    .O(_0963_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6684_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_sll ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1301_[0]),
    .O(_0964_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6685_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_andi ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[1]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0965_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6686_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_ori ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1592_[1]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0966_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6687_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_xori ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1745_[0]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0967_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6688_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_sltiu ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1579_[0]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0968_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6689_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_slti ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1305_[0]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0969_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6690_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_addi ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1303_[0]),
    .I5(\soc.cpu.is_alu_reg_imm ),
    .O(_0970_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6691_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_bgeu ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[1]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_0978_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6692_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_bltu ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1592_[1]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_0979_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6693_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_bge ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1797_[2]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_0980_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6694_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_blt ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1745_[0]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_0981_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6695_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_beq ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1303_[0]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_0982_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6696_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [3]),
    .I2(_1757_[1]),
    .I3(_0770_[3]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0984_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h0aee0a220a220a22)
  ) _6697_ (
    .I0(\soc.cpu.latched_rd [4]),
    .I1(\soc.cpu.cpu_state [1]),
    .I2(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .I3(\soc.cpu.cpu_state [3]),
    .I4(_1240_[0]),
    .I5(\soc.cpu.decoded_rd [4]),
    .O(_0985_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h888a888088808880)
  ) _6698_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.latched_is_lb ),
    .I2(_1598_[1]),
    .I3(_1719_[0]),
    .I4(\soc.cpu.cpu_state [5]),
    .I5(\soc.cpu.instr_lb ),
    .O(_0986_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6699_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_or ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1592_[1]),
    .O(_0988_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6700_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [1]),
    .I2(_1757_[1]),
    .I3(_0770_[1]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0989_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6701_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [7]),
    .I2(_1757_[1]),
    .I3(_0770_[7]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0990_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6702_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [9]),
    .I2(_1757_[1]),
    .I3(_0770_[9]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0991_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6703_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [20]),
    .I2(_1757_[1]),
    .I3(_0770_[20]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0992_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6704_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [5]),
    .I2(_1757_[1]),
    .I3(_0770_[5]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0993_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6705_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [6]),
    .I2(_1757_[1]),
    .I3(_0770_[6]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0994_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6706_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [8]),
    .I2(_1757_[1]),
    .I3(_0770_[8]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0995_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6707_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [27]),
    .I2(_1757_[1]),
    .I3(_0770_[27]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0996_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6708_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [17]),
    .I2(_1757_[1]),
    .I3(_0770_[17]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0997_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6709_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [18]),
    .I2(_1757_[1]),
    .I3(_0770_[18]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0998_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6710_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [19]),
    .I2(_1757_[1]),
    .I3(_0770_[19]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_0999_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6711_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [21]),
    .I2(_1757_[1]),
    .I3(_0770_[21]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6712_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [22]),
    .I2(_1757_[1]),
    .I3(_0770_[22]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6713_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [11]),
    .I2(_1757_[1]),
    .I3(_0770_[11]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6714_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [12]),
    .I2(_1757_[1]),
    .I3(_0770_[12]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6715_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [13]),
    .I2(_1757_[1]),
    .I3(_0770_[13]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6716_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [15]),
    .I2(_1757_[1]),
    .I3(_0770_[15]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6717_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [16]),
    .I2(_1757_[1]),
    .I3(_0770_[16]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6718_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [29]),
    .I2(_1757_[1]),
    .I3(_0770_[29]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6719_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [30]),
    .I2(_1757_[1]),
    .I3(_0770_[30]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6720_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [31]),
    .I2(_1757_[1]),
    .I3(_0770_[31]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6721_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [28]),
    .I2(_1757_[1]),
    .I3(_0770_[28]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6722_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [26]),
    .I2(_1757_[1]),
    .I3(_0770_[26]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6723_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [23]),
    .I2(_1757_[1]),
    .I3(_0770_[23]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6724_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [24]),
    .I2(_1757_[1]),
    .I3(_0770_[24]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6725_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [25]),
    .I2(_1757_[1]),
    .I3(_0770_[25]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6726_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_add ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1303_[0]),
    .O(_1015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h88880a000a000a00)
  ) _6727_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.cpuregs_rs1 [0]),
    .I2(_1757_[1]),
    .I3(_0770_[0]),
    .I4(\soc.cpu.cpu_state [2]),
    .I5(\soc.cpu.instr_timer ),
    .O(_1017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6728_ (
    .I0(\soc.cpu.decoded_imm_uj [1]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1741_[0]),
    .I4(\soc.cpu.mem_rdata_latched [3]),
    .I5(_1508_[0]),
    .O(_1018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6729_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_and ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1591_[0]),
    .I5(_1591_[1]),
    .O(_1019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haeaeaeaea2aea2a2)
  ) _6730_ (
    .I0(\soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi ),
    .I1(\soc.cpu.decoder_trigger ),
    .I2(\soc.cpu.decoder_pseudo_trigger ),
    .I3(_1300_[1]),
    .I4(\soc.cpu.is_alu_reg_imm ),
    .I5(\soc.cpu.instr_jalr ),
    .O(_1021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2a2aea2aea)
  ) _6731_ (
    .I0(\soc.cpu.decoded_imm_uj [13]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1618_[1]),
    .I4(\soc.cpu.mem_rdata_latched [12]),
    .I5(_1508_[0]),
    .O(_1022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6732_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_sra ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1829_[0]),
    .I5(_1797_[2]),
    .O(_1023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT6 #(
    .INIT(64'h88a8880888088808)
  ) _6733_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.instr_bne ),
    .I2(\soc.cpu.decoder_trigger ),
    .I3(\soc.cpu.decoder_pseudo_trigger ),
    .I4(_1301_[0]),
    .I5(\soc.cpu.is_beq_bne_blt_bge_bltu_bgeu ),
    .O(_1024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000aea2aea2)
  ) _6734_ (
    .I0(\soc.simpleuart.send_pattern [2]),
    .I1(_1201_[10]),
    .I2(_1493_[1]),
    .I3(\soc.simpleuart.send_pattern [3]),
    .I4(\soc.cpu.mem_wdata [1]),
    .I5(_1679_[2]),
    .O(_1037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'haa20aaaa0000aaaa)
  ) _6735_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1576_[2]),
    .I4(_1576_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'haa20aaaa0000aaaa)
  ) _6736_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1956_[2]),
    .I4(_1956_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'hff75ffff5555ffff)
  ) _6737_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1960_[2]),
    .I4(_1960_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'haa20aaaa0000aaaa)
  ) _6738_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1955_[2]),
    .I4(_1955_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'haa20aaaa0000aaaa)
  ) _6739_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1944_[2]),
    .I4(_1944_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'haa20aaaa0000aaaa)
  ) _6740_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1576_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1949_[2]),
    .I4(_1949_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h02aaaaaa0000aaaa)
  ) _6741_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(_1819_[0]),
    .I2(\soc.cpu.latched_is_lb ),
    .I3(_1820_[2]),
    .I4(_1964_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6742_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [16]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1965_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6743_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [17]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1962_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6744_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [18]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1930_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6745_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [19]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1919_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6746_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [20]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1916_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6747_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [21]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1843_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6748_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [22]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1820_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6749_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [23]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1950_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6750_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [24]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1909_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6751_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [25]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1912_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6752_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [26]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1828_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6753_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [27]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1834_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6754_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [28]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1895_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6755_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [29]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1904_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6756_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [30]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1903_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT6 #(
    .INIT(64'h80aaaaaa0000aaaa)
  ) _6757_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.mem_rdata [31]),
    .I2(_1820_[1]),
    .I3(_1820_[2]),
    .I4(_1969_[3]),
    .I5(\soc.cpu.cpu_state [5]),
    .O(_1065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  LUT6 #(
    .INIT(64'h08880808aa888888)
  ) _6758_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I1(\soc.cpu.irq_active ),
    .I2(\soc.cpu.instr_retirq ),
    .I3(\soc.cpu.irq_state [0]),
    .I4(\soc.cpu.cpu_state [1]),
    .I5(\soc.cpu.cpu_state [2]),
    .O(_1067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6759_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [1]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [33]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [1]),
    .I5(_1676_[2]),
    .O(_1095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6760_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [2]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [34]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [2]),
    .I5(_1676_[2]),
    .O(_1097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6761_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [3]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [35]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [3]),
    .I5(_1676_[2]),
    .O(_1098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6762_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [4]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [36]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [4]),
    .I5(_1676_[2]),
    .O(_1099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6763_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [5]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [37]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [5]),
    .I5(_1676_[2]),
    .O(_1100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6764_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [6]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [38]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [6]),
    .I5(_1676_[2]),
    .O(_1101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6765_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [7]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [39]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [7]),
    .I5(_1676_[2]),
    .O(_1102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6766_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [8]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [40]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [8]),
    .I5(_1676_[2]),
    .O(_1103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6767_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [9]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [41]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [9]),
    .I5(_1676_[2]),
    .O(_1104_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6768_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [10]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [42]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [10]),
    .I5(_1676_[2]),
    .O(_1105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6769_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [11]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [43]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [11]),
    .I5(_1676_[2]),
    .O(_1106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6770_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [12]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [44]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [12]),
    .I5(_1676_[2]),
    .O(_1107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6771_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [13]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [45]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [13]),
    .I5(_1676_[2]),
    .O(_1108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6772_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [14]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [46]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [14]),
    .I5(_1676_[2]),
    .O(_1109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6773_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [15]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [47]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [15]),
    .I5(_1676_[2]),
    .O(_1110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6774_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [16]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [48]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [16]),
    .I5(_1676_[2]),
    .O(_1111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6775_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [17]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [49]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [17]),
    .I5(_1676_[2]),
    .O(_1112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6776_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [18]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [50]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [18]),
    .I5(_1676_[2]),
    .O(_1113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6777_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [19]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [51]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [19]),
    .I5(_1676_[2]),
    .O(_1114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6778_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [20]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [52]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [20]),
    .I5(_1676_[2]),
    .O(_1115_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6779_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [21]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [53]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [21]),
    .I5(_1676_[2]),
    .O(_1116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6780_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [22]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [54]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [22]),
    .I5(_1676_[2]),
    .O(_1117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6781_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [23]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [55]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [23]),
    .I5(_1676_[2]),
    .O(_1118_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6782_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [24]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [56]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [24]),
    .I5(_1676_[2]),
    .O(_1119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6783_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [25]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [57]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [25]),
    .I5(_1676_[2]),
    .O(_1120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6784_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [26]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [58]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [26]),
    .I5(_1676_[2]),
    .O(_1121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6785_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [27]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [59]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [27]),
    .I5(_1676_[2]),
    .O(_1122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6786_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [28]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [60]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [28]),
    .I5(_1676_[2]),
    .O(_1123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6787_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [29]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [61]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [29]),
    .I5(_1676_[2]),
    .O(_1124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6788_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [30]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [62]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [30]),
    .I5(_1676_[2]),
    .O(_1125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6789_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [31]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [63]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [31]),
    .I5(_1676_[2]),
    .O(_1126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'heaea2a2aea2aea2a)
  ) _6790_ (
    .I0(\soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [0]),
    .I1(\soc.cpu.genblk1.genblk1.pcpi_mul.mul_finish ),
    .I2(\soc.cpu.genblk1.genblk1.pcpi_mul.resetn ),
    .I3(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [32]),
    .I4(\soc.cpu.genblk1.genblk1.pcpi_mul.rd [0]),
    .I5(_1676_[2]),
    .O(_1127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'h2a2aeaea2aea2aea)
  ) _6791_ (
    .I0(\soc.cpu.decoded_imm_uj [4]),
    .I1(\soc.cpu.mem_do_rinst ),
    .I2(_1607_[1]),
    .I3(_1738_[0]),
    .I4(_1636_[3]),
    .I5(_1508_[0]),
    .O(_1168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6792_ (
    .CI(1'h0),
    .CO(_1169_[3:0]),
    .CYINIT(1'h1),
    .DI({ _1170_[3:1], 1'h0 }),
    .S({ _1171_[3], _1173_[2], _1171_[1], 1'h1 })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.31-154.54|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6793_ (
    .CI(_1169_[3]),
    .CO({ _1172_[7:6], _1169_[5:4] }),
    .CYINIT(1'h0),
    .DI({ 2'h0, _1170_[5:4] }),
    .S({ 2'h0, _1171_[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6794_ (
    .CI(1'h0),
    .CO(_1174_[3:0]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .S({ _1171_[3], _1176_[2], _1171_[1], 1'h1 })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:154.58-154.83|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6795_ (
    .CI(_1174_[3]),
    .CO({ _1177_[7:6], _1174_[5:4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, _1175_[4] }),
    .S({ 2'h0, _1171_[5], _1178_[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:179.43-179.65|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6796_ (
    .CI(1'h0),
    .CO(_1179_[3:0]),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1180_[2], 2'h0 }),
    .S({ _1171_[3], _1173_[2], _1171_[1], 1'h1 })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:179.43-179.65|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6797_ (
    .CI(_1179_[3]),
    .CO({ _1181_[7:6], _1179_[5:4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .S({ 2'h0, _1171_[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6798_ (
    .CI(1'h0),
    .CO(_1182_[3:0]),
    .CYINIT(1'h0),
    .DI(_1183_[3:0]),
    .S(_1185_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6799_ (
    .CI(_1182_[3]),
    .CO(_1182_[7:4]),
    .CYINIT(1'h0),
    .DI(_1183_[7:4]),
    .S(_1185_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1220.14-1220.49|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6800_ (
    .CI(_1182_[7]),
    .CO({ _1184_[11], \soc.cpu.alu_lts , _1182_[9:8] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1183_[10:8] }),
    .S({ 1'h0, _1185_[10:8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6801_ (
    .CI(1'h0),
    .CO(_1186_[3:0]),
    .CYINIT(1'h0),
    .DI(_1183_[3:0]),
    .S(_1185_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6802_ (
    .CI(_1186_[3]),
    .CO(_1186_[7:4]),
    .CYINIT(1'h0),
    .DI(_1183_[7:4]),
    .S(_1185_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:1221.14-1221.31|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:29.114-29.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6803_ (
    .CI(_1186_[7]),
    .CO({ _1188_[11], \soc.cpu.alu_ltu , _1186_[9:8] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1187_[10], _1183_[9:8] }),
    .S({ 1'h0, _1185_[10:8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6804_ (
    .CI(1'h0),
    .CO(_1197_[3:0]),
    .CYINIT(1'h1),
    .DI(_1198_[3:0]),
    .S(_1200_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6805_ (
    .CI(_1197_[3]),
    .CO(_1197_[7:4]),
    .CYINIT(1'h0),
    .DI(_1198_[7:4]),
    .S(_1200_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6806_ (
    .CI(_1197_[7]),
    .CO(_1197_[11:8]),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1198_[10:8] }),
    .S({ _1199_[11], _1200_[10:8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:289.21-300.4|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picorv32.v:2426.8-2426.27|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:130.4-147.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:33.114-33.153|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6807_ (
    .CI(_1197_[11]),
    .CO(_1197_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .S(_1199_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6808_ (
    .CI(1'h0),
    .CO(_1201_[3:0]),
    .CYINIT(1'h0),
    .DI(_1202_[3:0]),
    .S(_1204_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6809_ (
    .CI(_1201_[3]),
    .CO(_1201_[7:4]),
    .CYINIT(1'h0),
    .DI(_1202_[7:4]),
    .S(_1204_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:125.20-125.45|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6810_ (
    .CI(_1201_[7]),
    .CO({ _1203_[11], _1201_[10:8] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1202_[10:8] }),
    .S({ 1'h0, _1204_[10:8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6811_ (
    .CI(1'h0),
    .CO(_1205_[3:0]),
    .CYINIT(1'h0),
    .DI(_1206_[3:0]),
    .S(_1208_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:82.15-82.44|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6812_ (
    .CI(_1205_[3]),
    .CO({ _1207_[7:6], _1205_[5:4] }),
    .CYINIT(1'h0),
    .DI({ 2'h0, _1206_[5:4] }),
    .S({ 2'h0, _1208_[5:4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _6813_ (
    .CI(1'h0),
    .CO(_1209_[3:0]),
    .CYINIT(1'h0),
    .DI(_1210_[3:0]),
    .S(_1212_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6814_ (
    .CI(_1209_[3]),
    .CO(_1209_[7:4]),
    .CYINIT(1'h0),
    .DI(_1210_[7:4]),
    .S(_1212_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:67.18-84.3|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/simpleuart.v:88.15-88.40|/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/picosoc_noflash.v:160.13-176.3|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:46.13-46.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:90.17-90.86|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:125.21-125.104|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:122.21-122.74|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/cmp2lcu.v:77.35-77.85|/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:79.11-86.5" *)
  CARRY4 _6815_ (
    .CI(_1209_[7]),
    .CO({ _1211_[11], _1209_[10:8] }),
    .CYINIT(1'h0),
    .DI({ 1'h0, _1210_[10:8] }),
    .S({ 1'h0, _1212_[10:8] })
  );
  (* keep = 32'd1 *)
  IBUF _6816_ (
    .I(clk),
    .O(_1214_)
  );
  (* keep = 32'd1 *)
  OBUF _6817_ (
    .I(gpio[0]),
    .O(led[0])
  );
  (* keep = 32'd1 *)
  OBUF _6818_ (
    .I(gpio[1]),
    .O(led[1])
  );
  (* keep = 32'd1 *)
  OBUF _6819_ (
    .I(gpio[10]),
    .O(led[10])
  );
  (* keep = 32'd1 *)
  OBUF _6820_ (
    .I(gpio[11]),
    .O(led[11])
  );
  (* keep = 32'd1 *)
  OBUF _6821_ (
    .I(gpio[12]),
    .O(led[12])
  );
  (* keep = 32'd1 *)
  OBUF _6822_ (
    .I(gpio[13]),
    .O(led[13])
  );
  (* keep = 32'd1 *)
  OBUF _6823_ (
    .I(gpio[14]),
    .O(led[14])
  );
  (* keep = 32'd1 *)
  OBUF _6824_ (
    .I(gpio[15]),
    .O(led[15])
  );
  (* keep = 32'd1 *)
  OBUF _6825_ (
    .I(gpio[2]),
    .O(led[2])
  );
  (* keep = 32'd1 *)
  OBUF _6826_ (
    .I(gpio[3]),
    .O(led[3])
  );
  (* keep = 32'd1 *)
  OBUF _6827_ (
    .I(gpio[4]),
    .O(led[4])
  );
  (* keep = 32'd1 *)
  OBUF _6828_ (
    .I(gpio[5]),
    .O(led[5])
  );
  (* keep = 32'd1 *)
  OBUF _6829_ (
    .I(gpio[6]),
    .O(led[6])
  );
  (* keep = 32'd1 *)
  OBUF _6830_ (
    .I(gpio[7]),
    .O(led[7])
  );
  (* keep = 32'd1 *)
  OBUF _6831_ (
    .I(gpio[8]),
    .O(led[8])
  );
  (* keep = 32'd1 *)
  OBUF _6832_ (
    .I(gpio[9]),
    .O(led[9])
  );
  (* keep = 32'd1 *)
  IBUF _6833_ (
    .I(rx),
    .O(\soc.ser_rx )
  );
  (* keep = 32'd1 *)
  IBUF _6834_ (
    .I(sw[0]),
    .O(_1215_[0])
  );
  (* keep = 32'd1 *)
  IBUF _6835_ (
    .I(sw[1]),
    .O(_1215_[1])
  );
  (* keep = 32'd1 *)
  IBUF _6836_ (
    .I(sw[10]),
    .O(_1215_[10])
  );
  (* keep = 32'd1 *)
  IBUF _6837_ (
    .I(sw[11]),
    .O(_1215_[11])
  );
  (* keep = 32'd1 *)
  IBUF _6838_ (
    .I(sw[12]),
    .O(_1215_[12])
  );
  (* keep = 32'd1 *)
  IBUF _6839_ (
    .I(sw[13]),
    .O(_1215_[13])
  );
  (* keep = 32'd1 *)
  IBUF _6840_ (
    .I(sw[14]),
    .O(_1215_[14])
  );
  (* keep = 32'd1 *)
  IBUF _6841_ (
    .I(sw[15]),
    .O(_1215_[15])
  );
  (* keep = 32'd1 *)
  IBUF _6842_ (
    .I(sw[2]),
    .O(_1215_[2])
  );
  (* keep = 32'd1 *)
  IBUF _6843_ (
    .I(sw[3]),
    .O(_1215_[3])
  );
  (* keep = 32'd1 *)
  IBUF _6844_ (
    .I(sw[4]),
    .O(_1215_[4])
  );
  (* keep = 32'd1 *)
  IBUF _6845_ (
    .I(sw[5]),
    .O(_1215_[5])
  );
  (* keep = 32'd1 *)
  IBUF _6846_ (
    .I(sw[6]),
    .O(_1215_[6])
  );
  (* keep = 32'd1 *)
  IBUF _6847_ (
    .I(sw[7]),
    .O(_1215_[7])
  );
  (* keep = 32'd1 *)
  IBUF _6848_ (
    .I(sw[8]),
    .O(_1215_[8])
  );
  (* keep = 32'd1 *)
  IBUF _6849_ (
    .I(sw[9]),
    .O(_1215_[9])
  );
  (* keep = 32'd1 *)
  OBUF _6850_ (
    .I(\soc.ser_tx ),
    .O(tx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _6851_ (
    .CI(1'h0),
    .CO(_1216_[3:0]),
    .CYINIT(1'h1),
    .DI(4'h0),
    .O(_1217_[3:0]),
    .S(_0798_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6852_ (
    .CI(_1216_[3]),
    .CO(_1216_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[7:4]),
    .S(_0798_[7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6853_ (
    .CI(_1216_[7]),
    .CO(_1216_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[11:8]),
    .S(_0798_[11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6854_ (
    .CI(_1216_[11]),
    .CO(_1216_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[15:12]),
    .S(_0798_[15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6855_ (
    .CI(_1216_[15]),
    .CO(_1216_[19:16]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[19:16]),
    .S(_0798_[19:16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6856_ (
    .CI(_1216_[19]),
    .CO(_1216_[23:20]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[23:20]),
    .S(_0798_[23:20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6857_ (
    .CI(_1216_[23]),
    .CO(_1216_[27:24]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[27:24]),
    .S(_0798_[27:24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _6858_ (
    .CI(_1216_[27]),
    .CO(_1216_[31:28]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_1217_[31:28]),
    .S(_0798_[31:28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/Documents/OneDrive/TEC/VV_Semestre/Taller_Digitales/Taller-Digitales-/Laboratorio_3/picosoc_demo/nexys4ddr.v:31.7-31.35" *)
  BUFG bufg (
    .I(_1214_),
    .O(\soc.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.0  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [5:4]),
    .DIB(\soc.cpu.cpuregs.wdata [3:2]),
    .DIC(\soc.cpu.cpuregs.wdata [1:0]),
    .DOA(\soc.cpu.cpuregs_rdata2 [5:4]),
    .DOB(\soc.cpu.cpuregs_rdata2 [3:2]),
    .DOC(\soc.cpu.cpuregs_rdata2 [1:0]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.1  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [11:10]),
    .DIB(\soc.cpu.cpuregs.wdata [9:8]),
    .DIC(\soc.cpu.cpuregs.wdata [7:6]),
    .DOA(\soc.cpu.cpuregs_rdata2 [11:10]),
    .DOB(\soc.cpu.cpuregs_rdata2 [9:8]),
    .DOC(\soc.cpu.cpuregs_rdata2 [7:6]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.2  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [17:16]),
    .DIB(\soc.cpu.cpuregs.wdata [15:14]),
    .DIC(\soc.cpu.cpuregs.wdata [13:12]),
    .DOA(\soc.cpu.cpuregs_rdata2 [17:16]),
    .DOB(\soc.cpu.cpuregs_rdata2 [15:14]),
    .DOC(\soc.cpu.cpuregs_rdata2 [13:12]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.3  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [23:22]),
    .DIB(\soc.cpu.cpuregs.wdata [21:20]),
    .DIC(\soc.cpu.cpuregs.wdata [19:18]),
    .DOA(\soc.cpu.cpuregs_rdata2 [23:22]),
    .DOB(\soc.cpu.cpuregs_rdata2 [21:20]),
    .DOC(\soc.cpu.cpuregs_rdata2 [19:18]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.4  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [29:28]),
    .DIB(\soc.cpu.cpuregs.wdata [27:26]),
    .DIC(\soc.cpu.cpuregs.wdata [25:24]),
    .DOA(\soc.cpu.cpuregs_rdata2 [29:28]),
    .DOB(\soc.cpu.cpuregs_rdata2 [27:26]),
    .DOC(\soc.cpu.cpuregs_rdata2 [25:24]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.0.5  (
    .ADDRA(_0000_),
    .ADDRB(_0000_),
    .ADDRC(_0000_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(2'hx),
    .DIB(2'hx),
    .DIC(\soc.cpu.cpuregs.wdata [31:30]),
    .DOA(_0872_[5:4]),
    .DOB(_0872_[3:2]),
    .DOC(\soc.cpu.cpuregs_rdata2 [31:30]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.0  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [5:4]),
    .DIB(\soc.cpu.cpuregs.wdata [3:2]),
    .DIC(\soc.cpu.cpuregs.wdata [1:0]),
    .DOA(\soc.cpu.cpuregs_rdata1 [5:4]),
    .DOB(\soc.cpu.cpuregs_rdata1 [3:2]),
    .DOC(\soc.cpu.cpuregs_rdata1 [1:0]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.1  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [11:10]),
    .DIB(\soc.cpu.cpuregs.wdata [9:8]),
    .DIC(\soc.cpu.cpuregs.wdata [7:6]),
    .DOA(\soc.cpu.cpuregs_rdata1 [11:10]),
    .DOB(\soc.cpu.cpuregs_rdata1 [9:8]),
    .DOC(\soc.cpu.cpuregs_rdata1 [7:6]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.2  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [17:16]),
    .DIB(\soc.cpu.cpuregs.wdata [15:14]),
    .DIC(\soc.cpu.cpuregs.wdata [13:12]),
    .DOA(\soc.cpu.cpuregs_rdata1 [17:16]),
    .DOB(\soc.cpu.cpuregs_rdata1 [15:14]),
    .DOC(\soc.cpu.cpuregs_rdata1 [13:12]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.3  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [23:22]),
    .DIB(\soc.cpu.cpuregs.wdata [21:20]),
    .DIC(\soc.cpu.cpuregs.wdata [19:18]),
    .DOA(\soc.cpu.cpuregs_rdata1 [23:22]),
    .DOB(\soc.cpu.cpuregs_rdata1 [21:20]),
    .DOC(\soc.cpu.cpuregs_rdata1 [19:18]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.4  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(\soc.cpu.cpuregs.wdata [29:28]),
    .DIB(\soc.cpu.cpuregs.wdata [27:26]),
    .DIC(\soc.cpu.cpuregs.wdata [25:24]),
    .DOA(\soc.cpu.cpuregs_rdata1 [29:28]),
    .DOB(\soc.cpu.cpuregs_rdata1 [27:26]),
    .DOC(\soc.cpu.cpuregs_rdata1 [25:24]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:693.2-707.3" *)
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000)
  ) \soc.cpu.cpuregs.regs.1.5  (
    .ADDRA(_0001_),
    .ADDRB(_0001_),
    .ADDRC(_0001_),
    .ADDRD(\soc.cpu.latched_rd ),
    .DIA(2'hx),
    .DIB(2'hx),
    .DIC(\soc.cpu.cpuregs.wdata [31:30]),
    .DOA(_0873_[5:4]),
    .DOB(_0873_[3:2]),
    .DOC(\soc.cpu.cpuregs_rdata1 [31:30]),
    .WCLK(\soc.clk ),
    .WE(\soc.cpu.cpuregs.wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.0.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [0]),
    .O(_0002_[0]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.1.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [1]),
    .O(_0002_[1]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.10.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [10]),
    .O(_0002_[10]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.11.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [11]),
    .O(_0002_[11]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.12.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [12]),
    .O(_0002_[12]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.13.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [13]),
    .O(_0002_[13]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.14.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [14]),
    .O(_0002_[14]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.15.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [15]),
    .O(_0002_[15]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.16.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [16]),
    .O(_0002_[16]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.17.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [17]),
    .O(_0002_[17]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.18.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [18]),
    .O(_0002_[18]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.19.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [19]),
    .O(_0002_[19]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.2.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [2]),
    .O(_0002_[2]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.20.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [20]),
    .O(_0002_[20]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.21.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [21]),
    .O(_0002_[21]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.22.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [22]),
    .O(_0002_[22]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.23.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [23]),
    .O(_0002_[23]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.24.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [24]),
    .O(_0002_[24]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.25.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [25]),
    .O(_0002_[25]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.26.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [26]),
    .O(_0002_[26]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.27.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [27]),
    .O(_0002_[27]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.28.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [28]),
    .O(_0002_[28]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.29.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [29]),
    .O(_0002_[29]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.3.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [3]),
    .O(_0002_[3]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.30.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [30]),
    .O(_0002_[30]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.31.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [31]),
    .O(_0002_[31]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.4.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [4]),
    .O(_0002_[4]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.5.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [5]),
    .O(_0002_[5]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.6.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [6]),
    .O(_0002_[6]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.7.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [7]),
    .O(_0002_[7]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.8.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [8]),
    .O(_0002_[8]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v:154.4-161.5" *)
  RAM256X1S #(
    .INIT(256'h0000000000000000000000000000000000000000000000000000000000000000)
  ) \soc.memory.mem.0.9.genblk1.genblk1[0].genblk1.slice  (
    .A(\soc.cpu.mem_addr [9:2]),
    .D(\soc.cpu.mem_wdata [9]),
    .O(_0002_[9]),
    .WCLK(\soc.clk ),
    .WE(\soc.memory.wen [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v:245.4-257.3" *)
  RAMB18E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INITP_00(256'h00011410011091c1180081d10114901819110019001100110011001100110010),
    .INITP_01(256'h840805810802d31e12955900850b12d106773b222222211c2677322227123210),
    .INITP_02(256'h25dc088d81000ad47500cd6352d52955b33133d3d44144800d0100063523bc35),
    .INITP_03(256'bx101x010x001x010x001x101x100x10001110101011000010010100101011000110001111101011010011010100101011000110011111101001000011010100111011100110010111101001010010010110101010100110010111101011010010010110101011000010010111101111010011010010111011000011000111001),
    .INITP_04(256'bx100x111x101x010x001x010x001x101x000x100x111x101x110x001x010x001x101x100x100x111x101x110x001x010x001x101x000x100x111x101x010x001x010x001x101x000x100x111x101x010x001x010x001x101x100x111x101x110x001x010x001x101x000x100x111x101x110x001x010x001x101x100x100x111),
    .INITP_05(256'bx011x101x101x100x001x000x010x101x010x101x010x101x001x100x001x100x101x100x000x000x000x101x000x001x000x000x010x001x000x100x111x101x010x001x010x101x000x100x111x101x010x001x010x001x101x100x100x111x101x110x001x010x001x101x100x100x111x101x010x001x010x001x101x000),
    .INITP_06(256'bx100x011x001x100x101x001x000x001x100x100x100x001x000x001x000x000x011x001x110x001x000x000x000x101x000x001x000x000x011x111x101x010x001x110x101x101x100x011x011x001x010x011x001x010x111x011x011x011x011x001x011x011x001x100x101x110x101x010x101x110x011x011x101x100),
    .INITP_07(256'bx011x101x011x101x000x100x100x010x101x101x100x011x101x110x011x100x111x101x100x011x101x010x111x011x101x101x100x100x100x010x101x101x100x011x101x110x011x100x101x111x101x100x011x101x011x101x100x011x101x011x101x100x011x101x011x101x100x100x000x100x100x001x100x001),
    .INIT_00(256'h6000029360000213600001936000011360000193600001136000009360000093),
    .INIT_01(256'h6000049360000413600003936000031360000393600003136000029360000213),
    .INIT_02(256'h60000693e0000613600005936000051360000593600005136000049360000413),
    .INIT_03(256'h60040293e0c002376000079360000713600007936000071360000693e0000613),
    .INIT_04(256'h602d9023600c029360c002377f89a6e3e011821360299023e0000213e02d9023),
    .INIT_05(256'h60118213e035d02360019383e031ee63e000031360000293f601821360000a17),
    .INIT_06(256'h602dac636000029360000213602d9023e01c029360c00237ffb1e4e36011c293),
    .INIT_07(256'h6000006f605400ef602d9023603c029360c002377fada6e36011821360019023),
    .INIT_08(256'he01cef9361fd39936020071360810463600040a3e018482362800113608001b7),
    .INIT_09(256'h60184023ff8389e37fff871361fcf9936004c993e07440236043779360744023),
    .INIT_0A(256'h600067836074402360437793e0744023601cef936001a183e0200713e001c363),
    .INIT_0B(256'he01d80237f038de37fff871361fcf9936074f1b3e004c99360076f93e00b7f93),
    .INIT_0C(256'he00497237f808013e0004067e01840a361000113ffe7f86ffffdc29360058213),
    .INIT_0D(256'h60340213e03d8b63e02803937fbd2303ffbd03a3e001839360808213e0209623),
    .INIT_0E(256'he0609203e070908360000013e039d023ffbd23036021c393e08003b7ff67f8ef),
    .INIT_0F(256'he070006f7fa9132360808213e020962360049723ff808013e000406760808013),
    .INIT_10(256'h6001e3837fb113837f17f8ef6001c213e001e383ffb913236005c313ffb11383),
    .INIT_11(256'he0849323ff40801360004067608080136060920360709083600000137f81c8e3),
    .INIT_12(256'hffb1138360b0006f7fbd1323601c03937f2d16237f291723e0c0821360a09223),
    .INIT_13(256'he001e383603d83b37501c39360040bb7603dfb13603dabb3ff7113036009cb93),
    .INIT_14(256'h7fad2383003daf63df6113831fb11303603d8c6300c003939fad23031fbd02a3),
    .INIT_15(256'h1ffdc393bfb11383600000130020006fdf3d16233fb113831dd7f8efa001c213),
    .INIT_16(256'he000406780c0801380a0920360b0908300000013df01ede33fb113835fbd1323),
    .INIT_17(256'h0039fd63008c0393ffb11303ffa913230080821340209623c0049723df808013),
    .INIT_18(256'he0e40213e039ff63006403935fb11303e530006f1d87f8ef1551c213e0040bb7),
    .INIT_19(256'h0039ff63803c03931fb11303e280006f1fbd1323ff99c393ffb11383fce7f8ef),
    .INIT_1A(256'h801403931fb1130301f0006fffbd1323ffc1c393ffb113831c57f8efe0e00213),
    .INIT_1B(256'h3fb113038160006fffbd1323ffe9c393ffb113831cc7f8efe0dc02130039ff63),
    .INIT_1C(256'he1d0006fffbd1323ff11c393ffb113831c37f8ef00d802134039ff6380ec0393),
    .INIT_1D(256'h3fbd1323bf39c3933fb113831ba7f8ef80d40213e039ff63e0c403931fb11303),
    .INIT_1E(256'h1f61c3933fb113837b17f8ef00d002132039ff63c09c03937fb113032140006f),
    .INIT_1F(256'bxxx11111101100010001001110000011xxx11011100001111111100011101111xxx00000110011000000001000010011xxx00000001110011111111101100011xxx00000011101000000001110010011xxx11111101100010001001100000011xxx00000101100000000000001101111xxx11111101111010001001100100011),
    .INIT_20(256'bxxx11010111101111111100011101111xxx00000110010000000001000010011xxx00000001110011111111101100011xxx00000010011000000001110010011xxx11111101100010001001100000011xxx00000001000000000000001101111xxx11111101111010001001100100011xxx11111100010011100001110010011),
    .INIT_21(256'bxxx00000110001000000001000010011xxx00000001110011111111001100011xxx00000001001000000001110010011xxx11111101100010001001100000011xxx00000100100000000000001101111xxx11111101111010001001100100011xxx11111101100011100001110010011xxx11111101100010001001110000011),
    .INIT_22(256'bxxx00000111001000000001000010011xxx00000001110011111111101100011xxx00000001000000000001110010011xxx11111101100010001001100000011xxx11111101111010001001100100011xxx11111110110011100001110010011xxx11111101100010001001110000011xxx11010011001111111100011101111),
    .INIT_23(256'bxxx00000001110011111111101100011xxx00000000111000000001110010011xxx11111101100010001001100000011xxx00010101000000000000001101111xxx11111101111010001001100100011xxx11111110111011100001110010011xxx11111101100010001001110000011xxx11010111001111111100011101111),
    .INIT_24(256'bxxx00000000110000000001110010011xxx11111101100010001001100000011xxx00010000100000000000001101111xxx11111101111010001001100100011xxx11111111000011100001110010011xxx11111101100010001001110000011xxx11010010101111111100011101111xxx00000111000000000001000010011),
    .INIT_25(256'bxxx11111101100010001001100000011xxx00001100000000000000001101111xxx11111101111010001001100100011xxx11111111001011100001110010011xxx11111101100010001001110000011xxx11001110001111111100011101111xxx00000110111000000001000010011xxx00000001110011111111101100011),
    .INIT_26(256'bxxx00001111100000000000001101111xxx11111101111010001001100100011xxx11111111010011100001110010011xxx11111101100010001001110000011xxx11001001101111111100011101111xxx00000110110000000001000010011xxx00000001110011111111101100011xxx00000000101000000001110010011),
    .INIT_27(256'bxxx11111101111010001001100100011xxx11111111011011100001110010011xxx11111101100010001001110000011xxx11001101001111111100011101111xxx00000110101000000001000010011xxx00000001110011111111101100011xxx00000000100000000001110010011xxx11111101100010001001100000011),
    .INIT_28(256'bxxx11111111100011100001110010011xxx11111101100010001001110000011xxx11001000101111111100011101111xxx00000110100000000001000010011xxx00000001110011111111101100011xxx00000000011000000001110010011xxx11111101100010001001100000011xxx00001011000000000000001101111),
    .INIT_29(256'bxxx11111101100010001001110000011xxx11000100001111111100011101111xxx00000110011000000001000010011xxx00000001110011111111101100011xxx00000000010000000001110010011xxx11111101100010001001100000011xxx00000110100000000000001101111xxx11111101111010001001100100011),
    .INIT_2A(256'bxxx11000111101111111100011101111xxx00000110010000000001000010011xxx00000001110011111111101100011xxx00000000001000000001110010011xxx11111101100010001001100000011xxx00000010000000000000001101111xxx11111101111010001001100100011xxx11111111101011100001110010011),
    .INIT_2B(256'bxxx11000011101111111100011101111xxx00000110001000000001000010011xxx00000000000011100011101100011xxx11111101100010001001110000011xxx00000101100000000000001101111xxx11111101111010001001100100011xxx11111111110011100001110010011xxx11111101100010001001110000011),
    .INIT_2C(256'bxxx00000011000001001001000000011xxx00000011100001001000010000011xxx11000000101111111100011101111xxx00000110000000000001000010011xxx00000001100000000000001101111xxx11111101111010001001100100011xxx11111111111011100001110010011xxx11111101100010001001110000011),
    .INIT_2D(256'bxxx11111111111000000001110010011xxx11111001010010001011100100011xxx00000110000001000001000010011xxx00000101000001001001000100011xxx00000100001001001001100100011xxx11111010000001000000000010011xxx00000000000000100000001100111xxx00000100000001000000000010011),
    .INIT_2E(256'bxxx00001000000011100010101100011xxx11111011100010001001110000011xxx00000001110011101000000100011xxx11111111111000000001100010011xxx00000110000000000001110110111xxx11111101111010001001000100011xxx11000000000000001001111110011xxx11111101111010001001100100011),
    .INIT_2F(256'bxxx01000001111011000001110110011xxx11111101000010001001110000011xxx11111100100010001001100000011xxx11111101111010001000100100011xxx11000000000000001001111110011xxx00001001000000000000001101111xxx11000000101111111100011101111xxx11111011100010001001000000011),
    .INIT_30(256'bxxx11111011100010001001000000011xxx00000000000011100001101100011xxx11111011100010001001110000011xxx00000001110011111110001100011xxx10110000000011100001110010011xxx00000001011011001001110110111xxx11111100000010001001100000011xxx11111101111010001000000100011),
    .INIT_31(256'bxxx00000000000011101001110000011xxx00000110000000000001110110111xxx00000000001011100101100010011xxx00000000000011101001110000011xxx00000110000000000001110110111xxx11111101111010001001000100011xxx11111100100010001001110000011xxx10111001001111111100011101111),
    .INIT_32(256'bxxx00000001110011101000000100011xxx00000001101011011001100110011xxx00000110000000000001110110111xxx00000000000011100001110010011xxx00001111111011111101110010011xxx00000000001011101101110010011xxx00000000001011111101110010011xxx00000000001011110101110010011),
    .INIT_33(256'bxxx00000110000000000001110110111xxx11110101111011000010111100011xxx11111111111000000001110010011xxx11111101100010001001100000011xxx11111101111010001001100100011xxx00000000000011101001110000011xxx00000001000011100001110010011xxx00000100000000000001110110111),
    .INIT_34(256'bxxx00000000000000100000001100111xxx00000110000001000000000010011xxx00000101000001001001000000011xxx00000101100001001000010000011xxx00000000000011100001000010011xxx00001111111011111101110010011xxx11111101100010001001110000011xxx00000000000011101000000100011),
    .INIT_35(256'bxxx00000000000011100001000010011xxx00000000000011000001110010011xxx11101110101111111100011101111xxx00000000000000000001000010011xxx00000010000001000001000010011xxx00000001000001001001000100011xxx00000000001001001001100100011xxx11111110000001000000000010011),
    .INIT_36(256'bxxx00010010000001000001000010011xxx00010001000001001001000100011xxx00010000001001001001100100011xxx11101110000001000000000010011xxx00000000000000100000001100111xxx00000010000001000000000010011xxx00000001000001001001000000011xxx00000001100001001000010000011),
    .INIT_37(256'bxxx11111101111010001001100100011xxx00001100001011100001110010011xxx00010101011101101101110110111xxx11111001111010001010100100011xxx11101000000010000001110010011xxx11101101111010000011110100011xxx11101101011010001011000100011xxx00000000000011000001110010011),
    .INIT_38(256'bxxx00000100100000000000001101111xxx11111100000010001000100100011xxx00010100000000000000001101111xxx11111100000010001001000100011xxx11111001111010001001100100011xxx11000000010000001001111110011xxx11111001111010001010000100011xxx11000000000000001001111110011),
    .INIT_39(256'bxxx11111101100010001001100000011xxx00000010001011110101110010011xxx11111101100010001001110000011xxx11111101111010001001100100011xxx00000001111011010001110110011xxx11111101100010001001100000011xxx00000001101011100101110010011xxx11111101100010001001110000011),
    .INIT_3A(256'bxxx11111101100010001001110000011xxx11111101111010001001100100011xxx00000001111011010001110110011xxx11111101100010001001100000011xxx00000000101011100101110010011xxx11111101100010001001110000011xxx11111101111010001001100100011xxx00000001111011010001110110011),
    .INIT_3B(256'bxxx11111101111010001000100100011xxx00000000001011100001110010011xxx11111100100010001001110000011xxx11101001110011100010000100011xxx00000001111010100001110110011xxx11111110000010000001110010011xxx11111100100010001001110000011xxx00001111111011111101100010011),
    .INIT_3C(256'bxxx11111110000010000001100010011xxx11111100000010001001110000011xxx00000000100000000000001101111xxx11111000000010001011100100011xxx11111100000010001000000100011xxx11111001110011110111011100011xxx00001111111000000001110010011xxx11111100100010001001100000011),
    .INIT_3D(256'bxxx00001111111011011101100010011xxx11111100000010001001100000011xxx11111001110010001011100100011xxx00000000001011100001100010011xxx11111011100010001001110000011xxx00000100000011100000101100011xxx11101010000011110001110000011xxx00000001111011000001110110011),
    .INIT_3E(256'bxxx00001111111000000001110010011xxx11111100000010001001100000011xxx11111101111010001000000100011xxx00000000001011100001110010011xxx11111100000010001001110000011xxx11101001110011100010000100011xxx00000001111010100001110110011xxx11111110000010000001110010011),
    .INIT_3F(256'bxxx00000001111011000001110110011xxx11111010100010001001100000011xxx00000000010011100101110010011xxx11111011000010001001110000011xxx00000110000000000000001101111xxx11111000000010001000000100011xxx11111000000010001011000100011xxx11111101110011110111011100011),
    .INIT_A(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .INIT_B(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .RAM_MODE("SDP"),
    .READ_WIDTH_A(32'd36),
    .READ_WIDTH_B(32'sd0),
    .SRVAL_A(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .SRVAL_B(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(32'sd0),
    .WRITE_WIDTH_B(32'd0)
  ) \soc.progmem.mem.0.0  (
    .ADDRARDADDR({ \soc.cpu.mem_addr [10:2], 5'h00 }),
    .ADDRBWRADDR(14'bxxxxxxxxx00000),
    .CLKARDCLK(\soc.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI(16'hxxxx),
    .DIBDI(16'hxxxx),
    .DIPADIP(2'hx),
    .DIPBDIP(2'hx),
    .DOADO({ _1497_[0], _1572_[0], _1264_[0], _1615_[0], _1654_[0], _1624_[0], _1619_[0], _1632_[0], _1568_[0], _1272_[0], _1669_[0], _1664_[0], _1647_[0], _1659_[0], _1502_[0], _1492_[1] }),
    .DOBDO({ _1659_[1], _1502_[1], _1492_[0], _1570_[0], _1269_[0], _1613_[0], _1652_[0], _1626_[0], _1630_[0], _1561_[0], _1566_[0], _1276_[0], _1671_[0], _1666_[0], _1649_[0], _1661_[0] }),
    .DOPADOP({ _1500_[0], _1563_[0] }),
    .DOPBDOP({ _1647_[1], _1621_[0] }),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA(2'h0),
    .WEBWE(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/bryan/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v:245.4-257.3" *)
  RAMB18E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INITP_00(256'bx000x000x110x100x100x010x100x110x100x100x000x100x001x010x001x100x000x001x000x001x001x010x001x000x000x110x100x100x001x000x001x001x010x001x000x000x110x100x100x001x000x001x000x110x110x110x110x100x111x010x100x110x000x100x111x010x100x110x000x100x110x010x100x000),
    .INITP_01(256'bx000x110x010x101x000x001x001x000x001x001x000x001x001x000x001x001x000x001x001x000x001x001x000x001x001x000x001x001x000x001x001x000x001x111x000x000x000x101x000x001x000x010x010x000x010x010x000x001x000x001x010x000x000x000x010x010x000x000x000x000x100x000x000x000),
    .INITP_02(256'bx110x010x010x011x100x000x000x011x110x110x000x100x111x000x010x110x001x010x110x001x011x110x001x011x111x000x011x000x110x111x011x011x101x110x100x110x110x100x000x000x101x000x000x011x000x110x101x000x001x101x000x110x010x010x110x011x000x110x110x000x101x101x000x001),
    .INITP_03(256'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000x010x110x000x011x110x110x111x110x110x111x110x000x101x110x101x001x111x101x101x110x101x000x101x010x110x011x110x011x011x111x011x000x011x110x111x100x011x011x110x111x000x101x010x100x101x011x111x110x000x011x000x101x010x010x001),
    .INITP_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INITP_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INITP_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INITP_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_00(256'bxxxxxxx1111101100010000101110000xxxxxxx1111100111010000111000010xxxxxxx0000000001011110001111001xxxxxxx1111101100010000101111000xxxxxxx1111110111010000101100010xxxxxxx0000000111011101001111011xxxxxxx1111110110010000101110000xxxxxxx0000000000011110101111000),
    .INIT_01(256'bxxxxxxx1101100110011111011101110xxxxxxx0000001001000000001111001xxxxxxx1111110100010000101110000xxxxxxx1111110111010000101000010xxxxxxx0000000001011110001111001xxxxxxx1111110100010000101111000xxxxxxx1111100110011111001101110xxxxxxx0000011111000000001111001),
    .INIT_02(256'bxxxxxxx1101001110011110001010001xxxxxxx0000000001000000001111011xxxxxxx0000110000011110011100110xxxxxxx1101011111010001001111000xxxxxxx1111100111010000100100010xxxxxxx1000000000000000101111111xxxxxxx1111100111010000101000010xxxxxxx1000000000000000101111111),
    .INIT_03(256'bxxxxxxx0000000100000000001010001xxxxxxx1011100001111111100001110xxxxxxx0000000000011110001010001xxxxxxx0000000100000000001011001xxxxxxx0000000111011100001111011xxxxxxx1111101000010000101111000xxxxxxx1111100100010000101110000xxxxxxx1011000101111111100001110),
    .INIT_04(256'bxxxxxxx0000000100000000001011001xxxxxxx0000000111011100001111011xxxxxxx1111100110010000101111000xxxxxxx1111100010010000101110000xxxxxxx1010101111111111100001110xxxxxxx1101010100011110001010001xxxxxxx0000000001000000001111011xxxxxxx1010001101111111100001110),
    .INIT_05(256'bxxxxxxx0000000100000000001011001xxxxxxx1010011001111111100001110xxxxxxx1101011010011110001010001xxxxxxx0000000001000000001111011xxxxxxx1001110111111111100001110xxxxxxx0000000100000000001010001xxxxxxx1011001011111111100001110xxxxxxx0000000000011110001010001),
    .INIT_06(256'bxxxxxxx1111100110010000101111000xxxxxxx1111100010010000101110000xxxxxxx0000000000011110011000110xxxxxxx1101011100010000101111000xxxxxxx1001100111111111100001110xxxxxxx0000000100000000001010001xxxxxxx1010111011111111100001110xxxxxxx1111110110010000101010000),
    .INIT_07(256'bxxxxxxx0010100110000100100001000xxxxxxx0000000000011110001010001xxxxxxx0000000111011100001111011xxxxxxx1111101000010000101111000xxxxxxx1111100100010000101110000xxxxxxx0000000110011110100000010xxxxxxx1101011100010000101111000xxxxxxx0000000111011100001110011),
    .INIT_08(256'bxxxxxxx0000011000000000001111011xxxxxxx0000010000000100001000001xxxxxxx0000000100000100111000010xxxxxxx0000000001000100111100010xxxxxxx1111110000000100000010001xxxxxxx0000000000000010000000110xxxxxxx0010101000000100000010001xxxxxxx0010100100000100101000000),
    .INIT_09(256'bxxxxxxx1101100000011110001010001xxxxxxx0000000001000000001111011xxxxxxx0000000110011110100000010xxxxxxx0001101101000000001110001xxxxxxx0000000010011110001111001xxxxxxx0000010000000000001111011xxxxxxx0000000110011110100000010xxxxxxx0000001111000000001110001),
    .INIT_0A(256'bxxxxxxx0000000000000000000000001xxxxxxx0000000110011110100000010xxxxxxx0000111111000000001110001xxxxxxx0000011000000000001111011xxxxxxx0000000110011110100000010xxxxxxx0000011111000000001110001xxxxxxx0000011000000000001111011xxxxxxx1001010101111111100001110),
    .INIT_0B(256'bxxxxxxx0000000001000000001111011xxxxxxx1111110111011100001001110xxxxxxx0000000111000000001111001xxxxxxx0000000000011110001110001xxxxxxx0000000000010100001111001xxxxxxx1000100001111111100001110xxxxxxx1101100110011110001010001xxxxxxx0000000001000000001111011),
    .INIT_0C(256'bxxxxxxx1000100111111111100001110xxxxxxx1110001010011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000101101111111100001110xxxxxxx1101110110011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000110011111111100001110xxxxxxx1101110100011110001010001),
    .INIT_0D(256'bxxxxxxx1111000100011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000011011111111100001110xxxxxxx1110110000011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000100001111111100001110xxxxxxx1110011110011110001010001xxxxxxx0000000001000000001111011),
    .INIT_0E(256'bxxxxxxx0000000001000000001111011xxxxxxx1000001001111111100001110xxxxxxx1101110100011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000001111111111100001110xxxxxxx1101110100011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000010101111111100001110),
    .INIT_0F(256'bxxxxxxx0000111100000000000000110xxxxxxx1111110111010000101100010xxxxxxx0000000100000000001111001xxxxxxx1111111100111111100001110xxxxxxx1101110100011110001010001xxxxxxx0000000001000000001111011xxxxxxx1000000011111111100001110xxxxxxx1111011000011110001010001),
    .INIT_10(256'bxxxxxxx0000010000000000001111001xxxxxxx1111110101010001001110000xxxxxxx1111110111010000001011010xxxxxxx0000000000010100001111001xxxxxxx1001001011111111100001110xxxxxxx1111110000111111100001110xxxxxxx1111101010011110001010001xxxxxxx0000000001000000001111011),
    .INIT_11(256'bxxxxxxx0000000001000000001111011xxxxxxx1110110000111111100001110xxxxxxx0000000000011110001010001xxxxxxx1111110101010001001111000xxxxxxx0000000110011111110000110xxxxxxx0000111110000000001111001xxxxxxx1111110101010001001110000xxxxxxx0000000110011111111100110),
    .INIT_12(256'bxxxxxxx1000111011111111100001110xxxxxxx0000000001000000001010001xxxxxxx0000000000000000001011001xxxxxxx0000000111011100011000110xxxxxxx0000011101000000001111001xxxxxxx1111110101010001001110000xxxxxxx1111010010111111100001110xxxxxxx1101110100011110001010001),
    .INIT_13(256'bxxxxxxx1110100101111111100000110xxxxxxx1111000111000001001001110xxxxxxx1111110110010000101111000xxxxxxx1111110111010000101100010xxxxxxx1111111111011110001111001xxxxxxx1111110110010000101111000xxxxxxx0000001100000000000000110xxxxxxx0000000000000000000000001),
    .INIT_14(256'bxxxxxxx0101100010001101110010100xxxxxxx0000000000000000000000011xxxxxxx0110000001000100111010011xxxxxxx0000000000000000000000000xxxxxxx0100110010010101101000110xxxxxxx0100010010000100110010011xxxxxxx0110111001011000101010011xxxxxxx0110011001001000100010011),
    .INIT_15(256'bxxxxxxx0000000000000001110000011xxxxxxx0100000001101001111010111xxxxxxx0110011010101101110000100xxxxxxx0000000000000001110000011xxxxxxx0100000001101001100110110xxxxxxx0110100011001101111100100xxxxxxx0000000000000001110000011xxxxxxx0100000001101001100110110),
    .INIT_16(256'bxxxxxxx0101001011010001111100110xxxxxxx0100011000000001111110111xxxxxxx0100000011001001001010101xxxxxxx0001110010010100100000111xxxxxxx0110011010010101100100101xxxxxxx0000000000000000010100010xxxxxxx0101110010011101111100110xxxxxxx0110100010111101111110100),
    .INIT_17(256'bxxxxxxx0011111000000000100000010xxxxxxx0100000000000000100000010xxxxxxx0100000000000000100000101xxxxxxx0100000000000001011110101xxxxxxx0011111011111100100000010xxxxxxx0000000000000000000000000xxxxxxx0000000000000000010100010xxxxxxx0101110010010101101010110),
    .INIT_18(256'bxxxxxxx0011111000000000110010101xxxxxxx0101000011110000100000101xxxxxxx0100000000000001111000010xxxxxxx0000000000000000000000000xxxxxxx0011111011111101011110101xxxxxxx0100000000000000100000010xxxxxxx0100000000000000100000010xxxxxxx0100000011111101011110101),
    .INIT_19(256'bxxxxxxx0111100000000001111000010xxxxxxx0000000000000000010100111xxxxxxx0011111011111101011110010xxxxxxx0101111000000000100000101xxxxxxx0011111011111100100000010xxxxxxx0111100011111101011110101xxxxxxx0100000000111101011110101xxxxxxx0011111000000001011110101),
    .INIT_1A(256'bxxxxxxx0000000000000000010100111xxxxxxx0100000011110001011000010xxxxxxx0011111000000000111110010xxxxxxx0011100000000001011110101xxxxxxx0011111011110000100000101xxxxxxx0100000000111101011110101xxxxxxx0100000000111101111000010xxxxxxx0111100000000000110010101),
    .INIT_1B(256'bxxxxxxx0100000011110000100000010xxxxxxx0011111000100000100000111xxxxxxx0100000000100101011110101xxxxxxx0111100000000000110010101xxxxxxx0101000000000001111000101xxxxxxx0101000000000001111000010xxxxxxx0111100000111101011110101xxxxxxx0100000000000001111000010),
    .INIT_1C(256'bxxxxxxx0101111011111101011110101xxxxxxx0011111000111101011110101xxxxxxx0011111011110001011110101xxxxxxx0011111011110001111000101xxxxxxx0111100000000000100000010xxxxxxx0111100011111101111000010xxxxxxx0000000000000000000000000xxxxxxx0011111011111101011110111),
    .INIT_1D(256'bxxxxxxx0101100011000001111010110xxxxxxx0110011000000001111100111xxxxxxx0010010000000001011010011xxxxxxx0011011000000000100000010xxxxxxx0000000000000000010100111xxxxxxx0011111011111101011110101xxxxxxx0011100000000000111110101xxxxxxx0011111011111101011000010),
    .INIT_1E(256'bxxxxxxx0000000000000000000000010xxxxxxx0111110010010001111100110xxxxxxx0101101010110101111110100xxxxxxx0000000000000000000000000xxxxxxx0001010010101101100100110xxxxxxx0101101010100001100110110xxxxxxx0100101010001000100000110xxxxxxx0101001011010001100110110),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .INIT_B(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .RAM_MODE("SDP"),
    .READ_WIDTH_A(32'd36),
    .READ_WIDTH_B(32'sd0),
    .SRVAL_A(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .SRVAL_B(72'b000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxx),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(32'sd0),
    .WRITE_WIDTH_B(32'd0)
  ) \soc.progmem.mem.0.1  (
    .ADDRARDADDR({ \soc.cpu.mem_addr [10:2], 5'h00 }),
    .ADDRBWRADDR(14'bxxxxxxxxx00000),
    .CLKARDCLK(\soc.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI(16'hxxxx),
    .DIBDI(16'hxxxx),
    .DIPADIP(2'hx),
    .DIPBDIP(2'hx),
    .DOADO({ _1666_[1], _1649_[1], _1661_[1], _1500_[1], _1497_[1], _1572_[1], _1264_[1], _1615_[1], _1624_[1], _1619_[1], _1632_[1], _1563_[1], _1568_[1], _1272_[1], _1669_[1], _1664_[1] }),
    .DOBDO({ _0871_[6:0], _1570_[1], _1613_[1], _1652_[1], _1626_[1], _1621_[1], _1630_[1], _1561_[1], _1566_[1], _1276_[1] }),
    .DOPADOP({ _1671_[1], _1654_[1] }),
    .DOPBDOP({ _0871_[7], _1269_[1] }),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA(2'h0),
    .WEBWE(4'h0)
  );
  assign { _1681_[4], _1681_[2:0] } = { \soc.cpu.mem_wordsize [1], _1604_[2], \soc.cpu.instr_sb , \soc.cpu.mem_do_wdata  };
  assign _1811_[4:0] = { _1222_[4], \soc.cpu.reg_op2 [1], \soc.cpu.reg_op1 [1], _1222_[1:0] };
  assign _1538_[1] = _1221_[1];
  assign _1812_[3:1] = { \soc.cpu.reg_op2 [4], _1245_[4], _1410_[3] };
  assign { _1758_[4:2], _1758_[0] } = { _1749_[1], _1708_[0], _1639_ };
  assign _1368_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [15], \soc.cpu.reg_op2 [15], _1222_[1:0] };
  assign _1329_[2:1] = { \soc.cpu.reg_op2 [1], _1308_[0] };
  assign _1682_[0] = _1680_[0];
  assign _1759_[0] = _1708_[3];
  assign _1369_[2:1] = { _1245_[4], _1221_[1] };
  assign _1539_[4:0] = { \soc.cpu.reg_next_pc [1], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [1], \soc.cpu.irq_mask [1] };
  assign _1431_[4:1] = { \soc.cpu.reg_op2 [3:2], _1358_[0], _1335_[1] };
  assign { _1760_[5], _1760_[2:1] } = { _1640_[3], _1657_[0], \soc.cpu.mem_rdata_latched [2] };
  assign _1280_[2] = \soc.cpu.reg_op2 [2];
  assign { _1432_[4:3], _1432_[1] } = { \soc.cpu.reg_op2 [4], _1245_[4], _1409_[0] };
  assign { _1813_[5:4], _1813_[2:0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.cpuregs_rs1 [25], \soc.cpu.instr_retirq , \soc.cpu.count_cycle [25] };
  assign _1540_[3:0] = { _1456_[3], _0731_[3], \soc.cpu.irq_state [0], \soc.cpu.reg_next_pc [4] };
  assign _1814_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [25], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [25] };
  assign _1601_[1:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [55], \soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting  };
  assign { _1815_[5:4], _1815_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[25], _1262_[1], \soc.cpu.irq_pending [25] };
  assign _1299_[1] = _1226_[3];
  assign _1433_[3:0] = { _1415_[1], _1221_[1], \soc.cpu.alu_add_sub [8], _1292_[3] };
  assign _1228_[1] = _1226_[1];
  assign _1541_[3:0] = { _1223_[3], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [7], \soc.cpu.irq_state [0] };
  assign _1370_[2:1] = { \soc.cpu.reg_op2 [1], _1354_[0] };
  assign _1330_[2] = \soc.cpu.reg_op2 [2];
  assign { _1434_[5:3], _1434_[1:0] } = { \soc.cpu.reg_op2 [1], \soc.cpu.reg_op2 [2], \soc.cpu.reg_op2 [0], \soc.cpu.reg_op1 [6:5] };
  assign _1816_[3:0] = { \soc.cpu.count_cycle [22], \soc.cpu.count_instr [22], \soc.cpu.instr_rdinstr , _1248_[1] };
  assign _1542_[4:0] = { \soc.cpu.reg_next_pc [10], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [10], \soc.cpu.irq_mask [10] };
  assign _1371_[2:1] = { \soc.cpu.reg_op2 [2], _1344_[0] };
  assign _1256_[0] = _1240_[0];
  assign _1817_[2:0] = { \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [22], _1249_[3] };
  assign _1331_[2:1] = { \soc.cpu.reg_op2 [3], _1292_[1] };
  assign { _1818_[5:4], _1818_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[22], _1262_[1], \soc.cpu.irq_pending [22] };
  assign _1514_[1:0] = \soc.cpu.mem_addr [9:8];
  assign _1224_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1819_[3:1] = { \soc.cpu.latched_is_lb , _1576_[0], \soc.cpu.latched_is_lh  };
  assign _1372_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [16], \soc.cpu.reg_op2 [16], _1222_[1:0] };
  assign _1435_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [4], \soc.cpu.reg_op2 [4], _1222_[1:0] };
  assign _1515_[1] = _1180_[2];
  assign { _1820_[4], _1820_[0] } = { \soc.cpu.cpu_state [5], \soc.cpu.mem_rdata [22] };
  assign _1300_[0] = \soc.cpu.mem_rdata_q [14];
  assign _1683_[4:0] = { \soc.cpu.reg_op2 [24:23], \soc.cpu.reg_op2 [20], \soc.cpu.reg_op2 [18:17] };
  assign _1257_[0] = \soc.cpu.cpu_state [1];
  assign { _1821_[5:2], _1821_[0] } = { \soc.cpu.mem_xfer , _1640_[3], \soc.cpu.mem_rdata_q [17], _1640_[4], _1657_[0] };
  assign { _1684_[5], _1684_[3:0] } = { _1218_[0], \soc.cpu.reg_op2 [22:21], \soc.cpu.reg_op2 [3], \soc.cpu.reg_op2 [0] };
  assign { _1603_[4:2], _1603_[0] } = { \soc.cpu.cpu_state [5], _1518_[0], \soc.cpu.cpu_state [4], \soc.cpu.mem_do_rdata  };
  assign _1301_[1] = \soc.cpu.is_sb_sh_sw ;
  assign { _1822_[4:3], _1822_[1:0] } = { _1636_[3], _1748_[0], \soc.cpu.mem_rdata_latched [12], _1806_[4] };
  assign _1604_[5:4] = { \soc.cpu.instr_sw , \soc.cpu.mem_wordsize [0] };
  assign { _1436_[5:4], _1436_[2:0] } = { \soc.cpu.reg_op2 [3:2], _1297_[1:0], _1296_[1] };
  assign { _1265_[4:3], _1265_[1:0] } = { _1171_[3], _1178_[4], _1176_[2], _1171_[5] };
  assign _1437_[3:1] = { \soc.cpu.reg_op2 [4], _1245_[4], _1392_[3] };
  assign _1605_[1] = _1250_[1];
  assign { _1332_[5:4], _1332_[2:0] } = { \soc.cpu.reg_op2 [2], _1279_[2], \soc.cpu.reg_op1 [31], \soc.cpu.reg_op2 [1:0] };
  assign _1606_[2:1] = { _1459_[2], _1252_[1] };
  assign _1685_[1] = _1301_[0];
  assign _1543_[4:0] = { \soc.cpu.reg_next_pc [15], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [15], \soc.cpu.irq_mask [15] };
  assign _1281_[2] = \soc.cpu.reg_op2 [1];
  assign _1544_[4:0] = { \soc.cpu.reg_next_pc [9], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [9], \soc.cpu.irq_mask [9] };
  assign { _1823_[2], _1823_[0] } = { _1639_[1], \soc.cpu.mem_rdata_latched [3] };
  assign _1607_[0] = \soc.cpu.mem_do_prefetch ;
  assign { _1824_[5:4], _1824_[2:0] } = { _1639_[1], _1822_[5], _1804_[2], \soc.cpu.mem_rdata_latched [5], _1822_[2] };
  assign { _1333_[2], _1333_[0] } = { _1295_[2], \soc.cpu.reg_op2 [3] };
  assign { _1825_[5], _1825_[3:2], _1825_[0] } = { _1807_[3], _1805_[3], _1640_[3], _1746_[2] };
  assign { _1608_[4:3], _1608_[1:0] } = { _1255_[0], \soc.cpu.cpu_state [5], \soc.cpu.cpu_state [2], _1605_[0] };
  assign _1545_[3:0] = { _1456_[3], _0731_[13], \soc.cpu.irq_state [0], \soc.cpu.reg_next_pc [14] };
  assign _1438_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [5], \soc.cpu.reg_op2 [5], _1222_[1:0] };
  assign { _1826_[5:3], _1826_[0] } = { \soc.cpu.reg_op1 [31], \soc.cpu.genblk2.pcpi_div.instr_div , \soc.cpu.reg_op2 [31], \soc.cpu.genblk2.pcpi_div.instr_rem  };
  assign _1546_[4:0] = { \soc.cpu.reg_next_pc [16], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [16], \soc.cpu.irq_mask [16] };
  assign { _1609_[4:2], _1609_[0] } = { \soc.cpu.cpu_state [4], _1255_[0], _1608_[2], \soc.cpu.is_sb_sh_sw  };
  assign { _1373_[3], _1373_[1] } = { \soc.cpu.reg_op2 [4], _1221_[0] };
  assign { _1547_[4:3], _1547_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [12], \soc.cpu.alu_out_q [12] };
  assign _1439_[3:1] = { \soc.cpu.reg_op2 [4], _1245_[4], _1412_[1] };
  assign { _1827_[5:4], _1827_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[26], _1262_[1], \soc.cpu.irq_pending [26] };
  assign _1548_[3:0] = { _1238_[2], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [17], \soc.cpu.irq_state [0] };
  assign _1229_[0] = _1226_[0];
  assign { _1374_[4:3], _1374_[1] } = { _1221_[1], \soc.cpu.reg_op2 [3], _1359_[1] };
  assign { _1828_[4], _1828_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [26] };
  assign _1302_[0] = \soc.cpu.mem_rdata_q [14];
  assign _1686_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign { _1549_[4:3], _1549_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [18], \soc.cpu.alu_out_q [18] };
  assign _1687_[2:1] = { _1523_, \soc.cpu.mem_la_read  };
  assign _1440_[3:0] = { _1221_[1], _1411_[1], \soc.cpu.alu_add_sub [3], _1292_[3] };
  assign _1829_[1] = _1303_[0];
  assign _1610_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [6] };
  assign _1761_[1] = \soc.cpu.pcpi_insn [14];
  assign _1550_[3:0] = { _1234_[0], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [13], \soc.cpu.irq_state [0] };
  assign _1830_[1:0] = { _1804_[0], _1747_[1] };
  assign _1247_[3:0] = { \soc.cpu.instr_and , \soc.cpu.instr_waitirq , \soc.cpu.instr_bgeu , \soc.cpu.instr_jalr  };
  assign _1551_[3:0] = { \soc.cpu.reg_pc [0], \soc.cpu.irq_state [0], _1456_[3], \soc.cpu.latched_compr  };
  assign { _1441_[5:4], _1441_[2:0] } = { \soc.cpu.reg_op2 [3], \soc.cpu.reg_op2 [4], _1336_[0], _1431_[0], \soc.cpu.reg_op2 [2] };
  assign _1552_[4:0] = { \soc.cpu.reg_op2 [4], _1373_[0], _1295_[2], \soc.cpu.reg_op2 [3], _1353_[1] };
  assign _1611_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [14] };
  assign { _1831_[5:4], _1831_[2:0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.cpuregs_rs1 [27], \soc.cpu.instr_retirq , \soc.cpu.count_cycle [27] };
  assign _1303_[1] = \soc.cpu.is_sb_sh_sw ;
  assign { _1832_[4], _1832_[1:0] } = { \soc.cpu.cpu_state [2], \soc.cpu.instr_timer , \soc.cpu.timer [27] };
  assign _1688_[1] = _1597_[1];
  assign { _1833_[4], _1833_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[27], \soc.cpu.irq_pending [27] };
  assign { _1553_[4:3], _1553_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [3], \soc.cpu.alu_out_q [3] };
  assign { _1834_[4], _1834_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [27] };
  assign { _1442_[3], _1442_[1:0] } = { _1245_[4], _1386_[3], \soc.cpu.reg_op2 [4] };
  assign _1375_[2:1] = { \soc.cpu.reg_op2 [1], _1365_[0] };
  assign _1231_[1:0] = { \soc.cpu.irq_pending [16], \soc.cpu.irq_mask [16] };
  assign _1612_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [15] };
  assign { _1554_[4:3], _1554_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [6], \soc.cpu.alu_out_q [6] };
  assign _1376_[2:1] = { \soc.cpu.reg_op2 [2], _1348_[0] };
  assign _1334_[2] = \soc.cpu.reg_op2 [2];
  assign _1613_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1377_[2:1] = { \soc.cpu.reg_op2 [3], _1325_[1] };
  assign { _1443_[5:3], _1443_[1:0] } = { \soc.cpu.reg_op2 [1], \soc.cpu.reg_op2 [2], \soc.cpu.reg_op2 [0], \soc.cpu.reg_op1 [25], \soc.cpu.reg_op1 [26] };
  assign _1689_[0] = \soc.cpu.mem_la_secondword ;
  assign { _1266_[5:2], _1266_[0] } = { _1171_[3], _1178_[4], _1265_[2], _1176_[2], _1171_[5] };
  assign { _1444_[5:3], _1444_[1:0] } = { _1221_[1], \soc.cpu.reg_op2 [3], _1391_[0], \soc.cpu.reg_op2 [2], _1414_[0] };
  assign _1258_[1] = \soc.cpu.cpuregs_rdata1 [6];
  assign { _1614_[5], _1614_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [29] };
  assign _1835_[3:0] = { \soc.cpu.count_cycle [21], \soc.cpu.count_instr [21], \soc.cpu.instr_rdinstr , _1248_[1] };
  assign _1304_[0] = \soc.cpu.mem_rdata_q [14];
  assign _1282_[2] = \soc.cpu.reg_op2 [1];
  assign _1445_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [28], \soc.cpu.reg_op2 [28], _1222_[1:0] };
  assign { _1836_[5:3], _1836_[1:0] } = { _1711_[1], _1456_[3], \soc.cpu.latched_branch , \soc.cpu.latched_rd [1:0] };
  assign _1305_[1] = \soc.cpu.is_sb_sh_sw ;
  assign { _1446_[3:2], _1446_[0] } = { _1373_[2], _1363_[2], _1373_[0] };
  assign { _1762_[4:3], _1762_[1:0] } = { \soc.cpu.cpu_state [2], _1255_[2], _1250_[1], \soc.cpu.cpu_state [1] };
  assign { _1378_[3], _1378_[1:0] } = { _1373_[2], \soc.cpu.alu_add_sub [17], _1292_[3] };
  assign _1335_[2] = \soc.cpu.reg_op2 [2];
  assign _1615_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1267_[5], _1267_[3:1] } = { \soc.ram_ready , \soc.simpleuart.recv_buf_valid , \soc.simpleuart.cfg_divider [14], \soc.cpu.mem_addr [2] };
  assign _1837_[0] = _1249_[3];
  assign { _1616_[5], _1616_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [13] };
  assign _1447_[4:0] = { \soc.cpu.latched_stalu , _1239_[4], _0731_[19], \soc.cpu.reg_out [20], \soc.cpu.alu_out_q [20] };
  assign _1617_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [13] };
  assign _1336_[5:3] = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3] };
  assign { _1555_[5], _1555_[3:0] } = { \soc.cpu.genblk2.pcpi_div.outsign , _0794_[18], \soc.cpu.genblk2.pcpi_div.dividend [18], _0797_[18], \soc.cpu.genblk2.pcpi_div.quotient [18] };
  assign _1619_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1468_[5:1] = { _1185_[3], _1185_[5], _1185_[1], _1185_[10], _1185_[7] };
  assign _1690_[3:0] = { _1231_[5], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [19], \soc.cpu.irq_state [0] };
  assign _1763_[1] = \soc.cpu.mem_rdata_latched [6];
  assign _1448_[3:0] = { _1231_[3], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [20], \soc.cpu.irq_state [0] };
  assign _1764_[1] = \soc.cpu.pcpi_insn [14];
  assign _1469_[4:1] = { _1185_[8], _1185_[0], _1185_[9], _1185_[4] };
  assign { _1838_[5], _1838_[3:2], _1838_[0] } = { _1707_[1], _1747_[1], _1753_[4], \soc.cpu.mem_rdata_latched [12] };
  assign _1379_[2:1] = { \soc.cpu.reg_op2 [1], _1370_[0] };
  assign _1283_[2] = \soc.cpu.reg_op2 [2];
  assign _1380_[2:1] = { \soc.cpu.reg_op2 [2], _1355_[0] };
  assign _1839_[4:0] = { _1674_[2:1], _1742_[1], _1675_[2], _1508_[0] };
  assign _1840_[0] = _1707_[1];
  assign { _1620_[5], _1620_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [10] };
  assign _1381_[2:1] = { \soc.cpu.reg_op2 [3], _1331_[0] };
  assign _1765_[0] = _1636_[3];
  assign _1841_[3:0] = { \soc.cpu.instr_timer , \soc.cpu.irq_mask [21], \soc.cpu.instr_maskirq , \soc.cpu.timer [21] };
  assign { _1470_[3:2], _1470_[0] } = { \soc.cpu.instr_bne , _1242_[5], \soc.cpu.instr_bgeu  };
  assign { _1842_[5:4], _1842_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[21], _1262_[1], \soc.cpu.irq_pending [21] };
  assign _1691_[0] = \soc.cpu.genblk2.pcpi_div.pcpi_wait_q ;
  assign { _1843_[4], _1843_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [21] };
  assign _1284_[2] = \soc.cpu.reg_op2 [3];
  assign _1337_[2:1] = { \soc.cpu.reg_op2 [1], _1321_[0] };
  assign _1449_[3:0] = { _1232_[5], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [22], \soc.cpu.irq_state [0] };
  assign { _1766_[4:2], _1766_[0] } = { _1639_[0], \soc.cpu.mem_rdata_latched [6], _1657_[0], _1760_[0] };
  assign _1621_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1767_[5:4] = { _1639_[1], _1760_[3] };
  assign _1382_[4:0] = { \soc.cpu.alu_add_sub [18], _1292_[3], _1373_[2], _1292_[1], \soc.cpu.reg_op2 [3] };
  assign _1306_[2] = \soc.cpu.mem_rdata_q [31];
  assign _1844_[1] = \soc.cpu.reg_op2 [31];
  assign { _1622_[5], _1622_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [26] };
  assign { _1845_[4], _1845_[2:0] } = { \soc.cpu.genblk2.pcpi_div.start , \soc.cpu.genblk2.pcpi_div.divisor [34], _0800_[2], \soc.cpu.reg_op2 [2] };
  assign _1450_[3:0] = { _1231_[2], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [23], \soc.cpu.irq_state [0] };
  assign { _1692_[5], _1692_[3:0] } = { \soc.cpu.genblk2.pcpi_div.running , \soc.cpu.genblk2.pcpi_div.quotient_msk [31:30], \soc.cpu.genblk2.pcpi_div.quotient_msk [24:23] };
  assign _1623_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [10] };
  assign { _1768_[5:2], _1768_[0] } = { _1708_[0], _1753_[4], \soc.cpu.mem_rdata_latched [5], _1707_[1], _1636_[2] };
  assign _1693_[3:0] = \soc.cpu.genblk2.pcpi_div.quotient_msk [17:14];
  assign _1846_[3:0] = { \soc.cpu.timer [20], \soc.cpu.instr_timer , \soc.cpu.irq_mask [20], \soc.cpu.instr_maskirq  };
  assign { _1383_[5], _1383_[3:2], _1383_[0] } = { _1373_[0], _1289_[2], _1221_[1], \soc.cpu.reg_op2 [4] };
  assign _1847_[2:0] = { _1675_[3], _1742_[1], _1675_[2] };
  assign _1694_[3:0] = \soc.cpu.genblk2.pcpi_div.quotient_msk [9:6];
  assign _1848_[2:0] = { _1636_[4], _1795_[1:0] };
  assign _1451_[4:0] = { \soc.cpu.reg_next_pc [21], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [21], \soc.cpu.irq_mask [21] };
  assign { _1849_[5:3], _1849_[0] } = { \soc.cpu.cpu_state [2], \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [20] };
  assign { _1850_[2], _1850_[0] } = { _1189_, \soc.cpu.decoded_rs1 [1] };
  assign _1696_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1471_[3:0] = { \soc.cpu.irq_pending [26], \soc.cpu.irq_pending [23], \soc.cpu.irq_pending [16], \soc.cpu.irq_pending [0] };
  assign _1851_[1] = _1636_[3];
  assign _1624_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1338_[2] = \soc.cpu.reg_op2 [2];
  assign _1307_[3:0] = { _1243_[1], \soc.cpu.mem_rdata_q [18], \soc.cpu.decoded_imm_uj [18], \soc.cpu.instr_jal  };
  assign _1472_[2:0] = { \soc.cpu.irq_pending [6:5], \soc.cpu.irq_pending [3] };
  assign { _1625_[5], _1625_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [11] };
  assign _1852_[0] = _1508_[0];
  assign _1452_[3:0] = { _1223_[0], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [25], \soc.cpu.irq_state [0] };
  assign { _1698_[5], _1698_[3:0] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.resetn , \soc.cpu.trap , \soc.cpu.mem_state , \soc.cpu.mem_do_rinst  };
  assign _1769_[3:0] = { _1759_[3:1], _1708_[3] };
  assign _1853_[4:0] = { _1753_[3], \soc.cpu.mem_rdata_latched [12], _1747_[0], _1768_[1], _1747_[1] };
  assign _1473_[2:0] = { \soc.cpu.irq_pending [31:30], \soc.cpu.irq_pending [27] };
  assign { _1854_[5], _1854_[2:1] } = { _1189_, \soc.cpu.decoded_rs1 [3], _1851_[2] };
  assign { _1699_[2], _1699_[0] } = { _1523_, _1509_[0] };
  assign _1384_[2:1] = { \soc.cpu.reg_op2 [1], _1375_[0] };
  assign _1626_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1474_[1] = _1257_[1];
  assign { _1770_[2], _1770_[0] } = { _1639_[1], \soc.cpu.mem_rdata_latched [5] };
  assign _1248_[0] = \soc.cpu.instr_rdcycle ;
  assign { _1475_[4:3], _1475_[1] } = { _1262_[1], \soc.cpu.cpu_state [3], \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu  };
  assign _1700_[3:0] = { \soc.cpu.pcpi_insn [6], \soc.cpu.pcpi_insn [3:2], \soc.cpu.pcpi_insn [31] };
  assign _1385_[2:1] = { \soc.cpu.reg_op2 [2], _1366_[0] };
  assign _1855_[1] = _1747_[0];
  assign { _1627_[5], _1627_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [27] };
  assign _1856_[4:2] = { _1508_[0], _1741_[0], \soc.cpu.mem_rdata_latched [3] };
  assign { _1771_[5:4], _1771_[2:0] } = { _1255_[2], _1250_[1], _1262_[1], \soc.cpu.cpu_state [3], \soc.cpu.cpu_state [1] };
  assign _1339_[1] = \soc.cpu.reg_op2 [2];
  assign _1702_[1] = \soc.cpu.genblk2.pcpi_div.pcpi_wr ;
  assign { _1857_[2], _1857_[0] } = { _1189_, \soc.cpu.decoded_rs2 [0] };
  assign _1628_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [11] };
  assign { _1453_[4:3], _1453_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [26], \soc.cpu.alu_out_q [26] };
  assign _1249_[2:0] = { \soc.cpu.instr_timer , \soc.cpu.instr_maskirq , \soc.cpu.instr_retirq  };
  assign _1703_[0] = _1696_[0];
  assign _1476_[2] = \soc.cpu.reg_pc [0];
  assign _1858_[4:1] = { \soc.cpu.mem_rdata_latched [5], _1707_[1], _1856_[0], _1639_[0] };
  assign { _1454_[4:3], _1454_[1:0] } = { _1447_[5], \soc.cpu.latched_stalu , \soc.cpu.reg_out [24], \soc.cpu.alu_out_q [24] };
  assign { _1386_[5:4], _1386_[2:1] } = { _1221_[1], \soc.cpu.reg_op2 [3], _1373_[0], _1340_[0] };
  assign _1704_[1:0] = { _1436_[3], \soc.cpu.reg_op2 [2] };
  assign _1629_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [8] };
  assign { _1772_[5:4], _1772_[2:0] } = { _1708_[0], _1749_[1], _1639_[0], _1758_[1], \soc.cpu.mem_rdata_latched [6] };
  assign _1340_[2] = \soc.cpu.reg_op2 [3];
  assign _1630_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1285_[2] = \soc.cpu.reg_op2 [1];
  assign { _1860_[2], _1860_[0] } = { _1189_, \soc.cpu.decoded_rs2 [2] };
  assign { _1773_[5], _1773_[3:0] } = { _1255_[0], \soc.cpu.cpu_state [0], _1255_[2], _1255_[3], _1255_[1] };
  assign _1455_[3:0] = { _1231_[4], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [28], \soc.cpu.irq_state [0] };
  assign _1556_[3:0] = { \soc.cpu.count_cycle [7], \soc.cpu.count_cycle [39], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign { _1861_[2], _1861_[0] } = { _1189_, \soc.cpu.decoded_rs2 [1] };
  assign _1477_[1] = _0782_[3];
  assign _1259_[3:0] = { \soc.cpu.count_cycle [6], \soc.cpu.count_instr [6], \soc.cpu.instr_rdinstr , _1248_[1] };
  assign _1387_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [19], \soc.cpu.reg_op2 [19], _1222_[1:0] };
  assign { _1774_[4], _1774_[1:0] } = { _1639_, _1657_[0] };
  assign _1308_[2] = \soc.cpu.reg_op2 [1];
  assign { _1862_[3:2], _1862_[0] } = { _1749_[1], _1639_[0], _1637_[1] };
  assign _1775_[3:0] = { _1772_[3], _1759_[3], _1759_[1], _1708_[3] };
  assign { _1631_[5], _1631_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [25] };
  assign _1269_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1863_[5], _1863_[3:0] } = { _1508_[0], _1753_[4], \soc.cpu.mem_rdata_latched [1], _1753_[3], _1747_[0] };
  assign _1233_[1:0] = { \soc.cpu.irq_pending [1], \soc.cpu.irq_mask [1] };
  assign { _1864_[5:4], _1864_[1:0] } = { _1636_[2], _1765_[1], _1639_[0], _1862_[4] };
  assign _1478_[1:0] = { \soc.simpleuart.recv_divcnt [3], \soc.simpleuart.cfg_divider [4] };
  assign _1632_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1705_[4:0] = { \soc.cpu.mem_wordsize [2], _1681_[3], _1604_[2], \soc.cpu.instr_sh , \soc.cpu.mem_do_wdata  };
  assign _1309_[2:1] = { \soc.cpu.reg_op2 [1], _1290_[0] };
  assign _1557_[3:0] = { \soc.cpu.count_cycle [8], \soc.cpu.count_cycle [40], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign { _1456_[4], _1456_[2:0] } = { _0731_[28], \soc.cpu.irq_pending [29], \soc.cpu.irq_state [1], \soc.cpu.irq_mask [29] };
  assign { _1865_[5], _1865_[3], _1865_[1:0] } = { _1762_[2], _1771_[3], \soc.cpu.is_sb_sh_sw , _1459_[2] };
  assign { _1558_[5:3], _1558_[1:0] } = { _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1249_[3], \soc.cpu.genblk2.pcpi_div.pcpi_rd [8], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [8] };
  assign { _1633_[5], _1633_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [9] };
  assign { _1388_[3], _1388_[1:0] } = { _1373_[2], \soc.cpu.alu_add_sub [20], _1292_[3] };
  assign { _1866_[4], _1866_[2:0] } = { \soc.cpu.genblk2.pcpi_div.start , _0791_[3], _0807_[3], \soc.cpu.reg_op1 [3] };
  assign _1634_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [9] };
  assign { _1559_[4], _1559_[1:0] } = { \soc.cpu.cpu_state [2], \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [8] };
  assign _1457_[3:0] = { _1236_[0], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [27], \soc.cpu.irq_state [0] };
  assign { _1560_[4], _1560_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[8], \soc.cpu.irq_pending [8] };
  assign _1706_[0] = _1639_[0];
  assign _1479_[3:2] = { \soc.simpleuart.cfg_divider [3], \soc.simpleuart.recv_divcnt [2] };
  assign { _1341_[2], _1341_[0] } = { _1295_[2], \soc.cpu.reg_op2 [3] };
  assign _1237_[3:0] = { \soc.cpu.irq_mask [9], \soc.cpu.irq_mask [10], \soc.cpu.irq_pending [10:9] };
  assign _1707_[0] = _1636_[4];
  assign _1310_[2] = \soc.cpu.reg_op2 [2];
  assign { _1776_[5], _1776_[3:0] } = { _1770_[4], _1760_[3], \soc.cpu.mem_rdata_latched [3], _1640_[3], _1760_[0] };
  assign _1867_[3:0] = { \soc.cpu.count_cycle [2], \soc.cpu.count_cycle [34], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign _1708_[2:1] = { \soc.cpu.mem_rdata_latched [4], \soc.cpu.mem_rdata_latched [6] };
  assign _1868_[0] = _1249_[3];
  assign _1635_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [7] };
  assign _1869_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [2], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [2] };
  assign _1480_[3:0] = { \soc.simpleuart.recv_divcnt [9], \soc.simpleuart.cfg_divider [10], \soc.simpleuart.recv_divcnt [8], \soc.simpleuart.cfg_divider [9] };
  assign _1458_[3:0] = { _1223_[4], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [31], \soc.cpu.irq_state [0] };
  assign { _1870_[5:4], _1870_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[2], _1262_[1], \soc.cpu.irq_pending [2] };
  assign { _1709_[4], _1709_[1] } = { _1639_[1], _1508_[0] };
  assign _1389_[2:1] = { \soc.cpu.reg_op2 [1], _1379_[0] };
  assign _1286_[2] = \soc.cpu.reg_op2 [1];
  assign _1481_[5:1] = { _1480_[4], \soc.simpleuart.recv_divcnt [8], \soc.simpleuart.recv_divcnt [9], \soc.simpleuart.cfg_divider [9], \soc.simpleuart.cfg_divider [10] };
  assign { _1871_[5:2], _1871_[0] } = { \soc.cpu.mem_rdata_latched [0], \soc.cpu.mem_rdata_latched [1], \soc.cpu.mem_rdata_latched [6], _1738_[0], _1858_[0] };
  assign { _1638_[2], _1638_[0] } = { \soc.cpu.mem_la_secondword , _1499_[2] };
  assign _1390_[2:1] = { \soc.cpu.reg_op2 [2], _1371_[0] };
  assign { _1710_[5:2], _1710_[0] } = { _1699_[1], _1523_, \soc.cpu.mem_la_read , _1496_[0], \soc.cpu.mem_do_rdata  };
  assign { _1482_[2], _1482_[0] } = { \soc.simpleuart.recv_divcnt [7], \soc.simpleuart.cfg_divider [8] };
  assign { _1342_[5:4], _1342_[0] } = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3] };
  assign _1391_[2:1] = { \soc.cpu.reg_op2 [3], _1362_[0] };
  assign _1711_[0] = _1240_[0];
  assign _1483_[1:0] = { \soc.simpleuart.recv_divcnt [15], \soc.simpleuart.cfg_divider [16] };
  assign { _1640_[5], _1640_[2], _1640_[0] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [16], \soc.cpu.mem_rdata_latched [6] };
  assign _1287_[2] = \soc.cpu.reg_op2 [2];
  assign { _1260_[3], _1260_[1:0] } = { _1249_[3], \soc.cpu.irq_mask [6], \soc.cpu.instr_maskirq  };
  assign { _1392_[5], _1392_[2], _1392_[0] } = { _1373_[0], _1221_[1], \soc.cpu.reg_op2 [4] };
  assign _1343_[2:1] = { \soc.cpu.reg_op2 [1], _1329_[0] };
  assign _1271_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [30] };
  assign { _1459_[4], _1459_[1] } = { \soc.cpu.decoded_imm [0], \soc.cpu.cpuregs_rdata2 [0] };
  assign _1344_[2:1] = { \soc.cpu.reg_op2 [2], _1310_[0] };
  assign _1484_[3:0] = { \soc.simpleuart.recv_divcnt [21], \soc.simpleuart.cfg_divider [22], \soc.simpleuart.recv_divcnt [20], \soc.simpleuart.cfg_divider [21] };
  assign _1460_[3:0] = { _1236_[1], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [30], \soc.cpu.irq_state [0] };
  assign _1712_[1] = \soc.cpu.mem_wstrb [1];
  assign _1393_[1] = _1373_[2];
  assign { _1311_[4:3], _1311_[1:0] } = { \soc.cpu.reg_op2 [1:0], \soc.cpu.reg_op1 [28:27] };
  assign _1516_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1485_[5:1] = { _1484_[4], \soc.simpleuart.recv_divcnt [20], \soc.simpleuart.recv_divcnt [21], \soc.simpleuart.cfg_divider [21], \soc.simpleuart.cfg_divider [22] };
  assign { _1872_[5], _1872_[3:1] } = { _1636_[1], _1864_[3:2], \soc.cpu.mem_rdata_latched [12] };
  assign { _1517_[5:4], _1517_[2:0] } = { \soc.cpu.mem_do_prefetch , _1491_[1], \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_latched [1:0] };
  assign _1394_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [21], \soc.cpu.reg_op2 [21], _1222_[1:0] };
  assign _1518_[1] = \soc.cpu.mem_do_rdata ;
  assign { _1873_[2], _1873_[0] } = { _1189_, \soc.cpu.decoded_rs2 [4] };
  assign _1461_[4:0] = { \soc.cpu.decoded_imm [1], _1459_[3:2], \soc.cpu.cpuregs_rdata2 [1], _1459_[0] };
  assign { _1641_[4:3], _1641_[1] } = { _1255_[0], \soc.cpu.cpu_state [1], _1254_[5] };
  assign _1519_[2:1] = { \soc.cpu.cpu_state [5], \soc.cpu.genblk1.genblk1.pcpi_mul.resetn  };
  assign _1251_[1] = \soc.cpu.cpu_state [2];
  assign _1486_[3:0] = { \soc.simpleuart.recv_divcnt [27], \soc.simpleuart.cfg_divider [28], \soc.simpleuart.recv_divcnt [26], \soc.simpleuart.cfg_divider [27] };
  assign { _1642_[5], _1642_[3:0] } = { \soc.cpu.cpu_state [2], \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu , \soc.cpu.cpu_state [3], _1607_[1], _1255_[0] };
  assign _1561_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1312_[2] = \soc.cpu.reg_op2 [2];
  assign { _1345_[2], _1345_[0] } = { _1295_[2], \soc.cpu.reg_op2 [3] };
  assign _1874_[3:0] = { \soc.cpu.count_cycle [1], \soc.cpu.count_cycle [33], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign _1462_[4:0] = { \soc.cpu.decoded_imm [2], _1459_[3:2], \soc.cpu.cpuregs_rdata2 [2], _1459_[0] };
  assign { _1713_[4:2], _1713_[0] } = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [28] };
  assign { _1520_[5], _1520_[3:0] } = { _1262_[1], \soc.cpu.cpu_state [0], \soc.cpu.mem_do_wdata , \soc.cpu.cpu_state [3], \soc.cpu.cpu_state [1] };
  assign _1487_[5:1] = { _1486_[4], \soc.simpleuart.recv_divcnt [26], \soc.simpleuart.recv_divcnt [27], \soc.simpleuart.cfg_divider [27], \soc.simpleuart.cfg_divider [28] };
  assign _1643_[2:1] = { \soc.cpu.cpu_state [1], _1510_[0] };
  assign _1395_[2:1] = { \soc.cpu.reg_op2 [1], _1384_[0] };
  assign _1644_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [7], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [7] };
  assign _1563_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1488_[2], _1488_[0] } = { \soc.simpleuart.recv_divcnt [25], \soc.simpleuart.cfg_divider [26] };
  assign _1261_[3:0] = { \soc.cpu.cpuregs_rs1 [6], \soc.cpu.instr_retirq , \soc.cpu.instr_timer , \soc.cpu.timer [6] };
  assign _1396_[2:1] = { \soc.cpu.reg_op2 [2], _1376_[0] };
  assign _1463_[4:0] = { \soc.cpu.decoded_imm [3], _1459_[3:2], \soc.cpu.cpuregs_rdata2 [3], _1459_[0] };
  assign { _1313_[2], _1313_[0] } = { _1295_[2], \soc.cpu.reg_op2 [3] };
  assign { _1645_[5], _1645_[2:0] } = { \soc.cpu.reg_op2 [3], _1320_[0], _1427_[0], \soc.cpu.reg_op2 [2] };
  assign _1397_[5:1] = { _1221_[1], \soc.cpu.reg_op2 [3], _1292_[3], \soc.cpu.alu_add_sub [21], _1349_[0] };
  assign { _1714_[3:2], _1714_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [4] };
  assign _1715_[2:0] = { \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [4], _1250_[1] };
  assign _1272_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1716_[5:4], _1716_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[4], _1262_[1], \soc.cpu.irq_pending [4] };
  assign { _1777_[5:3], _1777_[1:0] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.resetn , \soc.cpu.trap , _1698_[4], \soc.cpu.mem_state [0], \soc.cpu.mem_state [1] };
  assign _1646_[4:0] = { \soc.cpu.reg_op2 [26:25], \soc.cpu.reg_op2 [19], \soc.cpu.reg_op2 [16], \soc.cpu.reg_op2 [7] };
  assign _1778_[0] = _1523_;
  assign _1875_[2:0] = { \soc.simpleuart.recv_buf_valid , _1267_[4], _1602_[0] };
  assign _1717_[2:0] = { \soc.cpu.cpu_state [5], \soc.cpu.mem_rdata [20], _1278_[0] };
  assign { _1565_[3], _1565_[1:0] } = { _1274_[1], \soc.cpu.mem_rdata [24], _1263_[2] };
  assign _1718_[3:0] = { \soc.cpu.instr_timer , \soc.cpu.irq_mask [3], \soc.cpu.instr_maskirq , \soc.cpu.timer [3] };
  assign _1242_[3:0] = { \soc.cpu.instr_bltu , \soc.cpu.instr_blt , \soc.cpu.instr_sw , \soc.cpu.instr_lw  };
  assign _1719_[1] = _1598_[1];
  assign _1398_[1] = _1373_[2];
  assign _1346_[5:3] = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3] };
  assign _1566_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1314_[4:3], _1314_[1:0] } = { \soc.cpu.reg_op2 [1:0], \soc.cpu.reg_op1 [10:9] };
  assign _1288_[4:3] = \soc.cpu.reg_op2 [2:1];
  assign _1399_[2:1] = { \soc.cpu.reg_op2 [1], _1389_[0] };
  assign _1720_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [29] };
  assign { _1521_[5:4], _1521_[2:0] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.resetn , \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu , \soc.cpu.cpu_state [0], \soc.cpu.cpu_state [2:1] };
  assign _1400_[2:1] = { \soc.cpu.reg_op2 [2], _1380_[0] };
  assign _1522_[0] = _1475_[0];
  assign _1347_[2:1] = { \soc.cpu.reg_op2 [1], _1337_[0] };
  assign { _1721_[5], _1721_[3], _1721_[1:0] } = { \soc.cpu.cpu_state [5], _1275_[0], \soc.cpu.mem_rdata [21], _1278_[0] };
  assign _1401_[3:1] = { _1221_[1], \soc.cpu.reg_op2 [3], _1356_[0] };
  assign _1289_[4:3] = \soc.cpu.reg_op2 [4:3];
  assign _1348_[2:1] = { \soc.cpu.reg_op2 [2], _1323_[0] };
  assign { _1722_[5:4], _1722_[2:0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.timer [5], \soc.cpu.instr_timer , \soc.cpu.count_cycle [5] };
  assign _1647_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1723_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [5], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [5] };
  assign { _1262_[5:4], _1262_[2], _1262_[0] } = { \soc.cpu.cpu_state [3:2], _0754_[6], \soc.cpu.irq_pending [6] };
  assign { _1724_[5], _1724_[3:0] } = { \soc.cpu.cpu_state [2], \soc.cpu.cpuregs_rs1 [5], \soc.cpu.instr_retirq , \soc.cpu.irq_mask [5], \soc.cpu.instr_maskirq  };
  assign _1568_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1725_[5], _1725_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[5], \soc.cpu.irq_pending [5] };
  assign _1252_[0] = _1250_[1];
  assign _1648_[5] = \soc.cpu.mem_xfer ;
  assign _1315_[2] = \soc.cpu.reg_op2 [1];
  assign { _1402_[2], _1402_[0] } = { _1373_[0], \soc.cpu.reg_op2 [4] };
  assign _1569_[4] = _1275_[0];
  assign _1876_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [26] };
  assign _1349_[2] = \soc.cpu.reg_op2 [3];
  assign _1570_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1649_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1877_[2:0] = { \soc.cpu.cpu_state [5], \soc.cpu.mem_rdata [18], _1278_[0] };
  assign _1403_[1:0] = { \soc.cpu.alu_add_sub [22], _1292_[3] };
  assign _1226_[2] = _1224_[0];
  assign _1316_[2] = \soc.cpu.reg_op2 [2];
  assign _1489_[0] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1290_[2:1] = { \soc.cpu.reg_op2 [1], _1218_[1] };
  assign { _1650_[5], _1650_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [19] };
  assign _1404_[2:1] = { \soc.cpu.reg_op2 [1], _1395_[0] };
  assign _1651_[3] = \soc.cpu.mem_la_secondword ;
  assign _1350_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [13], \soc.cpu.reg_op2 [13], _1222_[1:0] };
  assign _1405_[2:1] = { \soc.cpu.reg_op2 [2], _1385_[0] };
  assign _1780_[4:0] = { \soc.cpu.mem_rdata_q [25], \soc.cpu.mem_rdata_q [26], _1589_[1], _1588_[0], \soc.cpu.mem_rdata_q [27] };
  assign _1652_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1220_[1] = \soc.cpu.reg_op2 [4];
  assign _1406_[3:1] = { _1221_[1], \soc.cpu.reg_op2 [3], _1367_[0] };
  assign { _1491_[2], _1491_[0] } = { \soc.cpu.prefetched_high_word , \soc.cpu.clear_prefetched_high_word  };
  assign _1572_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1653_[5], _1653_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [28] };
  assign _1351_[0] = _1221_[1];
  assign _1492_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1291_[1] = \soc.cpu.reg_op2 [2];
  assign _1243_[0] = \soc.cpu.instr_jal ;
  assign _1654_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1727_[0] = \soc.cpu.pcpi_insn [14];
  assign _1574_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [31] };
  assign _1407_[0] = _1220_[0];
  assign _1781_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [27] };
  assign _1575_[1:0] = { \soc.cpu.mem_rdata [23], _1278_[0] };
  assign _1728_[1] = \soc.cpu.mem_rdata_latched [4];
  assign { _1655_[5], _1655_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [12] };
  assign _1656_[4:2] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [12] };
  assign { _1576_[4], _1576_[1] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb  };
  assign _1317_[2] = \soc.cpu.reg_op2 [1];
  assign { _1782_[3], _1782_[1:0] } = { _1708_[3], _1508_[0], \soc.cpu.mem_xfer  };
  assign { _1253_[5:4], _1253_[2:1] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.resetn , _1241_[2], \soc.cpu.cpu_state [2], _1250_[1] };
  assign _1657_[5:2] = { \soc.cpu.mem_xfer , _1640_[3], \soc.cpu.mem_rdata_q [19], _1640_[4] };
  assign _1408_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [23], \soc.cpu.reg_op2 [23], _1222_[1:0] };
  assign _1783_[2:1] = { _1639_[1], _1636_[2] };
  assign _1352_[2] = \soc.cpu.reg_op2 [3];
  assign _1729_[0] = \soc.cpu.pcpi_insn [14];
  assign _1464_[1:0] = { \soc.cpu.reg_op2 [16], \soc.cpu.reg_op2 [0] };
  assign _1577_[2:0] = { _1249_[3], \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [7] };
  assign { _1493_[2], _1493_[0] } = { \soc.cpu.mem_wstrb [0], \soc.simpleuart.send_dummy  };
  assign _1263_[0] = \soc.cpu.mem_wordsize [1];
  assign _1230_[0] = _1226_[0];
  assign _1784_[1] = _1179_[5];
  assign _1578_[0] = \soc.cpu.mem_rdata_q [14];
  assign _1785_[1] = \soc.cpu.mem_wstrb [3];
  assign _1409_[3:2] = { _1373_[0], \soc.cpu.reg_op2 [4] };
  assign _1579_[1] = \soc.cpu.is_alu_reg_imm ;
  assign { _1494_[3:2], _1494_[0] } = { _1267_[0], \soc.cpu.mem_valid , _1267_[4] };
  assign { _1730_[4], _1730_[2:0] } = { _1301_[0], \soc.cpu.mem_rdata_q [6:4] };
  assign { _1292_[4], _1292_[2], _1292_[0] } = { \soc.cpu.alu_add_sub [2], _1221_[1], \soc.cpu.reg_op2 [3] };
  assign _1786_[3:0] = { \soc.cpu.count_instr [32], \soc.cpu.count_instr [0], \soc.cpu.instr_rdinstr , \soc.cpu.instr_rdinstrh  };
  assign _1731_[5:1] = \soc.cpu.mem_rdata_q [11:7];
  assign _1787_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [0], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [0] };
  assign { _1353_[5:3], _1353_[0] } = { \soc.cpu.reg_op2 [4], _1245_[4], _1295_[2], \soc.cpu.reg_op2 [3] };
  assign { _1788_[5:4], _1788_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[0], \soc.cpu.irq_pending [0], \soc.cpu.cpu_state [5] };
  assign _1274_[0] = _1227_[0];
  assign { _1410_[5], _1410_[2], _1410_[0] } = { _1373_[0], _1221_[1], \soc.cpu.reg_op2 [4] };
  assign _1318_[2] = \soc.cpu.reg_op2 [1];
  assign _1789_[2:0] = { \soc.cpu.cpu_state [5], _1689_[2], _1275_[0] };
  assign _1495_[5] = \soc.cpu.mem_xfer ;
  assign _1293_[0] = _1245_[4];
  assign _1354_[2:1] = { \soc.cpu.reg_op2 [1], _1343_[0] };
  assign { _1411_[3:2], _1411_[0] } = { _1373_[0], \soc.cpu.reg_op2 [4], _1220_[0] };
  assign _1496_[1] = \soc.cpu.mem_la_secondword ;
  assign _1319_[2] = \soc.cpu.reg_op2 [2];
  assign { _1732_[4], _1732_[2:0] } = { _0741_[24], _0749_[24], _1511_[2], _0738_[24] };
  assign _1355_[2:1] = { \soc.cpu.reg_op2 [2], _1330_[0] };
  assign _1254_[0] = _1253_[0];
  assign { _1412_[2], _1412_[0] } = { _1373_[0], \soc.cpu.reg_op2 [4] };
  assign _1580_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting ;
  assign _1320_[5:3] = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3] };
  assign _1581_[1] = \soc.cpu.reg_op1 [31];
  assign _1497_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1733_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1582_[1:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [33], \soc.cpu.genblk1.genblk1.pcpi_mul.mul_waiting  };
  assign _1878_[1:0] = { \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1] };
  assign _1659_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1879_[4:3], _1879_[1:0] } = { _1687_[0], _1508_[3], \soc.cpu.mem_wstrb [3], \soc.cpu.mem_la_read  };
  assign _1734_[0] = \soc.cpu.mem_rdata_latched [3];
  assign _1356_[2] = \soc.cpu.reg_op2 [3];
  assign _1413_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [24], \soc.cpu.reg_op2 [24], _1222_[1:0] };
  assign { _1498_[5], _1498_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [16] };
  assign _1465_[2:0] = { _1205_[5], \soc.simpleuart.recv_state [0], _1209_[10] };
  assign _1660_[5] = \soc.cpu.mem_xfer ;
  assign _1583_[1:0] = { \soc.cpu.mem_do_rinst , \soc.cpu.mem_do_rdata  };
  assign _1499_[4:3] = { _1491_[1], \soc.cpu.mem_16bit_buffer [0] };
  assign { _1880_[5:3], _1880_[1:0] } = { _1687_[0], _1508_[3], _1274_[1], \soc.cpu.mem_wstrb [1], \soc.cpu.mem_la_read  };
  assign _1238_[1:0] = { \soc.cpu.irq_pending [29], \soc.cpu.irq_mask [29] };
  assign _1466_[1] = _0785_[0];
  assign _1790_[1] = _1639_[0];
  assign _1736_[0] = _1508_[0];
  assign _1791_[2:0] = \soc.cpu.reg_op2 [6:4];
  assign _1661_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1219_[0] = \soc.cpu.reg_op2 [3];
  assign _1585_[2:0] = { _1249_[3], \soc.cpu.instr_rdinstrh , \soc.cpu.count_instr [63] };
  assign { _1792_[5:3], _1792_[0] } = { \soc.cpu.cpu_state [2], \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [3] };
  assign { _1662_[5], _1662_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [18] };
  assign _1881_[0] = _1249_[3];
  assign _1882_[4:1] = { \soc.cpu.mem_wordsize [1], \soc.cpu.reg_op1 [0], \soc.cpu.reg_op1 [1], \soc.cpu.mem_rdata [25] };
  assign _1883_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [1], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [1] };
  assign { _1884_[5:4], _1884_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[1], _1262_[1], \soc.cpu.irq_pending [1] };
  assign _1885_[2:0] = { \soc.cpu.cpu_state [5], _1689_[1], _1275_[0] };
  assign { _1886_[4], _1886_[2:0] } = { \soc.cpu.irq_mask [2], \soc.cpu.irq_state [1], \soc.cpu.irq_active , _1299_[0] };
  assign { _1586_[5:4], _1586_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[31], _1262_[1], \soc.cpu.irq_pending [31] };
  assign _1738_[2:1] = { _1508_[0], _1636_[3] };
  assign { _1793_[4], _1793_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.mem_rdata [19], _1278_[0] };
  assign _1525_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [29], \soc.cpu.reg_op2 [29], _1222_[1:0] };
  assign { _1794_[5], _1794_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[3], \soc.cpu.irq_pending [3] };
  assign _1887_[3:0] = { _1709_[0], _1746_[3], \soc.cpu.mem_rdata_latched [3], _1640_[3] };
  assign _1414_[5:1] = { _1221_[1], \soc.cpu.reg_op2 [3:2], _1374_[0], _1390_[0] };
  assign _1663_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [2] };
  assign _1500_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1227_[1] = \soc.cpu.mem_wordsize [0];
  assign { _1526_[5:3], _1526_[1:0] } = { \soc.cpu.reg_op2 [1], \soc.cpu.reg_op2 [2], \soc.cpu.reg_op2 [0], \soc.cpu.reg_op1 [26], \soc.cpu.reg_op1 [27] };
  assign { _1415_[4:2], _1415_[0] } = { \soc.cpu.reg_op2 [4], _1298_[2], _1373_[2], _1373_[0] };
  assign _1321_[2] = \soc.cpu.reg_op2 [1];
  assign _1664_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1501_[5], _1501_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [17] };
  assign _1739_[2:1] = { _1508_[0], \soc.cpu.mem_rdata_latched [5] };
  assign _1795_[2] = _1636_[1];
  assign _1357_[1] = _1295_[2];
  assign { _1527_[5:3], _1527_[1:0] } = { _1221_[1], \soc.cpu.reg_op2 [3], _1401_[0], \soc.cpu.reg_op2 [2], _1421_[0] };
  assign _1239_[3:1] = { \soc.cpu.decoder_trigger , \soc.cpu.irq_delay , \soc.cpu.irq_active  };
  assign _1740_[1:0] = { \soc.cpu.mem_rdata_latched [4], _1508_[0] };
  assign _1528_[3:0] = { _1373_[2], \soc.cpu.alu_add_sub [30], _1292_[3], _1364_[2] };
  assign { _1796_[5], _1796_[3:0] } = { \soc.cpu.mem_rdata_q [31], _1306_[1], \soc.cpu.decoded_imm_uj [11], \soc.cpu.instr_jal , \soc.cpu.is_sb_sh_sw  };
  assign _1467_[4:0] = { \soc.cpu.decoded_imm [4], _1459_[3:2], \soc.cpu.cpuregs_rdata2 [4], _1459_[0] };
  assign _1665_[5] = \soc.cpu.mem_xfer ;
  assign _1741_[2:1] = { _1508_[0], \soc.cpu.mem_rdata_latched [3] };
  assign _1294_[2] = \soc.cpu.reg_op2 [2];
  assign _1417_[3:1] = { \soc.cpu.reg_op2 [2], \soc.cpu.reg_op2 [3], _1396_[0] };
  assign _1264_[2] = \soc.progmem.o_ready ;
  assign _1502_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1888_[5:4], _1888_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[7], _1262_[1], \soc.cpu.irq_pending [7] };
  assign { _1418_[5], _1418_[3:0] } = { _1221_[1], _1292_[3], \soc.cpu.alu_add_sub [25], \soc.cpu.reg_op2 [3], _1377_[0] };
  assign _1666_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1295_[0] = \soc.cpu.reg_op2 [3];
  assign _1419_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [25], \soc.cpu.reg_op2 [25], _1222_[1:0] };
  assign { _1797_[3], _1797_[1:0] } = { \soc.cpu.is_alu_reg_imm , _1589_[0], \soc.cpu.mem_rdata_q [29] };
  assign _1232_[3:0] = { \soc.cpu.irq_mask [11], \soc.cpu.irq_mask [21], \soc.cpu.irq_pending [21], \soc.cpu.irq_pending [11] };
  assign _1798_[1] = \soc.cpu.mem_rdata_q [30];
  assign { _1889_[4:2], _1889_[0] } = { _1808_[3], _1640_[3], _1808_[2], _1750_[1] };
  assign _1890_[4:1] = { _1889_[1], _1805_[3], \soc.cpu.mem_rdata_latched [12], _1639_[1] };
  assign _1529_[3:0] = { _1234_[1], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [2], \soc.cpu.irq_state [0] };
  assign { _1420_[5], _1420_[3:0] } = { _1373_[0], _1320_[2], _1373_[2], _1327_[1], \soc.cpu.reg_op2 [4] };
  assign { _1667_[5], _1667_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [20] };
  assign _1503_[5] = \soc.cpu.mem_xfer ;
  assign _1891_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [28], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [28] };
  assign { _1742_[2], _1742_[0] } = _1675_[3:2];
  assign _1892_[3:0] = { \soc.cpu.timer [28], \soc.cpu.instr_timer , \soc.cpu.irq_mask [28], \soc.cpu.instr_maskirq  };
  assign _1668_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [4] };
  assign { _1893_[5:3], _1893_[0] } = { \soc.cpu.cpu_state [2], \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [28] };
  assign _1743_[1:0] = { \soc.cpu.cpu_state [1], \soc.cpu.irq_state [1] };
  assign { _1894_[4], _1894_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[28], \soc.cpu.irq_pending [28] };
  assign _1358_[4:3] = \soc.cpu.reg_op2 [4:3];
  assign { _1895_[4], _1895_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [28] };
  assign _1744_[0] = \soc.cpu.cpu_state [2];
  assign _1799_[1] = _1798_[0];
  assign _1504_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [1] };
  assign _1322_[2] = \soc.cpu.reg_op2 [1];
  assign _1669_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1896_[3:0] = { \soc.cpu.count_cycle [29], \soc.cpu.count_cycle [61], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign _1530_[3:0] = { _1233_[2], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [5], \soc.cpu.irq_state [0] };
  assign { _1897_[5:3], _1897_[1:0] } = { _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1249_[3], \soc.cpu.genblk2.pcpi_div.pcpi_rd [29], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [29] };
  assign { _1359_[2], _1359_[0] } = { \soc.cpu.reg_op2 [3], _1219_[1] };
  assign _1745_[1] = \soc.cpu.is_alu_reg_imm ;
  assign _1276_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign _1898_[3:0] = { \soc.cpu.instr_retirq , \soc.cpu.instr_timer , \soc.cpu.timer [29], \soc.cpu.cpuregs_rs1 [29] };
  assign _1323_[2] = \soc.cpu.reg_op2 [2];
  assign { _1899_[5:4], _1899_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[29], _1262_[1], \soc.cpu.irq_pending [29] };
  assign _1421_[5:1] = { _1221_[1], \soc.cpu.reg_op2 [3:2], _1381_[0], _1400_[0] };
  assign _1531_[3:0] = { _1232_[4], \soc.cpu.irq_state [1], \soc.cpu.reg_next_pc [8], \soc.cpu.irq_state [0] };
  assign { _1900_[3:2], _1900_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [30] };
  assign _1670_[5] = \soc.cpu.mem_xfer ;
  assign _1901_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [30], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [30] };
  assign { _1902_[5:4], _1902_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[30], _1262_[1], \soc.cpu.irq_pending [30] };
  assign { _1903_[4], _1903_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [30] };
  assign { _1904_[4], _1904_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [29] };
  assign _1587_[1:0] = { \soc.cpu.mem_rdata_q [20], _1243_[1] };
  assign { _1360_[3], _1360_[1:0] } = { _1221_[1], \soc.cpu.alu_add_sub [10], _1292_[3] };
  assign _1905_[3:0] = { \soc.cpu.count_cycle [24], \soc.cpu.count_cycle [56], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign _1906_[0] = _1249_[3];
  assign _1907_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [24], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [24] };
  assign _1505_[0] = \soc.cpu.mem_do_rdata ;
  assign { _1908_[5:4], _1908_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[24], _1262_[1], \soc.cpu.irq_pending [24] };
  assign _1746_[1] = _1639_[0];
  assign { _1909_[4], _1909_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [24] };
  assign _1671_[4:2] = { _1264_[4:3], \soc.progmem.o_ready  };
  assign { _1910_[3:2], _1910_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [23] };
  assign _1422_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [26], \soc.cpu.reg_op2 [26], _1222_[1:0] };
  assign { _1361_[3], _1361_[1:0] } = { _1221_[1], \soc.cpu.alu_add_sub [11], _1292_[3] };
  assign { _1423_[3], _1423_[1:0] } = { _1373_[0], _1373_[2], _1360_[2] };
  assign _1911_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [23], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [23] };
  assign _1532_[4:0] = { \soc.cpu.reg_next_pc [11], \soc.cpu.irq_state [0], \soc.cpu.irq_state [1], \soc.cpu.irq_pending [11], \soc.cpu.irq_mask [11] };
  assign { _1912_[4], _1912_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [25] };
  assign _1747_[4:3] = { _1707_[1], _1618_[1] };
  assign { _1913_[5:4], _1913_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[23], _1262_[1], \soc.cpu.irq_pending [23] };
  assign _1507_[0] = \soc.cpu.mem_xfer ;
  assign { _1672_[5], _1672_[3] } = { \soc.cpu.mem_xfer , \soc.cpu.mem_rdata_q [21] };
  assign _1240_[1] = \soc.cpu.cpu_state [1];
  assign { _1914_[3:2], _1914_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [19] };
  assign _1673_[5:3] = { _1499_[5], _1491_[1], \soc.cpu.mem_16bit_buffer [5] };
  assign { _1508_[4], _1508_[2:1] } = { _1496_[0], \soc.cpu.mem_la_firstword_xfer , \soc.cpu.mem_la_secondword  };
  assign _1748_[1] = _1747_[2];
  assign { _1915_[4], _1915_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[20], \soc.cpu.irq_pending [20] };
  assign _1324_[1] = _1218_[0];
  assign { _1916_[4], _1916_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [20] };
  assign _1509_[1] = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign _1917_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [19], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [19] };
  assign _1674_[0] = _1508_[0];
  assign { _1918_[5:4], _1918_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[19], _1262_[1], \soc.cpu.irq_pending [19] };
  assign { _1800_[3], _1800_[1:0] } = { _1639_[1], _1636_[3], _1783_[0] };
  assign { _1919_[4], _1919_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [19] };
  assign { _1749_[2], _1749_[0] } = { \soc.cpu.mem_rdata_latched [12], _1618_[0] };
  assign _1296_[2] = \soc.cpu.reg_op2 [2];
  assign _1750_[2] = _1640_[3];
  assign _1362_[2] = \soc.cpu.reg_op2 [3];
  assign _1325_[2] = \soc.cpu.reg_op2 [3];
  assign _1920_[3:0] = { \soc.cpu.count_cycle [16], \soc.cpu.count_cycle [48], \soc.cpu.instr_rdcycleh , _1248_[1] };
  assign _1424_[5:1] = { _1221_[1], \soc.cpu.reg_op2 [3:2], _1386_[0], _1405_[0] };
  assign _1801_[3:0] = { \soc.cpu.count_cycle [26], \soc.cpu.count_instr [26], \soc.cpu.instr_rdinstr , _1248_[1] };
  assign _1278_[2:1] = { \soc.cpu.cpu_state [5], \soc.cpu.mem_rdata [22] };
  assign _1802_[2:0] = { _1249_[3], \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [26] };
  assign _1510_[2:1] = { \soc.cpu.decoder_trigger , \soc.cpu.instr_jal  };
  assign _1803_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [26], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [26] };
  assign { _1921_[3:2], _1921_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [18] };
  assign _1922_[3:0] = { \soc.cpu.instr_retirq , \soc.cpu.instr_timer , \soc.cpu.timer [18], \soc.cpu.cpuregs_rs1 [18] };
  assign { _1923_[5:3], _1923_[1:0] } = { \soc.cpu.cpu_state [2], _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_wr , \soc.cpu.genblk2.pcpi_div.pcpi_rd [18], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [18] };
  assign { _1924_[4], _1924_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[18], \soc.cpu.irq_pending [18] };
  assign _1925_[2:0] = { _1249_[3], \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [16] };
  assign _1926_[3:0] = { \soc.cpu.count_cycle [15], \soc.cpu.count_instr [15], \soc.cpu.instr_rdinstr , _1248_[1] };
  assign _1927_[2:0] = { \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [15], _1249_[3] };
  assign { _1928_[3:2], _1928_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [17] };
  assign _1929_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [17], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [17] };
  assign { _1930_[4], _1930_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [18] };
  assign _1931_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [16], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [16] };
  assign { _1932_[5:4], _1932_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[16], _1262_[1], \soc.cpu.irq_pending [16] };
  assign { _1933_[3:2], _1933_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [9] };
  assign _1934_[3:0] = { \soc.cpu.instr_retirq , \soc.cpu.irq_mask [9], \soc.cpu.instr_maskirq , \soc.cpu.cpuregs_rs1 [9] };
  assign { _1935_[5:3], _1935_[1:0] } = { \soc.cpu.cpu_state [2], _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_wr , \soc.cpu.genblk2.pcpi_div.pcpi_rd [9], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [9] };
  assign { _1936_[3:2], _1936_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [14] };
  assign _1937_[3:0] = { \soc.cpu.genblk2.pcpi_div.pcpi_wr , _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_rd [14], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [14] };
  assign { _1938_[5:4], _1938_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[14], _1262_[1], \soc.cpu.irq_pending [14] };
  assign { _1939_[5:4], _1939_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[17], _1262_[1], \soc.cpu.irq_pending [17] };
  assign { _1940_[4], _1940_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[9], \soc.cpu.irq_pending [9] };
  assign { _1941_[5], _1941_[3:0] } = { _1250_[1], \soc.cpu.instr_timer , \soc.cpu.timer [12], \soc.cpu.irq_mask [12], \soc.cpu.instr_maskirq  };
  assign _1942_[2:0] = { \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [12], _1249_[3] };
  assign { _1943_[5:4], _1943_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[12], _1262_[1], \soc.cpu.irq_pending [12] };
  assign { _1944_[4], _1944_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb , _1576_[0] };
  assign { _1945_[5:3], _1945_[1:0] } = { _1565_[4], \soc.cpu.latched_is_lb , _1576_[0], \soc.cpu.mem_rdata [29], _1263_[2] };
  assign { _1946_[3:2], _1946_[0] } = { \soc.cpu.instr_rdcycle , _1248_[1], \soc.cpu.count_cycle [10] };
  assign _1947_[3:0] = { \soc.cpu.instr_retirq , \soc.cpu.irq_mask [10], \soc.cpu.instr_maskirq , \soc.cpu.cpuregs_rs1 [10] };
  assign { _1948_[5:3], _1948_[1:0] } = { \soc.cpu.cpu_state [2], _1250_[1], \soc.cpu.genblk2.pcpi_div.pcpi_wr , \soc.cpu.genblk2.pcpi_div.pcpi_rd [10], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd [10] };
  assign { _1949_[4], _1949_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb , _1576_[0] };
  assign { _1950_[4], _1950_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [23] };
  assign _1951_[1:0] = { \soc.cpu.cpu_state [5], _1576_[0] };
  assign { _1952_[5], _1952_[3:0] } = { _1250_[1], \soc.cpu.instr_timer , \soc.cpu.timer [11], \soc.cpu.irq_mask [11], \soc.cpu.instr_maskirq  };
  assign _1953_[2:0] = { \soc.cpu.instr_retirq , \soc.cpu.cpuregs_rs1 [11], _1249_[3] };
  assign { _1954_[5:4], _1954_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[11], _1262_[1], \soc.cpu.irq_pending [11] };
  assign { _1955_[4], _1955_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb , _1576_[0] };
  assign { _1956_[4], _1956_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb , _1576_[0] };
  assign { _1957_[4], _1957_[2:0] } = { \soc.cpu.cpu_state [3], _1262_[1], _0754_[10], \soc.cpu.irq_pending [10] };
  assign { _1958_[5:4], _1958_[2:0] } = { \soc.cpu.cpu_state [3], \soc.cpu.cpu_state [5], _0754_[13], _1262_[1], \soc.cpu.irq_pending [13] };
  assign { _1959_[5], _1959_[3:0] } = { _1249_[3], \soc.cpu.cpuregs_rs1 [13], \soc.cpu.instr_retirq , \soc.cpu.count_instr [45], \soc.cpu.instr_rdinstrh  };
  assign { _1960_[4], _1960_[1:0] } = { \soc.cpu.cpu_state [5], \soc.cpu.latched_is_lb , _1576_[0] };
  assign _1961_[2:0] = { \soc.cpu.cpu_state [2], \soc.cpu.timer [13], \soc.cpu.instr_timer  };
  assign { _1962_[4], _1962_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [17] };
  assign { _1963_[5:4], _1963_[2:0] } = { \soc.cpu.cpu_state [3:2], _0754_[15], _1262_[1], \soc.cpu.irq_pending [15] };
  assign { _1964_[4], _1964_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2], \soc.cpu.latched_is_lb , _1819_[0] };
  assign _1245_[3:1] = { \soc.cpu.instr_beq , \soc.cpu.instr_lb , \soc.cpu.instr_lh  };
  assign { _1965_[4], _1965_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [16] };
  assign { _1966_[5:2], _1966_[0] } = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3], _1373_[4], _1298_[1] };
  assign _1967_[3:0] = { \soc.cpu.is_compare , _1475_[0], \soc.cpu.alu_add_sub [0], _1292_[3] };
  assign { _1968_[5], _1968_[2:0] } = { _1859_[1], _1707_[1], _1753_[3], _1747_[0] };
  assign { _1969_[4], _1969_[2:0] } = { \soc.cpu.cpu_state [5], _1820_[2:1], \soc.cpu.mem_rdata [31] };
  assign _1970_[1] = \soc.cpu.mem_rdata_latched [6];
  assign _1971_[3:1] = { _1746_[2], \soc.cpu.mem_rdata_latched [3], _1734_[1] };
  assign { _1752_[4], _1752_[2:0] } = { _1635_[1], _1746_[3], _1709_[0], _1640_[3] };
  assign { _1511_[5:3], _1511_[1:0] } = { \soc.cpu.cpu_state [3:2], \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu , _1475_[0], \soc.cpu.instr_jalr  };
  assign _1590_[1] = \soc.cpu.is_alu_reg_reg ;
  assign { _1363_[3], _1363_[1:0] } = { _1221_[1], \soc.cpu.alu_add_sub [12], _1292_[3] };
  assign _1676_[1:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.rd [26], \soc.cpu.genblk1.genblk1.pcpi_mul.rd [58] };
  assign { _1804_[5:3], _1804_[1] } = { _1753_[3], \soc.cpu.mem_rdata_latched [4], _1640_[4], \soc.cpu.mem_rdata_latched [12] };
  assign _1425_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [27], \soc.cpu.reg_op2 [27], _1222_[1:0] };
  assign { _1426_[3:2], _1426_[0] } = { _1373_[2], _1361_[2], _1373_[0] };
  assign { _1364_[3], _1364_[1:0] } = { _1221_[1], \soc.cpu.alu_add_sub [14], _1292_[3] };
  assign _1326_[4:0] = { _1222_[4], \soc.cpu.reg_op1 [9], \soc.cpu.reg_op2 [9], _1222_[1:0] };
  assign _1592_[0] = _1591_[0];
  assign { _1805_[4], _1805_[1] } = { _1640_[3], _1746_[2] };
  assign _1235_[1:0] = { \soc.cpu.irq_pending [15], \soc.cpu.irq_mask [15] };
  assign _1327_[0] = _1221_[1];
  assign { _1593_[5], _1593_[3:0] } = { \soc.cpu.mem_rdata_q [4], \soc.cpu.mem_rdata_q [6:5], \soc.cpu.mem_rdata_q [2], \soc.cpu.mem_rdata_q [3] };
  assign _1365_[2:1] = { \soc.cpu.reg_op2 [1], _1347_[0] };
  assign _1806_[3:0] = { _1751_[3], _1759_[3], _1708_[0], _1768_[1] };
  assign _1512_[3:2] = { \soc.simpleuart.cfg_divider [15], \soc.simpleuart.recv_divcnt [14] };
  assign _1427_[4:1] = { \soc.cpu.reg_op2 [3:2], _1346_[0], _1316_[1] };
  assign { _1753_[5], _1753_[2:0] } = { _1707_[1], _1747_[0], \soc.cpu.mem_rdata_latched [12], _1747_[1] };
  assign _1972_[3:0] = { _0770_[21], _0770_[14:13], _0770_[8] };
  assign _1973_[2:0] = { _0770_[31:30], _0770_[27] };
  assign { _1974_[5], _1974_[3:0] } = { _1636_[4], _1864_[2], \soc.cpu.mem_rdata_latched [4], _1765_[1], _1508_[0] };
  assign _1975_[1:0] = { _1751_[3], _1751_[4] };
  assign _1976_[4:0] = { \soc.cpu.mem_rdata_latched [5], _1790_[3], \soc.cpu.mem_rdata_latched [2], _1753_[4], _1707_[1] };
  assign _1977_[2] = _1639_[1];
  assign _1978_[3:1] = { _1640_[3], _1808_[3], _1750_[1] };
  assign _1594_[4:0] = { \soc.cpu.mem_rdata_q [23:22], \soc.cpu.mem_rdata_q [19], \soc.cpu.mem_rdata_q [16:15] };
  assign _1979_[3:0] = { _0770_[26:25], _0770_[19], _1757_[1] };
  assign { _1513_[2], _1513_[0] } = { \soc.simpleuart.recv_divcnt [19], \soc.simpleuart.cfg_divider [20] };
  assign _1980_[3:0] = { \soc.cpu.irq_pending [0], \soc.cpu.irq_state [1], _1886_[3], \soc.cpu.irq_mask [0] };
  assign { _1279_[4:3], _1279_[1:0] } = { \soc.cpu.reg_op2 [1:0], \soc.cpu.reg_op1 [31:30] };
  assign { _1533_[5:3], _1533_[1:0] } = { _1221_[1], \soc.cpu.reg_op2 [3], _1397_[0], \soc.cpu.reg_op2 [2], _1417_[0] };
  assign { _1807_[4], _1807_[2:0] } = { _1618_[2], _1747_[2], \soc.cpu.mem_rdata_latched [2], _1637_[0] };
  assign { _1595_[5:4], _1595_[0] } = { _1305_[0], \soc.cpu.mem_rdata_q [31], \soc.cpu.mem_rdata_q [28] };
  assign _1366_[2:1] = { \soc.cpu.reg_op2 [2], _1338_[0] };
  assign _1596_[0] = \soc.cpu.mem_rdata_q [21];
  assign _1297_[2] = \soc.cpu.reg_op2 [2];
  assign { _1428_[5:2], _1428_[0] } = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3], _1402_[1], _1352_[0] };
  assign _1677_[1:0] = { \soc.cpu.mem_rdata_q [24], \soc.cpu.mem_rdata_q [25] };
  assign _1534_[2:0] = { _1373_[0], \soc.cpu.reg_op2 [4], _1346_[2] };
  assign _1678_[0] = _1597_[0];
  assign { _1328_[5:3], _1328_[1:0] } = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3], _1284_[1], _1289_[1] };
  assign _1367_[2] = \soc.cpu.reg_op2 [3];
  assign { _1981_[5], _1981_[3:0] } = { _1746_[0], _1636_[2], _1637_[1], \soc.cpu.mem_rdata_latched [4], _1637_[0] };
  assign _1535_[0] = _1526_[2];
  assign _1429_[3:0] = { _1398_[0], _1221_[1], \soc.cpu.alu_add_sub [6], _1292_[3] };
  assign { _1536_[5], _1536_[2:0] } = { \soc.cpu.reg_op2 [3], _1406_[0], _1424_[0], \soc.cpu.reg_op2 [2] };
  assign { _1982_[4:2], _1982_[0] } = { _1808_[3], _1752_[5], _1639_[1], _1640_[3] };
  assign _1808_[0] = _1750_[1];
  assign _1983_[2:0] = { _1981_[4], _1759_[3], _1751_[3] };
  assign _1754_[4:0] = { \soc.cpu.timer [22:21], \soc.cpu.timer [23], \soc.cpu.timer [1], \soc.cpu.timer [3] };
  assign _1298_[5:3] = { \soc.cpu.reg_op2 [4], _1245_[4], \soc.cpu.reg_op2 [3] };
  assign _1222_[3:2] = { \soc.cpu.reg_op2 [0], \soc.cpu.reg_op1 [0] };
  assign { _1809_[5:3], _1809_[1:0] } = { _1636_[0], \soc.cpu.mem_rdata_latched [3], _1763_[0], _1768_[1], _1708_[0] };
  assign _1246_[4:0] = { \soc.cpu.instr_lbu , \soc.cpu.instr_addi , \soc.cpu.instr_xori , \soc.cpu.instr_andi , \soc.cpu.instr_slli  };
  assign { _1810_[5:3], _1810_[1] } = { _1639_[1], _1808_[1], _1805_[3], _1639_[0] };
  assign _1598_[0] = \soc.cpu.cpu_state [4];
  assign _1679_[1:0] = { _1201_[10], _1493_[1] };
  assign _1537_[3:0] = { _1373_[2], \soc.cpu.alu_add_sub [31], _1292_[3], _1369_[0] };
  assign _1680_[1] = _1602_[2];
  assign _1755_[3:0] = { \soc.cpu.timer [10], \soc.cpu.timer [11], \soc.cpu.timer [20], \soc.cpu.timer [30] };
  assign _1599_[1] = \soc.cpu.mem_wordsize [0];
  assign _1756_[0] = \soc.cpu.timer [24];
  assign _1430_[3:0] = { _1221_[1], _1407_[1], \soc.cpu.alu_add_sub [7], _1292_[3] };
  assign { _1757_[4:2], _1757_[0] } = { \soc.cpu.instr_timer , \soc.cpu.cpu_state [2], _0770_[1], \soc.cpu.cpuregs_rs1 [1] };
  assign { _1600_[5], _1600_[3:0] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.resetn , \soc.cpu.cpu_state [1], _1519_[0], \soc.cpu.instr_lw , \soc.cpu.cpu_state [5] };
  assign _1984_[3:0] = { _1751_[3], _1751_[4], _1751_[1:0] };
  assign _1985_[2] = _1751_[5];
  assign { _1986_[4:2], _1986_[0] } = { _1640_[3], _1746_[0], _1750_[0], _1636_[2] };
  assign { _1987_[5], _1987_[3], _1987_[1:0] } = { _1986_[1], _1805_[3], _1636_[2], _1746_[2] };
  assign _1988_[5:3] = { _1770_[1], _1840_[2], _1790_[2] };
  assign _0728_[0] = \soc.cpu.latched_compr ;
  assign _0730_[30:2] = \soc.cpu.reg_pc [31:3];
  assign _0732_[30:0] = _0729_;
  assign _0733_[30:0] = _0731_;
  assign _0735_[63:1] = \soc.cpu.count_cycle [63:1];
  assign _0737_[0] = \soc.cpu.compressed_instr ;
  assign _0740_[30:2] = _0738_[30:2];
  assign _0742_[30:0] = _0739_;
  assign _0743_[30:0] = _0741_;
  assign _0745_[63:1] = \soc.cpu.count_instr [63:1];
  assign _0750_[30:0] = _0747_;
  assign _0751_[30:0] = _0749_;
  assign _0759_[29:1] = \soc.cpu.next_pc [31:3];
  assign _0761_[29:0] = _0758_;
  assign _0762_[29:0] = _0760_;
  assign _0766_[0] = \soc.cpu.pcpi_timeout_counter [0];
  assign _0769_[0] = \soc.cpu.timer [0];
  assign _0772_[0] = \soc.simpleuart.send_bitcnt [0];
  assign _0776_[5:1] = reset_cnt[5:1];
  assign _0778_[5:0] = _0775_;
  assign _0779_[5:0] = _0777_;
  assign _0781_[3:1] = \soc.simpleuart.recv_state [3:1];
  assign _0784_[31:1] = \soc.simpleuart.recv_divcnt [31:1];
  assign _0787_[31:1] = \soc.simpleuart.send_divcnt [31:1];
  assign _0802_[4] = 1'h0;
  assign _0803_[4:0] = _0801_;
  assign _0804_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [36], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [35:32] };
  assign _0809_[4] = 1'h0;
  assign _0810_[4:0] = _0808_;
  assign _0811_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [40], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [39:36] };
  assign _0813_[0] = \soc.cpu.genblk1.genblk1.pcpi_mul.mul_counter [0];
  assign _0815_[6:0] = _0812_;
  assign _0816_[6:0] = _0814_;
  assign _0818_[4] = 1'h0;
  assign _0819_[4:0] = _0817_;
  assign _0820_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [44], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [43:40] };
  assign _0824_[4] = 1'h0;
  assign _0825_[4:0] = _0823_;
  assign _0826_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [48], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [47:44] };
  assign _0828_[4] = 1'h0;
  assign _0829_[4:0] = _0827_;
  assign _0830_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [56], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [55:52] };
  assign _0832_[4] = 1'h0;
  assign _0833_[4:0] = _0831_;
  assign _0834_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [52], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [51:48] };
  assign _0836_[4] = 1'h0;
  assign _0837_[4:0] = _0835_;
  assign _0838_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [60], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [59:56] };
  assign _0840_[4] = 1'h0;
  assign _0841_[4:0] = _0839_;
  assign _0842_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [4], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [3:0] };
  assign _0844_[4] = 1'h0;
  assign _0845_[4:0] = _0843_;
  assign _0846_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [16], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [15:12] };
  assign _0848_[4] = 1'h0;
  assign _0849_[4:0] = _0847_;
  assign _0850_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [12], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [11:8] };
  assign _0852_[4] = 1'h0;
  assign _0853_[4:0] = _0851_;
  assign _0854_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [28], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [27:24] };
  assign _0856_[4] = 1'h0;
  assign _0857_[4:0] = _0855_;
  assign _0858_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [8], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [7:4] };
  assign _0860_[4] = 1'h0;
  assign _0861_[4:0] = _0859_;
  assign _0862_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [32], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [31:28] };
  assign _0864_[4] = 1'h0;
  assign _0865_[4:0] = _0863_;
  assign _0866_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [24], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [23:20] };
  assign _0868_[4] = 1'h0;
  assign _0869_[4:0] = _0867_;
  assign _0870_[4:0] = { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [20], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rd [19:16] };
  assign _0872_[1:0] = \soc.cpu.cpuregs_rdata2 [31:30];
  assign _0873_[1:0] = \soc.cpu.cpuregs_rdata1 [31:30];
  assign _1170_[0] = 1'h0;
  assign _1171_[0] = 1'h1;
  assign _1172_[5:0] = _1169_;
  assign { _1173_[7:3], _1173_[1:0] } = { 2'h0, _1171_[5:3], _1171_[1], 1'h1 };
  assign { _1175_[5], _1175_[3:0] } = 5'h00;
  assign { _1176_[5], _1176_[3], _1176_[1:0] } = { _1171_[5], _1171_[3], _1171_[1], 1'h1 };
  assign _1177_[5:0] = _1174_;
  assign { _1178_[7:5], _1178_[3:0] } = { 2'h0, _1171_[5], _1171_[3], _1176_[2], _1171_[1], 1'h1 };
  assign { _1180_[5:3], _1180_[1:0] } = 5'h00;
  assign _1181_[5:0] = _1179_;
  assign _1182_[10] = \soc.cpu.alu_lts ;
  assign _1184_[10:0] = { \soc.cpu.alu_lts , _1182_[9:0] };
  assign _1185_[11] = 1'h0;
  assign _1186_[10] = \soc.cpu.alu_ltu ;
  assign _1187_[9:0] = _1183_[9:0];
  assign _1188_[10:0] = { \soc.cpu.alu_ltu , _1186_[9:0] };
  assign _1198_[15:11] = 5'h00;
  assign _1200_[15:11] = _1199_[15:11];
  assign _1203_[10:0] = _1201_;
  assign _1204_[11] = 1'h0;
  assign _1207_[5:0] = _1205_;
  assign _1208_[7:6] = 2'h0;
  assign _1211_[10:0] = _1209_;
  assign _1212_[11] = 1'h0;
  assign clk_bufg = \soc.clk ;
  assign gpio[31:16] = 16'hxxxx;
  assign iomem_addr = { \soc.cpu.mem_addr [31:2], 2'h0 };
  assign iomem_valid = \soc.iomem_valid ;
  assign iomem_wdata = \soc.cpu.mem_wdata ;
  assign iomem_wstrb = \soc.cpu.mem_wstrb ;
  assign resetn = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign \soc.cpu.clk  = \soc.clk ;
  assign \soc.cpu.cpuregs.clk  = \soc.clk ;
  assign \soc.cpu.cpuregs.raddr1  = { 1'h0, \soc.cpu.decoded_rs1  };
  assign \soc.cpu.cpuregs.raddr2  = { 1'h0, \soc.cpu.decoded_rs2  };
  assign \soc.cpu.cpuregs.rdata1  = \soc.cpu.cpuregs_rdata1 ;
  assign \soc.cpu.cpuregs.rdata2  = \soc.cpu.cpuregs_rdata2 ;
  assign \soc.cpu.cpuregs.waddr  = { 1'h0, \soc.cpu.latched_rd  };
  assign \soc.cpu.cpuregs_raddr1  = { 1'h0, \soc.cpu.decoded_rs1  };
  assign \soc.cpu.cpuregs_raddr2  = { 1'h0, \soc.cpu.decoded_rs2  };
  assign \soc.cpu.cpuregs_waddr  = { 1'h0, \soc.cpu.latched_rd  };
  assign \soc.cpu.cpuregs_wrdata  = \soc.cpu.cpuregs.wdata ;
  assign \soc.cpu.dbg_mem_addr  = { \soc.cpu.mem_addr [31:2], 2'h0 };
  assign \soc.cpu.dbg_mem_rdata [31:16] = \soc.cpu.mem_rdata [31:16];
  assign \soc.cpu.dbg_mem_valid  = \soc.cpu.mem_valid ;
  assign \soc.cpu.dbg_mem_wdata  = \soc.cpu.mem_wdata ;
  assign \soc.cpu.dbg_mem_wstrb  = \soc.cpu.mem_wstrb ;
  assign { \soc.cpu.decoded_imm_uj [31], \soc.cpu.decoded_imm_uj [29:20], \soc.cpu.decoded_imm_uj [0] } = { \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], \soc.cpu.decoded_imm_uj [30], 1'h0 };
  assign \soc.cpu.decoded_rs  = 5'hxx;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.clk  = \soc.clk ;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.i  = 32'd1;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.instr_rs2_signed  = \soc.cpu.genblk1.genblk1.pcpi_mul.instr_mulh ;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.j  = 32'd64;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdt  = { 4'bx000, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [60], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [56], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [52], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [48], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [44], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [40], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [36], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [32], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [28], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [24], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [20], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [16], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [12], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [8], 3'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [4], 3'h0 };
  assign { \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [63:61], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [59:57], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [55:53], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [51:49], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [47:45], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [43:41], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [39:37], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [35:33], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [31:29], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [27:25], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [23:21], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [19:17], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [15:13], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [11:9], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.next_rdx [3:0] } = 49'h0000000000000;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.next_rs1  = { 1'h0, \soc.cpu.genblk1.genblk1.pcpi_mul.rs1 [63:1] };
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.next_rs2  = { \soc.cpu.genblk1.genblk1.pcpi_mul.rs2 [62:0], 1'h0 };
  assign { \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [31:25], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [14:12], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [6:0] } = { \soc.cpu.pcpi_insn [31:25], \soc.cpu.pcpi_insn [14:12], \soc.cpu.pcpi_insn [6:0] };
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_ready  = \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rs1  = \soc.cpu.reg_op1 ;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rs2  = \soc.cpu.reg_op2 ;
  assign \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_valid  = \soc.cpu.pcpi_valid ;
  assign { \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [63:61], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [59:57], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [55:53], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [51:49], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [47:45], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [43:41], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [39:37], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [35:33], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [31:29], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [27:25], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [23:21], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [19:17], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [15:13], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [11:9], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [7:5], \soc.cpu.genblk1.genblk1.pcpi_mul.rdx [3:0] } = 49'h0000000000000;
  assign \soc.cpu.genblk2.pcpi_div.clk  = \soc.clk ;
  assign \soc.cpu.genblk2.pcpi_div.pcpi_insn  = { \soc.cpu.pcpi_insn [31:25], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [24:15], \soc.cpu.pcpi_insn [14:12], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [11:7], \soc.cpu.pcpi_insn [6:0] };
  assign \soc.cpu.genblk2.pcpi_div.pcpi_ready  = \soc.cpu.genblk2.pcpi_div.pcpi_wr ;
  assign \soc.cpu.genblk2.pcpi_div.pcpi_rs1  = \soc.cpu.reg_op1 ;
  assign \soc.cpu.genblk2.pcpi_div.pcpi_rs2  = \soc.cpu.reg_op2 ;
  assign \soc.cpu.genblk2.pcpi_div.pcpi_valid  = \soc.cpu.pcpi_valid ;
  assign \soc.cpu.genblk2.pcpi_div.resetn  = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign \soc.cpu.instr_getq  = 1'h0;
  assign \soc.cpu.instr_setq  = 1'h0;
  assign \soc.cpu.irq  = 32'd0;
  assign \soc.cpu.mem_addr [1:0] = 2'h0;
  assign \soc.cpu.mem_la_addr [1:0] = 2'h0;
  assign \soc.cpu.mem_la_wdata [7:0] = \soc.cpu.reg_op2 [7:0];
  assign \soc.cpu.mem_rdata [15:0] = \soc.cpu.dbg_mem_rdata [15:0];
  assign \soc.cpu.pcpi_div_rd  = \soc.cpu.genblk2.pcpi_div.pcpi_rd ;
  assign \soc.cpu.pcpi_div_ready  = \soc.cpu.genblk2.pcpi_div.pcpi_wr ;
  assign \soc.cpu.pcpi_div_wait  = \soc.cpu.genblk2.pcpi_div.pcpi_wait ;
  assign \soc.cpu.pcpi_div_wr  = \soc.cpu.genblk2.pcpi_div.pcpi_wr ;
  assign { \soc.cpu.pcpi_insn [24:15], \soc.cpu.pcpi_insn [11:7] } = { \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [24:15], \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_insn [11:7] };
  assign \soc.cpu.pcpi_int_wr  = 1'h1;
  assign \soc.cpu.pcpi_mul_rd  = \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_rd ;
  assign \soc.cpu.pcpi_mul_ready  = \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ;
  assign \soc.cpu.pcpi_mul_wait  = \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wait ;
  assign \soc.cpu.pcpi_mul_wr  = \soc.cpu.genblk1.genblk1.pcpi_mul.pcpi_wr ;
  assign \soc.cpu.pcpi_rs1  = \soc.cpu.reg_op1 ;
  assign \soc.cpu.pcpi_rs2  = \soc.cpu.reg_op2 ;
  assign \soc.cpu.reg_next_pc [0] = \soc.cpu.reg_pc [0];
  assign \soc.cpu.resetn  = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign \soc.iomem_addr  = { \soc.cpu.mem_addr [31:2], 2'h0 };
  assign \soc.iomem_rdata  = iomem_rdata;
  assign \soc.iomem_ready  = iomem_ready;
  assign \soc.iomem_wdata  = \soc.cpu.mem_wdata ;
  assign \soc.iomem_wstrb  = \soc.cpu.mem_wstrb ;
  assign \soc.irq  = 32'd0;
  assign \soc.irq_5  = 1'h0;
  assign \soc.irq_6  = 1'h0;
  assign \soc.irq_7  = 1'h0;
  assign \soc.irq_stall  = 1'h0;
  assign \soc.irq_uart  = 1'h0;
  assign \soc.mem_addr  = { \soc.cpu.mem_addr [31:2], 2'h0 };
  assign \soc.mem_rdata  = { \soc.cpu.mem_rdata [31:16], \soc.cpu.dbg_mem_rdata [15:0] };
  assign \soc.mem_valid  = \soc.cpu.mem_valid ;
  assign \soc.mem_wdata  = \soc.cpu.mem_wdata ;
  assign \soc.mem_wstrb  = \soc.cpu.mem_wstrb ;
  assign \soc.memory.addr  = \soc.cpu.mem_addr [23:2];
  assign \soc.memory.clk  = \soc.clk ;
  assign \soc.memory.mem.0.0.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.0.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.0.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.0.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.0.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.1.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.1.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.1.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.1.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.1.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.10.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.10.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.10.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.10.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.10.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.11.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.11.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.11.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.11.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.11.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.12.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.12.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.12.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.12.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.12.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.13.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.13.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.13.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.13.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.13.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.14.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.14.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.14.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.14.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.14.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.15.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.15.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.15.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.15.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.15.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.16.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.16.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.16.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.16.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.16.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.17.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.17.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.17.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.17.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.17.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.18.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.18.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.18.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.18.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.18.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.19.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.19.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.19.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.19.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.19.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.2.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.2.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.2.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.2.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.2.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.20.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.20.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.20.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.20.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.20.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.21.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.21.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.21.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.21.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.21.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.22.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.22.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.22.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.22.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.22.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.23.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.23.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.23.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.23.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.23.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.24.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.24.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.24.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.24.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.24.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.25.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.25.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.25.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.25.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.25.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.26.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.26.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.26.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.26.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.26.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.27.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.27.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.27.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.27.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.27.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.28.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.28.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.28.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.28.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.28.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.29.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.29.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.29.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.29.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.29.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.3.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.3.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.3.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.3.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.3.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.30.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.30.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.30.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.30.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.30.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.31.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.31.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.31.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.31.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.31.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.4.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.4.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.4.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.4.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.4.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.5.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.5.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.5.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.5.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.5.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.6.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.6.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.6.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.6.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.6.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.7.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.7.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.7.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.7.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.7.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.8.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.8.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.8.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.8.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.8.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.mem.0.9.PORT_RW_ADDR  = 8'hxx;
  assign \soc.memory.mem.0.9.PORT_RW_CLK  = 1'hx;
  assign \soc.memory.mem.0.9.PORT_RW_RD_DATA  = 1'hx;
  assign \soc.memory.mem.0.9.PORT_RW_WR_DATA  = 1'hx;
  assign \soc.memory.mem.0.9.PORT_RW_WR_EN  = 1'hx;
  assign \soc.memory.wdata  = \soc.cpu.mem_wdata ;
  assign \soc.progmem.addr  = { \soc.cpu.mem_addr [31:2], 2'h0 };
  assign \soc.progmem.clk  = \soc.clk ;
  assign \soc.progmem.mem_addr  = \soc.cpu.mem_addr [11:2];
  assign \soc.progmem.ready  = \soc.progmem.o_ready ;
  assign \soc.progmem.rstn  = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign \soc.progmem_ready  = \soc.progmem.o_ready ;
  assign \soc.ram_rdata  = \soc.memory.rdata ;
  assign \soc.resetn  = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign \soc.simpleuart.clk  = \soc.clk ;
  assign \soc.simpleuart.reg_dat_di  = \soc.cpu.mem_wdata ;
  assign \soc.simpleuart.reg_dat_do [30:8] = { \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31] };
  assign \soc.simpleuart.reg_div_di  = \soc.cpu.mem_wdata ;
  assign \soc.simpleuart.reg_div_do  = \soc.simpleuart.cfg_divider ;
  assign \soc.simpleuart.resetn  = \soc.cpu.genblk1.genblk1.pcpi_mul.resetn ;
  assign { \soc.simpleuart.send_pattern [9], \soc.simpleuart.send_pattern [0] } = { 1'h1, \soc.ser_tx  };
  assign \soc.simpleuart.ser_rx  = \soc.ser_rx ;
  assign \soc.simpleuart.ser_tx  = \soc.ser_tx ;
  assign \soc.simpleuart_reg_dat_do  = { \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [31], \soc.simpleuart.reg_dat_do [7:0] };
  assign \soc.simpleuart_reg_div_do  = \soc.simpleuart.cfg_divider ;
endmodule
