$date
	Sat Oct 25 14:54:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module LFSR_tb $end
$var wire 8 ! lfsr_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 $ feedback $end
$var wire 1 # reset $end
$var reg 8 % lfsr_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
0$
1#
0"
b1 !
$end
#5
1"
#7
0#
#10
0"
#15
b10 !
b10 %
1"
#20
0"
#25
b100 !
b100 %
1"
#30
0"
#35
1$
b1000 !
b1000 %
1"
#40
0"
#45
1$
b10001 !
b10001 %
1"
#50
0"
#55
1$
b100011 !
b100011 %
1"
#60
0"
#65
0$
b1000111 !
b1000111 %
1"
#70
0"
#75
0$
b10001110 !
b10001110 %
1"
#80
0"
#85
0$
b11100 !
b11100 %
1"
#90
0"
#95
1$
b111000 !
b111000 %
1"
#100
0"
#105
0$
b1110001 !
b1110001 %
1"
#110
0"
#115
0$
b11100010 !
b11100010 %
1"
#120
0"
#125
1$
b11000100 !
b11000100 %
1"
#130
0"
#135
0$
b10001001 !
b10001001 %
1"
#140
0"
#145
1$
b10010 !
b10010 %
1"
#150
0"
#155
1$
b100101 !
b100101 %
1"
#160
0"
#165
1$
b1001011 !
b1001011 %
1"
#170
0"
#175
0$
b10010111 !
b10010111 %
1"
#180
0"
#185
0$
b101110 !
b101110 %
1"
#190
0"
#195
0$
b1011100 !
b1011100 %
1"
#200
0"
#205
b10111000 !
b10111000 %
1"
#207
