{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570298473548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570298473553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 23:31:13 2019 " "Processing started: Sat Oct 05 23:31:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570298473553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298473553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298473553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570298475382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570298475382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/arduino_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/arduino_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc " "Found entity 1: arduino_adc" {  } { { "arduino_adc/synthesis/arduino_adc.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/arduino_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/arduino_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc " "Found entity 1: arduino_adc" {  } { { "arduino_adc/synthesis/arduino_adc.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_irq_mapper " "Found entity 1: arduino_adc_irq_mapper" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0 " "Found entity 1: arduino_adc_mm_interconnect_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arduino_adc_mm_interconnect_0_avalon_st_adapter" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_mux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_mux " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_mux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_demux_002" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_rsp_demux " "Found entity 1: arduino_adc_mm_interconnect_0_rsp_demux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_mux_002" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_mux " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_mux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_demux_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_cmd_demux " "Found entity 1: arduino_adc_mm_interconnect_0_cmd_demux" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482638 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_004_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_004_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482644 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_004 " "Found entity 2: arduino_adc_mm_interconnect_0_router_004" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_002_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_002_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482646 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_002 " "Found entity 2: arduino_adc_mm_interconnect_0_router_002" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_001_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_001_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482648 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router_001 " "Found entity 2: arduino_adc_mm_interconnect_0_router_001" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arduino_adc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arduino_adc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arduino_adc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570298482649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_mm_interconnect_0_router_default_decode " "Found entity 1: arduino_adc_mm_interconnect_0_router_default_decode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482650 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_mm_interconnect_0_router " "Found entity 2: arduino_adc_mm_interconnect_0_router" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_uart_0_tx " "Found entity 1: arduino_adc_uart_0_tx" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482664 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_uart_0_rx_stimulus_source " "Found entity 2: arduino_adc_uart_0_rx_stimulus_source" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482664 ""} { "Info" "ISGN_ENTITY_NAME" "3 arduino_adc_uart_0_rx " "Found entity 3: arduino_adc_uart_0_rx" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482664 ""} { "Info" "ISGN_ENTITY_NAME" "4 arduino_adc_uart_0_regs " "Found entity 4: arduino_adc_uart_0_regs" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482664 ""} { "Info" "ISGN_ENTITY_NAME" "5 arduino_adc_uart_0 " "Found entity 5: arduino_adc_uart_0" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_sysid_qsys " "Found entity 1: arduino_adc_sysid_qsys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_pll_sys " "Found entity 1: arduino_adc_pll_sys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_onchip_memory2 " "Found entity 1: arduino_adc_onchip_memory2" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys " "Found entity 1: arduino_adc_nios2_qsys" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298482671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298482671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_ic_data_module " "Found entity 1: arduino_adc_nios2_qsys_cpu_ic_data_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_nios2_qsys_cpu_ic_tag_module " "Found entity 2: arduino_adc_nios2_qsys_cpu_ic_tag_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "3 arduino_adc_nios2_qsys_cpu_bht_module " "Found entity 3: arduino_adc_nios2_qsys_cpu_bht_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "4 arduino_adc_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: arduino_adc_nios2_qsys_cpu_register_bank_a_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "5 arduino_adc_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: arduino_adc_nios2_qsys_cpu_register_bank_b_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "6 arduino_adc_nios2_qsys_cpu_dc_tag_module " "Found entity 6: arduino_adc_nios2_qsys_cpu_dc_tag_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "7 arduino_adc_nios2_qsys_cpu_dc_data_module " "Found entity 7: arduino_adc_nios2_qsys_cpu_dc_data_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "8 arduino_adc_nios2_qsys_cpu_dc_victim_module " "Found entity 8: arduino_adc_nios2_qsys_cpu_dc_victim_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "9 arduino_adc_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: arduino_adc_nios2_qsys_cpu_nios2_oci_debug" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "10 arduino_adc_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: arduino_adc_nios2_qsys_cpu_nios2_oci_break" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "11 arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "12 arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "13 arduino_adc_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "14 arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "15 arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "16 arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "17 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "18 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "19 arduino_adc_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: arduino_adc_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "20 arduino_adc_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: arduino_adc_nios2_qsys_cpu_nios2_oci_pib" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "21 arduino_adc_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: arduino_adc_nios2_qsys_cpu_nios2_oci_im" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "22 arduino_adc_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: arduino_adc_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "23 arduino_adc_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: arduino_adc_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "24 arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "25 arduino_adc_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: arduino_adc_nios2_qsys_cpu_nios2_ocimem" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "26 arduino_adc_nios2_qsys_cpu_nios2_oci " "Found entity 26: arduino_adc_nios2_qsys_cpu_nios2_oci" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""} { "Info" "ISGN_ENTITY_NAME" "27 arduino_adc_nios2_qsys_cpu " "Found entity 27: arduino_adc_nios2_qsys_cpu" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_tck" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: arduino_adc_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_mult_cell " "Found entity 1: arduino_adc_nios2_qsys_cpu_mult_cell" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_nios2_qsys_cpu_test_bench " "Found entity 1: arduino_adc_nios2_qsys_cpu_test_bench" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_jtag_uart_sim_scfifo_w " "Found entity 1: arduino_adc_jtag_uart_sim_scfifo_w" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483287 ""} { "Info" "ISGN_ENTITY_NAME" "2 arduino_adc_jtag_uart_scfifo_w " "Found entity 2: arduino_adc_jtag_uart_scfifo_w" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483287 ""} { "Info" "ISGN_ENTITY_NAME" "3 arduino_adc_jtag_uart_sim_scfifo_r " "Found entity 3: arduino_adc_jtag_uart_sim_scfifo_r" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483287 ""} { "Info" "ISGN_ENTITY_NAME" "4 arduino_adc_jtag_uart_scfifo_r " "Found entity 4: arduino_adc_jtag_uart_scfifo_r" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483287 ""} { "Info" "ISGN_ENTITY_NAME" "5 arduino_adc_jtag_uart " "Found entity 5: arduino_adc_jtag_uart" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduino_adc/synthesis/submodules/arduino_adc_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file arduino_adc/synthesis/submodules/arduino_adc_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 arduino_adc_Motor " "Found entity 1: arduino_adc_Motor" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_Motor.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_Motor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298483295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298483295 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "adc.v(161) " "Verilog HDL Module Instantiation warning at adc.v(161): ignored dangling comma in List of Port Connections" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1570298484199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298484200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570298484200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC " "Elaborating entity \"ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570298484203 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 adc.v(60) " "Output port \"HEX0\" at adc.v(60) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484204 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 adc.v(64) " "Output port \"HEX1\" at adc.v(64) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484204 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR adc.v(72) " "Output port \"DRAM_ADDR\" at adc.v(72) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484204 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA adc.v(73) " "Output port \"DRAM_BA\" at adc.v(73) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484204 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP adc.v(59) " "Output port \"HEX0_DP\" at adc.v(59) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP adc.v(63) " "Output port \"HEX1_DP\" at adc.v(63) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK adc.v(70) " "Output port \"DRAM_CLK\" at adc.v(70) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE adc.v(71) " "Output port \"DRAM_CKE\" at adc.v(71) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM adc.v(75) " "Output port \"DRAM_LDQM\" at adc.v(75) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM adc.v(76) " "Output port \"DRAM_UDQM\" at adc.v(76) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_n adc.v(77) " "Output port \"DRAM_CS_n\" at adc.v(77) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_n adc.v(78) " "Output port \"DRAM_WE_n\" at adc.v(78) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_n adc.v(79) " "Output port \"DRAM_CAS_n\" at adc.v(79) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_n adc.v(80) " "Output port \"DRAM_RAS_n\" at adc.v(80) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS adc.v(106) " "Output port \"UART_RTS\" at adc.v(106) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT adc.v(136) " "Output port \"SMA_CLKOUT\" at adc.v(136) has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570298484205 "|ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc arduino_adc:u0 " "Elaborating entity \"arduino_adc\" for hierarchy \"arduino_adc:u0\"" {  } { { "adc.v" "u0" { Text "F:/vivek/blegCOPY/adc.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298484211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_Motor arduino_adc:u0\|arduino_adc_Motor:motor " "Elaborating entity \"arduino_adc_Motor\" for hierarchy \"arduino_adc:u0\|arduino_adc_Motor:motor\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "motor" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298484229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "adc_ltc2308" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298484237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484237 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484238 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298484249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484250 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484250 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484250 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484251 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570298484251 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298484260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486178 ""}  } { { "arduino_adc/synthesis/submodules/adc_data_fifo.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570298486178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "F:/vivek/blegCOPY/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "F:/vivek/blegCOPY/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/vivek/blegCOPY/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/vivek/blegCOPY/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "F:/vivek/blegCOPY/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "F:/vivek/blegCOPY/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298486783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298486783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "F:/vivek/blegCOPY/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_jtag_uart arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart " "Elaborating entity \"arduino_adc_jtag_uart\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "jtag_uart" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_jtag_uart_scfifo_w arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w " "Elaborating entity \"arduino_adc_jtag_uart_scfifo_w\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "the_arduino_adc_jtag_uart_scfifo_w" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "wfifo" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298486966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298486967 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570298486967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "F:/vivek/blegCOPY/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "F:/vivek/blegCOPY/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "F:/vivek/blegCOPY/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/vivek/blegCOPY/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "F:/vivek/blegCOPY/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "F:/vivek/blegCOPY/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/vivek/blegCOPY/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "F:/vivek/blegCOPY/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "F:/vivek/blegCOPY/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298487170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298487170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_w:the_arduino_adc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "F:/vivek/blegCOPY/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_jtag_uart_scfifo_r arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_r:the_arduino_adc_jtag_uart_scfifo_r " "Elaborating entity \"arduino_adc_jtag_uart_scfifo_r\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|arduino_adc_jtag_uart_scfifo_r:the_arduino_adc_jtag_uart_scfifo_r\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "the_arduino_adc_jtag_uart_scfifo_r" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "arduino_adc_jtag_uart_alt_jtag_atlantic" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298487488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298487488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298487488 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570298487488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intel/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arduino_adc:u0\|arduino_adc_jtag_uart:jtag_uart\|alt_jtag_atlantic:arduino_adc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys " "Elaborating entity \"arduino_adc_nios2_qsys\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "nios2_qsys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu " "Elaborating entity \"arduino_adc_nios2_qsys_cpu\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" "cpu" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_test_bench arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_test_bench:the_arduino_adc_nios2_qsys_cpu_test_bench " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_test_bench\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_test_bench:the_arduino_adc_nios2_qsys_cpu_test_bench\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_test_bench" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ic_data_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ic_data_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ic_data" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298488796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298488796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_data_module:arduino_adc_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ic_tag_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ic_tag" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hj1 " "Found entity 1: altsyncram_1hj1" {  } { { "db/altsyncram_1hj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_1hj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298488947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298488947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated " "Elaborating entity \"altsyncram_1hj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_ic_tag_module:arduino_adc_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_bht_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_bht_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_bht" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298488989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298489046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298489046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_bht_module:arduino_adc_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_register_bank_a_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_register_bank_a" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298489147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298489147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_a_module:arduino_adc_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_register_bank_b_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_b_module:arduino_adc_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_register_bank_b_module:arduino_adc_nios2_qsys_cpu_register_bank_b\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_register_bank_b" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_mult_cell arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_mult_cell\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_mult_cell" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298489931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "F:/vivek/blegCOPY/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298490013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298490013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "F:/vivek/blegCOPY/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_mult_cell:the_arduino_adc_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intel/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298490962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_tag_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_tag" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298491899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298491909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pi1 " "Found entity 1: altsyncram_9pi1" {  } { { "db/altsyncram_9pi1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_9pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298491958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298491958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9pi1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated " "Elaborating entity \"altsyncram_9pi1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_tag_module:arduino_adc_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298491959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_data_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_data_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_data" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298491999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298492060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298492060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_data_module:arduino_adc_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_dc_victim_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_dc_victim" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298492168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298492168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_dc_victim_module:arduino_adc_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_debug arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_debug:the_arduino_adc_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_break arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_break:the_arduino_adc_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_break:the_arduino_adc_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_break" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_xbrk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_dbrk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_itrace arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\|arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode:arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_dtrace\|arduino_adc_nios2_qsys_cpu_nios2_oci_td_mode:arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo\|arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_pib arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_pib:the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_pib:the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_pib" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_oci_im arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_im:the_arduino_adc_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_oci_im:the_arduino_adc_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_im" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_avalon_reg arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_avalon_reg:the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_avalon_reg:the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_avalon_reg" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_nios2_ocimem arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_ocimem" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "arduino_adc_nios2_qsys_cpu_ociram_sp_ram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298492931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298492931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_nios2_ocimem:the_arduino_adc_nios2_qsys_cpu_nios2_ocimem\|arduino_adc_nios2_qsys_cpu_ociram_sp_ram_module:arduino_adc_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_wrapper arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_tck arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_tck:the_arduino_adc_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_tck:the_arduino_adc_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_tck" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_nios2_qsys_cpu_debug_slave_sysclk arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_sysclk:the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"arduino_adc_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|arduino_adc_nios2_qsys_cpu_debug_slave_sysclk:the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "the_arduino_adc_nios2_qsys_cpu_debug_slave_sysclk" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298492997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" "arduino_adc_nios2_qsys_cpu_debug_slave_phy" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intel/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arduino_adc:u0\|arduino_adc_nios2_qsys:nios2_qsys\|arduino_adc_nios2_qsys_cpu:cpu\|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci\|arduino_adc_nios2_qsys_cpu_debug_slave_wrapper:the_arduino_adc_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arduino_adc_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_onchip_memory2 arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2 " "Elaborating entity \"arduino_adc_onchip_memory2\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "onchip_memory2" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "the_altsyncram" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arduino_adc_onchip_memory2.hex " "Parameter \"init_file\" = \"arduino_adc_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 262144 " "Parameter \"maximum_depth\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298493115 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570298493115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qn1 " "Found entity 1: altsyncram_0qn1" {  } { { "db/altsyncram_0qn1.tdf" "" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298493288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298493288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qn1 arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated " "Elaborating entity \"altsyncram_0qn1\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298493289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "F:/vivek/blegCOPY/db/decode_sma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298497485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298497485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|decode_sma:decode3 " "Elaborating entity \"decode_sma\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|decode_sma:decode3\"" {  } { { "db/altsyncram_0qn1.tdf" "decode3" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298497487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "F:/vivek/blegCOPY/db/mux_pib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298497544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298497544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|mux_pib:mux2 " "Elaborating entity \"mux_pib\" for hierarchy \"arduino_adc:u0\|arduino_adc_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_0qn1:auto_generated\|mux_pib:mux2\"" {  } { { "db/altsyncram_0qn1.tdf" "mux2" { Text "F:/vivek/blegCOPY/db/altsyncram_0qn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298497546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_pll_sys arduino_adc:u0\|arduino_adc_pll_sys:pll_sys " "Elaborating entity \"arduino_adc_pll_sys\" for hierarchy \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "pll_sys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298498928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "altera_pll_i" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499043 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1570298499056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570298499063 ""}  } { { "arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" "" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_pll_sys.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570298499063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_sysid_qsys arduino_adc:u0\|arduino_adc_sysid_qsys:sysid_qsys " "Elaborating entity \"arduino_adc_sysid_qsys\" for hierarchy \"arduino_adc:u0\|arduino_adc_sysid_qsys:sysid_qsys\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "sysid_qsys" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0 arduino_adc:u0\|arduino_adc_uart_0:uart_0 " "Elaborating entity \"arduino_adc_uart_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "uart_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_tx arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_tx:the_arduino_adc_uart_0_tx " "Elaborating entity \"arduino_adc_uart_0_tx\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_tx:the_arduino_adc_uart_0_tx\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_tx" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_rx arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx " "Elaborating entity \"arduino_adc_uart_0_rx\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_rx" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_rx_stimulus_source arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\|arduino_adc_uart_0_rx_stimulus_source:the_arduino_adc_uart_0_rx_stimulus_source " "Elaborating entity \"arduino_adc_uart_0_rx_stimulus_source\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_rx:the_arduino_adc_uart_0_rx\|arduino_adc_uart_0_rx_stimulus_source:the_arduino_adc_uart_0_rx_stimulus_source\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_rx_stimulus_source" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_uart_0_regs arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_regs:the_arduino_adc_uart_0_regs " "Elaborating entity \"arduino_adc_uart_0_regs\" for hierarchy \"arduino_adc:u0\|arduino_adc_uart_0:uart_0\|arduino_adc_uart_0_regs:the_arduino_adc_uart_0_regs\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" "the_arduino_adc_uart_0_regs" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arduino_adc_mm_interconnect_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "mm_interconnect_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "motor_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "uart_0_s1_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "adc_ltc2308_slave_translator" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router " "Elaborating entity \"arduino_adc_mm_interconnect_0_router\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\|arduino_adc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router:router\|arduino_adc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_001_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\|arduino_adc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_001:router_001\|arduino_adc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_002 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_002\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_002" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_002_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\|arduino_adc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_002:router_002\|arduino_adc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_004 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_004\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_004:router_004\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "router_004" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_router_004_default_decode arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_004:router_004\|arduino_adc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"arduino_adc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_router_004:router_004\|arduino_adc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_demux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_demux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_demux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_demux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_mux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_mux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_mux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_cmd_mux_002 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"arduino_adc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "cmd_mux_002" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_demux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_demux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_demux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_demux_002 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_demux_002" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_mux arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_mux\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_mux" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_rsp_mux_001 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"arduino_adc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_avalon_st_adapter arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arduino_adc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arduino_adc:u0\|arduino_adc_mm_interconnect_0:mm_interconnect_0\|arduino_adc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arduino_adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arduino_adc_irq_mapper arduino_adc:u0\|arduino_adc_irq_mapper:irq_mapper " "Elaborating entity \"arduino_adc_irq_mapper\" for hierarchy \"arduino_adc:u0\|arduino_adc_irq_mapper:irq_mapper\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "irq_mapper" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arduino_adc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "rst_controller" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arduino_adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arduino_adc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arduino_adc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "arduino_adc/synthesis/arduino_adc.v" "rst_controller_001" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/arduino_adc.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298499763 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" "the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace" { Text "F:/vivek/blegCOPY/arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1570298500914 "|ADC|arduino_adc:u0|arduino_adc_nios2_qsys:nios2_qsys|arduino_adc_nios2_qsys_cpu:cpu|arduino_adc_nios2_qsys_cpu_nios2_oci:the_arduino_adc_nios2_qsys_cpu_nios2_oci|arduino_adc_nios2_qsys_cpu_nios2_oci_itrace:the_arduino_adc_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570298501870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.05.23:31:45 Progress: Loading sldc0143fd4/alt_sld_fab_wrapper_hw.tcl " "2019.10.05.23:31:45 Progress: Loading sldc0143fd4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298505268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298507545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298507655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298509931 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298510059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298510194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298510343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298510481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298510482 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1570298511149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc0143fd4/alt_sld_fab.v" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511547 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/vivek/blegCOPY/db/ip/sldc0143fd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570298511607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298511607 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1570298516257 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1570298516257 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1570298516303 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1570298516303 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1570298516303 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1570298516303 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1570298516303 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570298516316 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[0\] " "bidirectional pin \"ARD_IO\[0\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[1\] " "bidirectional pin \"ARD_IO\[1\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[2\] " "bidirectional pin \"ARD_IO\[2\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[3\] " "bidirectional pin \"ARD_IO\[3\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[4\] " "bidirectional pin \"ARD_IO\[4\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[5\] " "bidirectional pin \"ARD_IO\[5\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[6\] " "bidirectional pin \"ARD_IO\[6\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[7\] " "bidirectional pin \"ARD_IO\[7\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[8\] " "bidirectional pin \"ARD_IO\[8\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[9\] " "bidirectional pin \"ARD_IO\[9\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[10\] " "bidirectional pin \"ARD_IO\[10\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[11\] " "bidirectional pin \"ARD_IO\[11\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[12\] " "bidirectional pin \"ARD_IO\[12\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[13\] " "bidirectional pin \"ARD_IO\[13\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[14\] " "bidirectional pin \"ARD_IO\[14\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARD_IO\[15\] " "bidirectional pin \"ARD_IO\[15\]\" has no driver" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1570298516442 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1570298516442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL VCC " "Pin \"FAN_CTRL\" is stuck at VCC" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_n GND " "Pin \"DRAM_CS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_n GND " "Pin \"DRAM_WE_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_n GND " "Pin \"DRAM_CAS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_CAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_n GND " "Pin \"DRAM_RAS_n\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|DRAM_RAS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570298518387 "|ADC|SMA_CLKOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570298518387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298518715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570298520754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298521198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298521525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/vivek/blegCOPY/output_files/ADC.map.smsg " "Generated suppressed messages file F:/vivek/blegCOPY/output_files/ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298522025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570298526074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570298526074 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1570298527844 ""}  } { { "altera_pll.v" "" { Text "d:/intel/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1570298527844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B4A " "No output dependent on input pin \"CLOCK_50_B4A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|CLOCK_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570298528166 "|ADC|SMA_CLKIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570298528166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5527 " "Implemented 5527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4139 " "Implemented 4139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_RAMS" "1277 " "Implemented 1277 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1570298528177 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1570298528177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570298528177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570298528231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 23:32:08 2019 " "Processing ended: Sat Oct 05 23:32:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570298528231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570298528231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570298528231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570298528231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570298533478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570298533484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 23:32:10 2019 " "Processing started: Sat Oct 05 23:32:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570298533484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570298533484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570298533484 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570298533575 ""}
{ "Info" "0" "" "Project  = ADC" {  } {  } 0 0 "Project  = ADC" 0 0 "Fitter" 0 0 1570298533575 ""}
{ "Info" "0" "" "Revision = ADC" {  } {  } 0 0 "Revision = ADC" 0 0 "Fitter" 0 0 1570298533575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570298534017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570298534017 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570298534095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570298534136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570298534136 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1570298534251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570298535395 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570298535435 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570298537152 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1570298537481 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 101 " "No exact pin location assignment(s) for 4 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1570298537759 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1570298547495 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y22_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y22_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1570298547700 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1570298547700 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 133 global CLKCTRL_G4 " "arduino_adc:u0\|arduino_adc_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570298547849 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B3B~inputCLKENA0 3410 global CLKCTRL_G7 " "CLOCK_50_B3B~inputCLKENA0 with 3410 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1570298547849 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1570298547849 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298547850 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298550133 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1570298550133 ""}
{ "Info" "ISTA_SDC_FOUND" "arduino_adc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arduino_adc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570298550192 ""}
{ "Info" "ISTA_SDC_FOUND" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.sdc " "Reading SDC File: 'arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570298550201 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B3B " "Node: CLOCK_50_B3B was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] CLOCK_50_B3B " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] is being clocked by CLOCK_50_B3B" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298550237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570298550237 "|ADC|CLOCK_50_B3B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298550237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1570298550237 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1570298550339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1570298550339 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1570298550357 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1570298550357 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1570298550358 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570298550358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570298550358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1570298550358 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1570298550358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570298550851 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570298550858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570298550874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570298550886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570298550921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570298550928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570298551521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570298551529 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1570298551529 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1570298551529 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570298551529 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[0\] " "Node \"DDR3_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[10\] " "Node \"DDR3_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[11\] " "Node \"DDR3_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[12\] " "Node \"DDR3_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[13\] " "Node \"DDR3_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[14\] " "Node \"DDR3_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[1\] " "Node \"DDR3_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[2\] " "Node \"DDR3_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[3\] " "Node \"DDR3_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[4\] " "Node \"DDR3_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[5\] " "Node \"DDR3_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[6\] " "Node \"DDR3_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[7\] " "Node \"DDR3_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[8\] " "Node \"DDR3_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ADDR\[9\] " "Node \"DDR3_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[3\] " "Node \"DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[3\] " "Node \"DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[3\] " "Node \"DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[24\] " "Node \"DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[25\] " "Node \"DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[26\] " "Node \"DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[27\] " "Node \"DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[28\] " "Node \"DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[29\] " "Node \"DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[30\] " "Node \"DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[31\] " "Node \"DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RZQ " "Node \"DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_PERST_n " "Node \"PCIE_PERST_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_PERST_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_REFCLK_p " "Node \"PCIE_REFCLK_p\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_p\[0\] " "Node \"PCIE_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_p\[1\] " "Node \"PCIE_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_p\[2\] " "Node \"PCIE_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_p\[3\] " "Node \"PCIE_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_SMBCLK " "Node \"PCIE_SMBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_SMBDAT " "Node \"PCIE_SMBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_SMBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_p\[0\] " "Node \"PCIE_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_p\[1\] " "Node \"PCIE_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_p\[2\] " "Node \"PCIE_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_p\[3\] " "Node \"PCIE_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_WAKE_n " "Node \"PCIE_WAKE_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570298552147 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570298552147 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298552152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570298559664 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1570298561388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298587129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570298616173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570298627869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298627869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570298630696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X24_Y11 X35_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X24_Y11 to location X35_Y22" {  } { { "loc" "" { Generic "F:/vivek/blegCOPY/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X24_Y11 to location X35_Y22"} { { 12 { 0 ""} 24 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570298654443 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570298654443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570298687362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570298687362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:50 " "Fitter routing operations ending: elapsed time is 00:00:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298687372 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.58 " "Total time spent on timing analysis during the Fitter is 4.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570298694176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570298694433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570298700310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570298700316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570298704308 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570298715193 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570298715707 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[0\] a permanently disabled " "Pin ARD_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[0] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[0\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[1\] a permanently disabled " "Pin ARD_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[1] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[1\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[2\] a permanently disabled " "Pin ARD_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[2] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[2\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[3\] a permanently disabled " "Pin ARD_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[3] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[3\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[4\] a permanently disabled " "Pin ARD_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[4] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[4\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[5\] a permanently disabled " "Pin ARD_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[5] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[5\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[6\] a permanently disabled " "Pin ARD_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[6] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[6\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[7\] a permanently disabled " "Pin ARD_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[7] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[7\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[8\] a permanently disabled " "Pin ARD_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[8] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[8\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[9\] a permanently disabled " "Pin ARD_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[9] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[9\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[10\] a permanently disabled " "Pin ARD_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[10] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[10\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[11\] a permanently disabled " "Pin ARD_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[11] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[11\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[12\] a permanently disabled " "Pin ARD_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[12] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[12\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[13\] a permanently disabled " "Pin ARD_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[13] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[13\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[14\] a permanently disabled " "Pin ARD_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[14] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[14\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARD_IO\[15\] a permanently disabled " "Pin ARD_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intel/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel/quartus/bin64/pin_planner.ppl" { ARD_IO[15] } } } { "d:/intel/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARD_IO\[15\]" } } } } { "adc.v" "" { Text "F:/vivek/blegCOPY/adc.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "F:/vivek/blegCOPY/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570298715749 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1570298715749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/vivek/blegCOPY/output_files/ADC.fit.smsg " "Generated suppressed messages file F:/vivek/blegCOPY/output_files/ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570298716103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 170 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7552 " "Peak virtual memory: 7552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570298718873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 23:35:18 2019 " "Processing ended: Sat Oct 05 23:35:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570298718873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570298718873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:25 " "Total CPU time (on all processors): 00:08:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570298718873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570298718873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570298721732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570298721737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 23:35:21 2019 " "Processing started: Sat Oct 05 23:35:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570298721737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570298721737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570298721737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1570298723266 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570298742454 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1570298742474 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1570298742995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570298743141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 23:35:43 2019 " "Processing ended: Sat Oct 05 23:35:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570298743141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570298743141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570298743141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570298743141 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570298743848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570298745228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570298745234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 23:35:44 2019 " "Processing started: Sat Oct 05 23:35:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570298745234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570298745234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC -c ADC " "Command: quartus_sta ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570298745235 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570298745330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1570298746658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570298746659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298746696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298746696 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1570298748013 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1570298748013 ""}
{ "Info" "ISTA_SDC_FOUND" "arduino_adc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arduino_adc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570298748124 ""}
{ "Info" "ISTA_SDC_FOUND" "arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.sdc " "Reading SDC File: 'arduino_adc/synthesis/submodules/arduino_adc_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570298748134 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B3B " "Node: CLOCK_50_B3B was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] CLOCK_50_B3B " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by CLOCK_50_B3B" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298748196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298748196 "|ADC|CLOCK_50_B3B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298748196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298748196 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1570298748301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298748426 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1570298748491 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298748491 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570298748492 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570298748503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.404 " "Worst-case setup slack is 11.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.404               0.000 altera_reserved_tck  " "   11.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298748537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298748543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.289 " "Worst-case recovery slack is 15.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.289               0.000 altera_reserved_tck  " "   15.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298748546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.743 " "Worst-case removal slack is 0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 altera_reserved_tck  " "    0.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298748550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.474 " "Worst-case minimum pulse width slack is 15.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.474               0.000 altera_reserved_tck  " "   15.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298748551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298748551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 61.988 ns " "Worst Case Available Settling Time: 61.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298748712 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298748712 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570298748715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570298748765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570298754227 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B3B " "Node: CLOCK_50_B3B was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] CLOCK_50_B3B " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by CLOCK_50_B3B" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298754800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298754800 "|ADC|CLOCK_50_B3B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298754800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298754800 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298754927 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1570298754975 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298754975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.572 " "Worst-case setup slack is 11.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.572               0.000 altera_reserved_tck  " "   11.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298755005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 altera_reserved_tck  " "    0.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298755013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.445 " "Worst-case recovery slack is 15.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.445               0.000 altera_reserved_tck  " "   15.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298755018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.714 " "Worst-case removal slack is 0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 altera_reserved_tck  " "    0.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298755021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.432 " "Worst-case minimum pulse width slack is 15.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.432               0.000 altera_reserved_tck  " "   15.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298755024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298755024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.042 ns " "Worst Case Available Settling Time: 62.042 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298755163 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298755163 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570298755167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570298755359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570298760664 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B3B " "Node: CLOCK_50_B3B was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] CLOCK_50_B3B " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by CLOCK_50_B3B" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298761782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298761782 "|ADC|CLOCK_50_B3B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298761782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298761782 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298761910 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1570298761957 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298761957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.278 " "Worst-case setup slack is 14.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.278               0.000 altera_reserved_tck  " "   14.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298761965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.039 " "Worst-case hold slack is 0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 altera_reserved_tck  " "    0.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298761971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.525 " "Worst-case recovery slack is 16.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.525               0.000 altera_reserved_tck  " "   16.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298761976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.252 " "Worst-case removal slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 altera_reserved_tck  " "    0.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298761980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.414 " "Worst-case minimum pulse width slack is 15.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.414               0.000 altera_reserved_tck  " "   15.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298761983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298761983 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.785 ns " "Worst Case Available Settling Time: 63.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762126 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298762126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570298762129 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50_B3B " "Node: CLOCK_50_B3B was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] CLOCK_50_B3B " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[8\] is being clocked by CLOCK_50_B3B" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298762604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298762604 "|ADC|CLOCK_50_B3B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by arduino_adc:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570298762604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570298762604 "|ADC|arduino_adc:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298762734 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1570298762781 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298762781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.623 " "Worst-case setup slack is 14.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.623               0.000 altera_reserved_tck  " "   14.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298762789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298762795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.635 " "Worst-case recovery slack is 16.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.635               0.000 altera_reserved_tck  " "   16.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298762799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.216 " "Worst-case removal slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 altera_reserved_tck  " "    0.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298762803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.390 " "Worst-case minimum pulse width slack is 15.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.390               0.000 altera_reserved_tck  " "   15.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570298762804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570298762804 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.988 ns " "Worst Case Available Settling Time: 63.988 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1570298762942 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570298762942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570298765017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570298765020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5558 " "Peak virtual memory: 5558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570298765141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 23:36:05 2019 " "Processing ended: Sat Oct 05 23:36:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570298765141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570298765141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570298765141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570298765141 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 316 s " "Quartus Prime Full Compilation was successful. 0 errors, 316 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570298765947 ""}
