library IEEE;
use work.Proteinas_pck.all;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_signed.all;

entity pipelineKBand is
	port
	(
		-- Input ports
		CLOCK_50		:	in	std_logic;
		reset			:	in std_logic;
		iADNa			:	in std_logic_vector(dimAmino-1 downto 0);
		iADNb			:	in std_logic_vector(dimAmino-1 downto 0);
		iHd			:	in std_logic_vector(dimH-1 downto 0);
		iHu			:	in std_logic_vector(dimH-1 downto 0);
		iHl			:	in std_logic_vector(dimH-1 downto 0);

		-- Output ports
		oADNa			:	in std_logic_vector(dimAmino-1 downto 0);
		oADNb			:	in std_logic_vector(dimAmino-1 downto 0);
		oH				:	out std_logic_vector(dimH-1 downto 0);
		oArrow		:	out std_logic_vector(1 downto 0)
	);
end pipelineKBand;


architecture rtl of pipelineKBand is

begin

end rtl;