vhdl xil_defaultlib "../../../bd/lcd_design/ip/lcd_design_axi_vdma_0_0/sim/lcd_design_axi_vdma_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/lcd_design/ip/lcd_design_v_tc_0_0/sim/lcd_design_v_tc_0_0.vhd" 
vhdl xil_defaultlib "../../../../XC7Z020_300_ES_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" 
vhdl xil_defaultlib "../../../../XC7Z020_300_ES_LCD.srcs/sources_1/bd/lcd_design/ipshared/ab26/src/axi_dynclk.vhd" 
vhdl xil_defaultlib "../../../bd/lcd_design/ip/lcd_design_axi_dynclk_0_0/sim/lcd_design_axi_dynclk_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/lcd_design/ip/lcd_design_rst_ps7_0_100M_0/sim/lcd_design_rst_ps7_0_100M_0.vhd" 

nosort
