Project Informationc:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 03/10/2002 11:17:30

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


IFETCH


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

ifetch    EPF10K70RC240-4  12     48     0    8192      44 %    21       0  %

User Pins:                 12     48     0  



Project Informationc:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt

** EMBEDDED ARRAYS **


|LPM_ROM:inst_memory|altrom:srom|content: MEMORY (
               width        =   32;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_READONLY#MEM_INITIALIZED;
               file         = "program.mif";
         )
         OF SEGMENTS (
               |LPM_ROM:inst_memory|altrom:srom|segment0_31,
               |LPM_ROM:inst_memory|altrom:srom|segment0_30,
               |LPM_ROM:inst_memory|altrom:srom|segment0_29,
               |LPM_ROM:inst_memory|altrom:srom|segment0_28,
               |LPM_ROM:inst_memory|altrom:srom|segment0_27,
               |LPM_ROM:inst_memory|altrom:srom|segment0_26,
               |LPM_ROM:inst_memory|altrom:srom|segment0_25,
               |LPM_ROM:inst_memory|altrom:srom|segment0_24,
               |LPM_ROM:inst_memory|altrom:srom|segment0_23,
               |LPM_ROM:inst_memory|altrom:srom|segment0_22,
               |LPM_ROM:inst_memory|altrom:srom|segment0_21,
               |LPM_ROM:inst_memory|altrom:srom|segment0_20,
               |LPM_ROM:inst_memory|altrom:srom|segment0_19,
               |LPM_ROM:inst_memory|altrom:srom|segment0_18,
               |LPM_ROM:inst_memory|altrom:srom|segment0_17,
               |LPM_ROM:inst_memory|altrom:srom|segment0_16,
               |LPM_ROM:inst_memory|altrom:srom|segment0_15,
               |LPM_ROM:inst_memory|altrom:srom|segment0_14,
               |LPM_ROM:inst_memory|altrom:srom|segment0_13,
               |LPM_ROM:inst_memory|altrom:srom|segment0_12,
               |LPM_ROM:inst_memory|altrom:srom|segment0_11,
               |LPM_ROM:inst_memory|altrom:srom|segment0_10,
               |LPM_ROM:inst_memory|altrom:srom|segment0_9,
               |LPM_ROM:inst_memory|altrom:srom|segment0_8,
               |LPM_ROM:inst_memory|altrom:srom|segment0_7,
               |LPM_ROM:inst_memory|altrom:srom|segment0_6,
               |LPM_ROM:inst_memory|altrom:srom|segment0_5,
               |LPM_ROM:inst_memory|altrom:srom|segment0_4,
               |LPM_ROM:inst_memory|altrom:srom|segment0_3,
               |LPM_ROM:inst_memory|altrom:srom|segment0_2,
               |LPM_ROM:inst_memory|altrom:srom|segment0_1,
               |LPM_ROM:inst_memory|altrom:srom|segment0_0
);




Project Informationc:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt

** FILE HIERARCHY **



|lpm_add_sub:435|
|lpm_add_sub:435|addcore:adder|
|lpm_add_sub:435|altshift:result_ext_latency_ffs|
|lpm_add_sub:435|altshift:carry_ext_latency_ffs|
|lpm_add_sub:435|altshift:oflow_ext_latency_ffs|
|lpm_rom:inst_memory|
|lpm_rom:inst_memory|altrom:srom|


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

***** Logic for device 'ifetch' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                    p                                                        
                                                                                    c                                                        
                                                                                    _                                                        
                                                                            a a     p                                                        
                                                                            d d     l                                                        
                                                                            d d     u                                                        
                    R R R R R R R R   R R R R R R R   R R R R R R R   R R R _ _     s   R   R R R R R R R   R R R R R R R   R R R R R R R R  
                    E E E E E E E E   E E E E E E E   E E E E E E E   E E E r r   p _ p E   E E E E E E E   E E E E E E E   E E E E E E E E  
                    S S S S S S S S G S S S S S S S V S S S S S S S G S S S e e b c 4 c S V S S S S S S S G S S S S S S S V S S S S S S S S  
                    E E E E E E E E N E E E E E E E C E E E E E E E N E E E s s r _ _ _ E C E E E E E E E N E E E E E E E C E E E E E E E E  
                    R R R R R R R R D R R R R R R R C R R R R R R R D R R R u u a o o o R C R R R R R R R D R R R R R R R C R R R R R R R R  
                    V V V V V V V V I V V V V V V V I V V V V V V V I V V V l l n u u u V I V V V V V V V I V V V V V V V I V V V V V V V V  
                    E E E E E E E E N E E E E E E E N E E E E E E E N E E E t t c t t t E N E E E E E E E N E E E E E E E N E E E E E E E E  
                    D D D D D D D D T D D D D D D D T D D D D D D D T D D D 7 6 h 7 5 3 D T D D D D D D D T D D D D D D D T D D D D D D D D  
                  --------------------------------------------------------------------------------------------------------------------------_ 
                 / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
          #TCK |  1                                                                                                                         180 | ^DATA0 
    ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
         ^nCEO |  3                                                                                                                         178 | ^nCE 
          #TDO |  4                                                                                                                         177 | #TDI 
        VCCINT |  5                                                                                                                         176 | GNDINT 
      RESERVED |  6                                                                                                                         175 | RESERVED 
 instruction22 |  7                                                                                                                         174 | instruction18 
       pc_out5 |  8                                                                                                                         173 | instruction24 
 instruction19 |  9                                                                                                                         172 | instruction17 
        GNDINT | 10                                                                                                                         171 | instruction20 
 instruction21 | 11                                                                                                                         170 | VCCINT 
      RESERVED | 12                                                                                                                         169 | RESERVED 
  instruction0 | 13                                                                                                                         168 | instruction26 
      RESERVED | 14                                                                                                                         167 | instruction31 
 instruction28 | 15                                                                                                                         166 | instruction27 
        VCCINT | 16                                                                                                                         165 | GNDINT 
 instruction25 | 17                                                                                                                         164 | pc_out1 
 instruction29 | 18                                                                                                                         163 | instruction10 
   add_result4 | 19                                                                                                                         162 | instruction9 
 instruction13 | 20                                                                                                                         161 | pc_out0 
      RESERVED | 21                                                                                                                         160 | VCCINT 
        GNDINT | 22                                                                                                                         159 | RESERVED 
 instruction11 | 23                                                                                                                         158 | instruction14 
 instruction12 | 24                                                                                                                         157 | pc_plus_4_out6 
 instruction30 | 25                                                                                                                         156 | RESERVED 
      RESERVED | 26                                                                                                                         155 | GNDINT 
        VCCINT | 27                                                                                                                         154 | pc_out2 
      RESERVED | 28                                                                                                                         153 | RESERVED 
      RESERVED | 29                                                                                                                         152 | instruction15 
pc_plus_4_out7 | 30                                                                                                                         151 | pc_out4 
  instruction1 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
        GNDINT | 32                                                                                                                         149 | instruction6 
  instruction4 | 33                                                                                                                         148 | instruction2 
      RESERVED | 34                                                                                                                         147 | pc_plus_4_out4 
  instruction5 | 35                                                                                                                         146 | add_result5 
   add_result2 | 36                                                                                                                         145 | GNDINT 
        VCCINT | 37                                                                                                                         144 | add_result1 
 instruction23 | 38                                                                                                                         143 | RESERVED 
   add_result0 | 39                                                                                                                         142 | instruction3 
   add_result3 | 40                                                                                                                         141 | instruction16 
pc_plus_4_out2 | 41                                                                                                                         140 | VCCINT 
        GNDINT | 42                                                                                                                         139 | RESERVED 
      RESERVED | 43                                                                                                                         138 | RESERVED 
      RESERVED | 44                                                                                                                         137 | RESERVED 
      RESERVED | 45                                                                                                                         136 | RESERVED 
      RESERVED | 46                                                                                                                         135 | GNDINT 
        VCCINT | 47                                                                                                                         134 | pc_plus_4_out0 
      RESERVED | 48                                                                                                                         133 | instruction7 
      RESERVED | 49                                                                                                                         132 | RESERVED 
      RESERVED | 50                                                                                                                         131 | RESERVED 
      RESERVED | 51                                                                                                                         130 | VCCINT 
        GNDINT | 52                                                                                                                         129 | RESERVED 
      RESERVED | 53                                                                                                                         128 | instruction8 
      RESERVED | 54                                                                                                                         127 | RESERVED 
      RESERVED | 55                                                                                                                         126 | RESERVED 
      RESERVED | 56                                                                                                                         125 | GNDINT 
        VCCINT | 57                                                                                                                         124 | ^MSEL0 
          #TMS | 58                                                                                                                         123 | ^MSEL1 
         #TRST | 59                                                                                                                         122 | VCCINT 
      ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
               |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                 \--------------------------------------------------------------------------------------------------------------------------- 
                    R R R R R R R R G R R R R R R R V R R R R R R R G R R R V r c z G R R V R R R p R R R G R p R R R R R V R R R p R R R R  
                    E E E E E E E E N E E E E E E E C E E E E E E E N E E E C e l e N E E C E E E c E E E N E c E E E E E C E E E c E E E E  
                    S S S S S S S S D S S S S S S S C S S S S S S S D S S S C s o r D S S C S S S _ S S S D S _ S S S S S C S S S _ S S S S  
                    E E E E E E E E I E E E E E E E I E E E E E E E I E E E I e c o I E E I E E E o E E E I E p E E E E E I E E E p E E E E  
                    R R R R R R R R N R R R R R R R N R R R R R R R N R R R N t k   N R R N R R R u R R R N R l R R R R R N R R R l R R R R  
                    V V V V V V V V T V V V V V V V T V V V V V V V T V V V T       T V V T V V V t V V V T V u V V V V V T V V V u V V V V  
                    E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E E E 6 E E E   E s E E E E E   E E E s E E E E  
                    D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D D D   D D D   D _ D D D D D   D D D _ D D D D  
                                                                                                              4                   4          
                                                                                                              _                   _          
                                                                                                              o                   o          
                                                                                                              u                   u          
                                                                                                              t                   t          
                                                                                                              3                   1          


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
C14      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       2/26(  7%)   
C18      4/ 8( 50%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       5/26( 19%)   
E10      8/ 8(100%)   4/ 8( 50%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
F25      8/ 8(100%)   6/ 8( 75%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A53      8/8 (100%)   1/8 ( 12%)   8/8 (100%)    0/2    2/2       8/26( 30%)   
B53      8/8 (100%)   2/8 ( 25%)   7/8 ( 87%)    0/2    2/2       8/26( 30%)   
C53      8/8 (100%)   3/8 ( 37%)   8/8 (100%)    0/2    2/2       8/26( 30%)   
E53      8/8 (100%)   4/8 ( 50%)   5/8 ( 62%)    0/2    2/2       8/26( 30%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            54/183    ( 29%)
Total logic cells used:                         21/3744   (  0%)
Total embedded cells used:                      32/72     ( 44%)
Total EABs used:                                 4/9      ( 44%)
Average fan-in:                                 3.33/4    ( 83%)
Total fan-in:                                  70/14976   (  0%)

Total input pins required:                      12
Total input I/O cell registers required:         0
Total output pins required:                     48
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     21
Total flipflops required:                       11
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         1/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/8  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/8  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   4   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      5/8  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/8  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   8   0   0   0   1   0   0   0   4   0   0   0   0   0   0   8   0  32   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     21/32 



Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  39      -     -    F    --      INPUT                0    0    0    2  add_result0
 144      -     -    F    --      INPUT                0    0    0    1  add_result1
  36      -     -    F    --      INPUT                0    0    0    1  add_result2
  40      -     -    F    --      INPUT                0    0    0    1  add_result3
  19      -     -    C    --      INPUT                0    0    0    1  add_result4
 146      -     -    F    --      INPUT                0    0    0    1  add_result5
 211      -     -    -    --      INPUT                0    0    0    1  add_result6
 212      -     -    -    --      INPUT                0    0    0    1  add_result7
 210      -     -    -    --      INPUT                0    0    0    1  branch
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
  90      -     -    -    --      INPUT                0    0    0   11  reset
  92      -     -    -    --      INPUT                0    0    0    1  zero


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  13      -     -    B    --     OUTPUT                0    1    0    0  instruction0
  31      -     -    E    --     OUTPUT                0    1    0    0  instruction1
 148      -     -    F    --     OUTPUT                0    1    0    0  instruction2
 142      -     -    G    --     OUTPUT                0    1    0    0  instruction3
  33      -     -    E    --     OUTPUT                0    1    0    0  instruction4
  35      -     -    E    --     OUTPUT                0    1    0    0  instruction5
 149      -     -    E    --     OUTPUT                0    1    0    0  instruction6
 133      -     -    H    --     OUTPUT                0    1    0    0  instruction7
 128      -     -    I    --     OUTPUT                0    1    0    0  instruction8
 162      -     -    C    --     OUTPUT                0    1    0    0  instruction9
 163      -     -    C    --     OUTPUT                0    1    0    0  instruction10
  23      -     -    C    --     OUTPUT                0    1    0    0  instruction11
  24      -     -    C    --     OUTPUT                0    1    0    0  instruction12
  20      -     -    C    --     OUTPUT                0    1    0    0  instruction13
 158      -     -    D    --     OUTPUT                0    1    0    0  instruction14
 152      -     -    E    --     OUTPUT                0    1    0    0  instruction15
 141      -     -    G    --     OUTPUT                0    1    0    0  instruction16
 172      -     -    A    --     OUTPUT                0    1    0    0  instruction17
 174      -     -    A    --     OUTPUT                0    1    0    0  instruction18
   9      -     -    A    --     OUTPUT                0    1    0    0  instruction19
 171      -     -    A    --     OUTPUT                0    1    0    0  instruction20
  11      -     -    A    --     OUTPUT                0    1    0    0  instruction21
   7      -     -    A    --     OUTPUT                0    1    0    0  instruction22
  38      -     -    F    --     OUTPUT                0    1    0    0  instruction23
 173      -     -    A    --     OUTPUT                0    1    0    0  instruction24
  17      -     -    B    --     OUTPUT                0    1    0    0  instruction25
 168      -     -    B    --     OUTPUT                0    1    0    0  instruction26
 166      -     -    B    --     OUTPUT                0    1    0    0  instruction27
  15      -     -    B    --     OUTPUT                0    1    0    0  instruction28
  18      -     -    B    --     OUTPUT                0    1    0    0  instruction29
  25      -     -    D    --     OUTPUT                0    1    0    0  instruction30
 167      -     -    B    --     OUTPUT                0    1    0    0  instruction31
 161      -     -    C    --     OUTPUT                0    1    0    0  pc_out0
 164      -     -    C    --     OUTPUT                0    1    0    0  pc_out1
 154      -     -    E    --     OUTPUT                0    1    0    0  pc_out2
 207      -     -    -    25     OUTPUT                0    1    0    0  pc_out3
 151      -     -    E    --     OUTPUT                0    1    0    0  pc_out4
   8      -     -    A    --     OUTPUT                0    1    0    0  pc_out5
 100      -     -    -    18     OUTPUT                0    1    0    0  pc_out6
 209      -     -    -    26     OUTPUT                0    1    0    0  pc_out7
 134      -     -    H    --     OUTPUT                0    0    0    0  pc_plus_4_out0
 116      -     -    -    05     OUTPUT                0    0    0    0  pc_plus_4_out1
  41      -     -    F    --     OUTPUT                0    1    0    0  pc_plus_4_out2
 106      -     -    -    14     OUTPUT                0    1    0    0  pc_plus_4_out3
 147      -     -    F    --     OUTPUT                0    1    0    0  pc_plus_4_out4
 208      -     -    -    25     OUTPUT                0    1    0    0  pc_plus_4_out5
 157      -     -    D    --     OUTPUT                0    1    0    0  pc_plus_4_out6
  30      -     -    E    --     OUTPUT                0    1    0    0  pc_plus_4_out7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    E    10       AND2                0    4    0    4  |LPM_ADD_SUB:435|addcore:adder|:83
   -      5     -    E    10       AND2                0    3    0    1  |LPM_ADD_SUB:435|addcore:adder|:91
   -      1     -    C    14        OR2                0    2    1    1  |LPM_ADD_SUB:435|addcore:adder|:107
   -      3     -    F    25        OR2                0    3    1    1  |LPM_ADD_SUB:435|addcore:adder|:108
   -      7     -    F    25        OR2                0    4    1    1  |LPM_ADD_SUB:435|addcore:adder|:109
   -      6     -    E    10        OR2                0    2    1    1  |LPM_ADD_SUB:435|addcore:adder|:110
   -      1     -    E    10        OR2                0    3    1    1  |LPM_ADD_SUB:435|addcore:adder|:111
   -      8     -    E    10        OR2                0    4    0    1  |LPM_ADD_SUB:435|addcore:adder|:112
   -      7     -    E    10        OR2                0    3    0    1  |LPM_ADD_SUB:435|addcore:adder|:113
   -      -     4    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_0
   -      -     5    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_1
   -      -     4    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_2
   -      -     8    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_3
   -      -     1    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_4
   -      -     6    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_5
   -      -     3    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_6
   -      -     2    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_7
   -      -     7    E    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_8
   -      -     4    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_9
   -      -     2    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_10
   -      -     3    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_11
   -      -     1    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_12
   -      -     7    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_13
   -      -     6    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_14
   -      -     8    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_15
   -      -     5    C    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_16
   -      -     2    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_17
   -      -     3    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_18
   -      -     5    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_19
   -      -     4    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_20
   -      -     6    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_21
   -      -     8    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_22
   -      -     7    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_23
   -      -     1    A    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_24
   -      -     1    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_25
   -      -     3    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_26
   -      -     5    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_27
   -      -     6    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_28
   -      -     7    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_29
   -      -     2    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_30
   -      -     8    B    --   MEM_SGMT                0    8    1    0  |LPM_ROM:inst_memory|altrom:srom|segment0_31
   -      3     -    E    10       DFFE   +            2    2    0   33  pc9 (:61)
   -      2     -    E    10       DFFE   +            2    2    0   34  pc8 (:62)
   -      4     -    F    25       DFFE   +            2    2    1   35  pc7 (:63)
   -      2     -    C    18       DFFE   +            2    2    1   36  pc6 (:64)
   -      5     -    F    25       DFFE   +            2    2    1   34  pc5 (:65)
   -      6     -    F    25       DFFE   +            2    2    1   35  pc4 (:66)
   -      2     -    F    25       DFFE   +            2    2    1   36  pc3 (:67)
   -      8     -    F    25       DFFE   +s           2    1    1    0  pc2~1 (~68~1)
   -      1     -    F    25       DFFE   +            2    1    1   36  pc2 (:68)
   -      1     -    C    18       DFFE   +            1    0    1    0  pc1 (:69)
   -      8     -    C    18       DFFE   +            1    0    1    0  pc0 (:70)
   -      3     -    C    18       AND2                2    0    0    9  :484


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       9/208(  4%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
B:       8/208(  3%)     8/104(  7%)     0/104(  0%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
C:      10/208(  4%)    10/104(  9%)     0/104(  0%)    1/16(  6%)      7/16( 43%)     0/16(  0%)
D:       2/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
E:       9/208(  4%)     7/104(  6%)     0/104(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
F:       7/208(  3%)     4/104(  3%)     1/104(  0%)    5/16( 31%)      4/16( 25%)     0/16(  0%)
G:       2/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
H:       1/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
I:       1/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      5/24( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
26:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       11         clock


Device-Specific Information:c:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt
ifetch

** EQUATIONS **

add_result0 : INPUT;
add_result1 : INPUT;
add_result2 : INPUT;
add_result3 : INPUT;
add_result4 : INPUT;
add_result5 : INPUT;
add_result6 : INPUT;
add_result7 : INPUT;
branch   : INPUT;
clock    : INPUT;
reset    : INPUT;
zero     : INPUT;

-- Node name is 'instruction0' 
-- Equation name is 'instruction0', type is output 
instruction0 =  _EC4_B;

-- Node name is 'instruction1' 
-- Equation name is 'instruction1', type is output 
instruction1 =  _EC5_E;

-- Node name is 'instruction2' 
-- Equation name is 'instruction2', type is output 
instruction2 =  _EC4_E;

-- Node name is 'instruction3' 
-- Equation name is 'instruction3', type is output 
instruction3 =  _EC8_E;

-- Node name is 'instruction4' 
-- Equation name is 'instruction4', type is output 
instruction4 =  _EC1_E;

-- Node name is 'instruction5' 
-- Equation name is 'instruction5', type is output 
instruction5 =  _EC6_E;

-- Node name is 'instruction6' 
-- Equation name is 'instruction6', type is output 
instruction6 =  _EC3_E;

-- Node name is 'instruction7' 
-- Equation name is 'instruction7', type is output 
instruction7 =  _EC2_E;

-- Node name is 'instruction8' 
-- Equation name is 'instruction8', type is output 
instruction8 =  _EC7_E;

-- Node name is 'instruction9' 
-- Equation name is 'instruction9', type is output 
instruction9 =  _EC4_C;

-- Node name is 'instruction10' 
-- Equation name is 'instruction10', type is output 
instruction10 =  _EC2_C;

-- Node name is 'instruction11' 
-- Equation name is 'instruction11', type is output 
instruction11 =  _EC3_C;

-- Node name is 'instruction12' 
-- Equation name is 'instruction12', type is output 
instruction12 =  _EC1_C;

-- Node name is 'instruction13' 
-- Equation name is 'instruction13', type is output 
instruction13 =  _EC7_C;

-- Node name is 'instruction14' 
-- Equation name is 'instruction14', type is output 
instruction14 =  _EC6_C;

-- Node name is 'instruction15' 
-- Equation name is 'instruction15', type is output 
instruction15 =  _EC8_C;

-- Node name is 'instruction16' 
-- Equation name is 'instruction16', type is output 
instruction16 =  _EC5_C;

-- Node name is 'instruction17' 
-- Equation name is 'instruction17', type is output 
instruction17 =  _EC2_A;

-- Node name is 'instruction18' 
-- Equation name is 'instruction18', type is output 
instruction18 =  _EC3_A;

-- Node name is 'instruction19' 
-- Equation name is 'instruction19', type is output 
instruction19 =  _EC5_A;

-- Node name is 'instruction20' 
-- Equation name is 'instruction20', type is output 
instruction20 =  _EC4_A;

-- Node name is 'instruction21' 
-- Equation name is 'instruction21', type is output 
instruction21 =  _EC6_A;

-- Node name is 'instruction22' 
-- Equation name is 'instruction22', type is output 
instruction22 =  _EC8_A;

-- Node name is 'instruction23' 
-- Equation name is 'instruction23', type is output 
instruction23 =  _EC7_A;

-- Node name is 'instruction24' 
-- Equation name is 'instruction24', type is output 
instruction24 =  _EC1_A;

-- Node name is 'instruction25' 
-- Equation name is 'instruction25', type is output 
instruction25 =  _EC1_B;

-- Node name is 'instruction26' 
-- Equation name is 'instruction26', type is output 
instruction26 =  _EC3_B;

-- Node name is 'instruction27' 
-- Equation name is 'instruction27', type is output 
instruction27 =  _EC5_B;

-- Node name is 'instruction28' 
-- Equation name is 'instruction28', type is output 
instruction28 =  _EC6_B;

-- Node name is 'instruction29' 
-- Equation name is 'instruction29', type is output 
instruction29 =  _EC7_B;

-- Node name is 'instruction30' 
-- Equation name is 'instruction30', type is output 
instruction30 =  _EC2_B;

-- Node name is 'instruction31' 
-- Equation name is 'instruction31', type is output 
instruction31 =  _EC8_B;

-- Node name is 'pc_out0' 
-- Equation name is 'pc_out0', type is output 
pc_out0  =  pc0;

-- Node name is 'pc_out1' 
-- Equation name is 'pc_out1', type is output 
pc_out1  =  pc1;

-- Node name is 'pc_out2' 
-- Equation name is 'pc_out2', type is output 
pc_out2  =  pc2;

-- Node name is 'pc_out3' 
-- Equation name is 'pc_out3', type is output 
pc_out3  =  pc3;

-- Node name is 'pc_out4' 
-- Equation name is 'pc_out4', type is output 
pc_out4  =  pc4;

-- Node name is 'pc_out5' 
-- Equation name is 'pc_out5', type is output 
pc_out5  =  pc5;

-- Node name is 'pc_out6' 
-- Equation name is 'pc_out6', type is output 
pc_out6  =  pc6;

-- Node name is 'pc_out7' 
-- Equation name is 'pc_out7', type is output 
pc_out7  =  pc7;

-- Node name is 'pc_plus_4_out0' 
-- Equation name is 'pc_plus_4_out0', type is output 
pc_plus_4_out0 =  GND;

-- Node name is 'pc_plus_4_out1' 
-- Equation name is 'pc_plus_4_out1', type is output 
pc_plus_4_out1 =  GND;

-- Node name is 'pc_plus_4_out2' 
-- Equation name is 'pc_plus_4_out2', type is output 
pc_plus_4_out2 = !_LC8_F25;

-- Node name is 'pc_plus_4_out3' 
-- Equation name is 'pc_plus_4_out3', type is output 
pc_plus_4_out3 =  _LC1_C14;

-- Node name is 'pc_plus_4_out4' 
-- Equation name is 'pc_plus_4_out4', type is output 
pc_plus_4_out4 =  _LC3_F25;

-- Node name is 'pc_plus_4_out5' 
-- Equation name is 'pc_plus_4_out5', type is output 
pc_plus_4_out5 =  _LC7_F25;

-- Node name is 'pc_plus_4_out6' 
-- Equation name is 'pc_plus_4_out6', type is output 
pc_plus_4_out6 =  _LC6_E10;

-- Node name is 'pc_plus_4_out7' 
-- Equation name is 'pc_plus_4_out7', type is output 
pc_plus_4_out7 =  _LC1_E10;

-- Node name is ':70' = 'pc0' 
-- Equation name is 'pc0', location is LC8_C18, type is buried.
pc0      = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ001 =  pc0 & !reset;

-- Node name is ':69' = 'pc1' 
-- Equation name is 'pc1', location is LC1_C18, type is buried.
pc1      = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ002 =  pc1 & !reset;

-- Node name is '~68~1' = 'pc2~1' 
-- Equation name is '~68~1', location is LC8_F25, type is buried.
-- synthesized logic cell 
_LC8_F25 = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ003 = !_LC3_C18 & !_LC8_F25 & !reset
         #  add_result0 &  _LC3_C18 & !reset;

-- Node name is ':68' = 'pc2' 
-- Equation name is 'pc2', location is LC1_F25, type is buried.
pc2      = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ004 = !_LC3_C18 & !pc2 & !reset
         #  add_result0 &  _LC3_C18 & !reset;

-- Node name is ':67' = 'pc3' 
-- Equation name is 'pc3', location is LC2_F25, type is buried.
pc3      = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ005 =  _LC1_C14 & !_LC3_C18 & !reset
         #  add_result1 &  _LC3_C18 & !reset;

-- Node name is ':66' = 'pc4' 
-- Equation name is 'pc4', location is LC6_F25, type is buried.
pc4      = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ006 = !_LC3_C18 &  _LC3_F25 & !reset
         #  add_result2 &  _LC3_C18 & !reset;

-- Node name is ':65' = 'pc5' 
-- Equation name is 'pc5', location is LC5_F25, type is buried.
pc5      = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ007 = !_LC3_C18 &  _LC7_F25 & !reset
         #  add_result3 &  _LC3_C18 & !reset;

-- Node name is ':64' = 'pc6' 
-- Equation name is 'pc6', location is LC2_C18, type is buried.
pc6      = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ008 = !_LC3_C18 &  _LC6_E10 & !reset
         #  add_result4 &  _LC3_C18 & !reset;

-- Node name is ':63' = 'pc7' 
-- Equation name is 'pc7', location is LC4_F25, type is buried.
pc7      = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ009 =  _LC1_E10 & !_LC3_C18 & !reset
         #  add_result5 &  _LC3_C18 & !reset;

-- Node name is ':62' = 'pc8' 
-- Equation name is 'pc8', location is LC2_E10, type is buried.
pc8      = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ010 = !_LC3_C18 &  _LC8_E10 & !reset
         #  add_result6 &  _LC3_C18 & !reset;

-- Node name is ':61' = 'pc9' 
-- Equation name is 'pc9', location is LC3_E10, type is buried.
pc9      = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ011 = !_LC3_C18 &  _LC7_E10 & !reset
         #  add_result7 &  _LC3_C18 & !reset;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_E10', type is buried 
_LC4_E10 = LCELL( _EQ012);
  _EQ012 =  pc2 &  pc3 &  pc4 &  pc5;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_E10', type is buried 
_LC5_E10 = LCELL( _EQ013);
  _EQ013 =  _LC4_E10 &  pc6 &  pc7;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:107' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ014);
  _EQ014 = !pc2 &  pc3
         #  pc2 & !pc3;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:108' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC3_F25', type is buried 
_LC3_F25 = LCELL( _EQ015);
  _EQ015 = !pc3 &  pc4
         # !pc2 &  pc4
         #  pc2 &  pc3 & !pc4;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:109' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_F25', type is buried 
_LC7_F25 = LCELL( _EQ016);
  _EQ016 = !pc3 &  pc5
         # !pc2 &  pc5
         # !pc4 &  pc5
         #  pc2 &  pc3 &  pc4 & !pc5;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:110' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_E10', type is buried 
_LC6_E10 = LCELL( _EQ017);
  _EQ017 = !_LC4_E10 &  pc6
         #  _LC4_E10 & !pc6;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:111' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_E10', type is buried 
_LC1_E10 = LCELL( _EQ018);
  _EQ018 = !pc6 &  pc7
         # !_LC4_E10 &  pc7
         #  _LC4_E10 &  pc6 & !pc7;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:112' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_E10', type is buried 
_LC8_E10 = LCELL( _EQ019);
  _EQ019 = !pc7 &  pc8
         # !pc6 &  pc8
         # !_LC4_E10 &  pc8
         #  _LC4_E10 &  pc6 &  pc7 & !pc8;

-- Node name is '|LPM_ADD_SUB:435|addcore:adder|:113' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_E10', type is buried 
_LC7_E10 = LCELL( _EQ020);
  _EQ020 = !pc8 &  pc9
         # !_LC5_E10 &  pc9
         #  _LC5_E10 &  pc8 & !pc9;

-- Node name is ':484' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = LCELL( _EQ021);
  _EQ021 =  branch &  zero;

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_0' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_B', type is memory 
_EC4_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_E', type is memory 
_EC5_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_E', type is memory 
_EC4_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_3' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_E', type is memory 
_EC8_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_4' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_5' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_E', type is memory 
_EC6_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_6' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_E', type is memory 
_EC3_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_7' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_E', type is memory 
_EC2_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_8' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_E', type is memory 
_EC7_E   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_9' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_C', type is memory 
_EC4_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_10' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_C', type is memory 
_EC2_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_11' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_C', type is memory 
_EC3_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_12' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_13' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_C', type is memory 
_EC7_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_14' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_C', type is memory 
_EC6_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_15' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_C', type is memory 
_EC8_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_16' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_C', type is memory 
_EC5_C   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_17' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_A', type is memory 
_EC2_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_18' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_A', type is memory 
_EC3_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_19' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_A', type is memory 
_EC5_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_20' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_A', type is memory 
_EC4_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_21' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_A', type is memory 
_EC6_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_22' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_A', type is memory 
_EC8_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_23' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_A', type is memory 
_EC7_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_24' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_25' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_26' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_B', type is memory 
_EC3_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_27' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_B', type is memory 
_EC5_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_28' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_B', type is memory 
_EC6_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_29' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_B', type is memory 
_EC7_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_30' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_B', type is memory 
_EC2_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);

-- Node name is '|LPM_ROM:inst_memory|altrom:srom|segment0_31' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_B', type is memory 
_EC8_B   = MEMORY_SEGMENT( VCC, VCC, VCC, GND, VCC, pc2, pc3, pc4, pc5, pc6, pc7, pc8, pc9, VCC, VCC, VCC,);



Project Informationc:\documents and settings\nlecky\desktop\todesktop\15mips-16\ifetch.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:13
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:17


Memory Allocated
-----------------

Peak memory allocated during compilation  = 36,770K
