// Seed: 1459926143
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  assign id_0[1'b0] = (id_5);
endmodule
