// Seed: 3245395841
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  assign id_3 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  always @(posedge "") id_4 <= {1{""}};
endmodule
