Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 19:40:23 2024
| Host         : LilyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab05_Top_timing_summary_routed.rpt -pb Lab05_Top_timing_summary_routed.pb -rpx Lab05_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab05_Top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               1000        
LUTAR-1    Warning           LUT drives async reset alert              8           
TIMING-20  Warning           Non-clocked latch                         126         
XDCH-2     Warning           Same min and max delay values on IO port  17          
LATCH-1    Advisory          Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3422)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6308)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3422)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: AluCtrl/ALUOpOut_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: AluCtrl/ALUOpOut_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: PC/programCounter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control/ALUOp1_reg/L7/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control/Branch_reg/L7/Q (HIGH)

 There are 3088 register/latch pins with no clock driven by root clock pin: divider/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6308)
---------------------------------------------------
 There are 6308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.372        0.000                      0                  258        0.107        0.000                      0                  258        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.372        0.000                      0                  258        0.107        0.000                      0                  258        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 divider/count2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.366ns (42.516%)  route 3.199ns (57.484%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.094    divider/CLK
    SLICE_X33Y48         FDRE                                         r  divider/count2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  divider/count2_reg[13]/Q
                         net (fo=2, routed)           0.826     6.376    divider/count2_reg[13]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.500 f  divider/count2[0]_i_12/O
                         net (fo=1, routed)           1.011     7.511    divider/count2[0]_i_12_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.635 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.997    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.121    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.634 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.634    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.219    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.336    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.659 r  divider/count3_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.659    divider/count3_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.432    14.779    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[29]/C
                         clock pessimism              0.179    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.031    divider/count3_reg[29]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 divider/count2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.358ns (42.434%)  route 3.199ns (57.566%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.094    divider/CLK
    SLICE_X33Y48         FDRE                                         r  divider/count2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  divider/count2_reg[13]/Q
                         net (fo=2, routed)           0.826     6.376    divider/count2_reg[13]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.500 f  divider/count2[0]_i_12/O
                         net (fo=1, routed)           1.011     7.511    divider/count2[0]_i_12_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.635 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.997    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.121    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.634 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.634    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.219    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.336    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.651 r  divider/count3_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.651    divider/count3_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.432    14.779    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[31]/C
                         clock pessimism              0.179    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.031    divider/count3_reg[31]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 divider/count2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 2.282ns (41.635%)  route 3.199ns (58.365%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.094    divider/CLK
    SLICE_X33Y48         FDRE                                         r  divider/count2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  divider/count2_reg[13]/Q
                         net (fo=2, routed)           0.826     6.376    divider/count2_reg[13]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.500 f  divider/count2[0]_i_12/O
                         net (fo=1, routed)           1.011     7.511    divider/count2[0]_i_12_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.635 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.997    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.121    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.634 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.634    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.219    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.336    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.575 r  divider/count3_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.575    divider/count3_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.432    14.779    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[30]/C
                         clock pessimism              0.179    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.031    divider/count3_reg[30]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 divider/count2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 2.262ns (41.422%)  route 3.199ns (58.578%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.568     5.094    divider/CLK
    SLICE_X33Y48         FDRE                                         r  divider/count2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.550 f  divider/count2_reg[13]/Q
                         net (fo=2, routed)           0.826     6.376    divider/count2_reg[13]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.500 f  divider/count2[0]_i_12/O
                         net (fo=1, routed)           1.011     7.511    divider/count2[0]_i_12_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.635 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.997    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.121 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.121    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.634 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.634    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.751 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.751    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.868 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.868    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.985 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.219 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.219    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.336 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.336    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.555 r  divider/count3_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.555    divider/count3_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.432    14.779    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[28]/C
                         clock pessimism              0.179    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.031    divider/count3_reg[28]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.396ns (44.610%)  route 2.975ns (55.390%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.569     5.095    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 f  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.981     6.532    divider/count0[24]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.656 f  divider/count0[31]_i_3/O
                         net (fo=1, routed)           1.008     7.665    divider/count0[31]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.789 r  divider/count0[31]_i_1/O
                         net (fo=69, routed)          0.985     8.774    divider/count0[31]_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  divider/count1[0]_i_7/O
                         net (fo=1, routed)           0.000     8.898    divider/count1[0]_i_7_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  divider/count1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.448    divider/count1_reg[0]_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  divider/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.562    divider/count1_reg[4]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  divider/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    divider/count1_reg[8]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  divider/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    divider/count1_reg[12]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  divider/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    divider/count1_reg[16]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  divider/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.018    divider/count1_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  divider/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    divider/count1_reg[24]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.466 r  divider/count1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.466    divider/count1_reg[28]_i_1_n_6
    SLICE_X31Y51         FDRE                                         r  divider/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.433    14.780    divider/CLK
    SLICE_X31Y51         FDRE                                         r  divider/count1_reg[29]/C
                         clock pessimism              0.179    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)        0.062    14.985    divider/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 divider/count2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 2.249ns (41.289%)  route 3.198ns (58.711%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.552     5.078    divider/CLK
    SLICE_X33Y51         FDRE                                         r  divider/count2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  divider/count2_reg[26]/Q
                         net (fo=2, routed)           0.856     6.390    divider/count2_reg[26]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.514 f  divider/count2[0]_i_9/O
                         net (fo=1, routed)           0.980     7.495    divider/count2[0]_i_9_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.980    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.104 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.104    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.617 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.734 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.734    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.851 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.968 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.085 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.202 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.525 r  divider/count3_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.525    divider/count3_reg[24]_i_1_n_6
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.795    divider/CLK
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[25]/C
                         clock pessimism              0.179    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.048    divider/count3_reg[25]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.525    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 divider/count2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.241ns (41.203%)  route 3.198ns (58.797%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.552     5.078    divider/CLK
    SLICE_X33Y51         FDRE                                         r  divider/count2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  divider/count2_reg[26]/Q
                         net (fo=2, routed)           0.856     6.390    divider/count2_reg[26]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.514 f  divider/count2[0]_i_9/O
                         net (fo=1, routed)           0.980     7.495    divider/count2[0]_i_9_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.619 r  divider/count2[0]_i_3/O
                         net (fo=36, routed)          1.361     8.980    divider/count2[0]_i_3_n_0
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.124     9.104 r  divider/count3[0]_i_9/O
                         net (fo=1, routed)           0.000     9.104    divider/count3[0]_i_9_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.617 r  divider/count3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    divider/count3_reg[0]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.734 r  divider/count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.734    divider/count3_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.851 r  divider/count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    divider/count3_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.968 r  divider/count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.968    divider/count3_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.085 r  divider/count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    divider/count3_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.202 r  divider/count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    divider/count3_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.517 r  divider/count3_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.517    divider/count3_reg[24]_i_1_n_4
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.795    divider/CLK
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[27]/C
                         clock pessimism              0.179    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.048    divider/count3_reg[27]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.375ns (44.393%)  route 2.975ns (55.607%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.569     5.095    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 f  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.981     6.532    divider/count0[24]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.656 f  divider/count0[31]_i_3/O
                         net (fo=1, routed)           1.008     7.665    divider/count0[31]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.789 r  divider/count0[31]_i_1/O
                         net (fo=69, routed)          0.985     8.774    divider/count0[31]_i_1_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  divider/count1[0]_i_7/O
                         net (fo=1, routed)           0.000     8.898    divider/count1[0]_i_7_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  divider/count1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.448    divider/count1_reg[0]_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  divider/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.562    divider/count1_reg[4]_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  divider/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.676    divider/count1_reg[8]_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  divider/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.790    divider/count1_reg[12]_i_1_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  divider/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    divider/count1_reg[16]_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  divider/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.018    divider/count1_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  divider/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.132    divider/count1_reg[24]_i_1_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.445 r  divider/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.445    divider/count1_reg[28]_i_1_n_4
    SLICE_X31Y51         FDRE                                         r  divider/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.433    14.780    divider/CLK
    SLICE_X31Y51         FDRE                                         r  divider/count1_reg[31]/C
                         clock pessimism              0.179    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)        0.062    14.985    divider/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 divider/count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.378ns (44.733%)  route 2.938ns (55.267%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.567     5.093    divider/CLK
    SLICE_X31Y44         FDRE                                         r  divider/count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  divider/count1_reg[1]/Q
                         net (fo=2, routed)           0.976     6.525    divider/count1_reg[1]
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.649 f  divider/count1[0]_i_14/O
                         net (fo=1, routed)           0.994     7.644    divider/count1[0]_i_14_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.768 r  divider/count1[0]_i_3/O
                         net (fo=37, routed)          0.967     8.735    divider/count1[0]_i_3_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.859 r  divider/count2[0]_i_8/O
                         net (fo=1, routed)           0.000     8.859    divider/count2[0]_i_8_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.391 r  divider/count2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.391    divider/count2_reg[0]_i_2_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.505 r  divider/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    divider/count2_reg[4]_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.619 r  divider/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    divider/count2_reg[8]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.733 r  divider/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.733    divider/count2_reg[12]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.847 r  divider/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.847    divider/count2_reg[16]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  divider/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.961    divider/count2_reg[20]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.075 r  divider/count2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.075    divider/count2_reg[24]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.409 r  divider/count2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.409    divider/count2_reg[28]_i_1_n_6
    SLICE_X33Y52         FDRE                                         r  divider/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.433    14.780    divider/CLK
    SLICE_X33Y52         FDRE                                         r  divider/count2_reg[29]/C
                         clock pessimism              0.179    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062    14.985    divider/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.856ns (17.342%)  route 4.080ns (82.658%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.569     5.095    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.981     6.532    divider/count0[24]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.656 r  divider/count0[31]_i_3/O
                         net (fo=1, routed)           1.008     7.665    divider/count0[31]_i_3_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.789 f  divider/count0[31]_i_1/O
                         net (fo=69, routed)          1.228     9.017    divider/count0[31]_i_1_n_0
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.152     9.169 r  divider/count2[0]_i_1/O
                         net (fo=32, routed)          0.863    10.031    divider/count2[0]_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  divider/count2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.448    14.795    divider/CLK
    SLICE_X33Y45         FDRE                                         r  divider/count2_reg[0]/C
                         clock pessimism              0.258    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.611    divider/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.928 r  divider/count0_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    divider/count0_reg[28]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[25]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.939 r  divider/count0_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    divider/count0_reg[28]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[27]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 divider/count3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.451    divider/CLK
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  divider/count3_reg[27]/Q
                         net (fo=3, routed)           0.148     1.763    divider/count3_reg[27]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  divider/count3[24]_i_2/O
                         net (fo=1, routed)           0.000     1.808    divider/count3[24]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.918    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.971 r  divider/count3_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    divider/count3_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.827     1.959    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[28]/C
                         clock pessimism             -0.245     1.714    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    divider/count3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 divider/count3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.451    divider/CLK
    SLICE_X34Y49         FDRE                                         r  divider/count3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.615 r  divider/count3_reg[27]/Q
                         net (fo=3, routed)           0.148     1.763    divider/count3_reg[27]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  divider/count3[24]_i_2/O
                         net (fo=1, routed)           0.000     1.808    divider/count3[24]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.917 r  divider/count3_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.918    divider/count3_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.984 r  divider/count3_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    divider/count3_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.827     1.959    divider/CLK
    SLICE_X34Y50         FDRE                                         r  divider/count3_reg[30]/C
                         clock pessimism             -0.245     1.714    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    divider/count3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.964 r  divider/count0_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    divider/count0_reg[28]_i_1_n_6
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[26]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.964 r  divider/count0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.964    divider/count0_reg[28]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y50         FDRE                                         r  divider/count0_reg[28]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  divider/count0_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    divider/count0_reg[28]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  divider/count0_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.967    divider/count0_reg[31]_i_2_n_7
    SLICE_X29Y51         FDRE                                         r  divider/count0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y51         FDRE                                         r  divider/count0_reg[29]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 divider/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X31Y49         FDRE                                         r  divider/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count1_reg[23]/Q
                         net (fo=2, routed)           0.169     1.762    divider/count1_reg[23]
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  divider/count1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.807    divider/count1[20]_i_2_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  divider/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    divider/count1_reg[20]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  divider/count1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    divider/count1_reg[24]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  divider/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.828     1.960    divider/CLK
    SLICE_X31Y50         FDRE                                         r  divider/count1_reg[24]/C
                         clock pessimism             -0.245     1.715    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    divider/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 divider/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X29Y49         FDRE                                         r  divider/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count0_reg[24]/Q
                         net (fo=2, routed)           0.120     1.714    divider/count0[24]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.874 r  divider/count0_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    divider/count0_reg[24]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  divider/count0_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    divider/count0_reg[28]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  divider/count0_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.978    divider/count0_reg[31]_i_2_n_5
    SLICE_X29Y51         FDRE                                         r  divider/count0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.830     1.961    divider/CLK
    SLICE_X29Y51         FDRE                                         r  divider/count0_reg[31]/C
                         clock pessimism             -0.245     1.716    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    divider/count0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 divider/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.566     1.452    divider/CLK
    SLICE_X33Y49         FDRE                                         r  divider/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  divider/count2_reg[19]/Q
                         net (fo=2, routed)           0.170     1.764    divider/count2_reg[19]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.809 r  divider/count2[16]_i_2/O
                         net (fo=1, routed)           0.000     1.809    divider/count2[16]_i_2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.924 r  divider/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.924    divider/count2_reg[16]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.978 r  divider/count2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.978    divider/count2_reg[20]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  divider/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.828     1.960    divider/CLK
    SLICE_X33Y50         FDRE                                         r  divider/count2_reg[20]/C
                         clock pessimism             -0.245     1.715    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    divider/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y44    divider/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46    divider/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46    divider/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46    divider/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    divider/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    divider/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    divider/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47    divider/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y48    divider/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44    divider/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44    divider/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47    divider/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47    divider/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44    divider/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44    divider/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46    divider/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47    divider/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47    divider/count0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6316 Endpoints
Min Delay          6316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[92][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.233ns  (logic 1.610ns (6.930%)  route 21.623ns (93.070%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.251    12.394    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.518 r  regs/dataMem[254][2]_i_12/O
                         net (fo=1, routed)           0.000    12.518    regs/dataMem[254][2]_i_12_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    12.727 r  regs/dataMem_reg[254][2]_i_6/O
                         net (fo=1, routed)           1.354    14.081    regs/dataMem_reg[254][2]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.297    14.378 r  regs/dataMem[254][2]_i_2/O
                         net (fo=16, routed)          2.697    17.076    regs/regReadData2[26]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.200 r  regs/dataMem[252][2]_i_2/O
                         net (fo=64, routed)          5.397    22.596    regs/dataMem[252][2]_i_2_n_0
    SLICE_X15Y102        LUT3 (Prop_lut3_I1_O)        0.152    22.748 r  regs/dataMem[92][2]_i_1/O
                         net (fo=1, routed)           0.484    23.233    dataMem/dataMem_reg[92][7]_1[2]
    SLICE_X15Y101        FDRE                                         r  dataMem/dataMem_reg[92][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[77][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.179ns  (logic 1.582ns (6.825%)  route 21.597ns (93.175%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.567    12.710    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  regs/dataMem[254][0]_i_12/O
                         net (fo=1, routed)           0.000    12.834    regs/dataMem[254][0]_i_12_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    13.043 r  regs/dataMem_reg[254][0]_i_6/O
                         net (fo=1, routed)           0.971    14.014    regs/dataMem_reg[254][0]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.297    14.311 r  regs/dataMem[254][0]_i_2/O
                         net (fo=16, routed)          2.962    17.273    regs/regReadData2[24]
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.124    17.397 r  regs/dataMem[253][0]_i_3/O
                         net (fo=1, routed)           0.286    17.683    alu/dataMem_reg[181][0]
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.807 r  alu/dataMem[253][0]_i_1/O
                         net (fo=32, routed)          5.372    23.179    dataMem/dataMem_reg[245][7]_0[0]
    SLICE_X14Y104        FDRE                                         r  dataMem/dataMem_reg[77][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[72][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.130ns  (logic 1.610ns (6.961%)  route 21.520ns (93.039%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.251    12.394    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.518 r  regs/dataMem[254][2]_i_12/O
                         net (fo=1, routed)           0.000    12.518    regs/dataMem[254][2]_i_12_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    12.727 r  regs/dataMem_reg[254][2]_i_6/O
                         net (fo=1, routed)           1.354    14.081    regs/dataMem_reg[254][2]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.297    14.378 r  regs/dataMem[254][2]_i_2/O
                         net (fo=16, routed)          2.697    17.076    regs/regReadData2[26]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.200 r  regs/dataMem[252][2]_i_2/O
                         net (fo=64, routed)          5.253    22.452    regs/dataMem[252][2]_i_2_n_0
    SLICE_X15Y104        LUT3 (Prop_lut3_I1_O)        0.152    22.604 r  regs/dataMem[72][2]_i_1/O
                         net (fo=1, routed)           0.526    23.130    dataMem/dataMem_reg[72][7]_1[2]
    SLICE_X14Y107        FDRE                                         r  dataMem/dataMem_reg[72][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[76][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.125ns  (logic 1.611ns (6.966%)  route 21.514ns (93.034%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.251    12.394    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.518 r  regs/dataMem[254][2]_i_12/O
                         net (fo=1, routed)           0.000    12.518    regs/dataMem[254][2]_i_12_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    12.727 r  regs/dataMem_reg[254][2]_i_6/O
                         net (fo=1, routed)           1.354    14.081    regs/dataMem_reg[254][2]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.297    14.378 r  regs/dataMem[254][2]_i_2/O
                         net (fo=16, routed)          2.697    17.076    regs/regReadData2[26]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.200 r  regs/dataMem[252][2]_i_2/O
                         net (fo=64, routed)          5.294    22.494    regs/dataMem[252][2]_i_2_n_0
    SLICE_X12Y108        LUT3 (Prop_lut3_I1_O)        0.153    22.647 r  regs/dataMem[76][2]_i_1/O
                         net (fo=1, routed)           0.479    23.125    dataMem/dataMem_reg[76][7]_1[2]
    SLICE_X12Y105        FDRE                                         r  dataMem/dataMem_reg[76][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[99][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.064ns  (logic 1.610ns (6.981%)  route 21.454ns (93.019%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.251    12.394    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.518 r  regs/dataMem[254][2]_i_12/O
                         net (fo=1, routed)           0.000    12.518    regs/dataMem[254][2]_i_12_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    12.727 r  regs/dataMem_reg[254][2]_i_6/O
                         net (fo=1, routed)           1.354    14.081    regs/dataMem_reg[254][2]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.297    14.378 r  regs/dataMem[254][2]_i_2/O
                         net (fo=16, routed)          2.769    17.147    regs/regReadData2[26]
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.124    17.271 r  regs/dataMem[255][2]_i_3/O
                         net (fo=64, routed)          5.118    22.389    regs/dataMem[255][2]_i_3_n_0
    SLICE_X21Y103        LUT3 (Prop_lut3_I1_O)        0.152    22.541 r  regs/dataMem[99][2]_i_1/O
                         net (fo=1, routed)           0.523    23.064    dataMem/dataMem_reg[99][7]_0[2]
    SLICE_X21Y104        FDRE                                         r  dataMem/dataMem_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[109][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.039ns  (logic 1.582ns (6.867%)  route 21.457ns (93.133%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.567    12.710    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  regs/dataMem[254][0]_i_12/O
                         net (fo=1, routed)           0.000    12.834    regs/dataMem[254][0]_i_12_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    13.043 r  regs/dataMem_reg[254][0]_i_6/O
                         net (fo=1, routed)           0.971    14.014    regs/dataMem_reg[254][0]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.297    14.311 r  regs/dataMem[254][0]_i_2/O
                         net (fo=16, routed)          2.962    17.273    regs/regReadData2[24]
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.124    17.397 r  regs/dataMem[253][0]_i_3/O
                         net (fo=1, routed)           0.286    17.683    alu/dataMem_reg[181][0]
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.807 r  alu/dataMem[253][0]_i_1/O
                         net (fo=32, routed)          5.232    23.039    dataMem/dataMem_reg[245][7]_0[0]
    SLICE_X27Y104        FDRE                                         r  dataMem/dataMem_reg[109][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[43][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.020ns  (logic 1.610ns (6.994%)  route 21.410ns (93.006%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.567    12.710    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  regs/dataMem[254][0]_i_12/O
                         net (fo=1, routed)           0.000    12.834    regs/dataMem[254][0]_i_12_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    13.043 r  regs/dataMem_reg[254][0]_i_6/O
                         net (fo=1, routed)           0.971    14.014    regs/dataMem_reg[254][0]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.297    14.311 r  regs/dataMem[254][0]_i_2/O
                         net (fo=16, routed)          3.159    17.470    regs/regReadData2[24]
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.124    17.594 r  regs/dataMem[255][0]_i_3/O
                         net (fo=64, routed)          4.639    22.233    regs/dataMem[255][0]_i_3_n_0
    SLICE_X31Y109        LUT3 (Prop_lut3_I1_O)        0.152    22.385 r  regs/dataMem[43][0]_i_1/O
                         net (fo=1, routed)           0.636    23.020    dataMem/dataMem_reg[43][7]_0[0]
    SLICE_X28Y109        FDRE                                         r  dataMem/dataMem_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[59][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.978ns  (logic 1.608ns (6.998%)  route 21.370ns (93.002%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.567    12.710    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  regs/dataMem[254][0]_i_12/O
                         net (fo=1, routed)           0.000    12.834    regs/dataMem[254][0]_i_12_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    13.043 r  regs/dataMem_reg[254][0]_i_6/O
                         net (fo=1, routed)           0.971    14.014    regs/dataMem_reg[254][0]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.297    14.311 r  regs/dataMem[254][0]_i_2/O
                         net (fo=16, routed)          3.159    17.470    regs/regReadData2[24]
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.124    17.594 r  regs/dataMem[255][0]_i_3/O
                         net (fo=64, routed)          4.851    22.445    regs/dataMem[255][0]_i_3_n_0
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.150    22.595 r  regs/dataMem[59][0]_i_1/O
                         net (fo=1, routed)           0.382    22.978    dataMem/dataMem_reg[59][7]_0[0]
    SLICE_X12Y107        FDRE                                         r  dataMem/dataMem_reg[59][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[86][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.957ns  (logic 1.458ns (6.351%)  route 21.499ns (93.649%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.251    12.394    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.518 r  regs/dataMem[254][2]_i_12/O
                         net (fo=1, routed)           0.000    12.518    regs/dataMem[254][2]_i_12_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    12.727 r  regs/dataMem_reg[254][2]_i_6/O
                         net (fo=1, routed)           1.354    14.081    regs/dataMem_reg[254][2]_i_6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.297    14.378 r  regs/dataMem[254][2]_i_2/O
                         net (fo=16, routed)          3.100    17.479    regs/regReadData2[26]
    SLICE_X51Y74         LUT6 (Prop_lut6_I0_O)        0.124    17.603 r  regs/dataMem[254][2]_i_1/O
                         net (fo=32, routed)          5.355    22.957    dataMem/dataMem_reg[246][7]_0[2]
    SLICE_X17Y102        FDRE                                         r  dataMem/dataMem_reg[86][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataMem/dataMem_reg[61][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.885ns  (logic 1.582ns (6.913%)  route 21.303ns (93.087%))
  Logic Levels:           8  (FDRE=1 LUT3=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          1.221     1.677    PC/PCValue[6]
    SLICE_X56Y68         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  PC/immediate_reg[19]_i_4/O
                         net (fo=6, routed)           1.218     3.019    PC/immediate_reg[19]_i_4_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     3.143 r  PC/immediate_reg[11]_i_2/O
                         net (fo=130, routed)         9.567    12.710    regs/dataMem_reg[1][7]_1[5]
    SLICE_X52Y107        LUT6 (Prop_lut6_I4_O)        0.124    12.834 r  regs/dataMem[254][0]_i_12/O
                         net (fo=1, routed)           0.000    12.834    regs/dataMem[254][0]_i_12_n_0
    SLICE_X52Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    13.043 r  regs/dataMem_reg[254][0]_i_6/O
                         net (fo=1, routed)           0.971    14.014    regs/dataMem_reg[254][0]_i_6_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I3_O)        0.297    14.311 r  regs/dataMem[254][0]_i_2/O
                         net (fo=16, routed)          2.962    17.273    regs/regReadData2[24]
    SLICE_X54Y80         LUT3 (Prop_lut3_I2_O)        0.124    17.397 r  regs/dataMem[253][0]_i_3/O
                         net (fo=1, routed)           0.286    17.683    alu/dataMem_reg[181][0]
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    17.807 r  alu/dataMem[253][0]_i_1/O
                         net (fo=32, routed)          5.078    22.885    dataMem/dataMem_reg[245][7]_0[0]
    SLICE_X14Y106        FDRE                                         r  dataMem/dataMem_reg[61][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.076%)  route 0.152ns (44.924%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          0.152     0.293    PC/PCValue[6]
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.338 r  PC/programCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.338    PC/programCounter[6]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  PC/programCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.565%)  route 0.241ns (56.435%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[4]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/programCounter_reg[4]/Q
                         net (fo=59, routed)          0.241     0.382    PC/PCValue[4]
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.427 r  PC/programCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    PC/programCounter[4]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  PC/programCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.221%)  route 0.255ns (57.779%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  PC/programCounter_reg[1]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/programCounter_reg[1]/Q
                         net (fo=49, routed)          0.255     0.396    branchAdder/programCounter_reg[2]_0[1]
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.441 r  branchAdder/programCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.441    PC/programCounter_reg[2]_0[1]
    SLICE_X53Y68         FDRE                                         r  PC/programCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.209ns (47.203%)  route 0.234ns (52.797%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[5]/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC/programCounter_reg[5]/Q
                         net (fo=31, routed)          0.234     0.398    PC/PCValue[5]
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.443 r  PC/programCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.443    PC/programCounter[5]_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  PC/programCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.950%)  route 0.257ns (58.050%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  PC/programCounter_reg[0]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/programCounter_reg[0]/Q
                         net (fo=50, routed)          0.257     0.398    branchAdder/programCounter_reg[2]_0[0]
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.443 r  branchAdder/programCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.443    PC/programCounter_reg[2]_0[0]
    SLICE_X53Y68         FDRE                                         r  PC/programCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/programCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.689%)  route 0.308ns (62.311%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  PC/programCounter_reg[2]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PC/programCounter_reg[2]/Q
                         net (fo=60, routed)          0.308     0.449    branchAdder/programCounter_reg[2]_0[2]
    SLICE_X53Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.494 r  branchAdder/programCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.494    PC/programCounter_reg[2]_0[2]
    SLICE_X53Y68         FDRE                                         r  PC/programCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/programCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            immGen/immediate_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.186ns (34.840%)  route 0.348ns (65.160%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE                         0.000     0.000 r  PC/programCounter_reg[6]/C
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/programCounter_reg[6]/Q
                         net (fo=23, routed)          0.348     0.489    PC/PCValue[6]
    SLICE_X56Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.534 r  PC/immediate_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.534    immGen/D[17]
    SLICE_X56Y71         LDCE                                         r  immGen/immediate_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/ALUOut_reg[2]_rep__9/G
                            (positive level-sensitive latch)
  Destination:            dataMem/dataMem_reg[189][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.226ns (39.849%)  route 0.341ns (60.151%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         LDCE                         0.000     0.000 r  alu/ALUOut_reg[2]_rep__9/G
    SLICE_X54Y75         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  alu/ALUOut_reg[2]_rep__9/Q
                         net (fo=99, routed)          0.188     0.369    alu/ALUOut_reg[31]_i_1_7
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.414 r  alu/dataMem[253][1]_i_1/O
                         net (fo=32, routed)          0.153     0.567    dataMem/dataMem_reg[245][7]_0[1]
    SLICE_X56Y79         FDRE                                         r  dataMem/dataMem_reg[189][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/ALUOut_reg[1]_rep__4/G
                            (positive level-sensitive latch)
  Destination:            dataMem/dataMem_reg[164][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.226ns (39.755%)  route 0.342ns (60.245%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         LDCE                         0.000     0.000 r  alu/ALUOut_reg[1]_rep__4/G
    SLICE_X54Y94         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  alu/ALUOut_reg[1]_rep__4/Q
                         net (fo=122, routed)         0.274     0.455    alu/ALUOut_reg[31]_i_1_14
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.045     0.500 r  alu/dataMem[164][7]_i_1/O
                         net (fo=8, routed)           0.069     0.568    dataMem/dataMem_reg[164][7]_0[0]
    SLICE_X50Y92         FDRE                                         r  dataMem/dataMem_reg[164][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/ALUOut_reg[1]_rep__4/G
                            (positive level-sensitive latch)
  Destination:            dataMem/dataMem_reg[164][5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.226ns (39.755%)  route 0.342ns (60.245%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         LDCE                         0.000     0.000 r  alu/ALUOut_reg[1]_rep__4/G
    SLICE_X54Y94         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  alu/ALUOut_reg[1]_rep__4/Q
                         net (fo=122, routed)         0.274     0.455    alu/ALUOut_reg[31]_i_1_14
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.045     0.500 r  alu/dataMem[164][7]_i_1/O
                         net (fo=8, routed)           0.069     0.568    dataMem/dataMem_reg[164][7]_0[0]
    SLICE_X50Y92         FDRE                                         r  dataMem/dataMem_reg[164][5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          3088 Endpoints
Min Delay          3088 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[6][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.051ns  (logic 1.732ns (12.330%)  route 12.319ns (87.670%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT5 (Prop_lut5_I4_O)        0.152    12.403 r  alu/dataMem[6][7]_i_1/O
                         net (fo=8, routed)           1.648    14.051    dataMem/dataMem_reg[6][7]_0[0]
    SLICE_X34Y103        FDRE                                         r  dataMem/dataMem_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[6][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.051ns  (logic 1.732ns (12.330%)  route 12.319ns (87.670%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT5 (Prop_lut5_I4_O)        0.152    12.403 r  alu/dataMem[6][7]_i_1/O
                         net (fo=8, routed)           1.648    14.051    dataMem/dataMem_reg[6][7]_0[0]
    SLICE_X34Y103        FDRE                                         r  dataMem/dataMem_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[6][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.886ns  (logic 1.732ns (12.476%)  route 12.154ns (87.524%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT5 (Prop_lut5_I4_O)        0.152    12.403 r  alu/dataMem[6][7]_i_1/O
                         net (fo=8, routed)           1.483    13.886    dataMem/dataMem_reg[6][7]_0[0]
    SLICE_X33Y105        FDRE                                         r  dataMem/dataMem_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[6][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.746ns  (logic 1.732ns (12.603%)  route 12.014ns (87.397%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT5 (Prop_lut5_I4_O)        0.152    12.403 r  alu/dataMem[6][7]_i_1/O
                         net (fo=8, routed)           1.343    13.746    dataMem/dataMem_reg[6][7]_0[0]
    SLICE_X33Y106        FDRE                                         r  dataMem/dataMem_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[37][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.694ns  (logic 1.704ns (12.447%)  route 11.989ns (87.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.537    12.149    alu/dataMem
    SLICE_X35Y112        LUT4 (Prop_lut4_I3_O)        0.124    12.273 r  alu/dataMem[37][7]_i_1/O
                         net (fo=8, routed)           1.420    13.694    dataMem/dataMem_reg[37][7]_0[0]
    SLICE_X28Y122        FDRE                                         r  dataMem/dataMem_reg[37][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[38][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.645ns  (logic 1.698ns (12.448%)  route 11.946ns (87.552%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.537    12.149    alu/dataMem
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.118    12.267 r  alu/dataMem[38][7]_i_1/O
                         net (fo=8, routed)           1.377    13.645    dataMem/dataMem_reg[38][7]_0[0]
    SLICE_X26Y124        FDRE                                         r  dataMem/dataMem_reg[38][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[38][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 1.698ns (12.455%)  route 11.938ns (87.545%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.537    12.149    alu/dataMem
    SLICE_X35Y112        LUT5 (Prop_lut5_I4_O)        0.118    12.267 r  alu/dataMem[38][7]_i_1/O
                         net (fo=8, routed)           1.369    13.637    dataMem/dataMem_reg[38][7]_0[0]
    SLICE_X26Y122        FDRE                                         r  dataMem/dataMem_reg[38][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[6][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.556ns  (logic 1.732ns (12.780%)  route 11.824ns (87.220%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT5 (Prop_lut5_I4_O)        0.152    12.403 r  alu/dataMem[6][7]_i_1/O
                         net (fo=8, routed)           1.153    13.556    dataMem/dataMem_reg[6][7]_0[0]
    SLICE_X33Y117        FDRE                                         r  dataMem/dataMem_reg[6][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[5][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.545ns  (logic 1.704ns (12.584%)  route 11.841ns (87.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT4 (Prop_lut4_I3_O)        0.124    12.375 r  alu/dataMem[5][7]_i_1/O
                         net (fo=8, routed)           1.170    13.545    dataMem/dataMem_reg[5][7]_0[0]
    SLICE_X34Y104        FDRE                                         r  dataMem/dataMem_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataMem/dataMem_reg[5][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.545ns  (logic 1.704ns (12.584%)  route 11.841ns (87.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          2.032     3.488    control/PCIncrement_IBUF
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.612 r  control/dataMem[255][7]_i_3/O
                         net (fo=256, routed)         8.639    12.251    alu/dataMem
    SLICE_X36Y112        LUT4 (Prop_lut4_I3_O)        0.124    12.375 r  alu/dataMem[5][7]_i_1/O
                         net (fo=8, routed)           1.170    13.545    dataMem/dataMem_reg[5][7]_0[0]
    SLICE_X34Y104        FDRE                                         r  dataMem/dataMem_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[11][14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.270ns (24.662%)  route 0.823ns (75.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.621     0.846    PC/PCIncrement_IBUF
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  PC/registers[11][31]_i_1/O
                         net (fo=32, routed)          0.202     1.093    regs/registers_reg[11][31]_0[0]
    SLICE_X62Y67         FDRE                                         r  regs/registers_reg[11][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[0][19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.152ns  (logic 0.270ns (23.404%)  route 0.882ns (76.596%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.662     0.886    PC/PCIncrement_IBUF
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  PC/registers[0][31]_i_1/O
                         net (fo=32, routed)          0.221     1.152    regs/registers_reg[0][31]_0[0]
    SLICE_X62Y72         FDRE                                         r  regs/registers_reg[0][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[0][13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.270ns (23.384%)  route 0.883ns (76.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.662     0.886    PC/PCIncrement_IBUF
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  PC/registers[0][31]_i_1/O
                         net (fo=32, routed)          0.222     1.153    regs/registers_reg[0][31]_0[0]
    SLICE_X60Y69         FDRE                                         r  regs/registers_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[0][14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.270ns (23.384%)  route 0.883ns (76.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.662     0.886    PC/PCIncrement_IBUF
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  PC/registers[0][31]_i_1/O
                         net (fo=32, routed)          0.222     1.153    regs/registers_reg[0][31]_0[0]
    SLICE_X60Y69         FDRE                                         r  regs/registers_reg[0][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[0][15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.270ns (23.384%)  route 0.883ns (76.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.662     0.886    PC/PCIncrement_IBUF
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  PC/registers[0][31]_i_1/O
                         net (fo=32, routed)          0.222     1.153    regs/registers_reg[0][31]_0[0]
    SLICE_X60Y69         FDRE                                         r  regs/registers_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[22][14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.161ns  (logic 0.270ns (23.212%)  route 0.892ns (76.788%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.585     0.809    PC/PCIncrement_IBUF
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  PC/registers[22][31]_i_1/O
                         net (fo=32, routed)          0.307     1.161    regs/registers_reg[22][31]_0[0]
    SLICE_X56Y67         FDRE                                         r  regs/registers_reg[22][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[11][15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.167ns  (logic 0.270ns (23.090%)  route 0.898ns (76.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.621     0.846    PC/PCIncrement_IBUF
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  PC/registers[11][31]_i_1/O
                         net (fo=32, routed)          0.277     1.167    regs/registers_reg[11][31]_0[0]
    SLICE_X60Y72         FDRE                                         r  regs/registers_reg[11][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[11][13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.270ns (23.029%)  route 0.901ns (76.971%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.621     0.846    PC/PCIncrement_IBUF
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  PC/registers[11][31]_i_1/O
                         net (fo=32, routed)          0.280     1.171    regs/registers_reg[11][31]_0[0]
    SLICE_X57Y68         FDRE                                         r  regs/registers_reg[11][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[23][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.270ns (23.019%)  route 0.901ns (76.981%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.624     0.848    PC/PCIncrement_IBUF
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.893 r  PC/registers[23][31]_i_1/O
                         net (fo=32, routed)          0.278     1.171    regs/registers_reg[23][31]_0[0]
    SLICE_X54Y67         FDRE                                         r  regs/registers_reg[23][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCIncrement
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[23][14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.270ns (23.019%)  route 0.901ns (76.981%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  PCIncrement (IN)
                         net (fo=0)                   0.000     0.000    PCIncrement
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  PCIncrement_IBUF_inst/O
                         net (fo=41, routed)          0.624     0.848    PC/PCIncrement_IBUF
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.893 r  PC/registers[23][31]_i_1/O
                         net (fo=32, routed)          0.278     1.171    regs/registers_reg[23][31]_0[0]
    SLICE_X54Y67         FDRE                                         r  regs/registers_reg[23][14]/CE
  -------------------------------------------------------------------    -------------------





