#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b49e499d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b49e499f20 .scope module, "and8b1" "and8b1" 3 55;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 8 "e";
o000001b49e59f848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001b49e569420 .functor AND 8, L_000001b49e615bf0, o000001b49e59f848, C4<11111111>, C4<11111111>;
v000001b49e585c60_0 .net *"_ivl_0", 7 0, L_000001b49e615bf0;  1 drivers
L_000001b49e624108 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001b49e585bc0_0 .net *"_ivl_3", 6 0, L_000001b49e624108;  1 drivers
v000001b49e585080_0 .net "a", 7 0, o000001b49e59f848;  0 drivers
v000001b49e5865c0_0 .net "e", 7 0, L_000001b49e569420;  1 drivers
o000001b49e59f8a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b49e584d60_0 .net "s", 0 0, o000001b49e59f8a8;  0 drivers
L_000001b49e615bf0 .concat [ 1 7 0 0], o000001b49e59f8a8, L_000001b49e624108;
S_000001b49e4aedf0 .scope module, "tb_alu" "tb_alu" 3 182;
 .timescale 0 0;
v000001b49e614a70_0 .var "a", 7 0;
v000001b49e614930_0 .var "b", 7 0;
v000001b49e6149d0_0 .net "carry", 0 0, L_000001b49e683880;  1 drivers
v000001b49e616190_0 .var "command", 3 0;
v000001b49e615010_0 .net "out", 7 0, L_000001b49e682e70;  1 drivers
S_000001b49e4aef80 .scope module, "dut" "alu" 3 188, 3 148 0, S_000001b49e4aedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "command";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "carry";
L_000001b49e568a80 .functor NOT 1, L_000001b49e615d30, C4<0>, C4<0>, C4<0>;
L_000001b49e568b60 .functor NOT 1, L_000001b49e66d110, C4<0>, C4<0>, C4<0>;
L_000001b49e568ee0 .functor AND 1, L_000001b49e568a80, L_000001b49e568b60, C4<1>, C4<1>;
L_000001b49e568fc0 .functor NOT 1, L_000001b49e66c530, C4<0>, C4<0>, C4<0>;
L_000001b49e569180 .functor AND 1, L_000001b49e66c210, L_000001b49e568fc0, C4<1>, C4<1>;
v000001b49e614430_0 .net *"_ivl_1", 0 0, L_000001b49e615d30;  1 drivers
v000001b49e614ed0_0 .net *"_ivl_11", 0 0, L_000001b49e66c210;  1 drivers
v000001b49e614b10_0 .net *"_ivl_13", 0 0, L_000001b49e66c530;  1 drivers
v000001b49e6164b0_0 .net *"_ivl_14", 0 0, L_000001b49e568fc0;  1 drivers
v000001b49e614570_0 .net *"_ivl_2", 0 0, L_000001b49e568a80;  1 drivers
v000001b49e616050_0 .net *"_ivl_5", 0 0, L_000001b49e66d110;  1 drivers
v000001b49e6156f0_0 .net *"_ivl_6", 0 0, L_000001b49e568b60;  1 drivers
v000001b49e6158d0_0 .net "a", 7 0, v000001b49e614a70_0;  1 drivers
v000001b49e615fb0_0 .var "add", 0 0;
v000001b49e614f70_0 .net "b", 7 0, v000001b49e614930_0;  1 drivers
v000001b49e615790_0 .net "carry", 0 0, L_000001b49e683880;  alias, 1 drivers
v000001b49e6147f0_0 .net "carry1", 0 0, L_000001b49e674870;  1 drivers
v000001b49e614890_0 .net "carry2", 0 0, L_000001b49e6767a0;  1 drivers
v000001b49e615290_0 .net "carry3", 0 0, L_000001b49e681510;  1 drivers
v000001b49e615470_0 .net "carry4", 0 0, L_000001b49e681c80;  1 drivers
v000001b49e615970_0 .net "carry_select1", 0 0, L_000001b49e568ee0;  1 drivers
v000001b49e6160f0_0 .net "carry_select2", 0 0, L_000001b49e569180;  1 drivers
v000001b49e615a10_0 .net "command", 3 0, v000001b49e616190_0;  1 drivers
v000001b49e615ab0 .array "inp", 15 0;
v000001b49e615ab0_0 .net v000001b49e615ab0 0, 7 0, L_000001b49e66d390; 1 drivers
v000001b49e615ab0_1 .net v000001b49e615ab0 1, 7 0, L_000001b49e66e290; 1 drivers
v000001b49e615ab0_2 .net v000001b49e615ab0 2, 7 0, L_000001b49e677920; 1 drivers
v000001b49e615ab0_3 .net v000001b49e615ab0 3, 7 0, L_000001b49e676500; 1 drivers
v000001b49e615ab0_4 .net v000001b49e615ab0 4, 7 0, L_000001b49e677bc0; 1 drivers
v000001b49e615ab0_5 .net v000001b49e615ab0 5, 7 0, L_000001b49e6765e0; 1 drivers
v000001b49e615ab0_6 .net v000001b49e615ab0 6, 7 0, L_000001b49e677a00; 1 drivers
v000001b49e615ab0_7 .net v000001b49e615ab0 7, 7 0, L_000001b49e66cad0; 1 drivers
v000001b49e615ab0_8 .net v000001b49e615ab0 8, 7 0, L_000001b49e670590; 1 drivers
v000001b49e615ab0_9 .net v000001b49e615ab0 9, 7 0, L_000001b49e66f910; 1 drivers
v000001b49e615ab0_10 .net v000001b49e615ab0 10, 7 0, L_000001b49e672f70; 1 drivers
v000001b49e615ab0_11 .net v000001b49e615ab0 11, 7 0, L_000001b49e680cc0; 1 drivers
v000001b49e615ab0_12 .net v000001b49e615ab0 12, 7 0, L_000001b49e681dd0; 1 drivers
v000001b49e615ab0_13 .net v000001b49e615ab0 13, 7 0, L_000001b49e6835e0; 1 drivers
v000001b49e615ab0_14 .net v000001b49e615ab0 14, 7 0, L_000001b49e682070; 1 drivers
v000001b49e615ab0_15 .net v000001b49e615ab0 15, 7 0, L_000001b49e682230; 1 drivers
v000001b49e615b50_0 .net "out", 7 0, L_000001b49e682e70;  alias, 1 drivers
v000001b49e615c90_0 .var "sub", 0 0;
L_000001b49e615d30 .part v000001b49e616190_0, 2, 1;
L_000001b49e66d110 .part v000001b49e616190_0, 1, 1;
L_000001b49e66c210 .part v000001b49e616190_0, 3, 1;
L_000001b49e66c530 .part v000001b49e616190_0, 2, 1;
L_000001b49e66e330 .part v000001b49e616190_0, 3, 1;
S_000001b49e48f170 .scope module, "add1" "subAdd" 3 170, 3 71 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e5f8f70_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5f8ed0_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5f9830_0 .net "b2", 7 0, L_000001b49e66feb0;  1 drivers
v000001b49e5f9d30_0 .net "cin", 0 0, v000001b49e615fb0_0;  1 drivers
v000001b49e5f93d0_0 .net "cout", 0 0, L_000001b49e681510;  alias, 1 drivers
v000001b49e5f9b50_0 .net "s", 7 0, L_000001b49e66f910;  alias, 1 drivers
S_000001b49e48f300 .scope module, "dut" "rippleCA" 3 79, 3 27 0, S_000001b49e48f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e586d40_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e586f20_0 .net "b", 7 0, L_000001b49e66feb0;  alias, 1 drivers
v000001b49e5130e0_0 .net "cin", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
v000001b49e5f89d0_0 .net "conn", 6 0, L_000001b49e66f0f0;  1 drivers
v000001b49e5f9f10_0 .net "cout", 0 0, L_000001b49e681510;  alias, 1 drivers
v000001b49e5f9bf0_0 .net "s", 7 0, L_000001b49e66f910;  alias, 1 drivers
L_000001b49e66f4b0 .part v000001b49e614a70_0, 0, 1;
L_000001b49e66fa50 .part L_000001b49e66feb0, 0, 1;
L_000001b49e66fc30 .part v000001b49e614a70_0, 1, 1;
L_000001b49e670a90 .part L_000001b49e66feb0, 1, 1;
L_000001b49e66edd0 .part L_000001b49e66f0f0, 0, 1;
L_000001b49e66ec90 .part v000001b49e614a70_0, 2, 1;
L_000001b49e671030 .part L_000001b49e66feb0, 2, 1;
L_000001b49e66ed30 .part L_000001b49e66f0f0, 1, 1;
L_000001b49e66f550 .part v000001b49e614a70_0, 3, 1;
L_000001b49e66f370 .part L_000001b49e66feb0, 3, 1;
L_000001b49e66ea10 .part L_000001b49e66f0f0, 2, 1;
L_000001b49e6701d0 .part v000001b49e614a70_0, 4, 1;
L_000001b49e66ee70 .part L_000001b49e66feb0, 4, 1;
L_000001b49e66ef10 .part L_000001b49e66f0f0, 3, 1;
L_000001b49e66f690 .part v000001b49e614a70_0, 5, 1;
L_000001b49e670630 .part L_000001b49e66feb0, 5, 1;
L_000001b49e66f7d0 .part L_000001b49e66f0f0, 4, 1;
L_000001b49e66efb0 .part v000001b49e614a70_0, 6, 1;
L_000001b49e670db0 .part L_000001b49e66feb0, 6, 1;
L_000001b49e670810 .part L_000001b49e66f0f0, 5, 1;
LS_000001b49e66f0f0_0_0 .concat8 [ 1 1 1 1], L_000001b49e67fcd0, L_000001b49e67f480, L_000001b49e67e450, L_000001b49e67ef40;
LS_000001b49e66f0f0_0_4 .concat8 [ 1 1 1 0], L_000001b49e67e840, L_000001b49e67fbf0, L_000001b49e6800c0;
L_000001b49e66f0f0 .concat8 [ 4 3 0 0], LS_000001b49e66f0f0_0_0, LS_000001b49e66f0f0_0_4;
L_000001b49e6710d0 .part v000001b49e614a70_0, 7, 1;
L_000001b49e6708b0 .part L_000001b49e66feb0, 7, 1;
L_000001b49e66f870 .part L_000001b49e66f0f0, 6, 1;
LS_000001b49e66f910_0_0 .concat8 [ 1 1 1 1], L_000001b49e67edf0, L_000001b49e67fd40, L_000001b49e67e920, L_000001b49e67ee60;
LS_000001b49e66f910_0_4 .concat8 [ 1 1 1 1], L_000001b49e67f2c0, L_000001b49e67f640, L_000001b49e67fe90, L_000001b49e6815f0;
L_000001b49e66f910 .concat8 [ 4 4 0 0], LS_000001b49e66f910_0_0, LS_000001b49e66f910_0_4;
S_000001b49e4861f0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e577770 .param/l "i" 0 3 36, +C4<00>;
S_000001b49e486380 .scope generate, "genblk1" "genblk1" 3 37, 3 37 0, S_000001b49e4861f0;
 .timescale 0 0;
S_000001b49e494000 .scope module, "fa" "fullAdder" 3 38, 3 19 0, S_000001b49e486380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67ea70 .functor XOR 1, L_000001b49e66f4b0, L_000001b49e66fa50, C4<0>, C4<0>;
L_000001b49e67edf0 .functor XOR 1, L_000001b49e67ea70, v000001b49e615fb0_0, C4<0>, C4<0>;
L_000001b49e67f950 .functor AND 1, L_000001b49e66f4b0, L_000001b49e66fa50, C4<1>, C4<1>;
L_000001b49e67e290 .functor AND 1, L_000001b49e66fa50, v000001b49e615fb0_0, C4<1>, C4<1>;
L_000001b49e67ed80 .functor OR 1, L_000001b49e67f950, L_000001b49e67e290, C4<0>, C4<0>;
L_000001b49e67f6b0 .functor AND 1, L_000001b49e66f4b0, v000001b49e615fb0_0, C4<1>, C4<1>;
L_000001b49e67fcd0 .functor OR 1, L_000001b49e67ed80, L_000001b49e67f6b0, C4<0>, C4<0>;
v000001b49e585440_0 .net *"_ivl_0", 0 0, L_000001b49e67ea70;  1 drivers
v000001b49e585120_0 .net *"_ivl_10", 0 0, L_000001b49e67f6b0;  1 drivers
v000001b49e5851c0_0 .net *"_ivl_4", 0 0, L_000001b49e67f950;  1 drivers
v000001b49e586020_0 .net *"_ivl_6", 0 0, L_000001b49e67e290;  1 drivers
v000001b49e586160_0 .net *"_ivl_8", 0 0, L_000001b49e67ed80;  1 drivers
v000001b49e5858a0_0 .net "a", 0 0, L_000001b49e66f4b0;  1 drivers
v000001b49e586660_0 .net "b", 0 0, L_000001b49e66fa50;  1 drivers
v000001b49e5854e0_0 .net "cin", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
v000001b49e5845e0_0 .net "cout", 0 0, L_000001b49e67fcd0;  1 drivers
v000001b49e584a40_0 .net "s", 0 0, L_000001b49e67edf0;  1 drivers
S_000001b49e494190 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e5774b0 .param/l "i" 0 3 36, +C4<01>;
S_000001b49e498040 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e494190;
 .timescale 0 0;
S_000001b49e4981d0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e498040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67eae0 .functor XOR 1, L_000001b49e66fc30, L_000001b49e670a90, C4<0>, C4<0>;
L_000001b49e67fd40 .functor XOR 1, L_000001b49e67eae0, L_000001b49e66edd0, C4<0>, C4<0>;
L_000001b49e67f250 .functor AND 1, L_000001b49e66fc30, L_000001b49e670a90, C4<1>, C4<1>;
L_000001b49e67fa30 .functor AND 1, L_000001b49e670a90, L_000001b49e66edd0, C4<1>, C4<1>;
L_000001b49e67eb50 .functor OR 1, L_000001b49e67f250, L_000001b49e67fa30, C4<0>, C4<0>;
L_000001b49e67fb10 .functor AND 1, L_000001b49e66fc30, L_000001b49e66edd0, C4<1>, C4<1>;
L_000001b49e67f480 .functor OR 1, L_000001b49e67eb50, L_000001b49e67fb10, C4<0>, C4<0>;
v000001b49e586700_0 .net *"_ivl_0", 0 0, L_000001b49e67eae0;  1 drivers
v000001b49e584e00_0 .net *"_ivl_10", 0 0, L_000001b49e67fb10;  1 drivers
v000001b49e585760_0 .net *"_ivl_4", 0 0, L_000001b49e67f250;  1 drivers
v000001b49e586340_0 .net *"_ivl_6", 0 0, L_000001b49e67fa30;  1 drivers
v000001b49e5859e0_0 .net *"_ivl_8", 0 0, L_000001b49e67eb50;  1 drivers
v000001b49e584c20_0 .net "a", 0 0, L_000001b49e66fc30;  1 drivers
v000001b49e585260_0 .net "b", 0 0, L_000001b49e670a90;  1 drivers
v000001b49e5867a0_0 .net "cin", 0 0, L_000001b49e66edd0;  1 drivers
v000001b49e585620_0 .net "cout", 0 0, L_000001b49e67f480;  1 drivers
v000001b49e584860_0 .net "s", 0 0, L_000001b49e67fd40;  1 drivers
S_000001b49e497b10 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e577f70 .param/l "i" 0 3 36, +C4<010>;
S_000001b49e497ca0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e497b10;
 .timescale 0 0;
S_000001b49e4965d0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e497ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67e300 .functor XOR 1, L_000001b49e66ec90, L_000001b49e671030, C4<0>, C4<0>;
L_000001b49e67e920 .functor XOR 1, L_000001b49e67e300, L_000001b49e66ed30, C4<0>, C4<0>;
L_000001b49e67e3e0 .functor AND 1, L_000001b49e66ec90, L_000001b49e671030, C4<1>, C4<1>;
L_000001b49e67ec30 .functor AND 1, L_000001b49e671030, L_000001b49e66ed30, C4<1>, C4<1>;
L_000001b49e67ed10 .functor OR 1, L_000001b49e67e3e0, L_000001b49e67ec30, C4<0>, C4<0>;
L_000001b49e67e530 .functor AND 1, L_000001b49e66ec90, L_000001b49e66ed30, C4<1>, C4<1>;
L_000001b49e67e450 .functor OR 1, L_000001b49e67ed10, L_000001b49e67e530, C4<0>, C4<0>;
v000001b49e586200_0 .net *"_ivl_0", 0 0, L_000001b49e67e300;  1 drivers
v000001b49e585a80_0 .net *"_ivl_10", 0 0, L_000001b49e67e530;  1 drivers
v000001b49e584ea0_0 .net *"_ivl_4", 0 0, L_000001b49e67e3e0;  1 drivers
v000001b49e5844a0_0 .net *"_ivl_6", 0 0, L_000001b49e67ec30;  1 drivers
v000001b49e586b60_0 .net *"_ivl_8", 0 0, L_000001b49e67ed10;  1 drivers
v000001b49e5856c0_0 .net "a", 0 0, L_000001b49e66ec90;  1 drivers
v000001b49e585d00_0 .net "b", 0 0, L_000001b49e671030;  1 drivers
v000001b49e584f40_0 .net "cin", 0 0, L_000001b49e66ed30;  1 drivers
v000001b49e586480_0 .net "cout", 0 0, L_000001b49e67e450;  1 drivers
v000001b49e585b20_0 .net "s", 0 0, L_000001b49e67e920;  1 drivers
S_000001b49e496760 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e5774f0 .param/l "i" 0 3 36, +C4<011>;
S_000001b49e49a6d0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e496760;
 .timescale 0 0;
S_000001b49e5f39c0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e49a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67e610 .functor XOR 1, L_000001b49e66f550, L_000001b49e66f370, C4<0>, C4<0>;
L_000001b49e67ee60 .functor XOR 1, L_000001b49e67e610, L_000001b49e66ea10, C4<0>, C4<0>;
L_000001b49e67f100 .functor AND 1, L_000001b49e66f550, L_000001b49e66f370, C4<1>, C4<1>;
L_000001b49e67f1e0 .functor AND 1, L_000001b49e66f370, L_000001b49e66ea10, C4<1>, C4<1>;
L_000001b49e67e680 .functor OR 1, L_000001b49e67f100, L_000001b49e67f1e0, C4<0>, C4<0>;
L_000001b49e67eed0 .functor AND 1, L_000001b49e66f550, L_000001b49e66ea10, C4<1>, C4<1>;
L_000001b49e67ef40 .functor OR 1, L_000001b49e67e680, L_000001b49e67eed0, C4<0>, C4<0>;
v000001b49e585300_0 .net *"_ivl_0", 0 0, L_000001b49e67e610;  1 drivers
v000001b49e585da0_0 .net *"_ivl_10", 0 0, L_000001b49e67eed0;  1 drivers
v000001b49e5863e0_0 .net *"_ivl_4", 0 0, L_000001b49e67f100;  1 drivers
v000001b49e586840_0 .net *"_ivl_6", 0 0, L_000001b49e67f1e0;  1 drivers
v000001b49e585e40_0 .net *"_ivl_8", 0 0, L_000001b49e67e680;  1 drivers
v000001b49e584ae0_0 .net "a", 0 0, L_000001b49e66f550;  1 drivers
v000001b49e5868e0_0 .net "b", 0 0, L_000001b49e66f370;  1 drivers
v000001b49e584720_0 .net "cin", 0 0, L_000001b49e66ea10;  1 drivers
v000001b49e586c00_0 .net "cout", 0 0, L_000001b49e67ef40;  1 drivers
v000001b49e5853a0_0 .net "s", 0 0, L_000001b49e67ee60;  1 drivers
S_000001b49e5f3060 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e577530 .param/l "i" 0 3 36, +C4<0100>;
S_000001b49e5f3510 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f3060;
 .timescale 0 0;
S_000001b49e5f3b50 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f3510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67e6f0 .functor XOR 1, L_000001b49e6701d0, L_000001b49e66ee70, C4<0>, C4<0>;
L_000001b49e67f2c0 .functor XOR 1, L_000001b49e67e6f0, L_000001b49e66ef10, C4<0>, C4<0>;
L_000001b49e67f5d0 .functor AND 1, L_000001b49e6701d0, L_000001b49e66ee70, C4<1>, C4<1>;
L_000001b49e67e760 .functor AND 1, L_000001b49e66ee70, L_000001b49e66ef10, C4<1>, C4<1>;
L_000001b49e67e7d0 .functor OR 1, L_000001b49e67f5d0, L_000001b49e67e760, C4<0>, C4<0>;
L_000001b49e67f330 .functor AND 1, L_000001b49e6701d0, L_000001b49e66ef10, C4<1>, C4<1>;
L_000001b49e67e840 .functor OR 1, L_000001b49e67e7d0, L_000001b49e67f330, C4<0>, C4<0>;
v000001b49e584540_0 .net *"_ivl_0", 0 0, L_000001b49e67e6f0;  1 drivers
v000001b49e586980_0 .net *"_ivl_10", 0 0, L_000001b49e67f330;  1 drivers
v000001b49e586a20_0 .net *"_ivl_4", 0 0, L_000001b49e67f5d0;  1 drivers
v000001b49e584680_0 .net *"_ivl_6", 0 0, L_000001b49e67e760;  1 drivers
v000001b49e584b80_0 .net *"_ivl_8", 0 0, L_000001b49e67e7d0;  1 drivers
v000001b49e587880_0 .net "a", 0 0, L_000001b49e6701d0;  1 drivers
v000001b49e586ca0_0 .net "b", 0 0, L_000001b49e66ee70;  1 drivers
v000001b49e587ce0_0 .net "cin", 0 0, L_000001b49e66ef10;  1 drivers
v000001b49e587380_0 .net "cout", 0 0, L_000001b49e67e840;  1 drivers
v000001b49e587740_0 .net "s", 0 0, L_000001b49e67f2c0;  1 drivers
S_000001b49e5f3ce0 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e577fb0 .param/l "i" 0 3 36, +C4<0101>;
S_000001b49e5f3e70 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f3ce0;
 .timescale 0 0;
S_000001b49e5f31f0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f3e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67f410 .functor XOR 1, L_000001b49e66f690, L_000001b49e670630, C4<0>, C4<0>;
L_000001b49e67f640 .functor XOR 1, L_000001b49e67f410, L_000001b49e66f7d0, C4<0>, C4<0>;
L_000001b49e67f720 .functor AND 1, L_000001b49e66f690, L_000001b49e670630, C4<1>, C4<1>;
L_000001b49e67f790 .functor AND 1, L_000001b49e670630, L_000001b49e66f7d0, C4<1>, C4<1>;
L_000001b49e67f800 .functor OR 1, L_000001b49e67f720, L_000001b49e67f790, C4<0>, C4<0>;
L_000001b49e67f9c0 .functor AND 1, L_000001b49e66f690, L_000001b49e66f7d0, C4<1>, C4<1>;
L_000001b49e67fbf0 .functor OR 1, L_000001b49e67f800, L_000001b49e67f9c0, C4<0>, C4<0>;
v000001b49e586fc0_0 .net *"_ivl_0", 0 0, L_000001b49e67f410;  1 drivers
v000001b49e5879c0_0 .net *"_ivl_10", 0 0, L_000001b49e67f9c0;  1 drivers
v000001b49e5872e0_0 .net *"_ivl_4", 0 0, L_000001b49e67f720;  1 drivers
v000001b49e5877e0_0 .net *"_ivl_6", 0 0, L_000001b49e67f790;  1 drivers
v000001b49e587920_0 .net *"_ivl_8", 0 0, L_000001b49e67f800;  1 drivers
v000001b49e587ba0_0 .net "a", 0 0, L_000001b49e66f690;  1 drivers
v000001b49e588140_0 .net "b", 0 0, L_000001b49e670630;  1 drivers
v000001b49e586de0_0 .net "cin", 0 0, L_000001b49e66f7d0;  1 drivers
v000001b49e587a60_0 .net "cout", 0 0, L_000001b49e67fbf0;  1 drivers
v000001b49e587b00_0 .net "s", 0 0, L_000001b49e67f640;  1 drivers
S_000001b49e5f36a0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e577ff0 .param/l "i" 0 3 36, +C4<0110>;
S_000001b49e5f3830 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f36a0;
 .timescale 0 0;
S_000001b49e5f3380 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67fe20 .functor XOR 1, L_000001b49e66efb0, L_000001b49e670db0, C4<0>, C4<0>;
L_000001b49e67fe90 .functor XOR 1, L_000001b49e67fe20, L_000001b49e670810, C4<0>, C4<0>;
L_000001b49e67ff70 .functor AND 1, L_000001b49e66efb0, L_000001b49e670db0, C4<1>, C4<1>;
L_000001b49e67ffe0 .functor AND 1, L_000001b49e670db0, L_000001b49e670810, C4<1>, C4<1>;
L_000001b49e67ff00 .functor OR 1, L_000001b49e67ff70, L_000001b49e67ffe0, C4<0>, C4<0>;
L_000001b49e680050 .functor AND 1, L_000001b49e66efb0, L_000001b49e670810, C4<1>, C4<1>;
L_000001b49e6800c0 .functor OR 1, L_000001b49e67ff00, L_000001b49e680050, C4<0>, C4<0>;
v000001b49e587c40_0 .net *"_ivl_0", 0 0, L_000001b49e67fe20;  1 drivers
v000001b49e5881e0_0 .net *"_ivl_10", 0 0, L_000001b49e680050;  1 drivers
v000001b49e586e80_0 .net *"_ivl_4", 0 0, L_000001b49e67ff70;  1 drivers
v000001b49e587240_0 .net *"_ivl_6", 0 0, L_000001b49e67ffe0;  1 drivers
v000001b49e587600_0 .net *"_ivl_8", 0 0, L_000001b49e67ff00;  1 drivers
v000001b49e587e20_0 .net "a", 0 0, L_000001b49e66efb0;  1 drivers
v000001b49e587d80_0 .net "b", 0 0, L_000001b49e670db0;  1 drivers
v000001b49e588280_0 .net "cin", 0 0, L_000001b49e670810;  1 drivers
v000001b49e5876a0_0 .net "cout", 0 0, L_000001b49e6800c0;  1 drivers
v000001b49e587420_0 .net "s", 0 0, L_000001b49e67fe90;  1 drivers
S_000001b49e5f4520 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 3 36, 3 36 0, S_000001b49e48f300;
 .timescale 0 0;
P_000001b49e5775b0 .param/l "i" 0 3 36, +C4<0111>;
S_000001b49e5f51a0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f4520;
 .timescale 0 0;
S_000001b49e5f57e0 .scope module, "fa" "fullAdder" 3 40, 3 19 0, S_000001b49e5f51a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67fdb0 .functor XOR 1, L_000001b49e6710d0, L_000001b49e6708b0, C4<0>, C4<0>;
L_000001b49e6815f0 .functor XOR 1, L_000001b49e67fdb0, L_000001b49e66f870, C4<0>, C4<0>;
L_000001b49e680d30 .functor AND 1, L_000001b49e6710d0, L_000001b49e6708b0, C4<1>, C4<1>;
L_000001b49e680860 .functor AND 1, L_000001b49e6708b0, L_000001b49e66f870, C4<1>, C4<1>;
L_000001b49e680a90 .functor OR 1, L_000001b49e680d30, L_000001b49e680860, C4<0>, C4<0>;
L_000001b49e681ba0 .functor AND 1, L_000001b49e6710d0, L_000001b49e66f870, C4<1>, C4<1>;
L_000001b49e681510 .functor OR 1, L_000001b49e680a90, L_000001b49e681ba0, C4<0>, C4<0>;
v000001b49e587ec0_0 .net *"_ivl_0", 0 0, L_000001b49e67fdb0;  1 drivers
v000001b49e587100_0 .net *"_ivl_10", 0 0, L_000001b49e681ba0;  1 drivers
v000001b49e587f60_0 .net *"_ivl_4", 0 0, L_000001b49e680d30;  1 drivers
v000001b49e587060_0 .net *"_ivl_6", 0 0, L_000001b49e680860;  1 drivers
v000001b49e5871a0_0 .net *"_ivl_8", 0 0, L_000001b49e680a90;  1 drivers
v000001b49e588000_0 .net "a", 0 0, L_000001b49e6710d0;  1 drivers
v000001b49e5874c0_0 .net "b", 0 0, L_000001b49e6708b0;  1 drivers
v000001b49e587560_0 .net "cin", 0 0, L_000001b49e66f870;  1 drivers
v000001b49e5880a0_0 .net "cout", 0 0, L_000001b49e681510;  alias, 1 drivers
v000001b49e588320_0 .net "s", 0 0, L_000001b49e6815f0;  1 drivers
S_000001b49e5f4390 .scope module, "mux" "mux8b2to1" 3 78, 3 47 0, S_000001b49e48f170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_000001b49e67e4c0 .functor NOT 8, L_000001b49e670590, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5f8a70_0 .net *"_ivl_0", 7 0, L_000001b49e67e4c0;  1 drivers
v000001b49e5f9010_0 .net "a", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5f9970_0 .net "e", 7 0, L_000001b49e66feb0;  alias, 1 drivers
v000001b49e5f9470_0 .net "s", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
L_000001b49e66feb0 .functor MUXZ 8, L_000001b49e670590, L_000001b49e67e4c0, v000001b49e615fb0_0, C4<>;
S_000001b49e5f4b60 .scope module, "addd" "subAdd" 3 159, 3 71 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e5ff5d0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5ff030_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5ff3f0_0 .net "b2", 7 0, L_000001b49e66df70;  1 drivers
v000001b49e5ffdf0_0 .net "cin", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
v000001b49e5fee50_0 .net "cout", 0 0, L_000001b49e674870;  alias, 1 drivers
v000001b49e5febd0_0 .net "s", 7 0, L_000001b49e66d390;  alias, 1 drivers
S_000001b49e5f49d0 .scope module, "dut" "rippleCA" 3 79, 3 27 0, S_000001b49e5f4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e5f63b0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5f6e50_0 .net "b", 7 0, L_000001b49e66df70;  alias, 1 drivers
v000001b49e5f82f0_0 .net "cin", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
v000001b49e5f86b0_0 .net "conn", 6 0, L_000001b49e66cb70;  1 drivers
v000001b49e5f6bd0_0 .net "cout", 0 0, L_000001b49e674870;  alias, 1 drivers
v000001b49e5f6f90_0 .net "s", 7 0, L_000001b49e66d390;  alias, 1 drivers
L_000001b49e66d2f0 .part v000001b49e614a70_0, 0, 1;
L_000001b49e66d610 .part L_000001b49e66df70, 0, 1;
L_000001b49e66ccb0 .part v000001b49e614a70_0, 1, 1;
L_000001b49e66cdf0 .part L_000001b49e66df70, 1, 1;
L_000001b49e66cc10 .part L_000001b49e66cb70, 0, 1;
L_000001b49e66de30 .part v000001b49e614a70_0, 2, 1;
L_000001b49e66d4d0 .part L_000001b49e66df70, 2, 1;
L_000001b49e66da70 .part L_000001b49e66cb70, 1, 1;
L_000001b49e66c670 .part v000001b49e614a70_0, 3, 1;
L_000001b49e66dc50 .part L_000001b49e66df70, 3, 1;
L_000001b49e66d570 .part L_000001b49e66cb70, 2, 1;
L_000001b49e66d1b0 .part v000001b49e614a70_0, 4, 1;
L_000001b49e66ce90 .part L_000001b49e66df70, 4, 1;
L_000001b49e66c490 .part L_000001b49e66cb70, 3, 1;
L_000001b49e66d250 .part v000001b49e614a70_0, 5, 1;
L_000001b49e66c5d0 .part L_000001b49e66df70, 5, 1;
L_000001b49e66ded0 .part L_000001b49e66cb70, 4, 1;
L_000001b49e66c850 .part v000001b49e614a70_0, 6, 1;
L_000001b49e66d750 .part L_000001b49e66df70, 6, 1;
L_000001b49e66e010 .part L_000001b49e66cb70, 5, 1;
LS_000001b49e66cb70_0_0 .concat8 [ 1 1 1 1], L_000001b49e569ff0, L_000001b49e569f80, L_000001b49e675ec0, L_000001b49e674560;
LS_000001b49e66cb70_0_4 .concat8 [ 1 1 1 0], L_000001b49e674e20, L_000001b49e675b40, L_000001b49e674cd0;
L_000001b49e66cb70 .concat8 [ 4 3 0 0], LS_000001b49e66cb70_0_0, LS_000001b49e66cb70_0_4;
L_000001b49e66cfd0 .part v000001b49e614a70_0, 7, 1;
L_000001b49e66e510 .part L_000001b49e66df70, 7, 1;
L_000001b49e66c710 .part L_000001b49e66cb70, 6, 1;
LS_000001b49e66d390_0_0 .concat8 [ 1 1 1 1], L_000001b49e569650, L_000001b49e569f10, L_000001b49e676010, L_000001b49e675ad0;
LS_000001b49e66d390_0_4 .concat8 [ 1 1 1 1], L_000001b49e675c20, L_000001b49e674950, L_000001b49e675d00, L_000001b49e674170;
L_000001b49e66d390 .concat8 [ 4 4 0 0], LS_000001b49e66d390_0_0, LS_000001b49e66d390_0_4;
S_000001b49e5f46b0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e578b30 .param/l "i" 0 3 36, +C4<00>;
S_000001b49e5f5c90 .scope generate, "genblk1" "genblk1" 3 37, 3 37 0, S_000001b49e5f46b0;
 .timescale 0 0;
S_000001b49e5f4840 .scope module, "fa" "fullAdder" 3 38, 3 19 0, S_000001b49e5f5c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e5692d0 .functor XOR 1, L_000001b49e66d2f0, L_000001b49e66d610, C4<0>, C4<0>;
L_000001b49e569650 .functor XOR 1, L_000001b49e5692d0, v000001b49e615fb0_0, C4<0>, C4<0>;
L_000001b49e5696c0 .functor AND 1, L_000001b49e66d2f0, L_000001b49e66d610, C4<1>, C4<1>;
L_000001b49e569730 .functor AND 1, L_000001b49e66d610, v000001b49e615fb0_0, C4<1>, C4<1>;
L_000001b49e5697a0 .functor OR 1, L_000001b49e5696c0, L_000001b49e569730, C4<0>, C4<0>;
L_000001b49e569810 .functor AND 1, L_000001b49e66d2f0, v000001b49e615fb0_0, C4<1>, C4<1>;
L_000001b49e569ff0 .functor OR 1, L_000001b49e5697a0, L_000001b49e569810, C4<0>, C4<0>;
v000001b49e5f8d90_0 .net *"_ivl_0", 0 0, L_000001b49e5692d0;  1 drivers
v000001b49e5f8890_0 .net *"_ivl_10", 0 0, L_000001b49e569810;  1 drivers
v000001b49e5f8e30_0 .net *"_ivl_4", 0 0, L_000001b49e5696c0;  1 drivers
v000001b49e5f8930_0 .net *"_ivl_6", 0 0, L_000001b49e569730;  1 drivers
v000001b49e5f9150_0 .net *"_ivl_8", 0 0, L_000001b49e5697a0;  1 drivers
v000001b49e5f9510_0 .net "a", 0 0, L_000001b49e66d2f0;  1 drivers
v000001b49e5f9330_0 .net "b", 0 0, L_000001b49e66d610;  1 drivers
v000001b49e5f91f0_0 .net "cin", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
v000001b49e5f8b10_0 .net "cout", 0 0, L_000001b49e569ff0;  1 drivers
v000001b49e5f8bb0_0 .net "s", 0 0, L_000001b49e569650;  1 drivers
S_000001b49e5f5650 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e5782f0 .param/l "i" 0 3 36, +C4<01>;
S_000001b49e5f5330 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f5650;
 .timescale 0 0;
S_000001b49e5f5010 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f5330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e569dc0 .functor XOR 1, L_000001b49e66ccb0, L_000001b49e66cdf0, C4<0>, C4<0>;
L_000001b49e569f10 .functor XOR 1, L_000001b49e569dc0, L_000001b49e66cc10, C4<0>, C4<0>;
L_000001b49e56a060 .functor AND 1, L_000001b49e66ccb0, L_000001b49e66cdf0, C4<1>, C4<1>;
L_000001b49e56a0d0 .functor AND 1, L_000001b49e66cdf0, L_000001b49e66cc10, C4<1>, C4<1>;
L_000001b49e569e30 .functor OR 1, L_000001b49e56a060, L_000001b49e56a0d0, C4<0>, C4<0>;
L_000001b49e569ea0 .functor AND 1, L_000001b49e66ccb0, L_000001b49e66cc10, C4<1>, C4<1>;
L_000001b49e569f80 .functor OR 1, L_000001b49e569e30, L_000001b49e569ea0, C4<0>, C4<0>;
v000001b49e5f8c50_0 .net *"_ivl_0", 0 0, L_000001b49e569dc0;  1 drivers
v000001b49e5f8cf0_0 .net *"_ivl_10", 0 0, L_000001b49e569ea0;  1 drivers
v000001b49e5f9ab0_0 .net *"_ivl_4", 0 0, L_000001b49e56a060;  1 drivers
v000001b49e5f9dd0_0 .net *"_ivl_6", 0 0, L_000001b49e56a0d0;  1 drivers
v000001b49e5f9790_0 .net *"_ivl_8", 0 0, L_000001b49e569e30;  1 drivers
v000001b49e5f9c90_0 .net "a", 0 0, L_000001b49e66ccb0;  1 drivers
v000001b49e5f90b0_0 .net "b", 0 0, L_000001b49e66cdf0;  1 drivers
v000001b49e5f9290_0 .net "cin", 0 0, L_000001b49e66cc10;  1 drivers
v000001b49e5f95b0_0 .net "cout", 0 0, L_000001b49e569f80;  1 drivers
v000001b49e5f9650_0 .net "s", 0 0, L_000001b49e569f10;  1 drivers
S_000001b49e5f54c0 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e5791b0 .param/l "i" 0 3 36, +C4<010>;
S_000001b49e5f4070 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f54c0;
 .timescale 0 0;
S_000001b49e5f4cf0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675f30 .functor XOR 1, L_000001b49e66de30, L_000001b49e66d4d0, C4<0>, C4<0>;
L_000001b49e676010 .functor XOR 1, L_000001b49e675f30, L_000001b49e66da70, C4<0>, C4<0>;
L_000001b49e675d70 .functor AND 1, L_000001b49e66de30, L_000001b49e66d4d0, C4<1>, C4<1>;
L_000001b49e676080 .functor AND 1, L_000001b49e66d4d0, L_000001b49e66da70, C4<1>, C4<1>;
L_000001b49e675de0 .functor OR 1, L_000001b49e675d70, L_000001b49e676080, C4<0>, C4<0>;
L_000001b49e675e50 .functor AND 1, L_000001b49e66de30, L_000001b49e66da70, C4<1>, C4<1>;
L_000001b49e675ec0 .functor OR 1, L_000001b49e675de0, L_000001b49e675e50, C4<0>, C4<0>;
v000001b49e5f96f0_0 .net *"_ivl_0", 0 0, L_000001b49e675f30;  1 drivers
v000001b49e5f9a10_0 .net *"_ivl_10", 0 0, L_000001b49e675e50;  1 drivers
v000001b49e5f98d0_0 .net *"_ivl_4", 0 0, L_000001b49e675d70;  1 drivers
v000001b49e5f9e70_0 .net *"_ivl_6", 0 0, L_000001b49e676080;  1 drivers
v000001b49e5f87f0_0 .net *"_ivl_8", 0 0, L_000001b49e675de0;  1 drivers
v000001b49e5f8430_0 .net "a", 0 0, L_000001b49e66de30;  1 drivers
v000001b49e5f7170_0 .net "b", 0 0, L_000001b49e66d4d0;  1 drivers
v000001b49e5f72b0_0 .net "cin", 0 0, L_000001b49e66da70;  1 drivers
v000001b49e5f6810_0 .net "cout", 0 0, L_000001b49e675ec0;  1 drivers
v000001b49e5f68b0_0 .net "s", 0 0, L_000001b49e676010;  1 drivers
S_000001b49e5f5e20 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e578a70 .param/l "i" 0 3 36, +C4<011>;
S_000001b49e5f4200 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f5e20;
 .timescale 0 0;
S_000001b49e5f5970 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f4200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675fa0 .functor XOR 1, L_000001b49e66c670, L_000001b49e66dc50, C4<0>, C4<0>;
L_000001b49e675ad0 .functor XOR 1, L_000001b49e675fa0, L_000001b49e66d570, C4<0>, C4<0>;
L_000001b49e675c90 .functor AND 1, L_000001b49e66c670, L_000001b49e66dc50, C4<1>, C4<1>;
L_000001b49e675210 .functor AND 1, L_000001b49e66dc50, L_000001b49e66d570, C4<1>, C4<1>;
L_000001b49e675050 .functor OR 1, L_000001b49e675c90, L_000001b49e675210, C4<0>, C4<0>;
L_000001b49e675bb0 .functor AND 1, L_000001b49e66c670, L_000001b49e66d570, C4<1>, C4<1>;
L_000001b49e674560 .functor OR 1, L_000001b49e675050, L_000001b49e675bb0, C4<0>, C4<0>;
v000001b49e5f7e90_0 .net *"_ivl_0", 0 0, L_000001b49e675fa0;  1 drivers
v000001b49e5f8390_0 .net *"_ivl_10", 0 0, L_000001b49e675bb0;  1 drivers
v000001b49e5f64f0_0 .net *"_ivl_4", 0 0, L_000001b49e675c90;  1 drivers
v000001b49e5f7cb0_0 .net *"_ivl_6", 0 0, L_000001b49e675210;  1 drivers
v000001b49e5f7670_0 .net *"_ivl_8", 0 0, L_000001b49e675050;  1 drivers
v000001b49e5f7490_0 .net "a", 0 0, L_000001b49e66c670;  1 drivers
v000001b49e5f8110_0 .net "b", 0 0, L_000001b49e66dc50;  1 drivers
v000001b49e5f70d0_0 .net "cin", 0 0, L_000001b49e66d570;  1 drivers
v000001b49e5f61d0_0 .net "cout", 0 0, L_000001b49e674560;  1 drivers
v000001b49e5f6590_0 .net "s", 0 0, L_000001b49e675ad0;  1 drivers
S_000001b49e5f4e80 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e5789f0 .param/l "i" 0 3 36, +C4<0100>;
S_000001b49e5f5b00 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5f4e80;
 .timescale 0 0;
S_000001b49e5fb4e0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5f5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675980 .functor XOR 1, L_000001b49e66d1b0, L_000001b49e66ce90, C4<0>, C4<0>;
L_000001b49e675c20 .functor XOR 1, L_000001b49e675980, L_000001b49e66c490, C4<0>, C4<0>;
L_000001b49e674640 .functor AND 1, L_000001b49e66d1b0, L_000001b49e66ce90, C4<1>, C4<1>;
L_000001b49e674c60 .functor AND 1, L_000001b49e66ce90, L_000001b49e66c490, C4<1>, C4<1>;
L_000001b49e674330 .functor OR 1, L_000001b49e674640, L_000001b49e674c60, C4<0>, C4<0>;
L_000001b49e675a60 .functor AND 1, L_000001b49e66d1b0, L_000001b49e66c490, C4<1>, C4<1>;
L_000001b49e674e20 .functor OR 1, L_000001b49e674330, L_000001b49e675a60, C4<0>, C4<0>;
v000001b49e5f8570_0 .net *"_ivl_0", 0 0, L_000001b49e675980;  1 drivers
v000001b49e5f7350_0 .net *"_ivl_10", 0 0, L_000001b49e675a60;  1 drivers
v000001b49e5f7f30_0 .net *"_ivl_4", 0 0, L_000001b49e674640;  1 drivers
v000001b49e5f6c70_0 .net *"_ivl_6", 0 0, L_000001b49e674c60;  1 drivers
v000001b49e5f6950_0 .net *"_ivl_8", 0 0, L_000001b49e674330;  1 drivers
v000001b49e5f81b0_0 .net "a", 0 0, L_000001b49e66d1b0;  1 drivers
v000001b49e5f7210_0 .net "b", 0 0, L_000001b49e66ce90;  1 drivers
v000001b49e5f6ef0_0 .net "cin", 0 0, L_000001b49e66c490;  1 drivers
v000001b49e5f6d10_0 .net "cout", 0 0, L_000001b49e674e20;  1 drivers
v000001b49e5f6a90_0 .net "s", 0 0, L_000001b49e675c20;  1 drivers
S_000001b49e5fbe40 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e578970 .param/l "i" 0 3 36, +C4<0101>;
S_000001b49e5fa6d0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5fbe40;
 .timescale 0 0;
S_000001b49e5fb1c0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5fa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e6743a0 .functor XOR 1, L_000001b49e66d250, L_000001b49e66c5d0, C4<0>, C4<0>;
L_000001b49e674950 .functor XOR 1, L_000001b49e6743a0, L_000001b49e66ded0, C4<0>, C4<0>;
L_000001b49e6748e0 .functor AND 1, L_000001b49e66d250, L_000001b49e66c5d0, C4<1>, C4<1>;
L_000001b49e6749c0 .functor AND 1, L_000001b49e66c5d0, L_000001b49e66ded0, C4<1>, C4<1>;
L_000001b49e6758a0 .functor OR 1, L_000001b49e6748e0, L_000001b49e6749c0, C4<0>, C4<0>;
L_000001b49e674250 .functor AND 1, L_000001b49e66d250, L_000001b49e66ded0, C4<1>, C4<1>;
L_000001b49e675b40 .functor OR 1, L_000001b49e6758a0, L_000001b49e674250, C4<0>, C4<0>;
v000001b49e5f6db0_0 .net *"_ivl_0", 0 0, L_000001b49e6743a0;  1 drivers
v000001b49e5f7530_0 .net *"_ivl_10", 0 0, L_000001b49e674250;  1 drivers
v000001b49e5f7b70_0 .net *"_ivl_4", 0 0, L_000001b49e6748e0;  1 drivers
v000001b49e5f73f0_0 .net *"_ivl_6", 0 0, L_000001b49e6749c0;  1 drivers
v000001b49e5f7850_0 .net *"_ivl_8", 0 0, L_000001b49e6758a0;  1 drivers
v000001b49e5f8070_0 .net "a", 0 0, L_000001b49e66d250;  1 drivers
v000001b49e5f7a30_0 .net "b", 0 0, L_000001b49e66c5d0;  1 drivers
v000001b49e5f6b30_0 .net "cin", 0 0, L_000001b49e66ded0;  1 drivers
v000001b49e5f6270_0 .net "cout", 0 0, L_000001b49e675b40;  1 drivers
v000001b49e5f7c10_0 .net "s", 0 0, L_000001b49e674950;  1 drivers
S_000001b49e5fa3b0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e578cf0 .param/l "i" 0 3 36, +C4<0110>;
S_000001b49e5fa090 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5fa3b0;
 .timescale 0 0;
S_000001b49e5fa9f0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e5fa090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e674b80 .functor XOR 1, L_000001b49e66c850, L_000001b49e66d750, C4<0>, C4<0>;
L_000001b49e675d00 .functor XOR 1, L_000001b49e674b80, L_000001b49e66e010, C4<0>, C4<0>;
L_000001b49e6742c0 .functor AND 1, L_000001b49e66c850, L_000001b49e66d750, C4<1>, C4<1>;
L_000001b49e6757c0 .functor AND 1, L_000001b49e66d750, L_000001b49e66e010, C4<1>, C4<1>;
L_000001b49e674a30 .functor OR 1, L_000001b49e6742c0, L_000001b49e6757c0, C4<0>, C4<0>;
L_000001b49e675440 .functor AND 1, L_000001b49e66c850, L_000001b49e66e010, C4<1>, C4<1>;
L_000001b49e674cd0 .functor OR 1, L_000001b49e674a30, L_000001b49e675440, C4<0>, C4<0>;
v000001b49e5f75d0_0 .net *"_ivl_0", 0 0, L_000001b49e674b80;  1 drivers
v000001b49e5f7990_0 .net *"_ivl_10", 0 0, L_000001b49e675440;  1 drivers
v000001b49e5f6310_0 .net *"_ivl_4", 0 0, L_000001b49e6742c0;  1 drivers
v000001b49e5f7df0_0 .net *"_ivl_6", 0 0, L_000001b49e6757c0;  1 drivers
v000001b49e5f7710_0 .net *"_ivl_8", 0 0, L_000001b49e674a30;  1 drivers
v000001b49e5f6090_0 .net "a", 0 0, L_000001b49e66c850;  1 drivers
v000001b49e5f6630_0 .net "b", 0 0, L_000001b49e66d750;  1 drivers
v000001b49e5f84d0_0 .net "cin", 0 0, L_000001b49e66e010;  1 drivers
v000001b49e5f77b0_0 .net "cout", 0 0, L_000001b49e674cd0;  1 drivers
v000001b49e5f66d0_0 .net "s", 0 0, L_000001b49e675d00;  1 drivers
S_000001b49e5fb670 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 3 36, 3 36 0, S_000001b49e5f49d0;
 .timescale 0 0;
P_000001b49e578ab0 .param/l "i" 0 3 36, +C4<0111>;
S_000001b49e5fb350 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e5fb670;
 .timescale 0 0;
S_000001b49e5fab80 .scope module, "fa" "fullAdder" 3 40, 3 19 0, S_000001b49e5fb350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675830 .functor XOR 1, L_000001b49e66cfd0, L_000001b49e66e510, C4<0>, C4<0>;
L_000001b49e674170 .functor XOR 1, L_000001b49e675830, L_000001b49e66c710, C4<0>, C4<0>;
L_000001b49e674800 .functor AND 1, L_000001b49e66cfd0, L_000001b49e66e510, C4<1>, C4<1>;
L_000001b49e675280 .functor AND 1, L_000001b49e66e510, L_000001b49e66c710, C4<1>, C4<1>;
L_000001b49e674b10 .functor OR 1, L_000001b49e674800, L_000001b49e675280, C4<0>, C4<0>;
L_000001b49e674bf0 .functor AND 1, L_000001b49e66cfd0, L_000001b49e66c710, C4<1>, C4<1>;
L_000001b49e674870 .functor OR 1, L_000001b49e674b10, L_000001b49e674bf0, C4<0>, C4<0>;
v000001b49e5f7030_0 .net *"_ivl_0", 0 0, L_000001b49e675830;  1 drivers
v000001b49e5f7fd0_0 .net *"_ivl_10", 0 0, L_000001b49e674bf0;  1 drivers
v000001b49e5f8610_0 .net *"_ivl_4", 0 0, L_000001b49e674800;  1 drivers
v000001b49e5f6770_0 .net *"_ivl_6", 0 0, L_000001b49e675280;  1 drivers
v000001b49e5f8250_0 .net *"_ivl_8", 0 0, L_000001b49e674b10;  1 drivers
v000001b49e5f78f0_0 .net "a", 0 0, L_000001b49e66cfd0;  1 drivers
v000001b49e5f7ad0_0 .net "b", 0 0, L_000001b49e66e510;  1 drivers
v000001b49e5f69f0_0 .net "cin", 0 0, L_000001b49e66c710;  1 drivers
v000001b49e5f6450_0 .net "cout", 0 0, L_000001b49e674870;  alias, 1 drivers
v000001b49e5f7d50_0 .net "s", 0 0, L_000001b49e674170;  1 drivers
S_000001b49e5fa540 .scope module, "mux" "mux8b2to1" 3 78, 3 47 0, S_000001b49e5f4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_000001b49e5691f0 .functor NOT 8, v000001b49e614930_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5f8750_0 .net *"_ivl_0", 7 0, L_000001b49e5691f0;  1 drivers
v000001b49e5f6130_0 .net "a", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5feef0_0 .net "e", 7 0, L_000001b49e66df70;  alias, 1 drivers
v000001b49e5fef90_0 .net "s", 0 0, v000001b49e615fb0_0;  alias, 1 drivers
L_000001b49e66df70 .functor MUXZ 8, v000001b49e614930_0, L_000001b49e5691f0, v000001b49e615fb0_0, C4<>;
S_000001b49e5fb800 .scope module, "andd" "and8bit" 3 161, 3 92 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e677920 .functor AND 8, v000001b49e614a70_0, v000001b49e614930_0, C4<11111111>, C4<11111111>;
v000001b49e5ff0d0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5ff350_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fea90_0 .net "out", 7 0, L_000001b49e677920;  alias, 1 drivers
S_000001b49e5fad10 .scope module, "andd1" "and8bit" 3 172, 3 92 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e680cc0 .functor AND 8, v000001b49e614a70_0, L_000001b49e670590, C4<11111111>, C4<11111111>;
v000001b49e5ff490_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5ff170_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5fec70_0 .net "out", 7 0, L_000001b49e680cc0;  alias, 1 drivers
S_000001b49e5fa860 .scope module, "joke" "mux8bit16to1" 3 178, 3 135 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "s";
    .port_info 1 /INPUT 8 "inp1";
    .port_info 2 /INPUT 8 "inp2";
    .port_info 3 /INPUT 8 "inp3";
    .port_info 4 /INPUT 8 "inp4";
    .port_info 5 /INPUT 8 "inp5";
    .port_info 6 /INPUT 8 "inp6";
    .port_info 7 /INPUT 8 "inp7";
    .port_info 8 /INPUT 8 "inp8";
    .port_info 9 /INPUT 8 "inp9";
    .port_info 10 /INPUT 8 "inp10";
    .port_info 11 /INPUT 8 "inp11";
    .port_info 12 /INPUT 8 "inp12";
    .port_info 13 /INPUT 8 "inp13";
    .port_info 14 /INPUT 8 "inp14";
    .port_info 15 /INPUT 8 "inp15";
    .port_info 16 /INPUT 8 "inp16";
    .port_info 17 /OUTPUT 8 "out";
L_000001b49e6822a0 .functor BUFZ 8, L_000001b49e66d390, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e682fc0 .functor BUFZ 8, L_000001b49e66e290, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e6820e0 .functor BUFZ 8, L_000001b49e677920, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683730 .functor BUFZ 8, L_000001b49e676500, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683490 .functor BUFZ 8, L_000001b49e677bc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e681f20 .functor BUFZ 8, L_000001b49e6765e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e681e40 .functor BUFZ 8, L_000001b49e677a00, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683340 .functor BUFZ 8, L_000001b49e66cad0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e6825b0 .functor BUFZ 8, L_000001b49e670590, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683570 .functor BUFZ 8, L_000001b49e66f910, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e6824d0 .functor BUFZ 8, L_000001b49e672f70, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e682540 .functor BUFZ 8, L_000001b49e680cc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683500 .functor BUFZ 8, L_000001b49e681dd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e682460 .functor BUFZ 8, L_000001b49e6835e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e6836c0 .functor BUFZ 8, L_000001b49e682070, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e681eb0 .functor BUFZ 8, L_000001b49e682230, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e682e70 .functor BUFZ 8, L_000001b49e671d50, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fed10_0 .net *"_ivl_48", 7 0, L_000001b49e671d50;  1 drivers
v000001b49e5ff670_0 .net *"_ivl_50", 5 0, L_000001b49e671210;  1 drivers
L_000001b49e624228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b49e5ffd50_0 .net *"_ivl_53", 1 0, L_000001b49e624228;  1 drivers
v000001b49e5fe9f0_0 .net "inp1", 7 0, L_000001b49e66d390;  alias, 1 drivers
v000001b49e5fff30_0 .net "inp10", 7 0, L_000001b49e66f910;  alias, 1 drivers
v000001b49e5ff2b0_0 .net "inp11", 7 0, L_000001b49e672f70;  alias, 1 drivers
v000001b49e5ff530_0 .net "inp12", 7 0, L_000001b49e680cc0;  alias, 1 drivers
v000001b49e5ff850_0 .net "inp13", 7 0, L_000001b49e681dd0;  alias, 1 drivers
v000001b49e5ff710_0 .net "inp14", 7 0, L_000001b49e6835e0;  alias, 1 drivers
v000001b49e5fedb0_0 .net "inp15", 7 0, L_000001b49e682070;  alias, 1 drivers
v000001b49e5ff8f0_0 .net "inp16", 7 0, L_000001b49e682230;  alias, 1 drivers
v000001b49e5ff7b0_0 .net "inp2", 7 0, L_000001b49e66e290;  alias, 1 drivers
v000001b49e5ff990_0 .net "inp3", 7 0, L_000001b49e677920;  alias, 1 drivers
v000001b49e5feb30_0 .net "inp4", 7 0, L_000001b49e676500;  alias, 1 drivers
v000001b49e5ffa30_0 .net "inp5", 7 0, L_000001b49e677bc0;  alias, 1 drivers
v000001b49e5ffad0_0 .net "inp6", 7 0, L_000001b49e6765e0;  alias, 1 drivers
v000001b49e5ffb70_0 .net "inp7", 7 0, L_000001b49e677a00;  alias, 1 drivers
v000001b49e5ffc10_0 .net "inp8", 7 0, L_000001b49e66cad0;  alias, 1 drivers
v000001b49e5ffcb0_0 .net "inp9", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5ffe90 .array "inputs", 0 15;
v000001b49e5ffe90_0 .net v000001b49e5ffe90 0, 7 0, L_000001b49e6822a0; 1 drivers
v000001b49e5ffe90_1 .net v000001b49e5ffe90 1, 7 0, L_000001b49e682fc0; 1 drivers
v000001b49e5ffe90_2 .net v000001b49e5ffe90 2, 7 0, L_000001b49e6820e0; 1 drivers
v000001b49e5ffe90_3 .net v000001b49e5ffe90 3, 7 0, L_000001b49e683730; 1 drivers
v000001b49e5ffe90_4 .net v000001b49e5ffe90 4, 7 0, L_000001b49e683490; 1 drivers
v000001b49e5ffe90_5 .net v000001b49e5ffe90 5, 7 0, L_000001b49e681f20; 1 drivers
v000001b49e5ffe90_6 .net v000001b49e5ffe90 6, 7 0, L_000001b49e681e40; 1 drivers
v000001b49e5ffe90_7 .net v000001b49e5ffe90 7, 7 0, L_000001b49e683340; 1 drivers
v000001b49e5ffe90_8 .net v000001b49e5ffe90 8, 7 0, L_000001b49e6825b0; 1 drivers
v000001b49e5ffe90_9 .net v000001b49e5ffe90 9, 7 0, L_000001b49e683570; 1 drivers
v000001b49e5ffe90_10 .net v000001b49e5ffe90 10, 7 0, L_000001b49e6824d0; 1 drivers
v000001b49e5ffe90_11 .net v000001b49e5ffe90 11, 7 0, L_000001b49e682540; 1 drivers
v000001b49e5ffe90_12 .net v000001b49e5ffe90 12, 7 0, L_000001b49e683500; 1 drivers
v000001b49e5ffe90_13 .net v000001b49e5ffe90 13, 7 0, L_000001b49e682460; 1 drivers
v000001b49e5ffe90_14 .net v000001b49e5ffe90 14, 7 0, L_000001b49e6836c0; 1 drivers
v000001b49e5ffe90_15 .net v000001b49e5ffe90 15, 7 0, L_000001b49e681eb0; 1 drivers
v000001b49e5fe8b0_0 .net "out", 7 0, L_000001b49e682e70;  alias, 1 drivers
v000001b49e5fe950_0 .net "s", 3 0, v000001b49e616190_0;  alias, 1 drivers
L_000001b49e671d50 .array/port v000001b49e5ffe90, L_000001b49e671210;
L_000001b49e671210 .concat [ 4 2 0 0], v000001b49e616190_0, L_000001b49e624228;
S_000001b49e5faea0 .scope module, "joke2" "mux1b4to1" 3 179, 3 63 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s2";
    .port_info 6 /OUTPUT 1 "e";
L_000001b49e682b60 .functor NOT 1, L_000001b49e568ee0, C4<0>, C4<0>, C4<0>;
L_000001b49e683260 .functor AND 1, L_000001b49e674870, L_000001b49e682b60, C4<1>, C4<1>;
L_000001b49e682930 .functor NOT 1, L_000001b49e569180, C4<0>, C4<0>, C4<0>;
L_000001b49e6837a0 .functor AND 1, L_000001b49e683260, L_000001b49e682930, C4<1>, C4<1>;
L_000001b49e682380 .functor NOT 1, L_000001b49e568ee0, C4<0>, C4<0>, C4<0>;
L_000001b49e682a10 .functor AND 1, L_000001b49e6767a0, L_000001b49e682380, C4<1>, C4<1>;
L_000001b49e682150 .functor AND 1, L_000001b49e682a10, L_000001b49e569180, C4<1>, C4<1>;
L_000001b49e681f90 .functor OR 1, L_000001b49e6837a0, L_000001b49e682150, C4<0>, C4<0>;
L_000001b49e6821c0 .functor AND 1, L_000001b49e681510, L_000001b49e568ee0, C4<1>, C4<1>;
L_000001b49e6823f0 .functor NOT 1, L_000001b49e569180, C4<0>, C4<0>, C4<0>;
L_000001b49e6830a0 .functor AND 1, L_000001b49e6821c0, L_000001b49e6823f0, C4<1>, C4<1>;
L_000001b49e683650 .functor OR 1, L_000001b49e681f90, L_000001b49e6830a0, C4<0>, C4<0>;
L_000001b49e682c40 .functor AND 1, L_000001b49e681c80, L_000001b49e568ee0, C4<1>, C4<1>;
L_000001b49e683810 .functor AND 1, L_000001b49e682c40, L_000001b49e569180, C4<1>, C4<1>;
L_000001b49e683880 .functor OR 1, L_000001b49e683650, L_000001b49e683810, C4<0>, C4<0>;
v000001b49e5ff210_0 .net *"_ivl_0", 0 0, L_000001b49e682b60;  1 drivers
v000001b49e5fdc30_0 .net *"_ivl_10", 0 0, L_000001b49e682a10;  1 drivers
v000001b49e5fc330_0 .net *"_ivl_12", 0 0, L_000001b49e682150;  1 drivers
v000001b49e5fe590_0 .net *"_ivl_14", 0 0, L_000001b49e681f90;  1 drivers
v000001b49e5fc650_0 .net *"_ivl_16", 0 0, L_000001b49e6821c0;  1 drivers
v000001b49e5fc3d0_0 .net *"_ivl_18", 0 0, L_000001b49e6823f0;  1 drivers
v000001b49e5fca10_0 .net *"_ivl_2", 0 0, L_000001b49e683260;  1 drivers
v000001b49e5fdff0_0 .net *"_ivl_20", 0 0, L_000001b49e6830a0;  1 drivers
v000001b49e5fd050_0 .net *"_ivl_22", 0 0, L_000001b49e683650;  1 drivers
v000001b49e5fc150_0 .net *"_ivl_24", 0 0, L_000001b49e682c40;  1 drivers
v000001b49e5fcf10_0 .net *"_ivl_26", 0 0, L_000001b49e683810;  1 drivers
v000001b49e5fd730_0 .net *"_ivl_4", 0 0, L_000001b49e682930;  1 drivers
v000001b49e5fe310_0 .net *"_ivl_6", 0 0, L_000001b49e6837a0;  1 drivers
v000001b49e5fd190_0 .net *"_ivl_8", 0 0, L_000001b49e682380;  1 drivers
v000001b49e5fdaf0_0 .net "a", 0 0, L_000001b49e674870;  alias, 1 drivers
v000001b49e5fe6d0_0 .net "b", 0 0, L_000001b49e6767a0;  alias, 1 drivers
v000001b49e5fdd70_0 .net "c", 0 0, L_000001b49e681510;  alias, 1 drivers
v000001b49e5fd230_0 .net "d", 0 0, L_000001b49e681c80;  alias, 1 drivers
v000001b49e5fc290_0 .net "e", 0 0, L_000001b49e683880;  alias, 1 drivers
v000001b49e5fd9b0_0 .net "s1", 0 0, L_000001b49e568ee0;  alias, 1 drivers
v000001b49e5fd7d0_0 .net "s2", 0 0, L_000001b49e569180;  alias, 1 drivers
S_000001b49e5fa220 .scope module, "nandd" "nand8bit" 3 163, 3 106 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e6774c0 .functor AND 8, v000001b49e614a70_0, v000001b49e614930_0, C4<11111111>, C4<11111111>;
L_000001b49e677bc0 .functor NOT 8, L_000001b49e6774c0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fd0f0_0 .net *"_ivl_0", 7 0, L_000001b49e6774c0;  1 drivers
v000001b49e5fdeb0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fd870_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fd2d0_0 .net "out", 7 0, L_000001b49e677bc0;  alias, 1 drivers
S_000001b49e5fb030 .scope module, "nandd1" "nand8bit" 3 174, 3 106 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e682000 .functor AND 8, v000001b49e614a70_0, L_000001b49e670590, C4<11111111>, C4<11111111>;
L_000001b49e6835e0 .functor NOT 8, L_000001b49e682000, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fd550_0 .net *"_ivl_0", 7 0, L_000001b49e682000;  1 drivers
v000001b49e5fc470_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fd370_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5fdf50_0 .net "out", 7 0, L_000001b49e6835e0;  alias, 1 drivers
S_000001b49e5fb990 .scope module, "norr" "nor8bit" 3 165, 3 113 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e6771b0 .functor OR 8, v000001b49e614a70_0, v000001b49e614930_0, C4<00000000>, C4<00000000>;
L_000001b49e677a00 .functor NOT 8, L_000001b49e6771b0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fde10_0 .net *"_ivl_0", 7 0, L_000001b49e6771b0;  1 drivers
v000001b49e5fd5f0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fc510_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fdcd0_0 .net "out", 7 0, L_000001b49e677a00;  alias, 1 drivers
S_000001b49e5fbb20 .scope module, "norr1" "nor8bit" 3 176, 3 113 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e682310 .functor OR 8, v000001b49e614a70_0, L_000001b49e670590, C4<00000000>, C4<00000000>;
L_000001b49e682230 .functor NOT 8, L_000001b49e682310, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fd410_0 .net *"_ivl_0", 7 0, L_000001b49e682310;  1 drivers
v000001b49e5fe130_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fd4b0_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5fe3b0_0 .net "out", 7 0, L_000001b49e682230;  alias, 1 drivers
S_000001b49e5fbcb0 .scope module, "nott" "not8bit" 3 166, 3 120 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "bitselect";
    .port_info 3 /OUTPUT 8 "out";
L_000001b49e676880 .functor NOT 8, v000001b49e614930_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e677b50 .functor NOT 8, v000001b49e614a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fe770_0 .net *"_ivl_0", 7 0, L_000001b49e676880;  1 drivers
v000001b49e5fd910_0 .net *"_ivl_2", 7 0, L_000001b49e677b50;  1 drivers
v000001b49e5fce70_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fe090_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fd690_0 .net "bitselect", 0 0, L_000001b49e66e330;  1 drivers
v000001b49e5fe1d0_0 .net "out", 7 0, L_000001b49e66cad0;  alias, 1 drivers
L_000001b49e66cad0 .functor MUXZ 8, L_000001b49e677b50, L_000001b49e676880, L_000001b49e66e330, C4<>;
S_000001b49e6080c0 .scope module, "orr" "or8bit" 3 162, 3 99 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e676500 .functor OR 8, v000001b49e614a70_0, v000001b49e614930_0, C4<00000000>, C4<00000000>;
v000001b49e5fe450_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fcb50_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fda50_0 .net "out", 7 0, L_000001b49e676500;  alias, 1 drivers
S_000001b49e609ce0 .scope module, "orr1" "or8bit" 3 173, 3 99 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e681dd0 .functor OR 8, v000001b49e614a70_0, L_000001b49e670590, C4<00000000>, C4<00000000>;
v000001b49e5fdb90_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e5fe810_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e5fe270_0 .net "out", 7 0, L_000001b49e681dd0;  alias, 1 drivers
S_000001b49e608890 .scope module, "rebornBBB" "compliment8bit" 3 168, 3 82 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "b";
v000001b49e60dec0_0 .net "a", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e60ca20_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e60cfc0_0 .net "onesCom", 7 0, L_000001b49e683030;  1 drivers
v000001b49e60cac0_0 .net "waste", 0 0, L_000001b49e67f870;  1 drivers
S_000001b49e608a20 .scope module, "ones" "mux8b2to1" 3 88, 3 47 0, S_000001b49e608890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_000001b49e676650 .functor NOT 8, v000001b49e614930_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b49e683030 .functor BUFT 8, L_000001b49e676650, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e5fe4f0_0 .net *"_ivl_0", 7 0, L_000001b49e676650;  1 drivers
v000001b49e5fc0b0_0 .net "a", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e5fc1f0_0 .net "e", 7 0, L_000001b49e683030;  alias, 1 drivers
L_000001b49e624150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b49e5fc5b0_0 .net "s", 0 0, L_000001b49e624150;  1 drivers
S_000001b49e6091f0 .scope module, "twos" "rippleCA" 3 89, 3 27 0, S_000001b49e608890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e60cde0_0 .net "a", 7 0, L_000001b49e683030;  alias, 1 drivers
L_000001b49e6241e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001b49e60d060_0 .net "b", 7 0, L_000001b49e6241e0;  1 drivers
L_000001b49e624198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b49e60c980_0 .net "cin", 0 0, L_000001b49e624198;  1 drivers
v000001b49e60dd80_0 .net "conn", 6 0, L_000001b49e670770;  1 drivers
v000001b49e60de20_0 .net "cout", 0 0, L_000001b49e67f870;  alias, 1 drivers
v000001b49e60d1a0_0 .net "s", 7 0, L_000001b49e670590;  alias, 1 drivers
L_000001b49e66e3d0 .part L_000001b49e683030, 0, 1;
L_000001b49e66e470 .part L_000001b49e6241e0, 0, 1;
L_000001b49e66c2b0 .part L_000001b49e683030, 1, 1;
L_000001b49e66e5b0 .part L_000001b49e6241e0, 1, 1;
L_000001b49e66c350 .part L_000001b49e670770, 0, 1;
L_000001b49e66c7b0 .part L_000001b49e683030, 2, 1;
L_000001b49e66c8f0 .part L_000001b49e6241e0, 2, 1;
L_000001b49e66f2d0 .part L_000001b49e670770, 1, 1;
L_000001b49e66f730 .part L_000001b49e683030, 3, 1;
L_000001b49e66ebf0 .part L_000001b49e6241e0, 3, 1;
L_000001b49e66f230 .part L_000001b49e670770, 2, 1;
L_000001b49e6703b0 .part L_000001b49e683030, 4, 1;
L_000001b49e670ef0 .part L_000001b49e6241e0, 4, 1;
L_000001b49e6706d0 .part L_000001b49e670770, 3, 1;
L_000001b49e66faf0 .part L_000001b49e683030, 5, 1;
L_000001b49e66f5f0 .part L_000001b49e6241e0, 5, 1;
L_000001b49e66f410 .part L_000001b49e670770, 4, 1;
L_000001b49e670f90 .part L_000001b49e683030, 6, 1;
L_000001b49e66fb90 .part L_000001b49e6241e0, 6, 1;
L_000001b49e66eb50 .part L_000001b49e670770, 5, 1;
LS_000001b49e670770_0_0 .concat8 [ 1 1 1 1], L_000001b49e676a40, L_000001b49e676c00, L_000001b49e676ce0, L_000001b49e677ed0;
LS_000001b49e670770_0_4 .concat8 [ 1 1 1 0], L_000001b49e677d80, L_000001b49e67ea00, L_000001b49e67ebc0;
L_000001b49e670770 .concat8 [ 4 3 0 0], LS_000001b49e670770_0_0, LS_000001b49e670770_0_4;
L_000001b49e670310 .part L_000001b49e683030, 7, 1;
L_000001b49e670450 .part L_000001b49e6241e0, 7, 1;
L_000001b49e6704f0 .part L_000001b49e670770, 6, 1;
LS_000001b49e670590_0_0 .concat8 [ 1 1 1 1], L_000001b49e6768f0, L_000001b49e676180, L_000001b49e677450, L_000001b49e677610;
LS_000001b49e670590_0_4 .concat8 [ 1 1 1 1], L_000001b49e677fb0, L_000001b49e67f3a0, L_000001b49e67e5a0, L_000001b49e67e990;
L_000001b49e670590 .concat8 [ 4 4 0 0], LS_000001b49e670590_0_0, LS_000001b49e670590_0_4;
S_000001b49e608bb0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578270 .param/l "i" 0 3 36, +C4<00>;
S_000001b49e608250 .scope generate, "genblk1" "genblk1" 3 37, 3 37 0, S_000001b49e608bb0;
 .timescale 0 0;
S_000001b49e6099c0 .scope module, "fa" "fullAdder" 3 38, 3 19 0, S_000001b49e608250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e6766c0 .functor XOR 1, L_000001b49e66e3d0, L_000001b49e66e470, C4<0>, C4<0>;
L_000001b49e6768f0 .functor XOR 1, L_000001b49e6766c0, L_000001b49e624198, C4<0>, C4<0>;
L_000001b49e676dc0 .functor AND 1, L_000001b49e66e3d0, L_000001b49e66e470, C4<1>, C4<1>;
L_000001b49e676ea0 .functor AND 1, L_000001b49e66e470, L_000001b49e624198, C4<1>, C4<1>;
L_000001b49e676f10 .functor OR 1, L_000001b49e676dc0, L_000001b49e676ea0, C4<0>, C4<0>;
L_000001b49e676b90 .functor AND 1, L_000001b49e66e3d0, L_000001b49e624198, C4<1>, C4<1>;
L_000001b49e676a40 .functor OR 1, L_000001b49e676f10, L_000001b49e676b90, C4<0>, C4<0>;
v000001b49e5fc6f0_0 .net *"_ivl_0", 0 0, L_000001b49e6766c0;  1 drivers
v000001b49e5fc790_0 .net *"_ivl_10", 0 0, L_000001b49e676b90;  1 drivers
v000001b49e5fc830_0 .net *"_ivl_4", 0 0, L_000001b49e676dc0;  1 drivers
v000001b49e5fc8d0_0 .net *"_ivl_6", 0 0, L_000001b49e676ea0;  1 drivers
v000001b49e5fc970_0 .net *"_ivl_8", 0 0, L_000001b49e676f10;  1 drivers
v000001b49e5fcab0_0 .net "a", 0 0, L_000001b49e66e3d0;  1 drivers
v000001b49e5fcbf0_0 .net "b", 0 0, L_000001b49e66e470;  1 drivers
v000001b49e5fcc90_0 .net "cin", 0 0, L_000001b49e624198;  alias, 1 drivers
v000001b49e5fcd30_0 .net "cout", 0 0, L_000001b49e676a40;  1 drivers
v000001b49e5fcdd0_0 .net "s", 0 0, L_000001b49e6768f0;  1 drivers
S_000001b49e608700 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578570 .param/l "i" 0 3 36, +C4<01>;
S_000001b49e6096a0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e608700;
 .timescale 0 0;
S_000001b49e609380 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e6096a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e677d10 .functor XOR 1, L_000001b49e66c2b0, L_000001b49e66e5b0, C4<0>, C4<0>;
L_000001b49e676180 .functor XOR 1, L_000001b49e677d10, L_000001b49e66c350, C4<0>, C4<0>;
L_000001b49e6776f0 .functor AND 1, L_000001b49e66c2b0, L_000001b49e66e5b0, C4<1>, C4<1>;
L_000001b49e676730 .functor AND 1, L_000001b49e66e5b0, L_000001b49e66c350, C4<1>, C4<1>;
L_000001b49e6761f0 .functor OR 1, L_000001b49e6776f0, L_000001b49e676730, C4<0>, C4<0>;
L_000001b49e676f80 .functor AND 1, L_000001b49e66c2b0, L_000001b49e66c350, C4<1>, C4<1>;
L_000001b49e676c00 .functor OR 1, L_000001b49e6761f0, L_000001b49e676f80, C4<0>, C4<0>;
v000001b49e5fcfb0_0 .net *"_ivl_0", 0 0, L_000001b49e677d10;  1 drivers
v000001b49e60a900_0 .net *"_ivl_10", 0 0, L_000001b49e676f80;  1 drivers
v000001b49e60bd00_0 .net *"_ivl_4", 0 0, L_000001b49e6776f0;  1 drivers
v000001b49e60a400_0 .net *"_ivl_6", 0 0, L_000001b49e676730;  1 drivers
v000001b49e60b1c0_0 .net *"_ivl_8", 0 0, L_000001b49e6761f0;  1 drivers
v000001b49e60a720_0 .net "a", 0 0, L_000001b49e66c2b0;  1 drivers
v000001b49e60b620_0 .net "b", 0 0, L_000001b49e66e5b0;  1 drivers
v000001b49e60b260_0 .net "cin", 0 0, L_000001b49e66c350;  1 drivers
v000001b49e60ac20_0 .net "cout", 0 0, L_000001b49e676c00;  1 drivers
v000001b49e60b080_0 .net "s", 0 0, L_000001b49e676180;  1 drivers
S_000001b49e608d40 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578db0 .param/l "i" 0 3 36, +C4<010>;
S_000001b49e6083e0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e608d40;
 .timescale 0 0;
S_000001b49e609510 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e6083e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e677370 .functor XOR 1, L_000001b49e66c7b0, L_000001b49e66c8f0, C4<0>, C4<0>;
L_000001b49e677450 .functor XOR 1, L_000001b49e677370, L_000001b49e66f2d0, C4<0>, C4<0>;
L_000001b49e676260 .functor AND 1, L_000001b49e66c7b0, L_000001b49e66c8f0, C4<1>, C4<1>;
L_000001b49e676c70 .functor AND 1, L_000001b49e66c8f0, L_000001b49e66f2d0, C4<1>, C4<1>;
L_000001b49e677220 .functor OR 1, L_000001b49e676260, L_000001b49e676c70, C4<0>, C4<0>;
L_000001b49e6762d0 .functor AND 1, L_000001b49e66c7b0, L_000001b49e66f2d0, C4<1>, C4<1>;
L_000001b49e676ce0 .functor OR 1, L_000001b49e677220, L_000001b49e6762d0, C4<0>, C4<0>;
v000001b49e60b120_0 .net *"_ivl_0", 0 0, L_000001b49e677370;  1 drivers
v000001b49e60a540_0 .net *"_ivl_10", 0 0, L_000001b49e6762d0;  1 drivers
v000001b49e60b300_0 .net *"_ivl_4", 0 0, L_000001b49e676260;  1 drivers
v000001b49e60bf80_0 .net *"_ivl_6", 0 0, L_000001b49e676c70;  1 drivers
v000001b49e60aa40_0 .net *"_ivl_8", 0 0, L_000001b49e677220;  1 drivers
v000001b49e60c520_0 .net "a", 0 0, L_000001b49e66c7b0;  1 drivers
v000001b49e60a360_0 .net "b", 0 0, L_000001b49e66c8f0;  1 drivers
v000001b49e60aea0_0 .net "cin", 0 0, L_000001b49e66f2d0;  1 drivers
v000001b49e60a4a0_0 .net "cout", 0 0, L_000001b49e676ce0;  1 drivers
v000001b49e60b3a0_0 .net "s", 0 0, L_000001b49e677450;  1 drivers
S_000001b49e608ed0 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e5785f0 .param/l "i" 0 3 36, +C4<011>;
S_000001b49e608570 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e608ed0;
 .timescale 0 0;
S_000001b49e609060 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e608570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e677290 .functor XOR 1, L_000001b49e66f730, L_000001b49e66ebf0, C4<0>, C4<0>;
L_000001b49e677610 .functor XOR 1, L_000001b49e677290, L_000001b49e66f230, C4<0>, C4<0>;
L_000001b49e6775a0 .functor AND 1, L_000001b49e66f730, L_000001b49e66ebf0, C4<1>, C4<1>;
L_000001b49e677760 .functor AND 1, L_000001b49e66ebf0, L_000001b49e66f230, C4<1>, C4<1>;
L_000001b49e677680 .functor OR 1, L_000001b49e6775a0, L_000001b49e677760, C4<0>, C4<0>;
L_000001b49e6777d0 .functor AND 1, L_000001b49e66f730, L_000001b49e66f230, C4<1>, C4<1>;
L_000001b49e677ed0 .functor OR 1, L_000001b49e677680, L_000001b49e6777d0, C4<0>, C4<0>;
v000001b49e60bb20_0 .net *"_ivl_0", 0 0, L_000001b49e677290;  1 drivers
v000001b49e60b760_0 .net *"_ivl_10", 0 0, L_000001b49e6777d0;  1 drivers
v000001b49e60c5c0_0 .net *"_ivl_4", 0 0, L_000001b49e6775a0;  1 drivers
v000001b49e60b800_0 .net *"_ivl_6", 0 0, L_000001b49e677760;  1 drivers
v000001b49e60b8a0_0 .net *"_ivl_8", 0 0, L_000001b49e677680;  1 drivers
v000001b49e60b440_0 .net "a", 0 0, L_000001b49e66f730;  1 drivers
v000001b49e60a9a0_0 .net "b", 0 0, L_000001b49e66ebf0;  1 drivers
v000001b49e60bda0_0 .net "cin", 0 0, L_000001b49e66f230;  1 drivers
v000001b49e60aae0_0 .net "cout", 0 0, L_000001b49e677ed0;  1 drivers
v000001b49e60c660_0 .net "s", 0 0, L_000001b49e677610;  1 drivers
S_000001b49e609830 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578930 .param/l "i" 0 3 36, +C4<0100>;
S_000001b49e609b50 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e609830;
 .timescale 0 0;
S_000001b49e609e70 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e609b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e677f40 .functor XOR 1, L_000001b49e6703b0, L_000001b49e670ef0, C4<0>, C4<0>;
L_000001b49e677fb0 .functor XOR 1, L_000001b49e677f40, L_000001b49e6706d0, C4<0>, C4<0>;
L_000001b49e677df0 .functor AND 1, L_000001b49e6703b0, L_000001b49e670ef0, C4<1>, C4<1>;
L_000001b49e677e60 .functor AND 1, L_000001b49e670ef0, L_000001b49e6706d0, C4<1>, C4<1>;
L_000001b49e678020 .functor OR 1, L_000001b49e677df0, L_000001b49e677e60, C4<0>, C4<0>;
L_000001b49e678090 .functor AND 1, L_000001b49e6703b0, L_000001b49e6706d0, C4<1>, C4<1>;
L_000001b49e677d80 .functor OR 1, L_000001b49e678020, L_000001b49e678090, C4<0>, C4<0>;
v000001b49e60ab80_0 .net *"_ivl_0", 0 0, L_000001b49e677f40;  1 drivers
v000001b49e60acc0_0 .net *"_ivl_10", 0 0, L_000001b49e678090;  1 drivers
v000001b49e60a180_0 .net *"_ivl_4", 0 0, L_000001b49e677df0;  1 drivers
v000001b49e60a220_0 .net *"_ivl_6", 0 0, L_000001b49e677e60;  1 drivers
v000001b49e60be40_0 .net *"_ivl_8", 0 0, L_000001b49e678020;  1 drivers
v000001b49e60b4e0_0 .net "a", 0 0, L_000001b49e6703b0;  1 drivers
v000001b49e60ad60_0 .net "b", 0 0, L_000001b49e670ef0;  1 drivers
v000001b49e60ae00_0 .net "cin", 0 0, L_000001b49e6706d0;  1 drivers
v000001b49e60b580_0 .net "cout", 0 0, L_000001b49e677d80;  1 drivers
v000001b49e60b6c0_0 .net "s", 0 0, L_000001b49e677fb0;  1 drivers
S_000001b49e60ebd0 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578870 .param/l "i" 0 3 36, +C4<0101>;
S_000001b49e60e270 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e60ebd0;
 .timescale 0 0;
S_000001b49e60f850 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e60e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67e370 .functor XOR 1, L_000001b49e66faf0, L_000001b49e66f5f0, C4<0>, C4<0>;
L_000001b49e67f3a0 .functor XOR 1, L_000001b49e67e370, L_000001b49e66f410, C4<0>, C4<0>;
L_000001b49e67e1b0 .functor AND 1, L_000001b49e66faf0, L_000001b49e66f5f0, C4<1>, C4<1>;
L_000001b49e67efb0 .functor AND 1, L_000001b49e66f5f0, L_000001b49e66f410, C4<1>, C4<1>;
L_000001b49e67eca0 .functor OR 1, L_000001b49e67e1b0, L_000001b49e67efb0, C4<0>, C4<0>;
L_000001b49e67f090 .functor AND 1, L_000001b49e66faf0, L_000001b49e66f410, C4<1>, C4<1>;
L_000001b49e67ea00 .functor OR 1, L_000001b49e67eca0, L_000001b49e67f090, C4<0>, C4<0>;
v000001b49e60b940_0 .net *"_ivl_0", 0 0, L_000001b49e67e370;  1 drivers
v000001b49e60a860_0 .net *"_ivl_10", 0 0, L_000001b49e67f090;  1 drivers
v000001b49e60b9e0_0 .net *"_ivl_4", 0 0, L_000001b49e67e1b0;  1 drivers
v000001b49e60a5e0_0 .net *"_ivl_6", 0 0, L_000001b49e67efb0;  1 drivers
v000001b49e60c480_0 .net *"_ivl_8", 0 0, L_000001b49e67eca0;  1 drivers
v000001b49e60a680_0 .net "a", 0 0, L_000001b49e66faf0;  1 drivers
v000001b49e60af40_0 .net "b", 0 0, L_000001b49e66f5f0;  1 drivers
v000001b49e60afe0_0 .net "cin", 0 0, L_000001b49e66f410;  1 drivers
v000001b49e60ba80_0 .net "cout", 0 0, L_000001b49e67ea00;  1 drivers
v000001b49e60bbc0_0 .net "s", 0 0, L_000001b49e67f3a0;  1 drivers
S_000001b49e60ed60 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e578630 .param/l "i" 0 3 36, +C4<0110>;
S_000001b49e60fd00 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e60ed60;
 .timescale 0 0;
S_000001b49e60f080 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e60fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67fb80 .functor XOR 1, L_000001b49e670f90, L_000001b49e66fb90, C4<0>, C4<0>;
L_000001b49e67e5a0 .functor XOR 1, L_000001b49e67fb80, L_000001b49e66eb50, C4<0>, C4<0>;
L_000001b49e67fc60 .functor AND 1, L_000001b49e670f90, L_000001b49e66fb90, C4<1>, C4<1>;
L_000001b49e67faa0 .functor AND 1, L_000001b49e66fb90, L_000001b49e66eb50, C4<1>, C4<1>;
L_000001b49e67e220 .functor OR 1, L_000001b49e67fc60, L_000001b49e67faa0, C4<0>, C4<0>;
L_000001b49e67f170 .functor AND 1, L_000001b49e670f90, L_000001b49e66eb50, C4<1>, C4<1>;
L_000001b49e67ebc0 .functor OR 1, L_000001b49e67e220, L_000001b49e67f170, C4<0>, C4<0>;
v000001b49e60a7c0_0 .net *"_ivl_0", 0 0, L_000001b49e67fb80;  1 drivers
v000001b49e60bc60_0 .net *"_ivl_10", 0 0, L_000001b49e67f170;  1 drivers
v000001b49e60bee0_0 .net *"_ivl_4", 0 0, L_000001b49e67fc60;  1 drivers
v000001b49e60c700_0 .net *"_ivl_6", 0 0, L_000001b49e67faa0;  1 drivers
v000001b49e60c3e0_0 .net *"_ivl_8", 0 0, L_000001b49e67e220;  1 drivers
v000001b49e60c020_0 .net "a", 0 0, L_000001b49e670f90;  1 drivers
v000001b49e60c0c0_0 .net "b", 0 0, L_000001b49e66fb90;  1 drivers
v000001b49e60c160_0 .net "cin", 0 0, L_000001b49e66eb50;  1 drivers
v000001b49e60c200_0 .net "cout", 0 0, L_000001b49e67ebc0;  1 drivers
v000001b49e60c2a0_0 .net "s", 0 0, L_000001b49e67e5a0;  1 drivers
S_000001b49e60eef0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 3 36, 3 36 0, S_000001b49e6091f0;
 .timescale 0 0;
P_000001b49e5782b0 .param/l "i" 0 3 36, +C4<0111>;
S_000001b49e60e400 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e60eef0;
 .timescale 0 0;
S_000001b49e60f530 .scope module, "fa" "fullAdder" 3 40, 3 19 0, S_000001b49e60e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e67f560 .functor XOR 1, L_000001b49e670310, L_000001b49e670450, C4<0>, C4<0>;
L_000001b49e67e990 .functor XOR 1, L_000001b49e67f560, L_000001b49e6704f0, C4<0>, C4<0>;
L_000001b49e67f8e0 .functor AND 1, L_000001b49e670310, L_000001b49e670450, C4<1>, C4<1>;
L_000001b49e67f4f0 .functor AND 1, L_000001b49e670450, L_000001b49e6704f0, C4<1>, C4<1>;
L_000001b49e67e8b0 .functor OR 1, L_000001b49e67f8e0, L_000001b49e67f4f0, C4<0>, C4<0>;
L_000001b49e67f020 .functor AND 1, L_000001b49e670310, L_000001b49e6704f0, C4<1>, C4<1>;
L_000001b49e67f870 .functor OR 1, L_000001b49e67e8b0, L_000001b49e67f020, C4<0>, C4<0>;
v000001b49e60c340_0 .net *"_ivl_0", 0 0, L_000001b49e67f560;  1 drivers
v000001b49e60c7a0_0 .net *"_ivl_10", 0 0, L_000001b49e67f020;  1 drivers
v000001b49e60c840_0 .net *"_ivl_4", 0 0, L_000001b49e67f8e0;  1 drivers
v000001b49e60a0e0_0 .net *"_ivl_6", 0 0, L_000001b49e67f4f0;  1 drivers
v000001b49e60a2c0_0 .net *"_ivl_8", 0 0, L_000001b49e67e8b0;  1 drivers
v000001b49e60c8e0_0 .net "a", 0 0, L_000001b49e670310;  1 drivers
v000001b49e60d880_0 .net "b", 0 0, L_000001b49e670450;  1 drivers
v000001b49e60d4c0_0 .net "cin", 0 0, L_000001b49e6704f0;  1 drivers
v000001b49e60d560_0 .net "cout", 0 0, L_000001b49e67f870;  alias, 1 drivers
v000001b49e60dce0_0 .net "s", 0 0, L_000001b49e67e990;  1 drivers
S_000001b49e60f9e0 .scope module, "sub1" "subAdd" 3 171, 3 71 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e61add0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e619f70_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e61b370_0 .net "b2", 7 0, L_000001b49e66ff50;  1 drivers
v000001b49e61a8d0_0 .net "cin", 0 0, v000001b49e615c90_0;  1 drivers
v000001b49e61ae70_0 .net "cout", 0 0, L_000001b49e681c80;  alias, 1 drivers
v000001b49e61a290_0 .net "s", 7 0, L_000001b49e672f70;  alias, 1 drivers
S_000001b49e60f210 .scope module, "dut" "rippleCA" 3 79, 3 27 0, S_000001b49e60f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e616b90_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e616d70_0 .net "b", 7 0, L_000001b49e66ff50;  alias, 1 drivers
v000001b49e616eb0_0 .net "cin", 0 0, v000001b49e615c90_0;  alias, 1 drivers
v000001b49e616f50_0 .net "conn", 6 0, L_000001b49e6713f0;  1 drivers
v000001b49e6171d0_0 .net "cout", 0 0, L_000001b49e681c80;  alias, 1 drivers
v000001b49e617270_0 .net "s", 7 0, L_000001b49e672f70;  alias, 1 drivers
L_000001b49e66f050 .part v000001b49e614a70_0, 0, 1;
L_000001b49e66fe10 .part L_000001b49e66ff50, 0, 1;
L_000001b49e66e970 .part v000001b49e614a70_0, 1, 1;
L_000001b49e670950 .part L_000001b49e66ff50, 1, 1;
L_000001b49e6709f0 .part L_000001b49e6713f0, 0, 1;
L_000001b49e66eab0 .part v000001b49e614a70_0, 2, 1;
L_000001b49e66f190 .part L_000001b49e66ff50, 2, 1;
L_000001b49e66f9b0 .part L_000001b49e6713f0, 1, 1;
L_000001b49e66fcd0 .part v000001b49e614a70_0, 3, 1;
L_000001b49e66fd70 .part L_000001b49e66ff50, 3, 1;
L_000001b49e670b30 .part L_000001b49e6713f0, 2, 1;
L_000001b49e670bd0 .part v000001b49e614a70_0, 4, 1;
L_000001b49e66fff0 .part L_000001b49e66ff50, 4, 1;
L_000001b49e670090 .part L_000001b49e6713f0, 3, 1;
L_000001b49e670130 .part v000001b49e614a70_0, 5, 1;
L_000001b49e670270 .part L_000001b49e66ff50, 5, 1;
L_000001b49e670c70 .part L_000001b49e6713f0, 4, 1;
L_000001b49e670d10 .part v000001b49e614a70_0, 6, 1;
L_000001b49e671530 .part L_000001b49e66ff50, 6, 1;
L_000001b49e670e50 .part L_000001b49e6713f0, 5, 1;
LS_000001b49e6713f0_0_0 .concat8 [ 1 1 1 1], L_000001b49e680da0, L_000001b49e6816d0, L_000001b49e6819e0, L_000001b49e681120;
LS_000001b49e6713f0_0_4 .concat8 [ 1 1 1 0], L_000001b49e680b00, L_000001b49e680e10, L_000001b49e681ac0;
L_000001b49e6713f0 .concat8 [ 4 3 0 0], LS_000001b49e6713f0_0_0, LS_000001b49e6713f0_0_4;
L_000001b49e6722f0 .part v000001b49e614a70_0, 7, 1;
L_000001b49e671a30 .part L_000001b49e66ff50, 7, 1;
L_000001b49e671170 .part L_000001b49e6713f0, 6, 1;
LS_000001b49e672f70_0_0 .concat8 [ 1 1 1 1], L_000001b49e681660, L_000001b49e680240, L_000001b49e6806a0, L_000001b49e680ef0;
LS_000001b49e672f70_0_4 .concat8 [ 1 1 1 1], L_000001b49e681900, L_000001b49e6801d0, L_000001b49e681970, L_000001b49e680940;
L_000001b49e672f70 .concat8 [ 4 4 0 0], LS_000001b49e672f70_0_0, LS_000001b49e672f70_0_4;
S_000001b49e60e8b0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e5789b0 .param/l "i" 0 3 36, +C4<00>;
S_000001b49e60fe90 .scope generate, "genblk1" "genblk1" 3 37, 3 37 0, S_000001b49e60e8b0;
 .timescale 0 0;
S_000001b49e60f3a0 .scope module, "fa" "fullAdder" 3 38, 3 19 0, S_000001b49e60fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e681350 .functor XOR 1, L_000001b49e66f050, L_000001b49e66fe10, C4<0>, C4<0>;
L_000001b49e681660 .functor XOR 1, L_000001b49e681350, v000001b49e615c90_0, C4<0>, C4<0>;
L_000001b49e681a50 .functor AND 1, L_000001b49e66f050, L_000001b49e66fe10, C4<1>, C4<1>;
L_000001b49e681190 .functor AND 1, L_000001b49e66fe10, v000001b49e615c90_0, C4<1>, C4<1>;
L_000001b49e6809b0 .functor OR 1, L_000001b49e681a50, L_000001b49e681190, C4<0>, C4<0>;
L_000001b49e6814a0 .functor AND 1, L_000001b49e66f050, v000001b49e615c90_0, C4<1>, C4<1>;
L_000001b49e680da0 .functor OR 1, L_000001b49e6809b0, L_000001b49e6814a0, C4<0>, C4<0>;
v000001b49e60d9c0_0 .net *"_ivl_0", 0 0, L_000001b49e681350;  1 drivers
v000001b49e60df60_0 .net *"_ivl_10", 0 0, L_000001b49e6814a0;  1 drivers
v000001b49e60cb60_0 .net *"_ivl_4", 0 0, L_000001b49e681a50;  1 drivers
v000001b49e60db00_0 .net *"_ivl_6", 0 0, L_000001b49e681190;  1 drivers
v000001b49e60dba0_0 .net *"_ivl_8", 0 0, L_000001b49e6809b0;  1 drivers
v000001b49e60d600_0 .net "a", 0 0, L_000001b49e66f050;  1 drivers
v000001b49e60d920_0 .net "b", 0 0, L_000001b49e66fe10;  1 drivers
v000001b49e60cc00_0 .net "cin", 0 0, v000001b49e615c90_0;  alias, 1 drivers
v000001b49e60d380_0 .net "cout", 0 0, L_000001b49e680da0;  1 drivers
v000001b49e60dc40_0 .net "s", 0 0, L_000001b49e681660;  1 drivers
S_000001b49e60ea40 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e578b70 .param/l "i" 0 3 36, +C4<01>;
S_000001b49e60fb70 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e60ea40;
 .timescale 0 0;
S_000001b49e60f6c0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e60fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e680320 .functor XOR 1, L_000001b49e66e970, L_000001b49e670950, C4<0>, C4<0>;
L_000001b49e680240 .functor XOR 1, L_000001b49e680320, L_000001b49e6709f0, C4<0>, C4<0>;
L_000001b49e681890 .functor AND 1, L_000001b49e66e970, L_000001b49e670950, C4<1>, C4<1>;
L_000001b49e681cf0 .functor AND 1, L_000001b49e670950, L_000001b49e6709f0, C4<1>, C4<1>;
L_000001b49e6802b0 .functor OR 1, L_000001b49e681890, L_000001b49e681cf0, C4<0>, C4<0>;
L_000001b49e680390 .functor AND 1, L_000001b49e66e970, L_000001b49e6709f0, C4<1>, C4<1>;
L_000001b49e6816d0 .functor OR 1, L_000001b49e6802b0, L_000001b49e680390, C4<0>, C4<0>;
v000001b49e60cca0_0 .net *"_ivl_0", 0 0, L_000001b49e680320;  1 drivers
v000001b49e60cd40_0 .net *"_ivl_10", 0 0, L_000001b49e680390;  1 drivers
v000001b49e60ce80_0 .net *"_ivl_4", 0 0, L_000001b49e681890;  1 drivers
v000001b49e60d2e0_0 .net *"_ivl_6", 0 0, L_000001b49e681cf0;  1 drivers
v000001b49e60d740_0 .net *"_ivl_8", 0 0, L_000001b49e6802b0;  1 drivers
v000001b49e60d100_0 .net "a", 0 0, L_000001b49e66e970;  1 drivers
v000001b49e60d7e0_0 .net "b", 0 0, L_000001b49e670950;  1 drivers
v000001b49e60d240_0 .net "cin", 0 0, L_000001b49e6709f0;  1 drivers
v000001b49e60d6a0_0 .net "cout", 0 0, L_000001b49e6816d0;  1 drivers
v000001b49e60d420_0 .net "s", 0 0, L_000001b49e680240;  1 drivers
S_000001b49e60e0e0 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e578330 .param/l "i" 0 3 36, +C4<010>;
S_000001b49e60e590 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e60e0e0;
 .timescale 0 0;
S_000001b49e60e720 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e60e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e681580 .functor XOR 1, L_000001b49e66eab0, L_000001b49e66f190, C4<0>, C4<0>;
L_000001b49e6806a0 .functor XOR 1, L_000001b49e681580, L_000001b49e66f9b0, C4<0>, C4<0>;
L_000001b49e681740 .functor AND 1, L_000001b49e66eab0, L_000001b49e66f190, C4<1>, C4<1>;
L_000001b49e6805c0 .functor AND 1, L_000001b49e66f190, L_000001b49e66f9b0, C4<1>, C4<1>;
L_000001b49e680400 .functor OR 1, L_000001b49e681740, L_000001b49e6805c0, C4<0>, C4<0>;
L_000001b49e6808d0 .functor AND 1, L_000001b49e66eab0, L_000001b49e66f9b0, C4<1>, C4<1>;
L_000001b49e6819e0 .functor OR 1, L_000001b49e680400, L_000001b49e6808d0, C4<0>, C4<0>;
v000001b49e60da60_0 .net *"_ivl_0", 0 0, L_000001b49e681580;  1 drivers
v000001b49e60cf20_0 .net *"_ivl_10", 0 0, L_000001b49e6808d0;  1 drivers
v000001b49e6174f0_0 .net *"_ivl_4", 0 0, L_000001b49e681740;  1 drivers
v000001b49e618a30_0 .net *"_ivl_6", 0 0, L_000001b49e6805c0;  1 drivers
v000001b49e618710_0 .net *"_ivl_8", 0 0, L_000001b49e680400;  1 drivers
v000001b49e618fd0_0 .net "a", 0 0, L_000001b49e66eab0;  1 drivers
v000001b49e619070_0 .net "b", 0 0, L_000001b49e66f190;  1 drivers
v000001b49e618d50_0 .net "cin", 0 0, L_000001b49e66f9b0;  1 drivers
v000001b49e6173b0_0 .net "cout", 0 0, L_000001b49e6819e0;  1 drivers
v000001b49e6179f0_0 .net "s", 0 0, L_000001b49e6806a0;  1 drivers
S_000001b49e61cc00 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e578ff0 .param/l "i" 0 3 36, +C4<011>;
S_000001b49e61d240 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61cc00;
 .timescale 0 0;
S_000001b49e61cd90 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e680be0 .functor XOR 1, L_000001b49e66fcd0, L_000001b49e66fd70, C4<0>, C4<0>;
L_000001b49e680ef0 .functor XOR 1, L_000001b49e680be0, L_000001b49e670b30, C4<0>, C4<0>;
L_000001b49e6804e0 .functor AND 1, L_000001b49e66fcd0, L_000001b49e66fd70, C4<1>, C4<1>;
L_000001b49e680630 .functor AND 1, L_000001b49e66fd70, L_000001b49e670b30, C4<1>, C4<1>;
L_000001b49e6810b0 .functor OR 1, L_000001b49e6804e0, L_000001b49e680630, C4<0>, C4<0>;
L_000001b49e681040 .functor AND 1, L_000001b49e66fcd0, L_000001b49e670b30, C4<1>, C4<1>;
L_000001b49e681120 .functor OR 1, L_000001b49e6810b0, L_000001b49e681040, C4<0>, C4<0>;
v000001b49e6185d0_0 .net *"_ivl_0", 0 0, L_000001b49e680be0;  1 drivers
v000001b49e617d10_0 .net *"_ivl_10", 0 0, L_000001b49e681040;  1 drivers
v000001b49e617450_0 .net *"_ivl_4", 0 0, L_000001b49e6804e0;  1 drivers
v000001b49e617590_0 .net *"_ivl_6", 0 0, L_000001b49e680630;  1 drivers
v000001b49e616910_0 .net *"_ivl_8", 0 0, L_000001b49e6810b0;  1 drivers
v000001b49e617b30_0 .net "a", 0 0, L_000001b49e66fcd0;  1 drivers
v000001b49e6180d0_0 .net "b", 0 0, L_000001b49e66fd70;  1 drivers
v000001b49e617310_0 .net "cin", 0 0, L_000001b49e670b30;  1 drivers
v000001b49e6188f0_0 .net "cout", 0 0, L_000001b49e681120;  1 drivers
v000001b49e617db0_0 .net "s", 0 0, L_000001b49e680ef0;  1 drivers
S_000001b49e61c430 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e579070 .param/l "i" 0 3 36, +C4<0100>;
S_000001b49e61d6f0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61c430;
 .timescale 0 0;
S_000001b49e61c8e0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61d6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e681200 .functor XOR 1, L_000001b49e670bd0, L_000001b49e66fff0, C4<0>, C4<0>;
L_000001b49e681900 .functor XOR 1, L_000001b49e681200, L_000001b49e670090, C4<0>, C4<0>;
L_000001b49e681270 .functor AND 1, L_000001b49e670bd0, L_000001b49e66fff0, C4<1>, C4<1>;
L_000001b49e680550 .functor AND 1, L_000001b49e66fff0, L_000001b49e670090, C4<1>, C4<1>;
L_000001b49e6817b0 .functor OR 1, L_000001b49e681270, L_000001b49e680550, C4<0>, C4<0>;
L_000001b49e680710 .functor AND 1, L_000001b49e670bd0, L_000001b49e670090, C4<1>, C4<1>;
L_000001b49e680b00 .functor OR 1, L_000001b49e6817b0, L_000001b49e680710, C4<0>, C4<0>;
v000001b49e617630_0 .net *"_ivl_0", 0 0, L_000001b49e681200;  1 drivers
v000001b49e617130_0 .net *"_ivl_10", 0 0, L_000001b49e680710;  1 drivers
v000001b49e618170_0 .net *"_ivl_4", 0 0, L_000001b49e681270;  1 drivers
v000001b49e616cd0_0 .net *"_ivl_6", 0 0, L_000001b49e680550;  1 drivers
v000001b49e617770_0 .net *"_ivl_8", 0 0, L_000001b49e6817b0;  1 drivers
v000001b49e618f30_0 .net "a", 0 0, L_000001b49e670bd0;  1 drivers
v000001b49e617bd0_0 .net "b", 0 0, L_000001b49e66fff0;  1 drivers
v000001b49e618210_0 .net "cin", 0 0, L_000001b49e670090;  1 drivers
v000001b49e618850_0 .net "cout", 0 0, L_000001b49e680b00;  1 drivers
v000001b49e618cb0_0 .net "s", 0 0, L_000001b49e681900;  1 drivers
S_000001b49e61cf20 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e578370 .param/l "i" 0 3 36, +C4<0101>;
S_000001b49e61d880 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61cf20;
 .timescale 0 0;
S_000001b49e61ca70 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e6813c0 .functor XOR 1, L_000001b49e670130, L_000001b49e670270, C4<0>, C4<0>;
L_000001b49e6801d0 .functor XOR 1, L_000001b49e6813c0, L_000001b49e670c70, C4<0>, C4<0>;
L_000001b49e680fd0 .functor AND 1, L_000001b49e670130, L_000001b49e670270, C4<1>, C4<1>;
L_000001b49e681c10 .functor AND 1, L_000001b49e670270, L_000001b49e670c70, C4<1>, C4<1>;
L_000001b49e681430 .functor OR 1, L_000001b49e680fd0, L_000001b49e681c10, C4<0>, C4<0>;
L_000001b49e681820 .functor AND 1, L_000001b49e670130, L_000001b49e670c70, C4<1>, C4<1>;
L_000001b49e680e10 .functor OR 1, L_000001b49e681430, L_000001b49e681820, C4<0>, C4<0>;
v000001b49e6176d0_0 .net *"_ivl_0", 0 0, L_000001b49e6813c0;  1 drivers
v000001b49e617810_0 .net *"_ivl_10", 0 0, L_000001b49e681820;  1 drivers
v000001b49e6178b0_0 .net *"_ivl_4", 0 0, L_000001b49e680fd0;  1 drivers
v000001b49e618030_0 .net *"_ivl_6", 0 0, L_000001b49e681c10;  1 drivers
v000001b49e617950_0 .net *"_ivl_8", 0 0, L_000001b49e681430;  1 drivers
v000001b49e616ff0_0 .net "a", 0 0, L_000001b49e670130;  1 drivers
v000001b49e618530_0 .net "b", 0 0, L_000001b49e670270;  1 drivers
v000001b49e617090_0 .net "cin", 0 0, L_000001b49e670c70;  1 drivers
v000001b49e6187b0_0 .net "cout", 0 0, L_000001b49e680e10;  1 drivers
v000001b49e616e10_0 .net "s", 0 0, L_000001b49e6801d0;  1 drivers
S_000001b49e61c110 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e5783b0 .param/l "i" 0 3 36, +C4<0110>;
S_000001b49e61dd30 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61c110;
 .timescale 0 0;
S_000001b49e61c750 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e680e80 .functor XOR 1, L_000001b49e670d10, L_000001b49e671530, C4<0>, C4<0>;
L_000001b49e681970 .functor XOR 1, L_000001b49e680e80, L_000001b49e670e50, C4<0>, C4<0>;
L_000001b49e681d60 .functor AND 1, L_000001b49e670d10, L_000001b49e671530, C4<1>, C4<1>;
L_000001b49e680780 .functor AND 1, L_000001b49e671530, L_000001b49e670e50, C4<1>, C4<1>;
L_000001b49e680a20 .functor OR 1, L_000001b49e681d60, L_000001b49e680780, C4<0>, C4<0>;
L_000001b49e6807f0 .functor AND 1, L_000001b49e670d10, L_000001b49e670e50, C4<1>, C4<1>;
L_000001b49e681ac0 .functor OR 1, L_000001b49e680a20, L_000001b49e6807f0, C4<0>, C4<0>;
v000001b49e618c10_0 .net *"_ivl_0", 0 0, L_000001b49e680e80;  1 drivers
v000001b49e617a90_0 .net *"_ivl_10", 0 0, L_000001b49e6807f0;  1 drivers
v000001b49e617c70_0 .net *"_ivl_4", 0 0, L_000001b49e681d60;  1 drivers
v000001b49e617e50_0 .net *"_ivl_6", 0 0, L_000001b49e680780;  1 drivers
v000001b49e616c30_0 .net *"_ivl_8", 0 0, L_000001b49e680a20;  1 drivers
v000001b49e6183f0_0 .net "a", 0 0, L_000001b49e670d10;  1 drivers
v000001b49e617ef0_0 .net "b", 0 0, L_000001b49e671530;  1 drivers
v000001b49e617f90_0 .net "cin", 0 0, L_000001b49e670e50;  1 drivers
v000001b49e618990_0 .net "cout", 0 0, L_000001b49e681ac0;  1 drivers
v000001b49e6182b0_0 .net "s", 0 0, L_000001b49e681970;  1 drivers
S_000001b49e61d0b0 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 3 36, 3 36 0, S_000001b49e60f210;
 .timescale 0 0;
P_000001b49e5783f0 .param/l "i" 0 3 36, +C4<0111>;
S_000001b49e61da10 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61d0b0;
 .timescale 0 0;
S_000001b49e61c2a0 .scope module, "fa" "fullAdder" 3 40, 3 19 0, S_000001b49e61da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e681b30 .functor XOR 1, L_000001b49e6722f0, L_000001b49e671a30, C4<0>, C4<0>;
L_000001b49e680940 .functor XOR 1, L_000001b49e681b30, L_000001b49e671170, C4<0>, C4<0>;
L_000001b49e680f60 .functor AND 1, L_000001b49e6722f0, L_000001b49e671a30, C4<1>, C4<1>;
L_000001b49e680b70 .functor AND 1, L_000001b49e671a30, L_000001b49e671170, C4<1>, C4<1>;
L_000001b49e680c50 .functor OR 1, L_000001b49e680f60, L_000001b49e680b70, C4<0>, C4<0>;
L_000001b49e6812e0 .functor AND 1, L_000001b49e6722f0, L_000001b49e671170, C4<1>, C4<1>;
L_000001b49e681c80 .functor OR 1, L_000001b49e680c50, L_000001b49e6812e0, C4<0>, C4<0>;
v000001b49e618350_0 .net *"_ivl_0", 0 0, L_000001b49e681b30;  1 drivers
v000001b49e618490_0 .net *"_ivl_10", 0 0, L_000001b49e6812e0;  1 drivers
v000001b49e616af0_0 .net *"_ivl_4", 0 0, L_000001b49e680f60;  1 drivers
v000001b49e618670_0 .net *"_ivl_6", 0 0, L_000001b49e680b70;  1 drivers
v000001b49e618ad0_0 .net *"_ivl_8", 0 0, L_000001b49e680c50;  1 drivers
v000001b49e618df0_0 .net "a", 0 0, L_000001b49e6722f0;  1 drivers
v000001b49e618e90_0 .net "b", 0 0, L_000001b49e671a30;  1 drivers
v000001b49e618b70_0 .net "cin", 0 0, L_000001b49e671170;  1 drivers
v000001b49e6169b0_0 .net "cout", 0 0, L_000001b49e681c80;  alias, 1 drivers
v000001b49e616a50_0 .net "s", 0 0, L_000001b49e680940;  1 drivers
S_000001b49e61dec0 .scope module, "mux" "mux8b2to1" 3 78, 3 47 0, S_000001b49e60f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_000001b49e680470 .functor NOT 8, L_000001b49e670590, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e619a70_0 .net *"_ivl_0", 7 0, L_000001b49e680470;  1 drivers
v000001b49e61b870_0 .net "a", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e61b050_0 .net "e", 7 0, L_000001b49e66ff50;  alias, 1 drivers
v000001b49e61a1f0_0 .net "s", 0 0, v000001b49e615c90_0;  alias, 1 drivers
L_000001b49e66ff50 .functor MUXZ 8, L_000001b49e670590, L_000001b49e680470, v000001b49e615c90_0, C4<>;
S_000001b49e61d560 .scope module, "subb" "subAdd" 3 160, 3 71 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e616690_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e614e30_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e6141b0_0 .net "b2", 7 0, L_000001b49e66cd50;  1 drivers
v000001b49e615330_0 .net "cin", 0 0, v000001b49e615c90_0;  alias, 1 drivers
v000001b49e615830_0 .net "cout", 0 0, L_000001b49e6767a0;  alias, 1 drivers
v000001b49e616230_0 .net "s", 7 0, L_000001b49e66e290;  alias, 1 drivers
S_000001b49e61d3d0 .scope module, "dut" "rippleCA" 3 79, 3 27 0, S_000001b49e61d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001b49e616730_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e616870_0 .net "b", 7 0, L_000001b49e66cd50;  alias, 1 drivers
v000001b49e616550_0 .net "cin", 0 0, v000001b49e615c90_0;  alias, 1 drivers
v000001b49e614d90_0 .net "conn", 6 0, L_000001b49e66e0b0;  1 drivers
v000001b49e6151f0_0 .net "cout", 0 0, L_000001b49e6767a0;  alias, 1 drivers
v000001b49e6144d0_0 .net "s", 7 0, L_000001b49e66e290;  alias, 1 drivers
L_000001b49e66c3f0 .part v000001b49e614a70_0, 0, 1;
L_000001b49e66dbb0 .part L_000001b49e66cd50, 0, 1;
L_000001b49e66e8d0 .part v000001b49e614a70_0, 1, 1;
L_000001b49e66dd90 .part L_000001b49e66cd50, 1, 1;
L_000001b49e66dcf0 .part L_000001b49e66e0b0, 0, 1;
L_000001b49e66db10 .part v000001b49e614a70_0, 2, 1;
L_000001b49e66e6f0 .part L_000001b49e66cd50, 2, 1;
L_000001b49e66e790 .part L_000001b49e66e0b0, 1, 1;
L_000001b49e66ca30 .part v000001b49e614a70_0, 3, 1;
L_000001b49e66d430 .part L_000001b49e66cd50, 3, 1;
L_000001b49e66cf30 .part L_000001b49e66e0b0, 2, 1;
L_000001b49e66e830 .part v000001b49e614a70_0, 4, 1;
L_000001b49e66d6b0 .part L_000001b49e66cd50, 4, 1;
L_000001b49e66d070 .part L_000001b49e66e0b0, 3, 1;
L_000001b49e66d7f0 .part v000001b49e614a70_0, 5, 1;
L_000001b49e66e650 .part L_000001b49e66cd50, 5, 1;
L_000001b49e66d890 .part L_000001b49e66e0b0, 4, 1;
L_000001b49e66d930 .part v000001b49e614a70_0, 6, 1;
L_000001b49e66d9d0 .part L_000001b49e66cd50, 6, 1;
L_000001b49e66c170 .part L_000001b49e66e0b0, 5, 1;
LS_000001b49e66e0b0_0_0 .concat8 [ 1 1 1 1], L_000001b49e675590, L_000001b49e6751a0, L_000001b49e674fe0, L_000001b49e675910;
LS_000001b49e66e0b0_0_4 .concat8 [ 1 1 1 0], L_000001b49e676ab0, L_000001b49e676960, L_000001b49e677ca0;
L_000001b49e66e0b0 .concat8 [ 4 3 0 0], LS_000001b49e66e0b0_0_0, LS_000001b49e66e0b0_0_4;
L_000001b49e66e150 .part v000001b49e614a70_0, 7, 1;
L_000001b49e66c990 .part L_000001b49e66cd50, 7, 1;
L_000001b49e66e1f0 .part L_000001b49e66e0b0, 6, 1;
LS_000001b49e66e290_0_0 .concat8 [ 1 1 1 1], L_000001b49e6741e0, L_000001b49e6745d0, L_000001b49e674e90, L_000001b49e6753d0;
LS_000001b49e66e290_0_4 .concat8 [ 1 1 1 1], L_000001b49e677840, L_000001b49e676ff0, L_000001b49e677c30, L_000001b49e677ae0;
L_000001b49e66e290 .concat8 [ 4 4 0 0], LS_000001b49e66e290_0_0, LS_000001b49e66e290_0_4;
S_000001b49e61dba0 .scope generate, "fullAdder_loop[0]" "fullAdder_loop[0]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578a30 .param/l "i" 0 3 36, +C4<00>;
S_000001b49e61c5c0 .scope generate, "genblk1" "genblk1" 3 37, 3 37 0, S_000001b49e61dba0;
 .timescale 0 0;
S_000001b49e61e440 .scope module, "fa" "fullAdder" 3 38, 3 19 0, S_000001b49e61c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e674aa0 .functor XOR 1, L_000001b49e66c3f0, L_000001b49e66dbb0, C4<0>, C4<0>;
L_000001b49e6741e0 .functor XOR 1, L_000001b49e674aa0, v000001b49e615c90_0, C4<0>, C4<0>;
L_000001b49e674d40 .functor AND 1, L_000001b49e66c3f0, L_000001b49e66dbb0, C4<1>, C4<1>;
L_000001b49e675520 .functor AND 1, L_000001b49e66dbb0, v000001b49e615c90_0, C4<1>, C4<1>;
L_000001b49e6756e0 .functor OR 1, L_000001b49e674d40, L_000001b49e675520, C4<0>, C4<0>;
L_000001b49e674720 .functor AND 1, L_000001b49e66c3f0, v000001b49e615c90_0, C4<1>, C4<1>;
L_000001b49e675590 .functor OR 1, L_000001b49e6756e0, L_000001b49e674720, C4<0>, C4<0>;
v000001b49e61af10_0 .net *"_ivl_0", 0 0, L_000001b49e674aa0;  1 drivers
v000001b49e61abf0_0 .net *"_ivl_10", 0 0, L_000001b49e674720;  1 drivers
v000001b49e61a650_0 .net *"_ivl_4", 0 0, L_000001b49e674d40;  1 drivers
v000001b49e619610_0 .net *"_ivl_6", 0 0, L_000001b49e675520;  1 drivers
v000001b49e61ac90_0 .net *"_ivl_8", 0 0, L_000001b49e6756e0;  1 drivers
v000001b49e61b7d0_0 .net "a", 0 0, L_000001b49e66c3f0;  1 drivers
v000001b49e61b410_0 .net "b", 0 0, L_000001b49e66dbb0;  1 drivers
v000001b49e619110_0 .net "cin", 0 0, v000001b49e615c90_0;  alias, 1 drivers
v000001b49e61b4b0_0 .net "cout", 0 0, L_000001b49e675590;  1 drivers
v000001b49e61b690_0 .net "s", 0 0, L_000001b49e6741e0;  1 drivers
S_000001b49e61ec10 .scope generate, "fullAdder_loop[1]" "fullAdder_loop[1]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578430 .param/l "i" 0 3 36, +C4<01>;
S_000001b49e61f3e0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61ec10;
 .timescale 0 0;
S_000001b49e61e5d0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675130 .functor XOR 1, L_000001b49e66e8d0, L_000001b49e66dd90, C4<0>, C4<0>;
L_000001b49e6745d0 .functor XOR 1, L_000001b49e675130, L_000001b49e66dcf0, C4<0>, C4<0>;
L_000001b49e674410 .functor AND 1, L_000001b49e66e8d0, L_000001b49e66dd90, C4<1>, C4<1>;
L_000001b49e674480 .functor AND 1, L_000001b49e66dd90, L_000001b49e66dcf0, C4<1>, C4<1>;
L_000001b49e6744f0 .functor OR 1, L_000001b49e674410, L_000001b49e674480, C4<0>, C4<0>;
L_000001b49e6746b0 .functor AND 1, L_000001b49e66e8d0, L_000001b49e66dcf0, C4<1>, C4<1>;
L_000001b49e6751a0 .functor OR 1, L_000001b49e6744f0, L_000001b49e6746b0, C4<0>, C4<0>;
v000001b49e61b550_0 .net *"_ivl_0", 0 0, L_000001b49e675130;  1 drivers
v000001b49e61b0f0_0 .net *"_ivl_10", 0 0, L_000001b49e6746b0;  1 drivers
v000001b49e6191b0_0 .net *"_ivl_4", 0 0, L_000001b49e674410;  1 drivers
v000001b49e61afb0_0 .net *"_ivl_6", 0 0, L_000001b49e674480;  1 drivers
v000001b49e619ed0_0 .net *"_ivl_8", 0 0, L_000001b49e6744f0;  1 drivers
v000001b49e6197f0_0 .net "a", 0 0, L_000001b49e66e8d0;  1 drivers
v000001b49e619250_0 .net "b", 0 0, L_000001b49e66dd90;  1 drivers
v000001b49e61a330_0 .net "cin", 0 0, L_000001b49e66dcf0;  1 drivers
v000001b49e61a0b0_0 .net "cout", 0 0, L_000001b49e6751a0;  1 drivers
v000001b49e619cf0_0 .net "s", 0 0, L_000001b49e6745d0;  1 drivers
S_000001b49e61ea80 .scope generate, "fullAdder_loop[2]" "fullAdder_loop[2]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578f30 .param/l "i" 0 3 36, +C4<010>;
S_000001b49e61f250 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61ea80;
 .timescale 0 0;
S_000001b49e61e760 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e674db0 .functor XOR 1, L_000001b49e66db10, L_000001b49e66e6f0, C4<0>, C4<0>;
L_000001b49e674e90 .functor XOR 1, L_000001b49e674db0, L_000001b49e66e790, C4<0>, C4<0>;
L_000001b49e674790 .functor AND 1, L_000001b49e66db10, L_000001b49e66e6f0, C4<1>, C4<1>;
L_000001b49e674f00 .functor AND 1, L_000001b49e66e6f0, L_000001b49e66e790, C4<1>, C4<1>;
L_000001b49e674f70 .functor OR 1, L_000001b49e674790, L_000001b49e674f00, C4<0>, C4<0>;
L_000001b49e6752f0 .functor AND 1, L_000001b49e66db10, L_000001b49e66e790, C4<1>, C4<1>;
L_000001b49e674fe0 .functor OR 1, L_000001b49e674f70, L_000001b49e6752f0, C4<0>, C4<0>;
v000001b49e61ad30_0 .net *"_ivl_0", 0 0, L_000001b49e674db0;  1 drivers
v000001b49e6192f0_0 .net *"_ivl_10", 0 0, L_000001b49e6752f0;  1 drivers
v000001b49e619b10_0 .net *"_ivl_4", 0 0, L_000001b49e674790;  1 drivers
v000001b49e619390_0 .net *"_ivl_6", 0 0, L_000001b49e674f00;  1 drivers
v000001b49e619430_0 .net *"_ivl_8", 0 0, L_000001b49e674f70;  1 drivers
v000001b49e619bb0_0 .net "a", 0 0, L_000001b49e66db10;  1 drivers
v000001b49e6194d0_0 .net "b", 0 0, L_000001b49e66e6f0;  1 drivers
v000001b49e61ab50_0 .net "cin", 0 0, L_000001b49e66e790;  1 drivers
v000001b49e619570_0 .net "cout", 0 0, L_000001b49e674fe0;  1 drivers
v000001b49e61b190_0 .net "s", 0 0, L_000001b49e674e90;  1 drivers
S_000001b49e61f570 .scope generate, "fullAdder_loop[3]" "fullAdder_loop[3]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578e30 .param/l "i" 0 3 36, +C4<011>;
S_000001b49e61e2b0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61f570;
 .timescale 0 0;
S_000001b49e61f700 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e675360 .functor XOR 1, L_000001b49e66ca30, L_000001b49e66d430, C4<0>, C4<0>;
L_000001b49e6753d0 .functor XOR 1, L_000001b49e675360, L_000001b49e66cf30, C4<0>, C4<0>;
L_000001b49e6754b0 .functor AND 1, L_000001b49e66ca30, L_000001b49e66d430, C4<1>, C4<1>;
L_000001b49e675600 .functor AND 1, L_000001b49e66d430, L_000001b49e66cf30, C4<1>, C4<1>;
L_000001b49e675670 .functor OR 1, L_000001b49e6754b0, L_000001b49e675600, C4<0>, C4<0>;
L_000001b49e675750 .functor AND 1, L_000001b49e66ca30, L_000001b49e66cf30, C4<1>, C4<1>;
L_000001b49e675910 .functor OR 1, L_000001b49e675670, L_000001b49e675750, C4<0>, C4<0>;
v000001b49e61b730_0 .net *"_ivl_0", 0 0, L_000001b49e675360;  1 drivers
v000001b49e61b5f0_0 .net *"_ivl_10", 0 0, L_000001b49e675750;  1 drivers
v000001b49e61b230_0 .net *"_ivl_4", 0 0, L_000001b49e6754b0;  1 drivers
v000001b49e61a3d0_0 .net *"_ivl_6", 0 0, L_000001b49e675600;  1 drivers
v000001b49e61a830_0 .net *"_ivl_8", 0 0, L_000001b49e675670;  1 drivers
v000001b49e619890_0 .net "a", 0 0, L_000001b49e66ca30;  1 drivers
v000001b49e61a6f0_0 .net "b", 0 0, L_000001b49e66d430;  1 drivers
v000001b49e61b2d0_0 .net "cin", 0 0, L_000001b49e66cf30;  1 drivers
v000001b49e6196b0_0 .net "cout", 0 0, L_000001b49e675910;  1 drivers
v000001b49e619c50_0 .net "s", 0 0, L_000001b49e6753d0;  1 drivers
S_000001b49e61e120 .scope generate, "fullAdder_loop[4]" "fullAdder_loop[4]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578eb0 .param/l "i" 0 3 36, +C4<0100>;
S_000001b49e61e8f0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61e120;
 .timescale 0 0;
S_000001b49e61f890 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e6759f0 .functor XOR 1, L_000001b49e66e830, L_000001b49e66d6b0, C4<0>, C4<0>;
L_000001b49e677840 .functor XOR 1, L_000001b49e6759f0, L_000001b49e66d070, C4<0>, C4<0>;
L_000001b49e6770d0 .functor AND 1, L_000001b49e66e830, L_000001b49e66d6b0, C4<1>, C4<1>;
L_000001b49e676420 .functor AND 1, L_000001b49e66d6b0, L_000001b49e66d070, C4<1>, C4<1>;
L_000001b49e677530 .functor OR 1, L_000001b49e6770d0, L_000001b49e676420, C4<0>, C4<0>;
L_000001b49e676340 .functor AND 1, L_000001b49e66e830, L_000001b49e66d070, C4<1>, C4<1>;
L_000001b49e676ab0 .functor OR 1, L_000001b49e677530, L_000001b49e676340, C4<0>, C4<0>;
v000001b49e619750_0 .net *"_ivl_0", 0 0, L_000001b49e6759f0;  1 drivers
v000001b49e61a970_0 .net *"_ivl_10", 0 0, L_000001b49e676340;  1 drivers
v000001b49e619930_0 .net *"_ivl_4", 0 0, L_000001b49e6770d0;  1 drivers
v000001b49e61a150_0 .net *"_ivl_6", 0 0, L_000001b49e676420;  1 drivers
v000001b49e61a010_0 .net *"_ivl_8", 0 0, L_000001b49e677530;  1 drivers
v000001b49e619d90_0 .net "a", 0 0, L_000001b49e66e830;  1 drivers
v000001b49e6199d0_0 .net "b", 0 0, L_000001b49e66d6b0;  1 drivers
v000001b49e619e30_0 .net "cin", 0 0, L_000001b49e66d070;  1 drivers
v000001b49e61a470_0 .net "cout", 0 0, L_000001b49e676ab0;  1 drivers
v000001b49e61a510_0 .net "s", 0 0, L_000001b49e677840;  1 drivers
S_000001b49e61eda0 .scope generate, "fullAdder_loop[5]" "fullAdder_loop[5]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578bb0 .param/l "i" 0 3 36, +C4<0101>;
S_000001b49e61fed0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61eda0;
 .timescale 0 0;
S_000001b49e61fa20 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e6769d0 .functor XOR 1, L_000001b49e66d7f0, L_000001b49e66e650, C4<0>, C4<0>;
L_000001b49e676ff0 .functor XOR 1, L_000001b49e6769d0, L_000001b49e66d890, C4<0>, C4<0>;
L_000001b49e6778b0 .functor AND 1, L_000001b49e66d7f0, L_000001b49e66e650, C4<1>, C4<1>;
L_000001b49e676490 .functor AND 1, L_000001b49e66e650, L_000001b49e66d890, C4<1>, C4<1>;
L_000001b49e6763b0 .functor OR 1, L_000001b49e6778b0, L_000001b49e676490, C4<0>, C4<0>;
L_000001b49e676b20 .functor AND 1, L_000001b49e66d7f0, L_000001b49e66d890, C4<1>, C4<1>;
L_000001b49e676960 .functor OR 1, L_000001b49e6763b0, L_000001b49e676b20, C4<0>, C4<0>;
v000001b49e61a5b0_0 .net *"_ivl_0", 0 0, L_000001b49e6769d0;  1 drivers
v000001b49e61a790_0 .net *"_ivl_10", 0 0, L_000001b49e676b20;  1 drivers
v000001b49e61aa10_0 .net *"_ivl_4", 0 0, L_000001b49e6778b0;  1 drivers
v000001b49e61aab0_0 .net *"_ivl_6", 0 0, L_000001b49e676490;  1 drivers
v000001b49e61beb0_0 .net *"_ivl_8", 0 0, L_000001b49e6763b0;  1 drivers
v000001b49e61bcd0_0 .net "a", 0 0, L_000001b49e66d7f0;  1 drivers
v000001b49e61bd70_0 .net "b", 0 0, L_000001b49e66e650;  1 drivers
v000001b49e61b9b0_0 .net "cin", 0 0, L_000001b49e66d890;  1 drivers
v000001b49e61ba50_0 .net "cout", 0 0, L_000001b49e676960;  1 drivers
v000001b49e61be10_0 .net "s", 0 0, L_000001b49e676ff0;  1 drivers
S_000001b49e61f0c0 .scope generate, "fullAdder_loop[6]" "fullAdder_loop[6]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578cb0 .param/l "i" 0 3 36, +C4<0110>;
S_000001b49e61ef30 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61f0c0;
 .timescale 0 0;
S_000001b49e61fbb0 .scope module, "fa" "fullAdder" 3 42, 3 19 0, S_000001b49e61ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e676570 .functor XOR 1, L_000001b49e66d930, L_000001b49e66d9d0, C4<0>, C4<0>;
L_000001b49e677c30 .functor XOR 1, L_000001b49e676570, L_000001b49e66c170, C4<0>, C4<0>;
L_000001b49e677a70 .functor AND 1, L_000001b49e66d930, L_000001b49e66d9d0, C4<1>, C4<1>;
L_000001b49e676d50 .functor AND 1, L_000001b49e66d9d0, L_000001b49e66c170, C4<1>, C4<1>;
L_000001b49e677140 .functor OR 1, L_000001b49e677a70, L_000001b49e676d50, C4<0>, C4<0>;
L_000001b49e677300 .functor AND 1, L_000001b49e66d930, L_000001b49e66c170, C4<1>, C4<1>;
L_000001b49e677ca0 .functor OR 1, L_000001b49e677140, L_000001b49e677300, C4<0>, C4<0>;
v000001b49e61bc30_0 .net *"_ivl_0", 0 0, L_000001b49e676570;  1 drivers
v000001b49e61b910_0 .net *"_ivl_10", 0 0, L_000001b49e677300;  1 drivers
v000001b49e61bf50_0 .net *"_ivl_4", 0 0, L_000001b49e677a70;  1 drivers
v000001b49e61baf0_0 .net *"_ivl_6", 0 0, L_000001b49e676d50;  1 drivers
v000001b49e61bb90_0 .net *"_ivl_8", 0 0, L_000001b49e677140;  1 drivers
v000001b49e61bff0_0 .net "a", 0 0, L_000001b49e66d930;  1 drivers
v000001b49e6162d0_0 .net "b", 0 0, L_000001b49e66d9d0;  1 drivers
v000001b49e6150b0_0 .net "cin", 0 0, L_000001b49e66c170;  1 drivers
v000001b49e614110_0 .net "cout", 0 0, L_000001b49e677ca0;  1 drivers
v000001b49e615150_0 .net "s", 0 0, L_000001b49e677c30;  1 drivers
S_000001b49e61fd40 .scope generate, "fullAdder_loop[7]" "fullAdder_loop[7]" 3 36, 3 36 0, S_000001b49e61d3d0;
 .timescale 0 0;
P_000001b49e578f70 .param/l "i" 0 3 36, +C4<0111>;
S_000001b49e623bd0 .scope generate, "genblk1" "genblk1" 3 39, 3 39 0, S_000001b49e61fd40;
 .timescale 0 0;
S_000001b49e622780 .scope module, "fa" "fullAdder" 3 40, 3 19 0, S_000001b49e623bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001b49e676810 .functor XOR 1, L_000001b49e66e150, L_000001b49e66c990, C4<0>, C4<0>;
L_000001b49e677ae0 .functor XOR 1, L_000001b49e676810, L_000001b49e66e1f0, C4<0>, C4<0>;
L_000001b49e6773e0 .functor AND 1, L_000001b49e66e150, L_000001b49e66c990, C4<1>, C4<1>;
L_000001b49e677060 .functor AND 1, L_000001b49e66c990, L_000001b49e66e1f0, C4<1>, C4<1>;
L_000001b49e677990 .functor OR 1, L_000001b49e6773e0, L_000001b49e677060, C4<0>, C4<0>;
L_000001b49e676e30 .functor AND 1, L_000001b49e66e150, L_000001b49e66e1f0, C4<1>, C4<1>;
L_000001b49e6767a0 .functor OR 1, L_000001b49e677990, L_000001b49e676e30, C4<0>, C4<0>;
v000001b49e616410_0 .net *"_ivl_0", 0 0, L_000001b49e676810;  1 drivers
v000001b49e6153d0_0 .net *"_ivl_10", 0 0, L_000001b49e676e30;  1 drivers
v000001b49e615f10_0 .net *"_ivl_4", 0 0, L_000001b49e6773e0;  1 drivers
v000001b49e6167d0_0 .net *"_ivl_6", 0 0, L_000001b49e677060;  1 drivers
v000001b49e614c50_0 .net *"_ivl_8", 0 0, L_000001b49e677990;  1 drivers
v000001b49e616370_0 .net "a", 0 0, L_000001b49e66e150;  1 drivers
v000001b49e614bb0_0 .net "b", 0 0, L_000001b49e66c990;  1 drivers
v000001b49e6165f0_0 .net "cin", 0 0, L_000001b49e66e1f0;  1 drivers
v000001b49e615650_0 .net "cout", 0 0, L_000001b49e6767a0;  alias, 1 drivers
v000001b49e614cf0_0 .net "s", 0 0, L_000001b49e677ae0;  1 drivers
S_000001b49e623d60 .scope module, "mux" "mux8b2to1" 3 78, 3 47 0, S_000001b49e61d560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "e";
L_000001b49e6750c0 .functor NOT 8, v000001b49e614930_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b49e615dd0_0 .net *"_ivl_0", 7 0, L_000001b49e6750c0;  1 drivers
v000001b49e6142f0_0 .net "a", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e615e70_0 .net "e", 7 0, L_000001b49e66cd50;  alias, 1 drivers
v000001b49e615510_0 .net "s", 0 0, v000001b49e615c90_0;  alias, 1 drivers
L_000001b49e66cd50 .functor MUXZ 8, v000001b49e614930_0, L_000001b49e6750c0, v000001b49e615c90_0, C4<>;
S_000001b49e622140 .scope module, "xorr" "xor8bit" 3 164, 3 128 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e6765e0 .functor XOR 8, v000001b49e614a70_0, v000001b49e614930_0, C4<00000000>, C4<00000000>;
v000001b49e6146b0_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e6155b0_0 .net "b", 7 0, v000001b49e614930_0;  alias, 1 drivers
v000001b49e614610_0 .net "out", 7 0, L_000001b49e6765e0;  alias, 1 drivers
S_000001b49e622aa0 .scope module, "xorr1" "xor8bit" 3 175, 3 128 0, S_000001b49e4aef80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
L_000001b49e682070 .functor XOR 8, v000001b49e614a70_0, L_000001b49e670590, C4<00000000>, C4<00000000>;
v000001b49e614250_0 .net "a", 7 0, v000001b49e614a70_0;  alias, 1 drivers
v000001b49e614390_0 .net "b", 7 0, L_000001b49e670590;  alias, 1 drivers
v000001b49e614750_0 .net "out", 7 0, L_000001b49e682070;  alias, 1 drivers
    .scope S_000001b49e4aef80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49e615fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49e615c90_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_000001b49e4aedf0;
T_1 ;
    %vpi_call/w 3 191 "$monitor", $time, " ", " ", "command = %b, opA = %b, opB = %b, Res = %b, carry/borrow = %b", v000001b49e616190_0, v000001b49e614a70_0, v000001b49e614930_0, v000001b49e615010_0, v000001b49e6149d0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v000001b49e614a70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001b49e614930_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001b49e616190_0, 0, 4;
    %delay 5, 0;
    %vpi_call/w 3 208 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "alu.v";
