
*** Running vivado
    with args -log jtag_axi_vio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_vio_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jtag_axi_vio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 357.941 ; gain = 147.527
INFO: [Synth 8-638] synthesizing module 'jtag_axi_vio_0_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_vio_0_0/synth/jtag_axi_vio_0_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_vio_0_0' (7#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_vio_0_0/synth/jtag_axi_vio_0_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 478.020 ; gain = 267.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 478.020 ; gain = 267.605
INFO: [Device 21-403] Loading part xc7z045ffv900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 771.641 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    20|
|4     |LUT4 |    26|
|5     |LUT5 |     6|
|6     |LUT6 |    17|
|7     |FDRE |   107|
|8     |FDSE |     7|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 771.641 ; gain = 561.227
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 771.641 ; gain = 502.922
