0.6
2019.1
May 24 2019
14:51:52
/home/hello/32-Bit-ALU/32-Bit-ALU.sim/sim_1/behav/xsim/glbl.v,1569859043,verilog,,,,glbl,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,1569859043,verilog,,,,testbench,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/GenProp.v,1570165290,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,,GenProp,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder32.v,1570165345,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,,fastAdder32,,,,,,,,
/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sources_1/new/fastAdder4.v,1569859043,verilog,,/home/hello/32-Bit-ALU/32-Bit-ALU.srcs/sim_1/new/testbench.v,,fastAdder4,,,,,,,,
