
1.Sleep_mode_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800b380  0800b380  0001b380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b774  0800b774  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b774  0800b774  0001b774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b77c  0800b77c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b77c  0800b77c  0001b77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b780  0800b780  0001b780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d8  0800b95c  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  0800b95c  000204fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014d0a  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030f0  00000000  00000000  00034f55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  00038048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ebc  00000000  00000000  00039340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019e7d  00000000  00000000  0003a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001702c  00000000  00000000  00054079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f3ed  00000000  00000000  0006b0a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006154  00000000  00000000  0010a494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001105e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b364 	.word	0x0800b364

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b364 	.word	0x0800b364

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f5c:	2305      	movs	r3, #5
 8000f5e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f001 f9f3 	bl	8002350 <null_ptr_check>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d133      	bne.n	8000fde <bme280_init+0x8a>
		while (try_count) {
 8000f76:	e028      	b.n	8000fca <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f78:	f107 010d 	add.w	r1, r7, #13
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	20d0      	movs	r0, #208	; 0xd0
 8000f82:	f000 f832 	bl	8000fea <bme280_get_regs>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d114      	bne.n	8000fbc <bme280_init+0x68>
 8000f92:	7b7b      	ldrb	r3, [r7, #13]
 8000f94:	2b60      	cmp	r3, #96	; 0x60
 8000f96:	d111      	bne.n	8000fbc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000f98:	7b7a      	ldrb	r2, [r7, #13]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f976 	bl	8001290 <bme280_soft_reset>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d110      	bne.n	8000fd2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f001 f841 	bl	8002038 <get_calib_data>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fba:	e00a      	b.n	8000fd2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	4798      	blx	r3
			--try_count;
 8000fc4:	7bbb      	ldrb	r3, [r7, #14]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1d3      	bne.n	8000f78 <bme280_init+0x24>
 8000fd0:	e000      	b.n	8000fd4 <bme280_init+0x80>
				break;
 8000fd2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000fda:	23fe      	movs	r3, #254	; 0xfe
 8000fdc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000fea:	b590      	push	{r4, r7, lr}
 8000fec:	b087      	sub	sp, #28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f001 f9a7 	bl	8002350 <null_ptr_check>
 8001002:	4603      	mov	r3, r0
 8001004:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001006:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d117      	bne.n	800103e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	789b      	ldrb	r3, [r3, #2]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d003      	beq.n	800101e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800101c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685c      	ldr	r4, [r3, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7858      	ldrb	r0, [r3, #1]
 8001026:	89bb      	ldrh	r3, [r7, #12]
 8001028:	7bf9      	ldrb	r1, [r7, #15]
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	47a0      	blx	r4
 800102e:	4603      	mov	r3, r0
 8001030:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001032:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800103a:	23fc      	movs	r3, #252	; 0xfc
 800103c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800103e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001042:	4618      	mov	r0, r3
 8001044:	371c      	adds	r7, #28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd90      	pop	{r4, r7, pc}

0800104a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800104a:	b590      	push	{r4, r7, lr}
 800104c:	b08d      	sub	sp, #52	; 0x34
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b0a      	cmp	r3, #10
 800105e:	d901      	bls.n	8001064 <bme280_set_regs+0x1a>
		len = 10;
 8001060:	230a      	movs	r3, #10
 8001062:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001064:	6838      	ldr	r0, [r7, #0]
 8001066:	f001 f973 	bl	8002350 <null_ptr_check>
 800106a:	4603      	mov	r3, r0
 800106c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001070:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001074:	2b00      	cmp	r3, #0
 8001076:	d154      	bne.n	8001122 <bme280_set_regs+0xd8>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d051      	beq.n	8001122 <bme280_set_regs+0xd8>
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d04e      	beq.n	8001122 <bme280_set_regs+0xd8>
		if (len != 0) {
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d047      	beq.n	800111a <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	789b      	ldrb	r3, [r3, #2]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d01a      	beq.n	80010ce <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001098:	2300      	movs	r3, #0
 800109a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800109e:	e011      	b.n	80010c4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	781a      	ldrb	r2, [r3, #0]
 80010aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	440b      	add	r3, r1
 80010b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010be:	3301      	adds	r3, #1
 80010c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80010c4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3e8      	bcc.n	80010a0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d90b      	bls.n	80010ec <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f107 0114 	add.w	r1, r7, #20
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f000 fff0 	bl	80020c2 <interleave_reg_addr>
				temp_len = len * 2;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010ea:	e001      	b.n	80010f0 <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689c      	ldr	r4, [r3, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	7858      	ldrb	r0, [r3, #1]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	7819      	ldrb	r1, [r3, #0]
 80010fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80010fe:	f107 0214 	add.w	r2, r7, #20
 8001102:	47a0      	blx	r4
 8001104:	4603      	mov	r3, r0
 8001106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800110a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00b      	beq.n	800112a <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8001112:	23fc      	movs	r3, #252	; 0xfc
 8001114:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001118:	e007      	b.n	800112a <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800111a:	23fd      	movs	r3, #253	; 0xfd
 800111c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001120:	e003      	b.n	800112a <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001122:	23ff      	movs	r3, #255	; 0xff
 8001124:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001128:	e000      	b.n	800112c <bme280_set_regs+0xe2>
		if (len != 0) {
 800112a:	bf00      	nop
	}


	return rslt;
 800112c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001130:	4618      	mov	r0, r3
 8001132:	3734      	adds	r7, #52	; 0x34
 8001134:	46bd      	mov	sp, r7
 8001136:	bd90      	pop	{r4, r7, pc}

08001138 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f001 f903 	bl	8002350 <null_ptr_check>
 800114a:	4603      	mov	r3, r0
 800114c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d13f      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001156:	f107 030e 	add.w	r3, r7, #14
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f874 	bl	800124a <bme280_get_sensor_mode>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d107      	bne.n	800117e <bme280_set_sensor_settings+0x46>
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001174:	6838      	ldr	r0, [r7, #0]
 8001176:	f000 fb4e 	bl	8001816 <put_device_to_sleep>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d127      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4619      	mov	r1, r3
 800118a:	2007      	movs	r0, #7
 800118c:	f001 f8c4 	bl	8002318 <are_settings_changed>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d009      	beq.n	80011aa <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 f98a 	bl	80014ba <set_osr_settings>
 80011a6:	4603      	mov	r3, r0
 80011a8:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d111      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4619      	mov	r1, r3
 80011b6:	2018      	movs	r0, #24
 80011b8:	f001 f8ae 	bl	8002318 <are_settings_changed>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fa11 	bl	80015f4 <set_filter_standby_settings>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	6039      	str	r1, [r7, #0]
 80011ec:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011ee:	6838      	ldr	r0, [r7, #0]
 80011f0:	f001 f8ae 	bl	8002350 <null_ptr_check>
 80011f4:	4603      	mov	r3, r0
 80011f6:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d11e      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001200:	f107 030e 	add.w	r3, r7, #14
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f81f 	bl	800124a <bme280_get_sensor_mode>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d107      	bne.n	8001228 <bme280_set_sensor_mode+0x46>
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	f000 faf9 	bl	8001816 <put_device_to_sleep>
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8001228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d106      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	6839      	ldr	r1, [r7, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fabb 	bl	80017b0 <write_power_mode>
 800123a:	4603      	mov	r3, r0
 800123c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800123e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b084      	sub	sp, #16
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f001 f87b 	bl	8002350 <null_ptr_check>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10e      	bne.n	8001284 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2201      	movs	r2, #1
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	20f4      	movs	r0, #244	; 0xf4
 800126e:	f7ff febc 	bl	8000fea <bme280_get_regs>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	b2da      	uxtb	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8001284:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001298:	23e0      	movs	r3, #224	; 0xe0
 800129a:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 800129c:	23b6      	movs	r3, #182	; 0xb6
 800129e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f001 f855 	bl	8002350 <null_ptr_check>
 80012a6:	4603      	mov	r3, r0
 80012a8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d10d      	bne.n	80012ce <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012b2:	f107 010d 	add.w	r1, r7, #13
 80012b6:	f107 000e 	add.w	r0, r7, #14
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	f7ff fec4 	bl	800104a <bme280_set_regs>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	2002      	movs	r0, #2
 80012cc:	4798      	blx	r3
	}

	return rslt;
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b08a      	sub	sp, #40	; 0x28
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f001 f827 	bl	8002350 <null_ptr_check>
 8001302:	4603      	mov	r3, r0
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001308:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800130c:	2b00      	cmp	r3, #0
 800130e:	d124      	bne.n	800135a <bme280_get_sensor_data+0x80>
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d021      	beq.n	800135a <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001316:	f107 011c 	add.w	r1, r7, #28
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2208      	movs	r2, #8
 800131e:	20f7      	movs	r0, #247	; 0xf7
 8001320:	f7ff fe63 	bl	8000fea <bme280_get_regs>
 8001324:	4603      	mov	r3, r0
 8001326:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 800132a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800132e:	2b00      	cmp	r3, #0
 8001330:	d116      	bne.n	8001360 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001332:	f107 0210 	add.w	r2, r7, #16
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f815 	bl	800136c <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3310      	adds	r3, #16
 8001346:	f107 0110 	add.w	r1, r7, #16
 800134a:	7bf8      	ldrb	r0, [r7, #15]
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	f000 f853 	bl	80013f8 <bme280_compensate_data>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8001358:	e002      	b.n	8001360 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800135a:	23ff      	movs	r3, #255	; 0xff
 800135c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8001360:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001364:	4618      	mov	r0, r3
 8001366:	3728      	adds	r7, #40	; 0x28
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	031b      	lsls	r3, r3, #12
 800137c:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3302      	adds	r3, #2
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	091b      	lsrs	r3, r3, #4
 8001390:	b2db      	uxtb	r3, r3
 8001392:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	431a      	orrs	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	431a      	orrs	r2, r3
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3303      	adds	r3, #3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	031b      	lsls	r3, r3, #12
 80013aa:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3304      	adds	r3, #4
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3305      	adds	r3, #5
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	431a      	orrs	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	431a      	orrs	r2, r3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3306      	adds	r3, #6
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	3307      	adds	r3, #7
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	431a      	orrs	r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	609a      	str	r2, [r3, #8]
}
 80013ec:	bf00      	nop
 80013ee:	371c      	adds	r7, #28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d04b      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d048      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d045      	beq.n	80014aa <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00a      	beq.n	8001468 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f000 fa2b 	bl	80018b0 <compensate_temperature>
 800145a:	eeb0 7a40 	vmov.f32	s14, s0
 800145e:	eef0 7a60 	vmov.f32	s15, s1
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001472:	6839      	ldr	r1, [r7, #0]
 8001474:	68b8      	ldr	r0, [r7, #8]
 8001476:	f000 faef 	bl	8001a58 <compensate_pressure>
 800147a:	eeb0 7a40 	vmov.f32	s14, s0
 800147e:	eef0 7a60 	vmov.f32	s15, s1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00d      	beq.n	80014ae <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001492:	6839      	ldr	r1, [r7, #0]
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f000 fcaf 	bl	8001df8 <compensate_humidity>
 800149a:	eeb0 7a40 	vmov.f32	s14, s0
 800149e:	eef0 7a60 	vmov.f32	s15, s1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 80014a8:	e001      	b.n	80014ae <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014c8:	2301      	movs	r3, #1
 80014ca:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	68b8      	ldr	r0, [r7, #8]
 80014da:	f000 f815 	bl	8001508 <set_osr_humidity_settings>
 80014de:	4603      	mov	r3, r0
 80014e0:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f842 	bl	800157c <set_osr_press_temp_settings>
 80014f8:	4603      	mov	r3, r0
 80014fa:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001512:	23f2      	movs	r3, #242	; 0xf2
 8001514:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	789b      	ldrb	r3, [r3, #2]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	b2db      	uxtb	r3, r3
 8001520:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001522:	f107 010e 	add.w	r1, r7, #14
 8001526:	f107 000c 	add.w	r0, r7, #12
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	2201      	movs	r2, #1
 800152e:	f7ff fd8c 	bl	800104a <bme280_set_regs>
 8001532:	4603      	mov	r3, r0
 8001534:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8001536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 800153e:	23f4      	movs	r3, #244	; 0xf4
 8001540:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001542:	7b38      	ldrb	r0, [r7, #12]
 8001544:	f107 010d 	add.w	r1, r7, #13
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	f7ff fd4d 	bl	8000fea <bme280_get_regs>
 8001550:	4603      	mov	r3, r0
 8001552:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d109      	bne.n	8001570 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800155c:	f107 010d 	add.w	r1, r7, #13
 8001560:	f107 000c 	add.w	r0, r7, #12
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2201      	movs	r2, #1
 8001568:	f7ff fd6f 	bl	800104a <bme280_set_regs>
 800156c:	4603      	mov	r3, r0
 800156e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001570:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
 8001588:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800158a:	23f4      	movs	r3, #244	; 0xf4
 800158c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800158e:	7db8      	ldrb	r0, [r7, #22]
 8001590:	f107 0115 	add.w	r1, r7, #21
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f7ff fd27 	bl	8000fea <bme280_get_regs>
 800159c:	4603      	mov	r3, r0
 800159e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11f      	bne.n	80015e8 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015b2:	f107 0315 	add.w	r3, r7, #21
 80015b6:	68b9      	ldr	r1, [r7, #8]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f88e 	bl	80016da <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015c8:	f107 0315 	add.w	r3, r7, #21
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f8a0 	bl	8001714 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015d4:	f107 0115 	add.w	r1, r7, #21
 80015d8:	f107 0016 	add.w	r0, r7, #22
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f7ff fd33 	bl	800104a <bme280_set_regs>
 80015e4:	4603      	mov	r3, r0
 80015e6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001602:	23f5      	movs	r3, #245	; 0xf5
 8001604:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001606:	7db8      	ldrb	r0, [r7, #22]
 8001608:	f107 0115 	add.w	r1, r7, #21
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f7ff fceb 	bl	8000fea <bme280_get_regs>
 8001614:	4603      	mov	r3, r0
 8001616:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001618:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11f      	bne.n	8001660 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d005      	beq.n	8001636 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800162a:	f107 0315 	add.w	r3, r7, #21
 800162e:	68b9      	ldr	r1, [r7, #8]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f81b 	bl	800166c <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001640:	f107 0315 	add.w	r3, r7, #21
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f82d 	bl	80016a6 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800164c:	f107 0115 	add.w	r1, r7, #21
 8001650:	f107 0016 	add.w	r0, r7, #22
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f7ff fcf7 	bl	800104a <bme280_set_regs>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001660:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b25b      	sxtb	r3, r3
 800167c:	f023 031c 	bic.w	r3, r3, #28
 8001680:	b25a      	sxtb	r2, r3
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	78db      	ldrb	r3, [r3, #3]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	b25b      	sxtb	r3, r3
 800168a:	f003 031c 	and.w	r3, r3, #28
 800168e:	b25b      	sxtb	r3, r3
 8001690:	4313      	orrs	r3, r2
 8001692:	b25b      	sxtb	r3, r3
 8001694:	b2da      	uxtb	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	701a      	strb	r2, [r3, #0]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b25b      	sxtb	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	f023 031c 	bic.w	r3, r3, #28
 80016ee:	b25a      	sxtb	r2, r3
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	f003 031c 	and.w	r3, r3, #28
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	4313      	orrs	r3, r2
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2da      	uxtb	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	701a      	strb	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	b25b      	sxtb	r3, r3
 8001724:	f003 031f 	and.w	r3, r3, #31
 8001728:	b25a      	sxtb	r2, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	785b      	ldrb	r3, [r3, #1]
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2da      	uxtb	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	b2da      	uxtb	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3302      	adds	r3, #2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	109b      	asrs	r3, r3, #2
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	b2da      	uxtb	r2, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3302      	adds	r3, #2
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	b2da      	uxtb	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3303      	adds	r3, #3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	109b      	asrs	r3, r3, #2
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	b2da      	uxtb	r2, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3303      	adds	r3, #3
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	095b      	lsrs	r3, r3, #5
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	711a      	strb	r2, [r3, #4]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017bc:	23f4      	movs	r3, #244	; 0xf4
 80017be:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017c0:	7bb8      	ldrb	r0, [r7, #14]
 80017c2:	f107 010d 	add.w	r1, r7, #13
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f7ff fc0e 	bl	8000fea <bme280_get_regs>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d117      	bne.n	800180a <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017da:	7b7b      	ldrb	r3, [r7, #13]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0303 	bic.w	r3, r3, #3
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	f003 0303 	and.w	r3, r3, #3
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f6:	f107 010d 	add.w	r1, r7, #13
 80017fa:	f107 000e 	add.w	r0, r7, #14
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	f7ff fc22 	bl	800104a <bme280_set_regs>
 8001806:	4603      	mov	r3, r0
 8001808:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800180a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181e:	f107 0110 	add.w	r1, r7, #16
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2204      	movs	r2, #4
 8001826:	20f2      	movs	r0, #242	; 0xf2
 8001828:	f7ff fbdf 	bl	8000fea <bme280_get_regs>
 800182c:	4603      	mov	r3, r0
 800182e:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001830:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d118      	bne.n	800186a <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001838:	f107 0208 	add.w	r2, r7, #8
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff80 	bl	8001748 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fd21 	bl	8001290 <bme280_soft_reset>
 800184e:	4603      	mov	r3, r0
 8001850:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001852:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d107      	bne.n	800186a <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f808 	bl	8001876 <reload_device_settings>
 8001866:	4603      	mov	r3, r0
 8001868:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800186a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	201f      	movs	r0, #31
 8001886:	f7ff fe18 	bl	80014ba <set_osr_settings>
 800188a:	4603      	mov	r3, r0
 800188c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d106      	bne.n	80018a4 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	201f      	movs	r0, #31
 800189c:	f7ff feaa 	bl	80015f4 <set_filter_standby_settings>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b5b0      	push	{r4, r5, r7, lr}
 80018b2:	b08c      	sub	sp, #48	; 0x30
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <compensate_temperature+0x18c>)
 80018c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <compensate_temperature+0x190>)
 80018ca:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe1e 	bl	8000514 <__aeabi_ui2d>
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b59      	ldr	r3, [pc, #356]	; (8001a44 <compensate_temperature+0x194>)
 80018de:	f7fe ffbd 	bl	800085c <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4614      	mov	r4, r2
 80018e8:	461d      	mov	r5, r3
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fe10 	bl	8000514 <__aeabi_ui2d>
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <compensate_temperature+0x198>)
 80018fa:	f7fe ffaf 	bl	800085c <__aeabi_ddiv>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f7fe fcc7 	bl	8000298 <__aeabi_dsub>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe0b 	bl	8000534 <__aeabi_i2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001926:	f7fe fe6f 	bl	8000608 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fdec 	bl	8000514 <__aeabi_ui2d>
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4614      	mov	r4, r2
 800194e:	461d      	mov	r5, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fddd 	bl	8000514 <__aeabi_ui2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4b3b      	ldr	r3, [pc, #236]	; (8001a4c <compensate_temperature+0x19c>)
 8001960:	f7fe ff7c 	bl	800085c <__aeabi_ddiv>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4620      	mov	r0, r4
 800196a:	4629      	mov	r1, r5
 800196c:	f7fe fc94 	bl	8000298 <__aeabi_dsub>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8001978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800197c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001980:	f7fe fe42 	bl	8000608 <__aeabi_dmul>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4614      	mov	r4, r2
 800198a:	461d      	mov	r5, r3
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdce 	bl	8000534 <__aeabi_i2d>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7fe fe32 	bl	8000608 <__aeabi_dmul>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 80019ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b4:	f7fe fc72 	bl	800029c <__adddf3>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	f7ff f8d2 	bl	8000b68 <__aeabi_d2iz>
 80019c4:	4602      	mov	r2, r0
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 80019ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d2:	f7fe fc63 	bl	800029c <__adddf3>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <compensate_temperature+0x1a0>)
 80019e4:	f7fe ff3a 	bl	800085c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80019f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019f4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019f8:	f7ff f878 	bl	8000aec <__aeabi_dcmplt>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <compensate_temperature+0x15c>
		temperature = temperature_min;
 8001a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a06:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a0a:	e00c      	b.n	8001a26 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 8001a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a14:	f7ff f888 	bl	8000b28 <__aeabi_dcmpgt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <compensate_temperature+0x176>
		temperature = temperature_max;
 8001a1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8001a26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a2a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a2e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a32:	eef0 0a67 	vmov.f32	s1, s15
 8001a36:	3730      	adds	r7, #48	; 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3c:	c0440000 	.word	0xc0440000
 8001a40:	40554000 	.word	0x40554000
 8001a44:	40d00000 	.word	0x40d00000
 8001a48:	40900000 	.word	0x40900000
 8001a4c:	40c00000 	.word	0x40c00000
 8001a50:	40b40000 	.word	0x40b40000
 8001a54:	00000000 	.word	0x00000000

08001a58 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b08e      	sub	sp, #56	; 0x38
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 8001a62:	a3d9      	add	r3, pc, #868	; (adr r3, 8001dc8 <compensate_pressure+0x370>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 8001a6c:	a3d8      	add	r3, pc, #864	; (adr r3, 8001dd0 <compensate_pressure+0x378>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd5a 	bl	8000534 <__aeabi_i2d>
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a88:	f7fe fee8 	bl	800085c <__aeabi_ddiv>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	4bc1      	ldr	r3, [pc, #772]	; (8001da0 <compensate_pressure+0x348>)
 8001a9a:	f7fe fbfd 	bl	8000298 <__aeabi_dsub>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8001aa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aaa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aae:	f7fe fdab 	bl	8000608 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	461d      	mov	r5, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd37 	bl	8000534 <__aeabi_i2d>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4620      	mov	r0, r4
 8001acc:	4629      	mov	r1, r5
 8001ace:	f7fe fd9b 	bl	8000608 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4bb1      	ldr	r3, [pc, #708]	; (8001da4 <compensate_pressure+0x34c>)
 8001ae0:	f7fe febc 	bl	800085c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd1e 	bl	8000534 <__aeabi_i2d>
 8001af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afc:	f7fe fd84 	bl	8000608 <__aeabi_dmul>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	f7fe fbc6 	bl	800029c <__adddf3>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b18:	f7fe fbc0 	bl	800029c <__adddf3>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b9f      	ldr	r3, [pc, #636]	; (8001da8 <compensate_pressure+0x350>)
 8001b2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b2e:	f7fe fe95 	bl	800085c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	461d      	mov	r5, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fcf7 	bl	8000534 <__aeabi_i2d>
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	4b98      	ldr	r3, [pc, #608]	; (8001dac <compensate_pressure+0x354>)
 8001b4c:	f7fe fd5c 	bl	8000608 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4620      	mov	r0, r4
 8001b56:	4629      	mov	r1, r5
 8001b58:	f7fe fba0 	bl	800029c <__adddf3>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fce2 	bl	8000534 <__aeabi_i2d>
 8001b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b74:	f7fe fd48 	bl	8000608 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b84:	f7fe fd40 	bl	8000608 <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	4b86      	ldr	r3, [pc, #536]	; (8001db0 <compensate_pressure+0x358>)
 8001b96:	f7fe fe61 	bl	800085c <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fcc3 	bl	8000534 <__aeabi_i2d>
 8001bae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb2:	f7fe fd29 	bl	8000608 <__aeabi_dmul>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bc2:	f7fe fb6b 	bl	800029c <__adddf3>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <compensate_pressure+0x358>)
 8001bd4:	f7fe fe42 	bl	800085c <__aeabi_ddiv>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	4b6f      	ldr	r3, [pc, #444]	; (8001da4 <compensate_pressure+0x34c>)
 8001be6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bea:	f7fe fe37 	bl	800085c <__aeabi_ddiv>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b6e      	ldr	r3, [pc, #440]	; (8001db4 <compensate_pressure+0x35c>)
 8001bfc:	f7fe fb4e 	bl	800029c <__adddf3>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4614      	mov	r4, r2
 8001c06:	461d      	mov	r5, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	88db      	ldrh	r3, [r3, #6]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fc81 	bl	8000514 <__aeabi_ui2d>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4620      	mov	r0, r4
 8001c18:	4629      	mov	r1, r5
 8001c1a:	f7fe fcf5 	bl	8000608 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c32:	f7fe ff51 	bl	8000ad8 <__aeabi_dcmpeq>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 80cd 	bne.w	8001dd8 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc66 	bl	8000514 <__aeabi_ui2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	f04f 0000 	mov.w	r0, #0
 8001c50:	4959      	ldr	r1, [pc, #356]	; (8001db8 <compensate_pressure+0x360>)
 8001c52:	f7fe fb21 	bl	8000298 <__aeabi_dsub>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b56      	ldr	r3, [pc, #344]	; (8001dbc <compensate_pressure+0x364>)
 8001c64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c68:	f7fe fdf8 	bl	800085c <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c74:	f7fe fb10 	bl	8000298 <__aeabi_dsub>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	a345      	add	r3, pc, #276	; (adr r3, 8001d98 <compensate_pressure+0x340>)
 8001c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c86:	f7fe fcbf 	bl	8000608 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c96:	f7fe fde1 	bl	800085c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fc43 	bl	8000534 <__aeabi_i2d>
 8001cae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb2:	f7fe fca9 	bl	8000608 <__aeabi_dmul>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cc2:	f7fe fca1 	bl	8000608 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <compensate_pressure+0x368>)
 8001cd4:	f7fe fdc2 	bl	800085c <__aeabi_ddiv>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fc24 	bl	8000534 <__aeabi_i2d>
 8001cec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cf0:	f7fe fc8a 	bl	8000608 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <compensate_pressure+0x34c>)
 8001d02:	f7fe fdab 	bl	800085c <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8001d0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d16:	f7fe fac1 	bl	800029c <__adddf3>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4614      	mov	r4, r2
 8001d20:	461d      	mov	r5, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fc03 	bl	8000534 <__aeabi_i2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4620      	mov	r0, r4
 8001d34:	4629      	mov	r1, r5
 8001d36:	f7fe fab1 	bl	800029c <__adddf3>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <compensate_pressure+0x36c>)
 8001d48:	f7fe fd88 	bl	800085c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d54:	f7fe faa2 	bl	800029c <__adddf3>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8001d60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d64:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d68:	f7fe fec0 	bl	8000aec <__aeabi_dcmplt>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <compensate_pressure+0x324>
			pressure = pressure_min;
 8001d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d76:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d7a:	e031      	b.n	8001de0 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 8001d7c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d80:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d84:	f7fe fed0 	bl	8000b28 <__aeabi_dcmpgt>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d028      	beq.n	8001de0 <compensate_pressure+0x388>
			pressure = pressure_max;
 8001d8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d92:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d96:	e023      	b.n	8001de0 <compensate_pressure+0x388>
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	40b86a00 	.word	0x40b86a00
 8001da0:	40ef4000 	.word	0x40ef4000
 8001da4:	40e00000 	.word	0x40e00000
 8001da8:	40100000 	.word	0x40100000
 8001dac:	40f00000 	.word	0x40f00000
 8001db0:	41200000 	.word	0x41200000
 8001db4:	3ff00000 	.word	0x3ff00000
 8001db8:	41300000 	.word	0x41300000
 8001dbc:	40b00000 	.word	0x40b00000
 8001dc0:	41e00000 	.word	0x41e00000
 8001dc4:	40300000 	.word	0x40300000
 8001dc8:	00000000 	.word	0x00000000
 8001dcc:	40dd4c00 	.word	0x40dd4c00
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8001dd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ddc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8001de0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001de4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001de8:	eeb0 0a47 	vmov.f32	s0, s14
 8001dec:	eef0 0a67 	vmov.f32	s1, s15
 8001df0:	3738      	adds	r7, #56	; 0x38
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bdb0      	pop	{r4, r5, r7, pc}
 8001df6:	bf00      	nop

08001df8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001df8:	b5b0      	push	{r4, r5, r7, lr}
 8001dfa:	b094      	sub	sp, #80	; 0x50
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	4b81      	ldr	r3, [pc, #516]	; (8002018 <compensate_humidity+0x220>)
 8001e14:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe fb89 	bl	8000534 <__aeabi_i2d>
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b7d      	ldr	r3, [pc, #500]	; (800201c <compensate_humidity+0x224>)
 8001e28:	f7fe fa36 	bl	8000298 <__aeabi_dsub>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fb7a 	bl	8000534 <__aeabi_i2d>
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	4b76      	ldr	r3, [pc, #472]	; (8002020 <compensate_humidity+0x228>)
 8001e46:	f7fe fbdf 	bl	8000608 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4614      	mov	r4, r2
 8001e50:	461d      	mov	r5, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fb6b 	bl	8000534 <__aeabi_i2d>
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	4b70      	ldr	r3, [pc, #448]	; (8002024 <compensate_humidity+0x22c>)
 8001e64:	f7fe fcfa 	bl	800085c <__aeabi_ddiv>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e74:	f7fe fbc8 	bl	8000608 <__aeabi_dmul>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	4629      	mov	r1, r5
 8001e80:	f7fe fa0c 	bl	800029c <__adddf3>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb3f 	bl	8000514 <__aeabi_ui2d>
 8001e96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e9a:	f7fe f9fd 	bl	8000298 <__aeabi_dsub>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb41 	bl	8000534 <__aeabi_i2d>
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	4b5c      	ldr	r3, [pc, #368]	; (8002028 <compensate_humidity+0x230>)
 8001eb8:	f7fe fcd0 	bl	800085c <__aeabi_ddiv>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	7f1b      	ldrb	r3, [r3, #28]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb23 	bl	8000514 <__aeabi_ui2d>
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	4b56      	ldr	r3, [pc, #344]	; (800202c <compensate_humidity+0x234>)
 8001ed4:	f7fe fcc2 	bl	800085c <__aeabi_ddiv>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ee4:	f7fe fb90 	bl	8000608 <__aeabi_dmul>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4610      	mov	r0, r2
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	4b4e      	ldr	r3, [pc, #312]	; (8002030 <compensate_humidity+0x238>)
 8001ef6:	f7fe f9d1 	bl	800029c <__adddf3>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb13 	bl	8000534 <__aeabi_i2d>
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4b46      	ldr	r3, [pc, #280]	; (800202c <compensate_humidity+0x234>)
 8001f14:	f7fe fca2 	bl	800085c <__aeabi_ddiv>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f24:	f7fe fb70 	bl	8000608 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f34:	f7fe fb68 	bl	8000608 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <compensate_humidity+0x238>)
 8001f46:	f7fe f9a9 	bl	800029c <__adddf3>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8001f52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f5a:	f7fe fb55 	bl	8000608 <__aeabi_dmul>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4614      	mov	r4, r2
 8001f64:	461d      	mov	r5, r3
 8001f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f6e:	f7fe fb4b 	bl	8000608 <__aeabi_dmul>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4620      	mov	r0, r4
 8001f78:	4629      	mov	r1, r5
 8001f7a:	f7fe fb45 	bl	8000608 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	7e1b      	ldrb	r3, [r3, #24]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fac2 	bl	8000514 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fb38 	bl	8000608 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b23      	ldr	r3, [pc, #140]	; (8002034 <compensate_humidity+0x23c>)
 8001fa6:	f7fe fc59 	bl	800085c <__aeabi_ddiv>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	491f      	ldr	r1, [pc, #124]	; (8002030 <compensate_humidity+0x238>)
 8001fb4:	f7fe f970 	bl	8000298 <__aeabi_dsub>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fc0:	f7fe fb22 	bl	8000608 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8001fcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fd0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fd4:	f7fe fda8 	bl	8000b28 <__aeabi_dcmpgt>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d004      	beq.n	8001fe8 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8001fde:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fe2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fe6:	e00c      	b.n	8002002 <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8001fe8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001ff0:	f7fe fd7c 	bl	8000aec <__aeabi_dcmplt>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <compensate_humidity+0x20a>
		humidity = humidity_min;
 8001ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ffe:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8002002:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002006:	ec43 2b17 	vmov	d7, r2, r3
}
 800200a:	eeb0 0a47 	vmov.f32	s0, s14
 800200e:	eef0 0a67 	vmov.f32	s1, s15
 8002012:	3750      	adds	r7, #80	; 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	bdb0      	pop	{r4, r5, r7, pc}
 8002018:	40590000 	.word	0x40590000
 800201c:	40f2c000 	.word	0x40f2c000
 8002020:	40500000 	.word	0x40500000
 8002024:	40d00000 	.word	0x40d00000
 8002028:	40f00000 	.word	0x40f00000
 800202c:	41900000 	.word	0x41900000
 8002030:	3ff00000 	.word	0x3ff00000
 8002034:	41200000 	.word	0x41200000

08002038 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002040:	2388      	movs	r3, #136	; 0x88
 8002042:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	f107 0310 	add.w	r3, r7, #16
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]
 800205a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800205c:	f107 010c 	add.w	r1, r7, #12
 8002060:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	221a      	movs	r2, #26
 8002068:	f7fe ffbf 	bl	8000fea <bme280_get_regs>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8002072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002076:	2b00      	cmp	r3, #0
 8002078:	d11d      	bne.n	80020b6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 f84a 	bl	800211a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002086:	23e1      	movs	r3, #225	; 0xe1
 8002088:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800208c:	f107 010c 	add.w	r1, r7, #12
 8002090:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2207      	movs	r2, #7
 8002098:	f7fe ffa7 	bl	8000fea <bme280_get_regs>
 800209c:	4603      	mov	r3, r0
 800209e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 80020a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d105      	bne.n	80020b6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80020aa:	f107 030c 	add.w	r3, r7, #12
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f8e2 	bl	800227a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80020b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3728      	adds	r7, #40	; 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
 80020d4:	e016      	b.n	8002104 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	441a      	add	r2, r3
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	3b01      	subs	r3, #1
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	440b      	add	r3, r1
 80020e6:	7812      	ldrb	r2, [r2, #0]
 80020e8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	441a      	add	r2, r3
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4619      	mov	r1, r3
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	440b      	add	r3, r1
 80020fa:	7812      	ldrb	r2, [r2, #0]
 80020fc:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
 8002100:	3301      	adds	r3, #1
 8002102:	75fb      	strb	r3, [r7, #23]
 8002104:	7dfa      	ldrb	r2, [r7, #23]
 8002106:	78fb      	ldrb	r3, [r7, #3]
 8002108:	429a      	cmp	r2, r3
 800210a:	d3e4      	bcc.n	80020d6 <interleave_reg_addr+0x14>
	}
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	371c      	adds	r7, #28
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800211a:	b480      	push	{r7}
 800211c:	b085      	sub	sp, #20
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	3310      	adds	r3, #16
 8002128:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3301      	adds	r3, #1
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	b21b      	sxth	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b21b      	sxth	r3, r3
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3303      	adds	r3, #3
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	b21a      	sxth	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3302      	adds	r3, #2
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	b21b      	sxth	r3, r3
 8002156:	4313      	orrs	r3, r2
 8002158:	b21a      	sxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3305      	adds	r3, #5
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	b21a      	sxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3304      	adds	r3, #4
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21a      	sxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3307      	adds	r3, #7
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21a      	sxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3306      	adds	r3, #6
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b21b      	sxth	r3, r3
 800218a:	4313      	orrs	r3, r2
 800218c:	b21b      	sxth	r3, r3
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3309      	adds	r3, #9
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3308      	adds	r3, #8
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21a      	sxth	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	330b      	adds	r3, #11
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	330a      	adds	r3, #10
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	330d      	adds	r3, #13
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	b21a      	sxth	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	330c      	adds	r3, #12
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	4313      	orrs	r3, r2
 80021dc:	b21a      	sxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	330f      	adds	r3, #15
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	330e      	adds	r3, #14
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3311      	adds	r3, #17
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3310      	adds	r3, #16
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21a      	sxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3313      	adds	r3, #19
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b21a      	sxth	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3312      	adds	r3, #18
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3315      	adds	r3, #21
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	b21a      	sxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3314      	adds	r3, #20
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	b21a      	sxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3317      	adds	r3, #23
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	b21a      	sxth	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3316      	adds	r3, #22
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b21b      	sxth	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	b21a      	sxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3319      	adds	r3, #25
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	761a      	strb	r2, [r3, #24]

}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800227a:	b480      	push	{r7}
 800227c:	b087      	sub	sp, #28
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	3310      	adds	r3, #16
 8002288:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3301      	adds	r3, #1
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b21a      	sxth	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21a      	sxth	r2, r3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3302      	adds	r3, #2
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3303      	adds	r3, #3
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3304      	adds	r3, #4
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80022ca:	8a7a      	ldrh	r2, [r7, #18]
 80022cc:	8a3b      	ldrh	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3305      	adds	r3, #5
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	b25b      	sxtb	r3, r3
 80022de:	b29b      	uxth	r3, r3
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3304      	adds	r3, #4
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80022f2:	89fa      	ldrh	r2, [r7, #14]
 80022f4:	89bb      	ldrh	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21a      	sxth	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3306      	adds	r3, #6
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	b25a      	sxtb	r2, r3
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	460a      	mov	r2, r1
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	4613      	mov	r3, r2
 8002326:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800232c:	79fa      	ldrb	r2, [r7, #7]
 800232e:	79bb      	ldrb	r3, [r7, #6]
 8002330:	4013      	ands	r3, r2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	e001      	b.n	8002342 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00b      	beq.n	8002376 <null_ptr_check+0x26>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <null_ptr_check+0x26>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <null_ptr_check+0x26>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002376:	23ff      	movs	r3, #255	; 0xff
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	e001      	b.n	8002380 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002380:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <time_i2c_read_single>:
	HAL_I2C_Mem_Write(&hi2c1, device_address<<1, start_register_address, 1, data_array, data_length, 1000);
}

/*function to read one byte of data from register_address on ds3231*/
void time_i2c_read_single(uint8_t device_address, uint8_t register_address, uint8_t *data_byte)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af04      	add	r7, sp, #16
 8002396:	4603      	mov	r3, r0
 8002398:	603a      	str	r2, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	460b      	mov	r3, r1
 800239e:	71bb      	strb	r3, [r7, #6]
	//HAL_I2C_Mem_Read(&hi2c3, (uint16_t)device_address<<1,register_address, 1, data_byte, 1, 1000);
	HAL_I2C_Mem_Read(&hi2c1, device_address<<1,register_address, 1, data_byte, 1, 1000);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	b299      	uxth	r1, r3
 80023a8:	79bb      	ldrb	r3, [r7, #6]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023b0:	9302      	str	r3, [sp, #8]
 80023b2:	2301      	movs	r3, #1
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2301      	movs	r3, #1
 80023bc:	4803      	ldr	r0, [pc, #12]	; (80023cc <time_i2c_read_single+0x3c>)
 80023be:	f003 f967 	bl	8005690 <HAL_I2C_Mem_Read>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000240 	.word	0x20000240

080023d0 <time_i2c_read_multi>:

/*function to read an array of data from device_address*/
void time_i2c_read_multi(uint8_t device_address, uint8_t start_register_address, uint8_t *data_array, uint8_t data_length)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af04      	add	r7, sp, #16
 80023d6:	603a      	str	r2, [r7, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	460b      	mov	r3, r1
 80023e0:	71bb      	strb	r3, [r7, #6]
 80023e2:	4613      	mov	r3, r2
 80023e4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)device_address<<1,start_register_address, 1, data_array, data_length, 1000);
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	b299      	uxth	r1, r3
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	797b      	ldrb	r3, [r7, #5]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023fa:	9002      	str	r0, [sp, #8]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	2301      	movs	r3, #1
 8002404:	4803      	ldr	r0, [pc, #12]	; (8002414 <time_i2c_read_multi+0x44>)
 8002406:	f003 f943 	bl	8005690 <HAL_I2C_Mem_Read>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000240 	.word	0x20000240

08002418 <ds3231_read>:
  }
}

/*function to read internal registers of ds3231, one register at a time or an array of registers*/
uint8_t ds3231_read(uint8_t option, uint8_t *data_array)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	6039      	str	r1, [r7, #0]
 8002422:	71fb      	strb	r3, [r7, #7]
  switch (option)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	2b0e      	cmp	r3, #14
 8002428:	f200 80ac 	bhi.w	8002584 <ds3231_read+0x16c>
 800242c:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <ds3231_read+0x1c>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002471 	.word	0x08002471
 8002438:	0800248d 	.word	0x0800248d
 800243c:	080024a9 	.word	0x080024a9
 8002440:	080024c5 	.word	0x080024c5
 8002444:	080024e1 	.word	0x080024e1
 8002448:	080024fd 	.word	0x080024fd
 800244c:	08002519 	.word	0x08002519
 8002450:	08002535 	.word	0x08002535
 8002454:	08002549 	.word	0x08002549
 8002458:	0800255d 	.word	0x0800255d
 800245c:	08002585 	.word	0x08002585
 8002460:	08002585 	.word	0x08002585
 8002464:	08002585 	.word	0x08002585
 8002468:	08002585 	.word	0x08002585
 800246c:	0800256f 	.word	0x0800256f
  {
    case SECOND:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, &register_current_value);
 8002470:	4a48      	ldr	r2, [pc, #288]	; (8002594 <ds3231_read+0x17c>)
 8002472:	2100      	movs	r1, #0
 8002474:	2068      	movs	r0, #104	; 0x68
 8002476:	f7ff ff8b 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800247a:	4b46      	ldr	r3, [pc, #280]	; (8002594 <ds3231_read+0x17c>)
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 8002482:	2101      	movs	r1, #1
 8002484:	6838      	ldr	r0, [r7, #0]
 8002486:	f000 f887 	bl	8002598 <BCD_to_HEX>
      break;
 800248a:	e07d      	b.n	8002588 <ds3231_read+0x170>
    case MINUTE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MINUTES, &register_current_value);
 800248c:	4a41      	ldr	r2, [pc, #260]	; (8002594 <ds3231_read+0x17c>)
 800248e:	2101      	movs	r1, #1
 8002490:	2068      	movs	r0, #104	; 0x68
 8002492:	f7ff ff7d 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002496:	4b3f      	ldr	r3, [pc, #252]	; (8002594 <ds3231_read+0x17c>)
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800249e:	2101      	movs	r1, #1
 80024a0:	6838      	ldr	r0, [r7, #0]
 80024a2:	f000 f879 	bl	8002598 <BCD_to_HEX>
      break;
 80024a6:	e06f      	b.n	8002588 <ds3231_read+0x170>
    case HOUR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_HOURS, &register_current_value);
 80024a8:	4a3a      	ldr	r2, [pc, #232]	; (8002594 <ds3231_read+0x17c>)
 80024aa:	2102      	movs	r1, #2
 80024ac:	2068      	movs	r0, #104	; 0x68
 80024ae:	f7ff ff6f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024b2:	4b38      	ldr	r3, [pc, #224]	; (8002594 <ds3231_read+0x17c>)
 80024b4:	781a      	ldrb	r2, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024ba:	2101      	movs	r1, #1
 80024bc:	6838      	ldr	r0, [r7, #0]
 80024be:	f000 f86b 	bl	8002598 <BCD_to_HEX>
      break;
 80024c2:	e061      	b.n	8002588 <ds3231_read+0x170>
    case DAY_OF_WEEK:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DAY_OF_WEEK, &register_current_value);
 80024c4:	4a33      	ldr	r2, [pc, #204]	; (8002594 <ds3231_read+0x17c>)
 80024c6:	2103      	movs	r1, #3
 80024c8:	2068      	movs	r0, #104	; 0x68
 80024ca:	f7ff ff61 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ce:	4b31      	ldr	r3, [pc, #196]	; (8002594 <ds3231_read+0x17c>)
 80024d0:	781a      	ldrb	r2, [r3, #0]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024d6:	2101      	movs	r1, #1
 80024d8:	6838      	ldr	r0, [r7, #0]
 80024da:	f000 f85d 	bl	8002598 <BCD_to_HEX>
      break;
 80024de:	e053      	b.n	8002588 <ds3231_read+0x170>
    case DATE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DATE, &register_current_value);
 80024e0:	4a2c      	ldr	r2, [pc, #176]	; (8002594 <ds3231_read+0x17c>)
 80024e2:	2104      	movs	r1, #4
 80024e4:	2068      	movs	r0, #104	; 0x68
 80024e6:	f7ff ff53 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ea:	4b2a      	ldr	r3, [pc, #168]	; (8002594 <ds3231_read+0x17c>)
 80024ec:	781a      	ldrb	r2, [r3, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024f2:	2101      	movs	r1, #1
 80024f4:	6838      	ldr	r0, [r7, #0]
 80024f6:	f000 f84f 	bl	8002598 <BCD_to_HEX>
      break;
 80024fa:	e045      	b.n	8002588 <ds3231_read+0x170>
    case MONTH:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MONTH, &register_current_value);
 80024fc:	4a25      	ldr	r2, [pc, #148]	; (8002594 <ds3231_read+0x17c>)
 80024fe:	2105      	movs	r1, #5
 8002500:	2068      	movs	r0, #104	; 0x68
 8002502:	f7ff ff45 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002506:	4b23      	ldr	r3, [pc, #140]	; (8002594 <ds3231_read+0x17c>)
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800250e:	2101      	movs	r1, #1
 8002510:	6838      	ldr	r0, [r7, #0]
 8002512:	f000 f841 	bl	8002598 <BCD_to_HEX>
      break;
 8002516:	e037      	b.n	8002588 <ds3231_read+0x170>
    case YEAR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_YEAR, &register_current_value);
 8002518:	4a1e      	ldr	r2, [pc, #120]	; (8002594 <ds3231_read+0x17c>)
 800251a:	2106      	movs	r1, #6
 800251c:	2068      	movs	r0, #104	; 0x68
 800251e:	f7ff ff37 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <ds3231_read+0x17c>)
 8002524:	781a      	ldrb	r2, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800252a:	2101      	movs	r1, #1
 800252c:	6838      	ldr	r0, [r7, #0]
 800252e:	f000 f833 	bl	8002598 <BCD_to_HEX>
      break;
 8002532:	e029      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL, &register_current_value);
 8002534:	4a17      	ldr	r2, [pc, #92]	; (8002594 <ds3231_read+0x17c>)
 8002536:	210e      	movs	r1, #14
 8002538:	2068      	movs	r0, #104	; 0x68
 800253a:	f7ff ff29 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <ds3231_read+0x17c>)
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	701a      	strb	r2, [r3, #0]
      break;
 8002546:	e01f      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL_STATUS:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL_STATUS, &register_current_value);
 8002548:	4a12      	ldr	r2, [pc, #72]	; (8002594 <ds3231_read+0x17c>)
 800254a:	210f      	movs	r1, #15
 800254c:	2068      	movs	r0, #104	; 0x68
 800254e:	f7ff ff1f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <ds3231_read+0x17c>)
 8002554:	781a      	ldrb	r2, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	701a      	strb	r2, [r3, #0]
      break;
 800255a:	e015      	b.n	8002588 <ds3231_read+0x170>
    case AGING_OFFSET:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_AGING_OFFSET, &register_current_value);
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <ds3231_read+0x17c>)
 800255e:	2110      	movs	r1, #16
 8002560:	2068      	movs	r0, #104	; 0x68
 8002562:	f7ff ff15 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002566:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <ds3231_read+0x17c>)
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	701a      	strb	r2, [r3, #0]
    case TIME:
      time_i2c_read_multi(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, data_array, 7);
 800256e:	2307      	movs	r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	2100      	movs	r1, #0
 8002574:	2068      	movs	r0, #104	; 0x68
 8002576:	f7ff ff2b 	bl	80023d0 <time_i2c_read_multi>
      BCD_to_HEX(data_array, 7);
 800257a:	2107      	movs	r1, #7
 800257c:	6838      	ldr	r0, [r7, #0]
 800257e:	f000 f80b 	bl	8002598 <BCD_to_HEX>
      break;
 8002582:	e001      	b.n	8002588 <ds3231_read+0x170>
    default:
      return OPERATION_FAILED;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <ds3231_read+0x172>
  }
  return OPERATION_DONE;
 8002588:	2301      	movs	r3, #1
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200001f4 	.word	0x200001f4

08002598 <BCD_to_HEX>:
  }
}

/*internal function related to this file and not accessible from outside*/
static void BCD_to_HEX(uint8_t *data_array, uint8_t array_length)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	70fb      	strb	r3, [r7, #3]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	e028      	b.n	8002600 <BCD_to_HEX+0x68>
  {
    data_array[index] = ((data_array[index] >> 4) << 1) + ((data_array[index] >> 4) << 3) + (data_array[index] & 0X0F);
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4413      	add	r3, r2
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	6879      	ldr	r1, [r7, #4]
 80025c6:	440b      	add	r3, r1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	b2d9      	uxtb	r1, r3
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4403      	add	r3, r0
 80025ee:	440a      	add	r2, r1
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3b01      	subs	r3, #1
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	dad2      	bge.n	80025ae <BCD_to_HEX+0x16>
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af02      	add	r7, sp, #8
 800261e:	603a      	str	r2, [r7, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
 8002626:	460b      	mov	r3, r1
 8002628:	71bb      	strb	r3, [r7, #6]
 800262a:	4613      	mov	r3, r2
 800262c:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	b29b      	uxth	r3, r3
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	b299      	uxth	r1, r3
 8002636:	1dba      	adds	r2, r7, #6
 8002638:	230a      	movs	r3, #10
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	2301      	movs	r3, #1
 800263e:	4811      	ldr	r0, [pc, #68]	; (8002684 <user_i2c_read+0x6c>)
 8002640:	f002 fd02 	bl	8005048 <HAL_I2C_Master_Transmit>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <user_i2c_read+0x38>
 800264a:	f04f 33ff 	mov.w	r3, #4294967295
 800264e:	e014      	b.n	800267a <user_i2c_read+0x62>
	if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	b21b      	sxth	r3, r3
 8002656:	f043 0301 	orr.w	r3, r3, #1
 800265a:	b21b      	sxth	r3, r3
 800265c:	b299      	uxth	r1, r3
 800265e:	88bb      	ldrh	r3, [r7, #4]
 8002660:	220a      	movs	r2, #10
 8002662:	9200      	str	r2, [sp, #0]
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	4807      	ldr	r0, [pc, #28]	; (8002684 <user_i2c_read+0x6c>)
 8002668:	f002 fdec 	bl	8005244 <HAL_I2C_Master_Receive>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d002      	beq.n	8002678 <user_i2c_read+0x60>
 8002672:	f04f 33ff 	mov.w	r3, #4294967295
 8002676:	e000      	b.n	800267a <user_i2c_read+0x62>

	return 0;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000240 	.word	0x20000240

08002688 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	HAL_Delay(period);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f001 fb51 	bl	8003d38 <HAL_Delay>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	603a      	str	r2, [r7, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
 80026ae:	460b      	mov	r3, r1
 80026b0:	71bb      	strb	r3, [r7, #6]
 80026b2:	4613      	mov	r3, r2
 80026b4:	80bb      	strh	r3, [r7, #4]
	int8_t *buf;
	buf = malloc(len +1);
 80026b6:	88bb      	ldrh	r3, [r7, #4]
 80026b8:	3301      	adds	r3, #1
 80026ba:	4618      	mov	r0, r3
 80026bc:	f005 ffb8 	bl	8008630 <malloc>
 80026c0:	4603      	mov	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
	buf[0] = reg_addr;
 80026c4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	701a      	strb	r2, [r3, #0]
	memcpy(buf +1, data, len);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	3301      	adds	r3, #1
 80026d0:	88ba      	ldrh	r2, [r7, #4]
 80026d2:	6839      	ldr	r1, [r7, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f006 fe90 	bl	80093fa <memcpy>

	if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	b299      	uxth	r1, r3
 80026e2:	88bb      	ldrh	r3, [r7, #4]
 80026e4:	3301      	adds	r3, #1
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ec:	9200      	str	r2, [sp, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	4808      	ldr	r0, [pc, #32]	; (8002714 <user_i2c_write+0x74>)
 80026f2:	f002 fca9 	bl	8005048 <HAL_I2C_Master_Transmit>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d002      	beq.n	8002702 <user_i2c_write+0x62>
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	e003      	b.n	800270a <user_i2c_write+0x6a>

	free(buf);
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f005 ff9c 	bl	8008640 <free>
	return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000240 	.word	0x20000240

08002718 <init_bme280_>:
//----------------------------------------------------------------------------------------
void init_bme280_(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af04      	add	r7, sp, #16
	uint16_t STATUS=0;
 800271e:	2300      	movs	r3, #0
 8002720:	81fb      	strh	r3, [r7, #14]
	uint16_t addres_device = 0x76;  		 		// BME280
 8002722:	2376      	movs	r3, #118	; 0x76
 8002724:	81bb      	strh	r3, [r7, #12]
	uint16_t id_addr = 0xD0;
 8002726:	23d0      	movs	r3, #208	; 0xd0
 8002728:	817b      	strh	r3, [r7, #10]
	uint8_t id = 96;								// in hex form
 800272a:	2360      	movs	r3, #96	; 0x60
 800272c:	727b      	strb	r3, [r7, #9]
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 800272e:	2300      	movs	r3, #0
 8002730:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;

	// For debug
	STATUS = HAL_I2C_Mem_Read(&hi2c1, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8002732:	89bb      	ldrh	r3, [r7, #12]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	b299      	uxth	r1, r3
 8002738:	897a      	ldrh	r2, [r7, #10]
 800273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	2301      	movs	r3, #1
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	1dfb      	adds	r3, r7, #7
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2301      	movs	r3, #1
 800274a:	4823      	ldr	r0, [pc, #140]	; (80027d8 <init_bme280_+0xc0>)
 800274c:	f002 ffa0 	bl	8005690 <HAL_I2C_Mem_Read>
 8002750:	4603      	mov	r3, r0
 8002752:	81fb      	strh	r3, [r7, #14]
	if(!((buff == id) && (STATUS == 0)))
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	7a7a      	ldrb	r2, [r7, #9]
 8002758:	429a      	cmp	r2, r3
 800275a:	d102      	bne.n	8002762 <init_bme280_+0x4a>
 800275c:	89fb      	ldrh	r3, [r7, #14]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <init_bme280_+0x4e>
	{
		error_blink_red_led();
 8002762:	f000 f92b 	bl	80029bc <error_blink_red_led>
	}

	// Init BME280
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <init_bme280_+0xc4>)
 8002768:	2276      	movs	r2, #118	; 0x76
 800276a:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <init_bme280_+0xc4>)
 800276e:	2201      	movs	r2, #1
 8002770:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <init_bme280_+0xc4>)
 8002774:	4a1a      	ldr	r2, [pc, #104]	; (80027e0 <init_bme280_+0xc8>)
 8002776:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002778:	4b18      	ldr	r3, [pc, #96]	; (80027dc <init_bme280_+0xc4>)
 800277a:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <init_bme280_+0xcc>)
 800277c:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 800277e:	4b17      	ldr	r3, [pc, #92]	; (80027dc <init_bme280_+0xc4>)
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <init_bme280_+0xd0>)
 8002782:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 8002784:	4815      	ldr	r0, [pc, #84]	; (80027dc <init_bme280_+0xc4>)
 8002786:	f7fe fbe5 	bl	8000f54 <bme280_init>
 800278a:	4603      	mov	r3, r0
 800278c:	723b      	strb	r3, [r7, #8]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 800278e:	4b13      	ldr	r3, [pc, #76]	; (80027dc <init_bme280_+0xc4>)
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002796:	4b11      	ldr	r3, [pc, #68]	; (80027dc <init_bme280_+0xc4>)
 8002798:	2205      	movs	r2, #5
 800279a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 800279e:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <init_bme280_+0xc4>)
 80027a0:	2202      	movs	r2, #2
 80027a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 80027a6:	4b0d      	ldr	r3, [pc, #52]	; (80027dc <init_bme280_+0xc4>)
 80027a8:	2204      	movs	r2, #4
 80027aa:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80027ae:	490b      	ldr	r1, [pc, #44]	; (80027dc <init_bme280_+0xc4>)
 80027b0:	200f      	movs	r0, #15
 80027b2:	f7fe fcc1 	bl	8001138 <bme280_set_sensor_settings>
 80027b6:	4603      	mov	r3, r0
 80027b8:	723b      	strb	r3, [r7, #8]
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 80027ba:	4908      	ldr	r1, [pc, #32]	; (80027dc <init_bme280_+0xc4>)
 80027bc:	2003      	movs	r0, #3
 80027be:	f7fe fd10 	bl	80011e2 <bme280_set_sensor_mode>
 80027c2:	4603      	mov	r3, r0
 80027c4:	723b      	strb	r3, [r7, #8]

	dev.delay_ms(40);
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <init_bme280_+0xc4>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2028      	movs	r0, #40	; 0x28
 80027cc:	4798      	blx	r3
}
 80027ce:	bf00      	nop
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000240 	.word	0x20000240
 80027dc:	20000350 	.word	0x20000350
 80027e0:	08002619 	.word	0x08002619
 80027e4:	080026a1 	.word	0x080026a1
 80027e8:	08002689 	.word	0x08002689

080027ec <get_THP_bme280>:
//----------------------------------------------------------------------------------------
void get_THP_bme280(char * buff)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	init_bme280_();
 80027f4:	f7ff ff90 	bl	8002718 <init_bme280_>

	float BME280_temperature = 0;
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	61fb      	str	r3, [r7, #28]
	float BME280_humidity = 0;
 80027fe:	f04f 0300 	mov.w	r3, #0
 8002802:	61bb      	str	r3, [r7, #24]
	float BME280_preasure = 0;
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	617b      	str	r3, [r7, #20]

	if(bme280_get_sensor_data(BME280_ALL, &comp_data, &dev) == BME280_OK)
 800280a:	4a33      	ldr	r2, [pc, #204]	; (80028d8 <get_THP_bme280+0xec>)
 800280c:	4933      	ldr	r1, [pc, #204]	; (80028dc <get_THP_bme280+0xf0>)
 800280e:	2007      	movs	r0, #7
 8002810:	f7fe fd63 	bl	80012da <bme280_get_sensor_data>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d11b      	bne.n	8002852 <get_THP_bme280+0x66>
	{
		// Save data variables
		BME280_temperature = (float)comp_data.temperature;
 800281a:	4b30      	ldr	r3, [pc, #192]	; (80028dc <get_THP_bme280+0xf0>)
 800281c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002820:	4610      	mov	r0, r2
 8002822:	4619      	mov	r1, r3
 8002824:	f7fe f9c8 	bl	8000bb8 <__aeabi_d2f>
 8002828:	4603      	mov	r3, r0
 800282a:	61fb      	str	r3, [r7, #28]
		BME280_humidity = (float)comp_data.humidity;
 800282c:	4b2b      	ldr	r3, [pc, #172]	; (80028dc <get_THP_bme280+0xf0>)
 800282e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002832:	4610      	mov	r0, r2
 8002834:	4619      	mov	r1, r3
 8002836:	f7fe f9bf 	bl	8000bb8 <__aeabi_d2f>
 800283a:	4603      	mov	r3, r0
 800283c:	61bb      	str	r3, [r7, #24]
		BME280_preasure = (float)comp_data.pressure;
 800283e:	4b27      	ldr	r3, [pc, #156]	; (80028dc <get_THP_bme280+0xf0>)
 8002840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002844:	4610      	mov	r0, r2
 8002846:	4619      	mov	r1, r3
 8002848:	f7fe f9b6 	bl	8000bb8 <__aeabi_d2f>
 800284c:	4603      	mov	r3, r0
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	e001      	b.n	8002856 <get_THP_bme280+0x6a>
	}
	else
	{
		error_blink_red_led();
 8002852:	f000 f8b3 	bl	80029bc <error_blink_red_led>
	}

	if(put_device_to_sleep(&dev) != 0)
 8002856:	4820      	ldr	r0, [pc, #128]	; (80028d8 <get_THP_bme280+0xec>)
 8002858:	f7fe ffdd 	bl	8001816 <put_device_to_sleep>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <get_THP_bme280+0x7a>
	{
		error_blink_red_led();
 8002862:	f000 f8ab 	bl	80029bc <error_blink_red_led>
	}


	char buffer[10] = {0,};
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	809a      	strh	r2, [r3, #4]

	memset(buffer, 0, sizeof(buffer));
 8002874:	f107 0308 	add.w	r3, r7, #8
 8002878:	220a      	movs	r2, #10
 800287a:	2100      	movs	r1, #0
 800287c:	4618      	mov	r0, r3
 800287e:	f006 fd1e 	bl	80092be <memset>
	sprintf(buffer, "T%.1f", BME280_temperature);
 8002882:	69f8      	ldr	r0, [r7, #28]
 8002884:	f7fd fe68 	bl	8000558 <__aeabi_f2d>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	f107 0008 	add.w	r0, r7, #8
 8002890:	4913      	ldr	r1, [pc, #76]	; (80028e0 <get_THP_bme280+0xf4>)
 8002892:	f006 fcb1 	bl	80091f8 <siprintf>
	strcat(buff, buffer);
 8002896:	f107 0308 	add.w	r3, r7, #8
 800289a:	4619      	mov	r1, r3
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f006 fd16 	bl	80092ce <strcat>

	memset(buffer, 0, sizeof(buffer));
 80028a2:	f107 0308 	add.w	r3, r7, #8
 80028a6:	220a      	movs	r2, #10
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f006 fd07 	bl	80092be <memset>
	sprintf(buffer, "H%.1f", BME280_humidity);
 80028b0:	69b8      	ldr	r0, [r7, #24]
 80028b2:	f7fd fe51 	bl	8000558 <__aeabi_f2d>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	f107 0008 	add.w	r0, r7, #8
 80028be:	4909      	ldr	r1, [pc, #36]	; (80028e4 <get_THP_bme280+0xf8>)
 80028c0:	f006 fc9a 	bl	80091f8 <siprintf>
	strcat(buff, buffer);
 80028c4:	f107 0308 	add.w	r3, r7, #8
 80028c8:	4619      	mov	r1, r3
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f006 fcff 	bl	80092ce <strcat>

}
 80028d0:	bf00      	nop
 80028d2:	3720      	adds	r7, #32
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000350 	.word	0x20000350
 80028dc:	20000390 	.word	0x20000390
 80028e0:	0800b380 	.word	0x0800b380
 80028e4:	0800b388 	.word	0x0800b388

080028e8 <meassure_battery_voltage>:
// End BME280 part/////////////////////////////////////////////////////////////////////////////////////
// --------------------------------------------------------------------------------
void meassure_battery_voltage(char * buff)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b092      	sub	sp, #72	; 0x48
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
	uint16_t i = 0;
 80028f0:	2300      	movs	r3, #0
 80028f2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	char str[35]={0};
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	f107 031c 	add.w	r3, r7, #28
 80028fe:	221f      	movs	r2, #31
 8002900:	2100      	movs	r1, #0
 8002902:	4618      	mov	r0, r3
 8002904:	f006 fcdb 	bl	80092be <memset>

	HAL_ADC_Start(&hadc1);
 8002908:	4829      	ldr	r0, [pc, #164]	; (80029b0 <meassure_battery_voltage+0xc8>)
 800290a:	f001 fa7d 	bl	8003e08 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 800290e:	2164      	movs	r1, #100	; 0x64
 8002910:	4827      	ldr	r0, [pc, #156]	; (80029b0 <meassure_battery_voltage+0xc8>)
 8002912:	f001 fb60 	bl	8003fd6 <HAL_ADC_PollForConversion>
//		i = (uint32_t)HAL_ADC_GetValue(&hadc1);
	HAL_ADC_Stop(&hadc1);
 8002916:	4826      	ldr	r0, [pc, #152]	; (80029b0 <meassure_battery_voltage+0xc8>)
 8002918:	f001 fb2a 	bl	8003f70 <HAL_ADC_Stop>

	float V_bat = (float)HAL_ADC_GetValue(&hadc1)*3.3/4096;
 800291c:	4824      	ldr	r0, [pc, #144]	; (80029b0 <meassure_battery_voltage+0xc8>)
 800291e:	f001 fcf5 	bl	800430c <HAL_ADC_GetValue>
 8002922:	ee07 0a90 	vmov	s15, r0
 8002926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800292a:	ee17 0a90 	vmov	r0, s15
 800292e:	f7fd fe13 	bl	8000558 <__aeabi_f2d>
 8002932:	a31d      	add	r3, pc, #116	; (adr r3, 80029a8 <meassure_battery_voltage+0xc0>)
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	f7fd fe66 	bl	8000608 <__aeabi_dmul>
 800293c:	4602      	mov	r2, r0
 800293e:	460b      	mov	r3, r1
 8002940:	4610      	mov	r0, r2
 8002942:	4619      	mov	r1, r3
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <meassure_battery_voltage+0xcc>)
 800294a:	f7fd ff87 	bl	800085c <__aeabi_ddiv>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	f7fe f92f 	bl	8000bb8 <__aeabi_d2f>
 800295a:	4603      	mov	r3, r0
 800295c:	643b      	str	r3, [r7, #64]	; 0x40

	char buffer[10] = {0,};
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	f107 0310 	add.w	r3, r7, #16
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	809a      	strh	r2, [r3, #4]
	float battery_voltage = 0;
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	63fb      	str	r3, [r7, #60]	; 0x3c

	memset(buffer, 0, sizeof(buffer));
 8002972:	f107 030c 	add.w	r3, r7, #12
 8002976:	220a      	movs	r2, #10
 8002978:	2100      	movs	r1, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f006 fc9f 	bl	80092be <memset>
	sprintf(buffer, "V%.1f ", V_bat);
 8002980:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002982:	f7fd fde9 	bl	8000558 <__aeabi_f2d>
 8002986:	4602      	mov	r2, r0
 8002988:	460b      	mov	r3, r1
 800298a:	f107 000c 	add.w	r0, r7, #12
 800298e:	490a      	ldr	r1, [pc, #40]	; (80029b8 <meassure_battery_voltage+0xd0>)
 8002990:	f006 fc32 	bl	80091f8 <siprintf>
	strcat(buff, buffer);
 8002994:	f107 030c 	add.w	r3, r7, #12
 8002998:	4619      	mov	r1, r3
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f006 fc97 	bl	80092ce <strcat>
}
 80029a0:	bf00      	nop
 80029a2:	3748      	adds	r7, #72	; 0x48
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	66666666 	.word	0x66666666
 80029ac:	400a6666 	.word	0x400a6666
 80029b0:	200001f8 	.word	0x200001f8
 80029b4:	40b00000 	.word	0x40b00000
 80029b8:	0800b390 	.word	0x0800b390

080029bc <error_blink_red_led>:
		HAL_Delay(delay);
	}
}
// --------------------------------------------------------------------------------------
void error_blink_red_led(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
	while(1)
	{
		RED_LED_TOGLE;
 80029c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029c4:	4803      	ldr	r0, [pc, #12]	; (80029d4 <error_blink_red_led+0x18>)
 80029c6:	f002 f9bc 	bl	8004d42 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 80029ca:	2064      	movs	r0, #100	; 0x64
 80029cc:	f001 f9b4 	bl	8003d38 <HAL_Delay>
		RED_LED_TOGLE;
 80029d0:	e7f6      	b.n	80029c0 <error_blink_red_led+0x4>
 80029d2:	bf00      	nop
 80029d4:	40020400 	.word	0x40020400

080029d8 <read_time>:
	}
}
// --------------------------------------------------------------------------------------
void read_time(char * buff)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08a      	sub	sp, #40	; 0x28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]

	uint8_t buffer = 0;
 80029e0:	2300      	movs	r3, #0
 80029e2:	77fb      	strb	r3, [r7, #31]
	uint8_t time_ds3231[10] = {0,};
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
 80029e8:	f107 0318 	add.w	r3, r7, #24
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	809a      	strh	r2, [r3, #4]

	for(int i = 0; i <=8; i++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
 80029f6:	e011      	b.n	8002a1c <read_time+0x44>
	{
		ds3231_read(i, &buffer);
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f107 021f 	add.w	r2, r7, #31
 8002a00:	4611      	mov	r1, r2
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fd08 	bl	8002418 <ds3231_read>
		time_ds3231[i] = buffer;
 8002a08:	7ff9      	ldrb	r1, [r7, #31]
 8002a0a:	f107 0214 	add.w	r2, r7, #20
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	4413      	add	r3, r2
 8002a12:	460a      	mov	r2, r1
 8002a14:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <=8; i++)
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	3301      	adds	r3, #1
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	2b08      	cmp	r3, #8
 8002a20:	ddea      	ble.n	80029f8 <read_time+0x20>
	}

	// convert time into string
	char buf_1[5] = {0,};
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	2300      	movs	r3, #0
 8002a28:	743b      	strb	r3, [r7, #16]

	for(int i = 2; i >= 0 ; i--)	 //   , ??   !!!!!!
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	623b      	str	r3, [r7, #32]
 8002a2e:	e02a      	b.n	8002a86 <read_time+0xae>
	{
		sprintf(buf_1, "%d", time_ds3231[i]);
 8002a30:	f107 0214 	add.w	r2, r7, #20
 8002a34:	6a3b      	ldr	r3, [r7, #32]
 8002a36:	4413      	add	r3, r2
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	491a      	ldr	r1, [pc, #104]	; (8002aac <read_time+0xd4>)
 8002a42:	4618      	mov	r0, r3
 8002a44:	f006 fbd8 	bl	80091f8 <siprintf>
		strcat(buff, buf_1);
 8002a48:	f107 030c 	add.w	r3, r7, #12
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f006 fc3d 	bl	80092ce <strcat>
		memset(buf_1, 0, sizeof(buf_1));
 8002a54:	f107 030c 	add.w	r3, r7, #12
 8002a58:	2205      	movs	r2, #5
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f006 fc2e 	bl	80092be <memset>

		if(i > 0)
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	dd0b      	ble.n	8002a80 <read_time+0xa8>
		{
			strcat(buff, ":");
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7fd fc09 	bl	8000280 <strlen>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	461a      	mov	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4413      	add	r3, r2
 8002a76:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <read_time+0xd8>)
 8002a78:	461a      	mov	r2, r3
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	8013      	strh	r3, [r2, #0]
	for(int i = 2; i >= 0 ; i--)	 //   , ??   !!!!!!
 8002a80:	6a3b      	ldr	r3, [r7, #32]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	623b      	str	r3, [r7, #32]
 8002a86:	6a3b      	ldr	r3, [r7, #32]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	dad1      	bge.n	8002a30 <read_time+0x58>
		}
	}
	strcat(buff, " ");
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7fd fbf7 	bl	8000280 <strlen>
 8002a92:	4603      	mov	r3, r0
 8002a94:	461a      	mov	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4413      	add	r3, r2
 8002a9a:	4906      	ldr	r1, [pc, #24]	; (8002ab4 <read_time+0xdc>)
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	8013      	strh	r3, [r2, #0]
}
 8002aa4:	bf00      	nop
 8002aa6:	3728      	adds	r7, #40	; 0x28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	0800b398 	.word	0x0800b398
 8002ab0:	0800b39c 	.word	0x0800b39c
 8002ab4:	0800b3a0 	.word	0x0800b3a0

08002ab8 <WriteBackupRegister>:
#define COUNTER_RETRANSMITED_PACKET 2
#define COUNTER_LOST_PACKET 3
#define COUNTER_SECOND 4

void WriteBackupRegister(uint32_t data, uint8_t type)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	70fb      	strb	r3, [r7, #3]
	if(type == COUNTER_PACKET)
 8002ac4:	78fb      	ldrb	r3, [r7, #3]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d104      	bne.n	8002ad4 <WriteBackupRegister+0x1c>
	{
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, data);
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	2101      	movs	r1, #1
 8002ace:	4807      	ldr	r0, [pc, #28]	; (8002aec <WriteBackupRegister+0x34>)
 8002ad0:	f004 fd88 	bl	80075e4 <HAL_RTCEx_BKUPWrite>
	}
	if(type == COUNTER_SECOND)
 8002ad4:	78fb      	ldrb	r3, [r7, #3]
 8002ad6:	2b04      	cmp	r3, #4
 8002ad8:	d104      	bne.n	8002ae4 <WriteBackupRegister+0x2c>
	{
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, data);
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	2104      	movs	r1, #4
 8002ade:	4803      	ldr	r0, [pc, #12]	; (8002aec <WriteBackupRegister+0x34>)
 8002ae0:	f004 fd80 	bl	80075e4 <HAL_RTCEx_BKUPWrite>
	}
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20000294 	.word	0x20000294

08002af0 <ReadBackupRegister>:
// --------------------------------------------------------------------------------
uint32_t ReadBackupRegister(uint8_t type)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
	if(type == COUNTER_PACKET)
 8002afa:	79fb      	ldrb	r3, [r7, #7]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d105      	bne.n	8002b0c <ReadBackupRegister+0x1c>
	{
		return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8002b00:	2101      	movs	r1, #1
 8002b02:	4809      	ldr	r0, [pc, #36]	; (8002b28 <ReadBackupRegister+0x38>)
 8002b04:	f004 fd88 	bl	8007618 <HAL_RTCEx_BKUPRead>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	e008      	b.n	8002b1e <ReadBackupRegister+0x2e>
	}
	if(type == COUNTER_SECOND)
 8002b0c:	79fb      	ldrb	r3, [r7, #7]
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d105      	bne.n	8002b1e <ReadBackupRegister+0x2e>
	{
		return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8002b12:	2104      	movs	r1, #4
 8002b14:	4804      	ldr	r0, [pc, #16]	; (8002b28 <ReadBackupRegister+0x38>)
 8002b16:	f004 fd7f 	bl	8007618 <HAL_RTCEx_BKUPRead>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	e7ff      	b.n	8002b1e <ReadBackupRegister+0x2e>
	}

}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000294 	.word	0x20000294

08002b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b0b8      	sub	sp, #224	; 0xe0
 8002b30:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b32:	f001 f88f 	bl	8003c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b36:	f000 f91d 	bl	8002d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b3a:	f000 facb 	bl	80030d4 <MX_GPIO_Init>
  MX_RTC_Init();
 8002b3e:	f000 fa05 	bl	8002f4c <MX_RTC_Init>
  MX_I2C1_Init();
 8002b42:	f000 f9d5 	bl	8002ef0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002b46:	f000 fa9b 	bl	8003080 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002b4a:	f000 fa63 	bl	8003014 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002b4e:	f000 f97d 	bl	8002e4c <MX_ADC1_Init>
//     :
//  1 . PA0 ( )     
//
//  2.   RTC    

  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8002b52:	4b81      	ldr	r3, [pc, #516]	; (8002d58 <main+0x22c>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	f040 80da 	bne.w	8002d14 <main+0x1e8>
  {
	  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8002b60:	4b7d      	ldr	r3, [pc, #500]	; (8002d58 <main+0x22c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a7c      	ldr	r2, [pc, #496]	; (8002d58 <main+0x22c>)
 8002b66:	f043 0308 	orr.w	r3, r3, #8
 8002b6a:	6013      	str	r3, [r2, #0]




#if LED == ON
	  GREEN_LED_ON;
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b72:	487a      	ldr	r0, [pc, #488]	; (8002d5c <main+0x230>)
 8002b74:	f002 f8cc 	bl	8004d10 <HAL_GPIO_WritePin>
#endif
	  char tramsmeet_data_buffer[50] = {0,};
 8002b78:	2300      	movs	r3, #0
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	f107 0308 	add.w	r3, r7, #8
 8002b80:	222e      	movs	r2, #46	; 0x2e
 8002b82:	2100      	movs	r1, #0
 8002b84:	4618      	mov	r0, r3
 8002b86:	f006 fb9a 	bl	80092be <memset>

	  get_THP_bme280(tramsmeet_data_buffer); 			// Meassure T, H and P
 8002b8a:	1d3b      	adds	r3, r7, #4
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff fe2d 	bl	80027ec <get_THP_bme280>
 	  meassure_battery_voltage(tramsmeet_data_buffer);  // Meassure voltage on battery
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fea7 	bl	80028e8 <meassure_battery_voltage>
 	  read_time(tramsmeet_data_buffer);					// DS3231 clock
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff ff1b 	bl	80029d8 <read_time>

#if UART_LOG == ON
 	  char buf_uart_tx[70] = {0,};
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	673b      	str	r3, [r7, #112]	; 0x70
 8002ba6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002baa:	2242      	movs	r2, #66	; 0x42
 8002bac:	2100      	movs	r1, #0
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f006 fb85 	bl	80092be <memset>
 	  sprintf(buf_uart_tx, "TX data: %s \n\r", tramsmeet_data_buffer);
 8002bb4:	1d3a      	adds	r2, r7, #4
 8002bb6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002bba:	4969      	ldr	r1, [pc, #420]	; (8002d60 <main+0x234>)
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f006 fb1b 	bl	80091f8 <siprintf>
 	  HAL_UART_Transmit(&huart1, buf_uart_tx, sizeof(buf_uart_tx), 1000);
 8002bc2:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bca:	2246      	movs	r2, #70	; 0x46
 8002bcc:	4865      	ldr	r0, [pc, #404]	; (8002d64 <main+0x238>)
 8002bce:	f005 f9ba 	bl	8007f46 <HAL_UART_Transmit>



// 	       

	  char buf1[10] = {0,};
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002bd8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	809a      	strh	r2, [r3, #4]
	  char buf2[54] = {0,};
 8002be2:	2300      	movs	r3, #0
 8002be4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002be6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002bea:	2232      	movs	r2, #50	; 0x32
 8002bec:	2100      	movs	r1, #0
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f006 fb65 	bl	80092be <memset>

	  uint8_t retr_packages = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
	  uint8_t dt = 0 ;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 	  uint16_t lost_packages = 0;
 8002c00:	2300      	movs	r3, #0
 8002c02:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4

 	  char buf_1[10] = {0,};
 8002c06:	2300      	movs	r3, #0
 8002c08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c0c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	809a      	strh	r2, [r3, #4]
 	  uint32_t RTC_DATA = ReadBackupRegister(COUNTER_PACKET);
 8002c16:	2001      	movs	r0, #1
 8002c18:	f7ff ff6a 	bl	8002af0 <ReadBackupRegister>
 8002c1c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
 	  memset(buf_1, 0, sizeof(buf_1));
 8002c20:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002c24:	220a      	movs	r2, #10
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f006 fb48 	bl	80092be <memset>
 	  sprintf(buf_1, "C%d", RTC_DATA);
 8002c2e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002c32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c36:	494c      	ldr	r1, [pc, #304]	; (8002d68 <main+0x23c>)
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f006 fadd 	bl	80091f8 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf_1);
 8002c3e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002c42:	1d3b      	adds	r3, r7, #4
 8002c44:	4611      	mov	r1, r2
 8002c46:	4618      	mov	r0, r3
 8002c48:	f006 fb41 	bl	80092ce <strcat>


 	  NRF24_init_TX(0, 10, 0, 15, 0, 0);
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	2300      	movs	r3, #0
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	230f      	movs	r3, #15
 8002c56:	2200      	movs	r2, #0
 8002c58:	210a      	movs	r1, #10
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	f000 fd7e 	bl	800375c <NRF24_init_TX>
 	  dt = NRF24L01_Transmit(1, tramsmeet_data_buffer);
 8002c60:	1d3b      	adds	r3, r7, #4
 8002c62:	4619      	mov	r1, r3
 8002c64:	2001      	movs	r0, #1
 8002c66:	f000 ffb9 	bl	8003bdc <NRF24L01_Transmit>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6

 	  retr_packages  = dt & 0xF;			// Select retransmit packets
 8002c70:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 	  lost_packages = dt & 0xF0;			// Select lost packets
 8002c7c:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c86:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4



#if UART_LOG == ON
 	  sprintf(buf2, "TX retr: %d, TX lost: %d, COUNTER_PACKET: %d\n\r", retr_packages, lost_packages, RTC_DATA);
 8002c8a:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
 8002c8e:	f8b7 10d4 	ldrh.w	r1, [r7, #212]	; 0xd4
 8002c92:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002c96:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4933      	ldr	r1, [pc, #204]	; (8002d6c <main+0x240>)
 8002ca0:	f006 faaa 	bl	80091f8 <siprintf>
 	  HAL_UART_Transmit(&huart1, buf2, sizeof(buf2), 1000);
 8002ca4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002ca8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cac:	2236      	movs	r2, #54	; 0x36
 8002cae:	482d      	ldr	r0, [pc, #180]	; (8002d64 <main+0x238>)
 8002cb0:	f005 f949 	bl	8007f46 <HAL_UART_Transmit>
#endif

 	  WriteBackupRegister(RTC_DATA+1, COUNTER_PACKET);
 8002cb4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002cb8:	3301      	adds	r3, #1
 8002cba:	2101      	movs	r1, #1
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fefb 	bl	8002ab8 <WriteBackupRegister>

 	  if(lost_packages > 0)		// If lost packages was detected
 8002cc2:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00f      	beq.n	8002cea <main+0x1be>
 	  {
 		 RED_LED_ON;
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cd0:	4822      	ldr	r0, [pc, #136]	; (8002d5c <main+0x230>)
 8002cd2:	f002 f81d 	bl	8004d10 <HAL_GPIO_WritePin>
 		 HAL_Delay(10);
 8002cd6:	200a      	movs	r0, #10
 8002cd8:	f001 f82e 	bl	8003d38 <HAL_Delay>
 		 RED_LED_OFF;
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ce2:	481e      	ldr	r0, [pc, #120]	; (8002d5c <main+0x230>)
 8002ce4:	f002 f814 	bl	8004d10 <HAL_GPIO_WritePin>
 8002ce8:	e005      	b.n	8002cf6 <main+0x1ca>
// 		 HAL_UART_Transmit(&huart1, str, sizeof(str), 1000);
 	  }
 	  else
 	  {
 		 RED_LED_OFF;
 8002cea:	2200      	movs	r2, #0
 8002cec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cf0:	481a      	ldr	r0, [pc, #104]	; (8002d5c <main+0x230>)
 8002cf2:	f002 f80d 	bl	8004d10 <HAL_GPIO_WritePin>
 	  }

#if LED == ON
 	  GREEN_LED_OFF;
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cfc:	4817      	ldr	r0, [pc, #92]	; (8002d5c <main+0x230>)
 8002cfe:	f002 f807 	bl	8004d10 <HAL_GPIO_WritePin>
#endif

 	  NRF24_Sleep_mode();
 8002d02:	f000 fd15 	bl	8003730 <NRF24_Sleep_mode>


 	  /** Disable the WWAKEUP PIN **/
 	  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8002d06:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d0a:	f003 fb0f 	bl	800632c <HAL_PWR_DisableWakeUpPin>

 	  /** Deactivate the RTC wakeup  **/
 	  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8002d0e:	4818      	ldr	r0, [pc, #96]	; (8002d70 <main+0x244>)
 8002d10:	f004 fc10 	bl	8007534 <HAL_RTCEx_DeactivateWakeUpTimer>
   }


  /** Now enter the standby mode **/
    /* Clear the WU FLAG */
   __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002d14:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <main+0x22c>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0f      	ldr	r2, [pc, #60]	; (8002d58 <main+0x22c>)
 8002d1a:	f043 0304 	orr.w	r3, r3, #4
 8002d1e:	6013      	str	r3, [r2, #0]

    /* clear the RTC Wake UP (WU) flag */
   __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002d20:	4b13      	ldr	r3, [pc, #76]	; (8002d70 <main+0x244>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	4b11      	ldr	r3, [pc, #68]	; (8002d70 <main+0x244>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002d30:	60da      	str	r2, [r3, #12]


    /* Enable the WAKEUP PIN */
   HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002d32:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d36:	f003 fae7 	bl	8006308 <HAL_PWR_EnableWakeUpPin>

   if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, WakeUpCounter_1_sec, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002d3a:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002d3e:	2200      	movs	r2, #0
 8002d40:	4619      	mov	r1, r3
 8002d42:	480b      	ldr	r0, [pc, #44]	; (8002d70 <main+0x244>)
 8002d44:	f004 fb36 	bl	80073b4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <main+0x226>
   {
     Error_Handler();
 8002d4e:	f000 fa3d 	bl	80031cc <Error_Handler>
   }

   /* Finally enter the standby mode */
   HAL_PWR_EnterSTANDBYMode();
 8002d52:	f003 faff 	bl	8006354 <HAL_PWR_EnterSTANDBYMode>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002d56:	e7fe      	b.n	8002d56 <main+0x22a>
 8002d58:	40007000 	.word	0x40007000
 8002d5c:	40020400 	.word	0x40020400
 8002d60:	0800b3a4 	.word	0x0800b3a4
 8002d64:	2000030c 	.word	0x2000030c
 8002d68:	0800b3b4 	.word	0x0800b3b4
 8002d6c:	0800b3b8 	.word	0x0800b3b8
 8002d70:	20000294 	.word	0x20000294

08002d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b094      	sub	sp, #80	; 0x50
 8002d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d7a:	f107 0320 	add.w	r3, r7, #32
 8002d7e:	2230      	movs	r2, #48	; 0x30
 8002d80:	2100      	movs	r1, #0
 8002d82:	4618      	mov	r0, r3
 8002d84:	f006 fa9b 	bl	80092be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d88:	f107 030c 	add.w	r3, r7, #12
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	60da      	str	r2, [r3, #12]
 8002d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
 8002d9c:	4b29      	ldr	r3, [pc, #164]	; (8002e44 <SystemClock_Config+0xd0>)
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	4a28      	ldr	r2, [pc, #160]	; (8002e44 <SystemClock_Config+0xd0>)
 8002da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002da6:	6413      	str	r3, [r2, #64]	; 0x40
 8002da8:	4b26      	ldr	r3, [pc, #152]	; (8002e44 <SystemClock_Config+0xd0>)
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db0:	60bb      	str	r3, [r7, #8]
 8002db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002db4:	2300      	movs	r3, #0
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	4b23      	ldr	r3, [pc, #140]	; (8002e48 <SystemClock_Config+0xd4>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002dc0:	4a21      	ldr	r2, [pc, #132]	; (8002e48 <SystemClock_Config+0xd4>)
 8002dc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	4b1f      	ldr	r3, [pc, #124]	; (8002e48 <SystemClock_Config+0xd4>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002dd0:	607b      	str	r3, [r7, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002dd4:	230a      	movs	r3, #10
 8002dd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ddc:	2310      	movs	r3, #16
 8002dde:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002de0:	2301      	movs	r3, #1
 8002de2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de4:	2302      	movs	r3, #2
 8002de6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002de8:	2300      	movs	r3, #0
 8002dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002dec:	2308      	movs	r3, #8
 8002dee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8002df0:	2340      	movs	r3, #64	; 0x40
 8002df2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002df4:	2302      	movs	r3, #2
 8002df6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dfc:	f107 0320 	add.w	r3, r7, #32
 8002e00:	4618      	mov	r0, r3
 8002e02:	f003 fabf 	bl	8006384 <HAL_RCC_OscConfig>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002e0c:	f000 f9de 	bl	80031cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e10:	230f      	movs	r3, #15
 8002e12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e14:	2302      	movs	r3, #2
 8002e16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e26:	f107 030c 	add.w	r3, r7, #12
 8002e2a:	2102      	movs	r1, #2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f003 fd21 	bl	8006874 <HAL_RCC_ClockConfig>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002e38:	f000 f9c8 	bl	80031cc <Error_Handler>
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	3750      	adds	r7, #80	; 0x50
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40007000 	.word	0x40007000

08002e4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e52:	463b      	mov	r3, r7
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	609a      	str	r2, [r3, #8]
 8002e5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002e5e:	4b21      	ldr	r3, [pc, #132]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e60:	4a21      	ldr	r2, [pc, #132]	; (8002ee8 <MX_ADC1_Init+0x9c>)
 8002e62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002e64:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e6a:	4b1e      	ldr	r3, [pc, #120]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002e70:	4b1c      	ldr	r3, [pc, #112]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e76:	4b1b      	ldr	r3, [pc, #108]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e7c:	4b19      	ldr	r3, [pc, #100]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e84:	4b17      	ldr	r3, [pc, #92]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e8a:	4b16      	ldr	r3, [pc, #88]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e8c:	4a17      	ldr	r2, [pc, #92]	; (8002eec <MX_ADC1_Init+0xa0>)
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e90:	4b14      	ldr	r3, [pc, #80]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002e96:	4b13      	ldr	r3, [pc, #76]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e98:	2201      	movs	r2, #1
 8002e9a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002e9c:	4b11      	ldr	r3, [pc, #68]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002eaa:	480e      	ldr	r0, [pc, #56]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002eac:	f000 ff68 	bl	8003d80 <HAL_ADC_Init>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002eb6:	f000 f989 	bl	80031cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002eba:	2309      	movs	r3, #9
 8002ebc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ec6:	463b      	mov	r3, r7
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4806      	ldr	r0, [pc, #24]	; (8002ee4 <MX_ADC1_Init+0x98>)
 8002ecc:	f001 fa4a 	bl	8004364 <HAL_ADC_ConfigChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002ed6:	f000 f979 	bl	80031cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200001f8 	.word	0x200001f8
 8002ee8:	40012000 	.word	0x40012000
 8002eec:	0f000001 	.word	0x0f000001

08002ef0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ef4:	4b12      	ldr	r3, [pc, #72]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002ef6:	4a13      	ldr	r2, [pc, #76]	; (8002f44 <MX_I2C1_Init+0x54>)
 8002ef8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002efa:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002efc:	4a12      	ldr	r2, [pc, #72]	; (8002f48 <MX_I2C1_Init+0x58>)
 8002efe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f06:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f14:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002f1a:	4b09      	ldr	r3, [pc, #36]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f20:	4b07      	ldr	r3, [pc, #28]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f26:	4b06      	ldr	r3, [pc, #24]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f2c:	4804      	ldr	r0, [pc, #16]	; (8002f40 <MX_I2C1_Init+0x50>)
 8002f2e:	f001 ff47 	bl	8004dc0 <HAL_I2C_Init>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f38:	f000 f948 	bl	80031cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f3c:	bf00      	nop
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	20000240 	.word	0x20000240
 8002f44:	40005400 	.word	0x40005400
 8002f48:	000186a0 	.word	0x000186a0

08002f4c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002f52:	1d3b      	adds	r3, r7, #4
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002f60:	2300      	movs	r3, #0
 8002f62:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002f64:	4b29      	ldr	r3, [pc, #164]	; (800300c <MX_RTC_Init+0xc0>)
 8002f66:	4a2a      	ldr	r2, [pc, #168]	; (8003010 <MX_RTC_Init+0xc4>)
 8002f68:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002f6a:	4b28      	ldr	r3, [pc, #160]	; (800300c <MX_RTC_Init+0xc0>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002f70:	4b26      	ldr	r3, [pc, #152]	; (800300c <MX_RTC_Init+0xc0>)
 8002f72:	227f      	movs	r2, #127	; 0x7f
 8002f74:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002f76:	4b25      	ldr	r3, [pc, #148]	; (800300c <MX_RTC_Init+0xc0>)
 8002f78:	22ff      	movs	r2, #255	; 0xff
 8002f7a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002f7c:	4b23      	ldr	r3, [pc, #140]	; (800300c <MX_RTC_Init+0xc0>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002f82:	4b22      	ldr	r3, [pc, #136]	; (800300c <MX_RTC_Init+0xc0>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002f88:	4b20      	ldr	r3, [pc, #128]	; (800300c <MX_RTC_Init+0xc0>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002f8e:	481f      	ldr	r0, [pc, #124]	; (800300c <MX_RTC_Init+0xc0>)
 8002f90:	f003 ff3e 	bl	8006e10 <HAL_RTC_Init>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002f9a:	f000 f917 	bl	80031cc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002fb2:	1d3b      	adds	r3, r7, #4
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4814      	ldr	r0, [pc, #80]	; (800300c <MX_RTC_Init+0xc0>)
 8002fba:	f003 ff9f 	bl	8006efc <HAL_RTC_SetTime>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002fc4:	f000 f902 	bl	80031cc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002fd8:	463b      	mov	r3, r7
 8002fda:	2201      	movs	r2, #1
 8002fdc:	4619      	mov	r1, r3
 8002fde:	480b      	ldr	r0, [pc, #44]	; (800300c <MX_RTC_Init+0xc0>)
 8002fe0:	f004 f826 	bl	8007030 <HAL_RTC_SetDate>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002fea:	f000 f8ef 	bl	80031cc <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	4806      	ldr	r0, [pc, #24]	; (800300c <MX_RTC_Init+0xc0>)
 8002ff4:	f004 f941 	bl	800727a <HAL_RTCEx_SetWakeUpTimer>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8002ffe:	f000 f8e5 	bl	80031cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000294 	.word	0x20000294
 8003010:	40002800 	.word	0x40002800

08003014 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003018:	4b17      	ldr	r3, [pc, #92]	; (8003078 <MX_SPI2_Init+0x64>)
 800301a:	4a18      	ldr	r2, [pc, #96]	; (800307c <MX_SPI2_Init+0x68>)
 800301c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800301e:	4b16      	ldr	r3, [pc, #88]	; (8003078 <MX_SPI2_Init+0x64>)
 8003020:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003024:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003026:	4b14      	ldr	r3, [pc, #80]	; (8003078 <MX_SPI2_Init+0x64>)
 8003028:	2200      	movs	r2, #0
 800302a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800302c:	4b12      	ldr	r3, [pc, #72]	; (8003078 <MX_SPI2_Init+0x64>)
 800302e:	2200      	movs	r2, #0
 8003030:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003032:	4b11      	ldr	r3, [pc, #68]	; (8003078 <MX_SPI2_Init+0x64>)
 8003034:	2200      	movs	r2, #0
 8003036:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003038:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <MX_SPI2_Init+0x64>)
 800303a:	2200      	movs	r2, #0
 800303c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800303e:	4b0e      	ldr	r3, [pc, #56]	; (8003078 <MX_SPI2_Init+0x64>)
 8003040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003044:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003046:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <MX_SPI2_Init+0x64>)
 8003048:	2208      	movs	r2, #8
 800304a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800304c:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <MX_SPI2_Init+0x64>)
 800304e:	2200      	movs	r2, #0
 8003050:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003052:	4b09      	ldr	r3, [pc, #36]	; (8003078 <MX_SPI2_Init+0x64>)
 8003054:	2200      	movs	r2, #0
 8003056:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003058:	4b07      	ldr	r3, [pc, #28]	; (8003078 <MX_SPI2_Init+0x64>)
 800305a:	2200      	movs	r2, #0
 800305c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800305e:	4b06      	ldr	r3, [pc, #24]	; (8003078 <MX_SPI2_Init+0x64>)
 8003060:	220a      	movs	r2, #10
 8003062:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003064:	4804      	ldr	r0, [pc, #16]	; (8003078 <MX_SPI2_Init+0x64>)
 8003066:	f004 faef 	bl	8007648 <HAL_SPI_Init>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003070:	f000 f8ac 	bl	80031cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003074:	bf00      	nop
 8003076:	bd80      	pop	{r7, pc}
 8003078:	200002b4 	.word	0x200002b4
 800307c:	40003800 	.word	0x40003800

08003080 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003084:	4b11      	ldr	r3, [pc, #68]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 8003086:	4a12      	ldr	r2, [pc, #72]	; (80030d0 <MX_USART1_UART_Init+0x50>)
 8003088:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 800308c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003090:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003092:	4b0e      	ldr	r3, [pc, #56]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003098:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 800309a:	2200      	movs	r2, #0
 800309c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800309e:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030a4:	4b09      	ldr	r3, [pc, #36]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 80030a6:	220c      	movs	r2, #12
 80030a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030aa:	4b08      	ldr	r3, [pc, #32]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030b0:	4b06      	ldr	r3, [pc, #24]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030b6:	4805      	ldr	r0, [pc, #20]	; (80030cc <MX_USART1_UART_Init+0x4c>)
 80030b8:	f004 fef8 	bl	8007eac <HAL_UART_Init>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030c2:	f000 f883 	bl	80031cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	2000030c 	.word	0x2000030c
 80030d0:	40011000 	.word	0x40011000

080030d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b088      	sub	sp, #32
 80030d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030da:	f107 030c 	add.w	r3, r7, #12
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	605a      	str	r2, [r3, #4]
 80030e4:	609a      	str	r2, [r3, #8]
 80030e6:	60da      	str	r2, [r3, #12]
 80030e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	4b34      	ldr	r3, [pc, #208]	; (80031c0 <MX_GPIO_Init+0xec>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	4a33      	ldr	r2, [pc, #204]	; (80031c0 <MX_GPIO_Init+0xec>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6313      	str	r3, [r2, #48]	; 0x30
 80030fa:	4b31      	ldr	r3, [pc, #196]	; (80031c0 <MX_GPIO_Init+0xec>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	4b2d      	ldr	r3, [pc, #180]	; (80031c0 <MX_GPIO_Init+0xec>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	4a2c      	ldr	r2, [pc, #176]	; (80031c0 <MX_GPIO_Init+0xec>)
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	6313      	str	r3, [r2, #48]	; 0x30
 8003116:	4b2a      	ldr	r3, [pc, #168]	; (80031c0 <MX_GPIO_Init+0xec>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nrf_CE_Pin|nrf_CS_Pin, GPIO_PIN_RESET);
 8003122:	2200      	movs	r2, #0
 8003124:	2118      	movs	r1, #24
 8003126:	4827      	ldr	r0, [pc, #156]	; (80031c4 <MX_GPIO_Init+0xf0>)
 8003128:	f001 fdf2 	bl	8004d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Red_Pin|LED_Green_Pin, GPIO_PIN_RESET);
 800312c:	2200      	movs	r2, #0
 800312e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003132:	4825      	ldr	r0, [pc, #148]	; (80031c8 <MX_GPIO_Init+0xf4>)
 8003134:	f001 fdec 	bl	8004d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : nrf_IRQ_Pin */
  GPIO_InitStruct.Pin = nrf_IRQ_Pin;
 8003138:	2304      	movs	r3, #4
 800313a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800313c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003140:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(nrf_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003146:	f107 030c 	add.w	r3, r7, #12
 800314a:	4619      	mov	r1, r3
 800314c:	481d      	ldr	r0, [pc, #116]	; (80031c4 <MX_GPIO_Init+0xf0>)
 800314e:	f001 fc43 	bl	80049d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : nrf_CE_Pin nrf_CS_Pin */
  GPIO_InitStruct.Pin = nrf_CE_Pin|nrf_CS_Pin;
 8003152:	2318      	movs	r3, #24
 8003154:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003156:	2301      	movs	r3, #1
 8003158:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	2300      	movs	r3, #0
 800315c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315e:	2300      	movs	r3, #0
 8003160:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003162:	f107 030c 	add.w	r3, r7, #12
 8003166:	4619      	mov	r1, r3
 8003168:	4816      	ldr	r0, [pc, #88]	; (80031c4 <MX_GPIO_Init+0xf0>)
 800316a:	f001 fc35 	bl	80049d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACTION_Pin */
  GPIO_InitStruct.Pin = ACTION_Pin;
 800316e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003172:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003174:	2300      	movs	r3, #0
 8003176:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ACTION_GPIO_Port, &GPIO_InitStruct);
 800317c:	f107 030c 	add.w	r3, r7, #12
 8003180:	4619      	mov	r1, r3
 8003182:	4810      	ldr	r0, [pc, #64]	; (80031c4 <MX_GPIO_Init+0xf0>)
 8003184:	f001 fc28 	bl	80049d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Red_Pin LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin;
 8003188:	f44f 7340 	mov.w	r3, #768	; 0x300
 800318c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800318e:	2301      	movs	r3, #1
 8003190:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003196:	2300      	movs	r3, #0
 8003198:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800319a:	f107 030c 	add.w	r3, r7, #12
 800319e:	4619      	mov	r1, r3
 80031a0:	4809      	ldr	r0, [pc, #36]	; (80031c8 <MX_GPIO_Init+0xf4>)
 80031a2:	f001 fc19 	bl	80049d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80031a6:	2200      	movs	r2, #0
 80031a8:	2100      	movs	r1, #0
 80031aa:	2008      	movs	r0, #8
 80031ac:	f001 fbdd 	bl	800496a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80031b0:	2008      	movs	r0, #8
 80031b2:	f001 fbf6 	bl	80049a2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031b6:	bf00      	nop
 80031b8:	3720      	adds	r7, #32
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	40023800 	.word	0x40023800
 80031c4:	40020000 	.word	0x40020000
 80031c8:	40020400 	.word	0x40020400

080031cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031d0:	b672      	cpsid	i
}
 80031d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031d4:	e7fe      	b.n	80031d4 <Error_Handler+0x8>
	...

080031d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	607b      	str	r3, [r7, #4]
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <HAL_MspInit+0x4c>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	4a0f      	ldr	r2, [pc, #60]	; (8003224 <HAL_MspInit+0x4c>)
 80031e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031ec:	6453      	str	r3, [r2, #68]	; 0x44
 80031ee:	4b0d      	ldr	r3, [pc, #52]	; (8003224 <HAL_MspInit+0x4c>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031f6:	607b      	str	r3, [r7, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	603b      	str	r3, [r7, #0]
 80031fe:	4b09      	ldr	r3, [pc, #36]	; (8003224 <HAL_MspInit+0x4c>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	4a08      	ldr	r2, [pc, #32]	; (8003224 <HAL_MspInit+0x4c>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003208:	6413      	str	r3, [r2, #64]	; 0x40
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_MspInit+0x4c>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	40023800 	.word	0x40023800

08003228 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b08a      	sub	sp, #40	; 0x28
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003230:	f107 0314 	add.w	r3, r7, #20
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]
 8003238:	605a      	str	r2, [r3, #4]
 800323a:	609a      	str	r2, [r3, #8]
 800323c:	60da      	str	r2, [r3, #12]
 800323e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a1b      	ldr	r2, [pc, #108]	; (80032b4 <HAL_ADC_MspInit+0x8c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d12f      	bne.n	80032aa <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800324a:	2300      	movs	r3, #0
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	4b1a      	ldr	r3, [pc, #104]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 8003250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003252:	4a19      	ldr	r2, [pc, #100]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 8003254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003258:	6453      	str	r3, [r2, #68]	; 0x44
 800325a:	4b17      	ldr	r3, [pc, #92]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 800325c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003262:	613b      	str	r3, [r7, #16]
 8003264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	4b13      	ldr	r3, [pc, #76]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a12      	ldr	r2, [pc, #72]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 8003270:	f043 0302 	orr.w	r3, r3, #2
 8003274:	6313      	str	r3, [r2, #48]	; 0x30
 8003276:	4b10      	ldr	r3, [pc, #64]	; (80032b8 <HAL_ADC_MspInit+0x90>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003282:	2302      	movs	r3, #2
 8003284:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003286:	2303      	movs	r3, #3
 8003288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800328e:	f107 0314 	add.w	r3, r7, #20
 8003292:	4619      	mov	r1, r3
 8003294:	4809      	ldr	r0, [pc, #36]	; (80032bc <HAL_ADC_MspInit+0x94>)
 8003296:	f001 fb9f 	bl	80049d8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800329a:	2200      	movs	r2, #0
 800329c:	2100      	movs	r1, #0
 800329e:	2012      	movs	r0, #18
 80032a0:	f001 fb63 	bl	800496a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80032a4:	2012      	movs	r0, #18
 80032a6:	f001 fb7c 	bl	80049a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032aa:	bf00      	nop
 80032ac:	3728      	adds	r7, #40	; 0x28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40012000 	.word	0x40012000
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40020400 	.word	0x40020400

080032c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	; 0x28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a19      	ldr	r2, [pc, #100]	; (8003344 <HAL_I2C_MspInit+0x84>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d12b      	bne.n	800333a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	4b18      	ldr	r3, [pc, #96]	; (8003348 <HAL_I2C_MspInit+0x88>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	4a17      	ldr	r2, [pc, #92]	; (8003348 <HAL_I2C_MspInit+0x88>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6313      	str	r3, [r2, #48]	; 0x30
 80032f2:	4b15      	ldr	r3, [pc, #84]	; (8003348 <HAL_I2C_MspInit+0x88>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032fe:	23c0      	movs	r3, #192	; 0xc0
 8003300:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003302:	2312      	movs	r3, #18
 8003304:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800330a:	2303      	movs	r3, #3
 800330c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800330e:	2304      	movs	r3, #4
 8003310:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003312:	f107 0314 	add.w	r3, r7, #20
 8003316:	4619      	mov	r1, r3
 8003318:	480c      	ldr	r0, [pc, #48]	; (800334c <HAL_I2C_MspInit+0x8c>)
 800331a:	f001 fb5d 	bl	80049d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	4b09      	ldr	r3, [pc, #36]	; (8003348 <HAL_I2C_MspInit+0x88>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003326:	4a08      	ldr	r2, [pc, #32]	; (8003348 <HAL_I2C_MspInit+0x88>)
 8003328:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800332c:	6413      	str	r3, [r2, #64]	; 0x40
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <HAL_I2C_MspInit+0x88>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800333a:	bf00      	nop
 800333c:	3728      	adds	r7, #40	; 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40005400 	.word	0x40005400
 8003348:	40023800 	.word	0x40023800
 800334c:	40020400 	.word	0x40020400

08003350 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b088      	sub	sp, #32
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003358:	f107 030c 	add.w	r3, r7, #12
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0c      	ldr	r2, [pc, #48]	; (80033a0 <HAL_RTC_MspInit+0x50>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d111      	bne.n	8003396 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003372:	2302      	movs	r3, #2
 8003374:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003376:	f44f 7300 	mov.w	r3, #512	; 0x200
 800337a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800337c:	f107 030c 	add.w	r3, r7, #12
 8003380:	4618      	mov	r0, r3
 8003382:	f003 fc57 	bl	8006c34 <HAL_RCCEx_PeriphCLKConfig>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800338c:	f7ff ff1e 	bl	80031cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <HAL_RTC_MspInit+0x54>)
 8003392:	2201      	movs	r2, #1
 8003394:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003396:	bf00      	nop
 8003398:	3720      	adds	r7, #32
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40002800 	.word	0x40002800
 80033a4:	42470e3c 	.word	0x42470e3c

080033a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	; 0x28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 0314 	add.w	r3, r7, #20
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a19      	ldr	r2, [pc, #100]	; (800342c <HAL_SPI_MspInit+0x84>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d12c      	bne.n	8003424 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	4b18      	ldr	r3, [pc, #96]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	4a17      	ldr	r2, [pc, #92]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033d8:	6413      	str	r3, [r2, #64]	; 0x40
 80033da:	4b15      	ldr	r3, [pc, #84]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b11      	ldr	r3, [pc, #68]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	4a10      	ldr	r2, [pc, #64]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033f0:	f043 0302 	orr.w	r3, r3, #2
 80033f4:	6313      	str	r3, [r2, #48]	; 0x30
 80033f6:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <HAL_SPI_MspInit+0x88>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003402:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003410:	2303      	movs	r3, #3
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003414:	2305      	movs	r3, #5
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	4619      	mov	r1, r3
 800341e:	4805      	ldr	r0, [pc, #20]	; (8003434 <HAL_SPI_MspInit+0x8c>)
 8003420:	f001 fada 	bl	80049d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003424:	bf00      	nop
 8003426:	3728      	adds	r7, #40	; 0x28
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40003800 	.word	0x40003800
 8003430:	40023800 	.word	0x40023800
 8003434:	40020400 	.word	0x40020400

08003438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b08a      	sub	sp, #40	; 0x28
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003440:	f107 0314 	add.w	r3, r7, #20
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	605a      	str	r2, [r3, #4]
 800344a:	609a      	str	r2, [r3, #8]
 800344c:	60da      	str	r2, [r3, #12]
 800344e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a19      	ldr	r2, [pc, #100]	; (80034bc <HAL_UART_MspInit+0x84>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d12c      	bne.n	80034b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	4b18      	ldr	r3, [pc, #96]	; (80034c0 <HAL_UART_MspInit+0x88>)
 8003460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003462:	4a17      	ldr	r2, [pc, #92]	; (80034c0 <HAL_UART_MspInit+0x88>)
 8003464:	f043 0310 	orr.w	r3, r3, #16
 8003468:	6453      	str	r3, [r2, #68]	; 0x44
 800346a:	4b15      	ldr	r3, [pc, #84]	; (80034c0 <HAL_UART_MspInit+0x88>)
 800346c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	4b11      	ldr	r3, [pc, #68]	; (80034c0 <HAL_UART_MspInit+0x88>)
 800347c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347e:	4a10      	ldr	r2, [pc, #64]	; (80034c0 <HAL_UART_MspInit+0x88>)
 8003480:	f043 0301 	orr.w	r3, r3, #1
 8003484:	6313      	str	r3, [r2, #48]	; 0x30
 8003486:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <HAL_UART_MspInit+0x88>)
 8003488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003492:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003498:	2302      	movs	r3, #2
 800349a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349c:	2300      	movs	r3, #0
 800349e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034a0:	2303      	movs	r3, #3
 80034a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034a4:	2307      	movs	r3, #7
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034a8:	f107 0314 	add.w	r3, r7, #20
 80034ac:	4619      	mov	r1, r3
 80034ae:	4805      	ldr	r0, [pc, #20]	; (80034c4 <HAL_UART_MspInit+0x8c>)
 80034b0:	f001 fa92 	bl	80049d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80034b4:	bf00      	nop
 80034b6:	3728      	adds	r7, #40	; 0x28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40011000 	.word	0x40011000
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40020000 	.word	0x40020000

080034c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034cc:	e7fe      	b.n	80034cc <NMI_Handler+0x4>

080034ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ce:	b480      	push	{r7}
 80034d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034d2:	e7fe      	b.n	80034d2 <HardFault_Handler+0x4>

080034d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034d8:	e7fe      	b.n	80034d8 <MemManage_Handler+0x4>

080034da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034da:	b480      	push	{r7}
 80034dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034de:	e7fe      	b.n	80034de <BusFault_Handler+0x4>

080034e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034e4:	e7fe      	b.n	80034e4 <UsageFault_Handler+0x4>

080034e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034e6:	b480      	push	{r7}
 80034e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034ea:	bf00      	nop
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034f8:	bf00      	nop
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003502:	b480      	push	{r7}
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003514:	f000 fbf0 	bl	8003cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003518:	bf00      	nop
 800351a:	bd80      	pop	{r7, pc}

0800351c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nrf_IRQ_Pin);
 8003520:	2004      	movs	r0, #4
 8003522:	f001 fc29 	bl	8004d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
	...

0800352c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003530:	4802      	ldr	r0, [pc, #8]	; (800353c <ADC_IRQHandler+0x10>)
 8003532:	f000 fddb 	bl	80040ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003536:	bf00      	nop
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	200001f8 	.word	0x200001f8

08003540 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return 1;
 8003544:	2301      	movs	r3, #1
}
 8003546:	4618      	mov	r0, r3
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <_kill>:

int _kill(int pid, int sig)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800355a:	f005 ff21 	bl	80093a0 <__errno>
 800355e:	4603      	mov	r3, r0
 8003560:	2216      	movs	r2, #22
 8003562:	601a      	str	r2, [r3, #0]
  return -1;
 8003564:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003568:	4618      	mov	r0, r3
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <_exit>:

void _exit (int status)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003578:	f04f 31ff 	mov.w	r1, #4294967295
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff ffe7 	bl	8003550 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003582:	e7fe      	b.n	8003582 <_exit+0x12>

08003584 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	e00a      	b.n	80035ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003596:	f3af 8000 	nop.w
 800359a:	4601      	mov	r1, r0
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	1c5a      	adds	r2, r3, #1
 80035a0:	60ba      	str	r2, [r7, #8]
 80035a2:	b2ca      	uxtb	r2, r1
 80035a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3301      	adds	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	dbf0      	blt.n	8003596 <_read+0x12>
  }

  return len;
 80035b4:	687b      	ldr	r3, [r7, #4]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3718      	adds	r7, #24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b086      	sub	sp, #24
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	60f8      	str	r0, [r7, #12]
 80035c6:	60b9      	str	r1, [r7, #8]
 80035c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ca:	2300      	movs	r3, #0
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	e009      	b.n	80035e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	60ba      	str	r2, [r7, #8]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	3301      	adds	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	dbf1      	blt.n	80035d0 <_write+0x12>
  }
  return len;
 80035ec:	687b      	ldr	r3, [r7, #4]
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3718      	adds	r7, #24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <_close>:

int _close(int file)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003602:	4618      	mov	r0, r3
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
 8003616:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800361e:	605a      	str	r2, [r3, #4]
  return 0;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <_isatty>:

int _isatty(int file)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003636:	2301      	movs	r3, #1
}
 8003638:	4618      	mov	r0, r3
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003644:	b480      	push	{r7}
 8003646:	b085      	sub	sp, #20
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003668:	4a14      	ldr	r2, [pc, #80]	; (80036bc <_sbrk+0x5c>)
 800366a:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <_sbrk+0x60>)
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <_sbrk+0x64>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800367c:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <_sbrk+0x64>)
 800367e:	4a12      	ldr	r2, [pc, #72]	; (80036c8 <_sbrk+0x68>)
 8003680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003682:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <_sbrk+0x64>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4413      	add	r3, r2
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	429a      	cmp	r2, r3
 800368e:	d207      	bcs.n	80036a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003690:	f005 fe86 	bl	80093a0 <__errno>
 8003694:	4603      	mov	r3, r0
 8003696:	220c      	movs	r2, #12
 8003698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	e009      	b.n	80036b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036a0:	4b08      	ldr	r3, [pc, #32]	; (80036c4 <_sbrk+0x64>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036a6:	4b07      	ldr	r3, [pc, #28]	; (80036c4 <_sbrk+0x64>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	4a05      	ldr	r2, [pc, #20]	; (80036c4 <_sbrk+0x64>)
 80036b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036b2:	68fb      	ldr	r3, [r7, #12]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20010000 	.word	0x20010000
 80036c0:	00000400 	.word	0x00000400
 80036c4:	200003a8 	.word	0x200003a8
 80036c8:	20000500 	.word	0x20000500

080036cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036d0:	4b06      	ldr	r3, [pc, #24]	; (80036ec <SystemInit+0x20>)
 80036d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d6:	4a05      	ldr	r2, [pc, #20]	; (80036ec <SystemInit+0x20>)
 80036d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <DelayMicro>:
void print_Data_Ower_uart(uint8_t *RX_BUF, uint8_t *pipe);


// -------------------------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 7;   // 9
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <DelayMicro+0x38>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	099b      	lsrs	r3, r3, #6
 80036fe:	4a0b      	ldr	r2, [pc, #44]	; (800372c <DelayMicro+0x3c>)
 8003700:	fba2 2303 	umull	r2, r3, r2, r3
 8003704:	0a9b      	lsrs	r3, r3, #10
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	fb02 f303 	mul.w	r3, r2, r3
 800370c:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--) ;
 800370e:	bf00      	nop
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	1e5a      	subs	r2, r3, #1
 8003714:	607a      	str	r2, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1fa      	bne.n	8003710 <DelayMicro+0x20>
}
 800371a:	bf00      	nop
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	20000000 	.word	0x20000000
 800372c:	02659117 	.word	0x02659117

08003730 <NRF24_Sleep_mode>:
// -------------------------------------------------------------------------------------
void NRF24_Sleep_mode(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
	CE_RESET;
 8003734:	2200      	movs	r2, #0
 8003736:	2108      	movs	r1, #8
 8003738:	4807      	ldr	r0, [pc, #28]	; (8003758 <NRF24_Sleep_mode+0x28>)
 800373a:	f001 fae9 	bl	8004d10 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800373e:	2005      	movs	r0, #5
 8003740:	f000 fafa 	bl	8003d38 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x00);
 8003744:	2100      	movs	r1, #0
 8003746:	2000      	movs	r0, #0
 8003748:	f000 f8a6 	bl	8003898 <NRF24_WriteReg>
	HAL_Delay(5);
 800374c:	2005      	movs	r0, #5
 800374e:	f000 faf3 	bl	8003d38 <HAL_Delay>


}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40020000 	.word	0x40020000

0800375c <NRF24_init_TX>:
	 NRF24L01_RX_Mode();
	 //LED_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_init_TX(uint8_t pipe, uint8_t chanel, uint8_t retrans_delay, uint8_t retransmit_attempt, uint8_t data_rate, uint8_t output_tx_power)
{
 800375c:	b590      	push	{r4, r7, lr}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	4604      	mov	r4, r0
 8003764:	4608      	mov	r0, r1
 8003766:	4611      	mov	r1, r2
 8003768:	461a      	mov	r2, r3
 800376a:	4623      	mov	r3, r4
 800376c:	71fb      	strb	r3, [r7, #7]
 800376e:	4603      	mov	r3, r0
 8003770:	71bb      	strb	r3, [r7, #6]
 8003772:	460b      	mov	r3, r1
 8003774:	717b      	strb	r3, [r7, #5]
 8003776:	4613      	mov	r3, r2
 8003778:	713b      	strb	r3, [r7, #4]
	if(chanel < 0 || chanel > 127)
 800377a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800377e:	2b00      	cmp	r3, #0
 8003780:	da01      	bge.n	8003786 <NRF24_init_TX+0x2a>
	{
		chanel = 10;
 8003782:	230a      	movs	r3, #10
 8003784:	71bb      	strb	r3, [r7, #6]
	}

	CE_RESET;
 8003786:	2200      	movs	r2, #0
 8003788:	2108      	movs	r1, #8
 800378a:	4827      	ldr	r0, [pc, #156]	; (8003828 <NRF24_init_TX+0xcc>)
 800378c:	f001 fac0 	bl	8004d10 <HAL_GPIO_WritePin>
	// DelayMicro(5000);
//	osDelay(5);
	 HAL_Delay(5);
 8003790:	2005      	movs	r0, #5
 8003792:	f000 fad1 	bl	8003d38 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x0A); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 8003796:	210a      	movs	r1, #10
 8003798:	2000      	movs	r0, #0
 800379a:	f000 f87d 	bl	8003898 <NRF24_WriteReg>
	// DelayMicro(5000);
	 HAL_Delay(5);
 800379e:	2005      	movs	r0, #5
 80037a0:	f000 faca 	bl	8003d38 <HAL_Delay>
//	osDelay(5);

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable pipe 0
 80037a4:	2101      	movs	r1, #1
 80037a6:	2001      	movs	r0, #1
 80037a8:	f000 f876 	bl	8003898 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe 0				//  
 80037ac:	2101      	movs	r1, #1
 80037ae:	2002      	movs	r0, #2
 80037b0:	f000 f872 	bl	8003898 <NRF24_WriteReg>

	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 80037b4:	2101      	movs	r1, #1
 80037b6:	2003      	movs	r0, #3
 80037b8:	f000 f86e 	bl	8003898 <NRF24_WriteReg>

//	uint8_t SETUP_RETR_data = (retrans_delay << 4) | (retransmit_attempt);
//	NRF24_WriteReg(SETUP_RETR, SETUP_RETR_data);		// 1500us, 15 retrans           0x7F
#if NUM_OF_TX == 1
	NRF24_WriteReg(SETUP_RETR, 0xFF);			// 1750 us, 15 retrans
 80037bc:	21ff      	movs	r1, #255	; 0xff
 80037be:	2004      	movs	r0, #4
 80037c0:	f000 f86a 	bl	8003898 <NRF24_WriteReg>

#if NUM_OF_TX == 2
	NRF24_WriteReg(SETUP_RETR, 0x6F);			// 1750 us, 15 retrans
#endif

	NRF24_ToggleFeatures();
 80037c4:	f000 f896 	bl	80038f4 <NRF24_ToggleFeatures>

	NRF24_WriteReg(FEATURE, 0);
 80037c8:	2100      	movs	r1, #0
 80037ca:	201d      	movs	r0, #29
 80037cc:	f000 f864 	bl	8003898 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 80037d0:	2100      	movs	r1, #0
 80037d2:	201c      	movs	r0, #28
 80037d4:	f000 f860 	bl	8003898 <NRF24_WriteReg>
	NRF24_WriteReg(STATUSS, 0x70);			// Reset flags for IRQ
 80037d8:	2170      	movs	r1, #112	; 0x70
 80037da:	2007      	movs	r0, #7
 80037dc:	f000 f85c 	bl	8003898 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76);
 80037e0:	214c      	movs	r1, #76	; 0x4c
 80037e2:	2005      	movs	r0, #5
 80037e4:	f000 f858 	bl	8003898 <NRF24_WriteReg>
//	NRF24_WriteReg(RF_CH, chanel); 			//  2400 + chanel MHz


	NRF24_WriteReg(RF_SETUP, data_rate|output_tx_power);  		// TX_PWR:0dBm, Datarate: 250kbp	- New version
 80037e8:	7e3a      	ldrb	r2, [r7, #24]
 80037ea:	7f3b      	ldrb	r3, [r7, #28]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	4619      	mov	r1, r3
 80037f2:	2006      	movs	r0, #6
 80037f4:	f000 f850 	bl	8003898 <NRF24_WriteReg>

	if(pipe == 0)
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10d      	bne.n	800381a <NRF24_init_TX+0xbe>
	{
		NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);											// Write TX address
 80037fe:	2203      	movs	r2, #3
 8003800:	490a      	ldr	r1, [pc, #40]	; (800382c <NRF24_init_TX+0xd0>)
 8003802:	2010      	movs	r0, #16
 8003804:	f000 f8a0 	bl	8003948 <NRF24_Write_Buf>
		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);											// Write RX address Pipe 0
 8003808:	2203      	movs	r2, #3
 800380a:	4908      	ldr	r1, [pc, #32]	; (800382c <NRF24_init_TX+0xd0>)
 800380c:	200a      	movs	r0, #10
 800380e:	f000 f89b 	bl	8003948 <NRF24_Write_Buf>
		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
 8003812:	2120      	movs	r1, #32
 8003814:	2011      	movs	r0, #17
 8003816:	f000 f83f 	bl	8003898 <NRF24_WriteReg>
//		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_5, TX_ADR_WIDTH);											// Write RX address Pipe 0
//		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
//	}


	 NRF24L01_RX_Mode();
 800381a:	f000 f90b 	bl	8003a34 <NRF24L01_RX_Mode>
	 //LED_OFF;
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bd90      	pop	{r4, r7, pc}
 8003826:	bf00      	nop
 8003828:	40020000 	.word	0x40020000
 800382c:	20000004 	.word	0x20000004

08003830 <NRF24_ReadReg>:
// -------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af02      	add	r7, sp, #8
 8003836:	4603      	mov	r3, r0
 8003838:	71fb      	strb	r3, [r7, #7]
	uint8_t dt=0, cmd;
 800383a:	2300      	movs	r3, #0
 800383c:	73fb      	strb	r3, [r7, #15]
	CS_ON;
 800383e:	2200      	movs	r2, #0
 8003840:	2110      	movs	r1, #16
 8003842:	4813      	ldr	r0, [pc, #76]	; (8003890 <NRF24_ReadReg+0x60>)
 8003844:	f001 fa64 	bl	8004d10 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi2, &addr, &dt, 1, 1000);
 8003848:	f107 020f 	add.w	r2, r7, #15
 800384c:	1df9      	adds	r1, r7, #7
 800384e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	2301      	movs	r3, #1
 8003856:	480f      	ldr	r0, [pc, #60]	; (8003894 <NRF24_ReadReg+0x64>)
 8003858:	f004 f8bb 	bl	80079d2 <HAL_SPI_TransmitReceive>

	if (addr != STATUSS)		//          
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	2b07      	cmp	r3, #7
 8003860:	d00c      	beq.n	800387c <NRF24_ReadReg+0x4c>
	{
		cmd = 0xFF;
 8003862:	23ff      	movs	r3, #255	; 0xff
 8003864:	73bb      	strb	r3, [r7, #14]
		HAL_SPI_TransmitReceive(&hspi2, &cmd, &dt, 1, 1000);
 8003866:	f107 020f 	add.w	r2, r7, #15
 800386a:	f107 010e 	add.w	r1, r7, #14
 800386e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	2301      	movs	r3, #1
 8003876:	4807      	ldr	r0, [pc, #28]	; (8003894 <NRF24_ReadReg+0x64>)
 8003878:	f004 f8ab 	bl	80079d2 <HAL_SPI_TransmitReceive>
	}

	CS_OFF;
 800387c:	2201      	movs	r2, #1
 800387e:	2110      	movs	r1, #16
 8003880:	4803      	ldr	r0, [pc, #12]	; (8003890 <NRF24_ReadReg+0x60>)
 8003882:	f001 fa45 	bl	8004d10 <HAL_GPIO_WritePin>

	return dt;
 8003886:	7bfb      	ldrb	r3, [r7, #15]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40020000 	.word	0x40020000
 8003894:	200002b4 	.word	0x200002b4

08003898 <NRF24_WriteReg>:
// -------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	460a      	mov	r2, r1
 80038a2:	71fb      	strb	r3, [r7, #7]
 80038a4:	4613      	mov	r3, r2
 80038a6:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;//    
 80038a8:	79fb      	ldrb	r3, [r7, #7]
 80038aa:	f043 0320 	orr.w	r3, r3, #32
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 80038b2:	2200      	movs	r2, #0
 80038b4:	2110      	movs	r1, #16
 80038b6:	480d      	ldr	r0, [pc, #52]	; (80038ec <NRF24_WriteReg+0x54>)
 80038b8:	f001 fa2a 	bl	8004d10 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);	//   
 80038bc:	1df9      	adds	r1, r7, #7
 80038be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038c2:	2201      	movs	r2, #1
 80038c4:	480a      	ldr	r0, [pc, #40]	; (80038f0 <NRF24_WriteReg+0x58>)
 80038c6:	f003 ff48 	bl	800775a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&dt,1,1000);	//   
 80038ca:	1db9      	adds	r1, r7, #6
 80038cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038d0:	2201      	movs	r2, #1
 80038d2:	4807      	ldr	r0, [pc, #28]	; (80038f0 <NRF24_WriteReg+0x58>)
 80038d4:	f003 ff41 	bl	800775a <HAL_SPI_Transmit>

	CS_OFF;
 80038d8:	2201      	movs	r2, #1
 80038da:	2110      	movs	r1, #16
 80038dc:	4803      	ldr	r0, [pc, #12]	; (80038ec <NRF24_WriteReg+0x54>)
 80038de:	f001 fa17 	bl	8004d10 <HAL_GPIO_WritePin>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40020000 	.word	0x40020000
 80038f0:	200002b4 	.word	0x200002b4

080038f4 <NRF24_ToggleFeatures>:
// -------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {ACTIVATE};
 80038fa:	2350      	movs	r3, #80	; 0x50
 80038fc:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80038fe:	2200      	movs	r2, #0
 8003900:	2110      	movs	r1, #16
 8003902:	480f      	ldr	r0, [pc, #60]	; (8003940 <NRF24_ToggleFeatures+0x4c>)
 8003904:	f001 fa04 	bl	8004d10 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003908:	1d39      	adds	r1, r7, #4
 800390a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800390e:	2201      	movs	r2, #1
 8003910:	480c      	ldr	r0, [pc, #48]	; (8003944 <NRF24_ToggleFeatures+0x50>)
 8003912:	f003 ff22 	bl	800775a <HAL_SPI_Transmit>

	DelayMicro(1);
 8003916:	2001      	movs	r0, #1
 8003918:	f7ff feea 	bl	80036f0 <DelayMicro>

	dt[0] = 0x73;
 800391c:	2373      	movs	r3, #115	; 0x73
 800391e:	713b      	strb	r3, [r7, #4]
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003920:	1d39      	adds	r1, r7, #4
 8003922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003926:	2201      	movs	r2, #1
 8003928:	4806      	ldr	r0, [pc, #24]	; (8003944 <NRF24_ToggleFeatures+0x50>)
 800392a:	f003 ff16 	bl	800775a <HAL_SPI_Transmit>
	CS_OFF;
 800392e:	2201      	movs	r2, #1
 8003930:	2110      	movs	r1, #16
 8003932:	4803      	ldr	r0, [pc, #12]	; (8003940 <NRF24_ToggleFeatures+0x4c>)
 8003934:	f001 f9ec 	bl	8004d10 <HAL_GPIO_WritePin>
}
 8003938:	bf00      	nop
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40020000 	.word	0x40020000
 8003944:	200002b4 	.word	0x200002b4

08003948 <NRF24_Write_Buf>:

	CS_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	6039      	str	r1, [r7, #0]
 8003952:	71fb      	strb	r3, [r7, #7]
 8003954:	4613      	mov	r3, r2
 8003956:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;									//    
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	f043 0320 	orr.w	r3, r3, #32
 800395e:	b2db      	uxtb	r3, r3
 8003960:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 8003962:	2200      	movs	r2, #0
 8003964:	2110      	movs	r1, #16
 8003966:	480f      	ldr	r0, [pc, #60]	; (80039a4 <NRF24_Write_Buf+0x5c>)
 8003968:	f001 f9d2 	bl	8004d10 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&addr,1,1000);				//   
 800396c:	1df9      	adds	r1, r7, #7
 800396e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003972:	2201      	movs	r2, #1
 8003974:	480c      	ldr	r0, [pc, #48]	; (80039a8 <NRF24_Write_Buf+0x60>)
 8003976:	f003 fef0 	bl	800775a <HAL_SPI_Transmit>

	DelayMicro(1);
 800397a:	2001      	movs	r0, #1
 800397c:	f7ff feb8 	bl	80036f0 <DelayMicro>

	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);			//   
 8003980:	79bb      	ldrb	r3, [r7, #6]
 8003982:	b29a      	uxth	r2, r3
 8003984:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003988:	6839      	ldr	r1, [r7, #0]
 800398a:	4807      	ldr	r0, [pc, #28]	; (80039a8 <NRF24_Write_Buf+0x60>)
 800398c:	f003 fee5 	bl	800775a <HAL_SPI_Transmit>

	CS_OFF;
 8003990:	2201      	movs	r2, #1
 8003992:	2110      	movs	r1, #16
 8003994:	4803      	ldr	r0, [pc, #12]	; (80039a4 <NRF24_Write_Buf+0x5c>)
 8003996:	f001 f9bb 	bl	8004d10 <HAL_GPIO_WritePin>
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40020000 	.word	0x40020000
 80039a8:	200002b4 	.word	0x200002b4

080039ac <NRF24_FlushRX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushRX(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_RX};
 80039b2:	23e2      	movs	r3, #226	; 0xe2
 80039b4:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80039b6:	2200      	movs	r2, #0
 80039b8:	2110      	movs	r1, #16
 80039ba:	480b      	ldr	r0, [pc, #44]	; (80039e8 <NRF24_FlushRX+0x3c>)
 80039bc:	f001 f9a8 	bl	8004d10 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 80039c0:	1d39      	adds	r1, r7, #4
 80039c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039c6:	2201      	movs	r2, #1
 80039c8:	4808      	ldr	r0, [pc, #32]	; (80039ec <NRF24_FlushRX+0x40>)
 80039ca:	f003 fec6 	bl	800775a <HAL_SPI_Transmit>
	DelayMicro(1);
 80039ce:	2001      	movs	r0, #1
 80039d0:	f7ff fe8e 	bl	80036f0 <DelayMicro>
	CS_OFF;
 80039d4:	2201      	movs	r2, #1
 80039d6:	2110      	movs	r1, #16
 80039d8:	4803      	ldr	r0, [pc, #12]	; (80039e8 <NRF24_FlushRX+0x3c>)
 80039da:	f001 f999 	bl	8004d10 <HAL_GPIO_WritePin>
}
 80039de:	bf00      	nop
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40020000 	.word	0x40020000
 80039ec:	200002b4 	.word	0x200002b4

080039f0 <NRF24_FlushTX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushTX(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_TX};
 80039f6:	23e1      	movs	r3, #225	; 0xe1
 80039f8:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80039fa:	2200      	movs	r2, #0
 80039fc:	2110      	movs	r1, #16
 80039fe:	480b      	ldr	r0, [pc, #44]	; (8003a2c <NRF24_FlushTX+0x3c>)
 8003a00:	f001 f986 	bl	8004d10 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003a04:	1d39      	adds	r1, r7, #4
 8003a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	4808      	ldr	r0, [pc, #32]	; (8003a30 <NRF24_FlushTX+0x40>)
 8003a0e:	f003 fea4 	bl	800775a <HAL_SPI_Transmit>
	DelayMicro(1);
 8003a12:	2001      	movs	r0, #1
 8003a14:	f7ff fe6c 	bl	80036f0 <DelayMicro>
	CS_OFF;
 8003a18:	2201      	movs	r2, #1
 8003a1a:	2110      	movs	r1, #16
 8003a1c:	4803      	ldr	r0, [pc, #12]	; (8003a2c <NRF24_FlushTX+0x3c>)
 8003a1e:	f001 f977 	bl	8004d10 <HAL_GPIO_WritePin>
}
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40020000 	.word	0x40020000
 8003a30:	200002b4 	.word	0x200002b4

08003a34 <NRF24L01_RX_Mode>:
// -------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
	uint8_t regval=0x00;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	71fb      	strb	r3, [r7, #7]
	regval = NRF24_ReadReg(CONFIG);
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f7ff fef6 	bl	8003830 <NRF24_ReadReg>
 8003a44:	4603      	mov	r3, r0
 8003a46:	71fb      	strb	r3, [r7, #7]

	regval |= (1<<PWR_UP)|(1<<PRIM_RX);
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	f043 0303 	orr.w	r3, r3, #3
 8003a4e:	71fb      	strb	r3, [r7, #7]

	NRF24_WriteReg(CONFIG, regval);
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	4619      	mov	r1, r3
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7ff ff1f 	bl	8003898 <NRF24_WriteReg>
	CE_SET;
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	2108      	movs	r1, #8
 8003a5e:	4807      	ldr	r0, [pc, #28]	; (8003a7c <NRF24L01_RX_Mode+0x48>)
 8003a60:	f001 f956 	bl	8004d10 <HAL_GPIO_WritePin>

	DelayMicro(150);
 8003a64:	2096      	movs	r0, #150	; 0x96
 8003a66:	f7ff fe43 	bl	80036f0 <DelayMicro>

	// Flush buffers
	NRF24_FlushRX();
 8003a6a:	f7ff ff9f 	bl	80039ac <NRF24_FlushRX>
	NRF24_FlushTX();
 8003a6e:	f7ff ffbf 	bl	80039f0 <NRF24_FlushTX>
}
 8003a72:	bf00      	nop
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40020000 	.word	0x40020000

08003a80 <NRF24L01_TX_Mode>:
	//HAL_GPIO_TogglePin(GPIOC, LED_Pin);
	DelayMicro(1000);
}
// -------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 8003a84:	2203      	movs	r2, #3
 8003a86:	4907      	ldr	r1, [pc, #28]	; (8003aa4 <NRF24L01_TX_Mode+0x24>)
 8003a88:	2010      	movs	r0, #16
 8003a8a:	f7ff ff5d 	bl	8003948 <NRF24_Write_Buf>
	CE_RESET;
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2108      	movs	r1, #8
 8003a92:	4805      	ldr	r0, [pc, #20]	; (8003aa8 <NRF24L01_TX_Mode+0x28>)
 8003a94:	f001 f93c 	bl	8004d10 <HAL_GPIO_WritePin>

	// Flush buffers
	NRF24_FlushRX();
 8003a98:	f7ff ff88 	bl	80039ac <NRF24_FlushRX>
	NRF24_FlushTX();
 8003a9c:	f7ff ffa8 	bl	80039f0 <NRF24_FlushTX>
}
 8003aa0:	bf00      	nop
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	20000004 	.word	0x20000004
 8003aa8:	40020000 	.word	0x40020000

08003aac <NRF24_Transmit>:
// -------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	6039      	str	r1, [r7, #0]
 8003ab6:	71fb      	strb	r3, [r7, #7]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	71bb      	strb	r3, [r7, #6]
	CE_RESET;
 8003abc:	2200      	movs	r2, #0
 8003abe:	2108      	movs	r1, #8
 8003ac0:	4813      	ldr	r0, [pc, #76]	; (8003b10 <NRF24_Transmit+0x64>)
 8003ac2:	f001 f925 	bl	8004d10 <HAL_GPIO_WritePin>
	CS_ON;
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2110      	movs	r1, #16
 8003aca:	4811      	ldr	r0, [pc, #68]	; (8003b10 <NRF24_Transmit+0x64>)
 8003acc:	f001 f920 	bl	8004d10 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);			// Send address in buss
 8003ad0:	1df9      	adds	r1, r7, #7
 8003ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	480e      	ldr	r0, [pc, #56]	; (8003b14 <NRF24_Transmit+0x68>)
 8003ada:	f003 fe3e 	bl	800775a <HAL_SPI_Transmit>
	DelayMicro(1);
 8003ade:	2001      	movs	r0, #1
 8003ae0:	f7ff fe06 	bl	80036f0 <DelayMicro>
	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);		// Send data in buss
 8003ae4:	79bb      	ldrb	r3, [r7, #6]
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003aec:	6839      	ldr	r1, [r7, #0]
 8003aee:	4809      	ldr	r0, [pc, #36]	; (8003b14 <NRF24_Transmit+0x68>)
 8003af0:	f003 fe33 	bl	800775a <HAL_SPI_Transmit>

	CS_OFF;
 8003af4:	2201      	movs	r2, #1
 8003af6:	2110      	movs	r1, #16
 8003af8:	4805      	ldr	r0, [pc, #20]	; (8003b10 <NRF24_Transmit+0x64>)
 8003afa:	f001 f909 	bl	8004d10 <HAL_GPIO_WritePin>
	CE_SET;
 8003afe:	2201      	movs	r2, #1
 8003b00:	2108      	movs	r1, #8
 8003b02:	4803      	ldr	r0, [pc, #12]	; (8003b10 <NRF24_Transmit+0x64>)
 8003b04:	f001 f904 	bl	8004d10 <HAL_GPIO_WritePin>
}
 8003b08:	bf00      	nop
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40020000 	.word	0x40020000
 8003b14:	200002b4 	.word	0x200002b4

08003b18 <NRF24L01_Send>:
// -------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
	uint8_t status=0x00, regval=0x00;
 8003b20:	2300      	movs	r3, #0
 8003b22:	73fb      	strb	r3, [r7, #15]
 8003b24:	2300      	movs	r3, #0
 8003b26:	73bb      	strb	r3, [r7, #14]

	NRF24L01_TX_Mode();
 8003b28:	f7ff ffaa 	bl	8003a80 <NRF24L01_TX_Mode>
	regval = NRF24_ReadReg(CONFIG);
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	f7ff fe7f 	bl	8003830 <NRF24_ReadReg>
 8003b32:	4603      	mov	r3, r0
 8003b34:	73bb      	strb	r3, [r7, #14]
	//     ,   ,   PWR_UP   PRIM_RX
	regval |= (1<<PWR_UP);
 8003b36:	7bbb      	ldrb	r3, [r7, #14]
 8003b38:	f043 0302 	orr.w	r3, r3, #2
 8003b3c:	73bb      	strb	r3, [r7, #14]
	regval &= ~(1<<PRIM_RX);
 8003b3e:	7bbb      	ldrb	r3, [r7, #14]
 8003b40:	f023 0301 	bic.w	r3, r3, #1
 8003b44:	73bb      	strb	r3, [r7, #14]
	NRF24_WriteReg(CONFIG,regval);
 8003b46:	7bbb      	ldrb	r3, [r7, #14]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f7ff fea4 	bl	8003898 <NRF24_WriteReg>
	DelayMicro(150); //  130 
 8003b50:	2096      	movs	r0, #150	; 0x96
 8003b52:	f7ff fdcd 	bl	80036f0 <DelayMicro>

	//   
	NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);
 8003b56:	2220      	movs	r2, #32
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	20a0      	movs	r0, #160	; 0xa0
 8003b5c:	f7ff ffa6 	bl	8003aac <NRF24_Transmit>
	CE_SET;
 8003b60:	2201      	movs	r2, #1
 8003b62:	2108      	movs	r1, #8
 8003b64:	481c      	ldr	r0, [pc, #112]	; (8003bd8 <NRF24L01_Send+0xc0>)
 8003b66:	f001 f8d3 	bl	8004d10 <HAL_GPIO_WritePin>
	DelayMicro(15); //minimum 10us high pulse (Page 21)
 8003b6a:	200f      	movs	r0, #15
 8003b6c:	f7ff fdc0 	bl	80036f0 <DelayMicro>
	CE_RESET;
 8003b70:	2200      	movs	r2, #0
 8003b72:	2108      	movs	r1, #8
 8003b74:	4818      	ldr	r0, [pc, #96]	; (8003bd8 <NRF24L01_Send+0xc0>)
 8003b76:	f001 f8cb 	bl	8004d10 <HAL_GPIO_WritePin>

	while((GPIO_PinState)IRQ == GPIO_PIN_SET) {}
 8003b7a:	bf00      	nop
 8003b7c:	2104      	movs	r1, #4
 8003b7e:	4816      	ldr	r0, [pc, #88]	; (8003bd8 <NRF24L01_Send+0xc0>)
 8003b80:	f001 f8ae 	bl	8004ce0 <HAL_GPIO_ReadPin>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d0f8      	beq.n	8003b7c <NRF24L01_Send+0x64>
	status = NRF24_ReadReg(STATUSS);
 8003b8a:	2007      	movs	r0, #7
 8003b8c:	f7ff fe50 	bl	8003830 <NRF24_ReadReg>
 8003b90:	4603      	mov	r3, r0
 8003b92:	73fb      	strb	r3, [r7, #15]
	if(status&TX_DS) // If was intterupt (if send data was received )
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <NRF24L01_Send+0x90>
	{
	    NRF24_WriteReg(STATUSS, 0x20);		// Clear interrupt byte
 8003b9e:	2120      	movs	r1, #32
 8003ba0:	2007      	movs	r0, #7
 8003ba2:	f7ff fe79 	bl	8003898 <NRF24_WriteReg>
 8003ba6:	e00a      	b.n	8003bbe <NRF24L01_Send+0xa6>
	}
	else if(status&MAX_RT)					// If
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	f003 0310 	and.w	r3, r3, #16
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <NRF24L01_Send+0xa6>
	{
		NRF24_WriteReg(STATUSS, 0x10);
 8003bb2:	2110      	movs	r1, #16
 8003bb4:	2007      	movs	r0, #7
 8003bb6:	f7ff fe6f 	bl	8003898 <NRF24_WriteReg>
		NRF24_FlushTX();
 8003bba:	f7ff ff19 	bl	80039f0 <NRF24_FlushTX>
	}

	regval = NRF24_ReadReg(OBSERVE_TX);
 8003bbe:	2008      	movs	r0, #8
 8003bc0:	f7ff fe36 	bl	8003830 <NRF24_ReadReg>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	73bb      	strb	r3, [r7, #14]

	//   
	NRF24L01_RX_Mode();
 8003bc8:	f7ff ff34 	bl	8003a34 <NRF24L01_RX_Mode>

	return regval;
 8003bcc:	7bbb      	ldrb	r3, [r7, #14]


}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40020000 	.word	0x40020000

08003bdc <NRF24L01_Transmit>:
// -------------------------------------------------------------------------------------
uint8_t NRF24L01_Transmit(uint8_t *pipe_address, char *data[])
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
	uint8_t regval = 0;
 8003be6:	2300      	movs	r3, #0
 8003be8:	73fb      	strb	r3, [r7, #15]
	regval = NRF24L01_Send(data);
 8003bea:	6838      	ldr	r0, [r7, #0]
 8003bec:	f7ff ff94 	bl	8003b18 <NRF24L01_Send>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	73fb      	strb	r3, [r7, #15]

	return regval;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
	...

08003c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c04:	480d      	ldr	r0, [pc, #52]	; (8003c3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c06:	490e      	ldr	r1, [pc, #56]	; (8003c40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c08:	4a0e      	ldr	r2, [pc, #56]	; (8003c44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c0c:	e002      	b.n	8003c14 <LoopCopyDataInit>

08003c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c12:	3304      	adds	r3, #4

08003c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c18:	d3f9      	bcc.n	8003c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c1a:	4a0b      	ldr	r2, [pc, #44]	; (8003c48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c1c:	4c0b      	ldr	r4, [pc, #44]	; (8003c4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c20:	e001      	b.n	8003c26 <LoopFillZerobss>

08003c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c24:	3204      	adds	r2, #4

08003c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c28:	d3fb      	bcc.n	8003c22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c2a:	f7ff fd4f 	bl	80036cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c2e:	f005 fbbd 	bl	80093ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c32:	f7fe ff7b 	bl	8002b2c <main>
  bx  lr    
 8003c36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c38:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c40:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003c44:	0800b784 	.word	0x0800b784
  ldr r2, =_sbss
 8003c48:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003c4c:	200004fc 	.word	0x200004fc

08003c50 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c50:	e7fe      	b.n	8003c50 <DMA1_Stream0_IRQHandler>
	...

08003c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c58:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <HAL_Init+0x40>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a0d      	ldr	r2, [pc, #52]	; (8003c94 <HAL_Init+0x40>)
 8003c5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c64:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <HAL_Init+0x40>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a0a      	ldr	r2, [pc, #40]	; (8003c94 <HAL_Init+0x40>)
 8003c6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c70:	4b08      	ldr	r3, [pc, #32]	; (8003c94 <HAL_Init+0x40>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a07      	ldr	r2, [pc, #28]	; (8003c94 <HAL_Init+0x40>)
 8003c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c7c:	2003      	movs	r0, #3
 8003c7e:	f000 fe69 	bl	8004954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c82:	200f      	movs	r0, #15
 8003c84:	f000 f808 	bl	8003c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c88:	f7ff faa6 	bl	80031d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	40023c00 	.word	0x40023c00

08003c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ca0:	4b12      	ldr	r3, [pc, #72]	; (8003cec <HAL_InitTick+0x54>)
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b12      	ldr	r3, [pc, #72]	; (8003cf0 <HAL_InitTick+0x58>)
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	4619      	mov	r1, r3
 8003caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fe81 	bl	80049be <HAL_SYSTICK_Config>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e00e      	b.n	8003ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b0f      	cmp	r3, #15
 8003cca:	d80a      	bhi.n	8003ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ccc:	2200      	movs	r2, #0
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd4:	f000 fe49 	bl	800496a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cd8:	4a06      	ldr	r2, [pc, #24]	; (8003cf4 <HAL_InitTick+0x5c>)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	e000      	b.n	8003ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	20000000 	.word	0x20000000
 8003cf0:	2000000c 	.word	0x2000000c
 8003cf4:	20000008 	.word	0x20000008

08003cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <HAL_IncTick+0x20>)
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	461a      	mov	r2, r3
 8003d02:	4b06      	ldr	r3, [pc, #24]	; (8003d1c <HAL_IncTick+0x24>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4413      	add	r3, r2
 8003d08:	4a04      	ldr	r2, [pc, #16]	; (8003d1c <HAL_IncTick+0x24>)
 8003d0a:	6013      	str	r3, [r2, #0]
}
 8003d0c:	bf00      	nop
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	2000000c 	.word	0x2000000c
 8003d1c:	200003ac 	.word	0x200003ac

08003d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  return uwTick;
 8003d24:	4b03      	ldr	r3, [pc, #12]	; (8003d34 <HAL_GetTick+0x14>)
 8003d26:	681b      	ldr	r3, [r3, #0]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	200003ac 	.word	0x200003ac

08003d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d40:	f7ff ffee 	bl	8003d20 <HAL_GetTick>
 8003d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d50:	d005      	beq.n	8003d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d52:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <HAL_Delay+0x44>)
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	461a      	mov	r2, r3
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d5e:	bf00      	nop
 8003d60:	f7ff ffde 	bl	8003d20 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d8f7      	bhi.n	8003d60 <HAL_Delay+0x28>
  {
  }
}
 8003d70:	bf00      	nop
 8003d72:	bf00      	nop
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	2000000c 	.word	0x2000000c

08003d80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e033      	b.n	8003dfe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d109      	bne.n	8003db2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7ff fa42 	bl	8003228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d118      	bne.n	8003df0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003dc6:	f023 0302 	bic.w	r3, r3, #2
 8003dca:	f043 0202 	orr.w	r2, r3, #2
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 fbe8 	bl	80045a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	f023 0303 	bic.w	r3, r3, #3
 8003de6:	f043 0201 	orr.w	r2, r3, #1
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	641a      	str	r2, [r3, #64]	; 0x40
 8003dee:	e001      	b.n	8003df4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_ADC_Start+0x1a>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e097      	b.n	8003f52 <HAL_ADC_Start+0x14a>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d018      	beq.n	8003e6a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0201 	orr.w	r2, r2, #1
 8003e46:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e48:	4b45      	ldr	r3, [pc, #276]	; (8003f60 <HAL_ADC_Start+0x158>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a45      	ldr	r2, [pc, #276]	; (8003f64 <HAL_ADC_Start+0x15c>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0c9a      	lsrs	r2, r3, #18
 8003e54:	4613      	mov	r3, r2
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	4413      	add	r3, r2
 8003e5a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e5c:	e002      	b.n	8003e64 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f9      	bne.n	8003e5e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d15f      	bne.n	8003f38 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e80:	f023 0301 	bic.w	r3, r3, #1
 8003e84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d007      	beq.n	8003eaa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ea2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb6:	d106      	bne.n	8003ec6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ebc:	f023 0206 	bic.w	r2, r3, #6
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	645a      	str	r2, [r3, #68]	; 0x44
 8003ec4:	e002      	b.n	8003ecc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ed4:	4b24      	ldr	r3, [pc, #144]	; (8003f68 <HAL_ADC_Start+0x160>)
 8003ed6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003ee0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10f      	bne.n	8003f0e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d129      	bne.n	8003f50 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f0a:	609a      	str	r2, [r3, #8]
 8003f0c:	e020      	b.n	8003f50 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a16      	ldr	r2, [pc, #88]	; (8003f6c <HAL_ADC_Start+0x164>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d11b      	bne.n	8003f50 <HAL_ADC_Start+0x148>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d114      	bne.n	8003f50 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f34:	609a      	str	r2, [r3, #8]
 8003f36:	e00b      	b.n	8003f50 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3c:	f043 0210 	orr.w	r2, r3, #16
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	20000000 	.word	0x20000000
 8003f64:	431bde83 	.word	0x431bde83
 8003f68:	40012300 	.word	0x40012300
 8003f6c:	40012000 	.word	0x40012000

08003f70 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d101      	bne.n	8003f86 <HAL_ADC_Stop+0x16>
 8003f82:	2302      	movs	r3, #2
 8003f84:	e021      	b.n	8003fca <HAL_ADC_Stop+0x5a>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0201 	bic.w	r2, r2, #1
 8003f9c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d109      	bne.n	8003fc0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fb4:	f023 0301 	bic.w	r3, r3, #1
 8003fb8:	f043 0201 	orr.w	r2, r3, #1
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
 8003fde:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ff2:	d113      	bne.n	800401c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004002:	d10b      	bne.n	800401c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	f043 0220 	orr.w	r2, r3, #32
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e063      	b.n	80040e4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800401c:	f7ff fe80 	bl	8003d20 <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004022:	e021      	b.n	8004068 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402a:	d01d      	beq.n	8004068 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d007      	beq.n	8004042 <HAL_ADC_PollForConversion+0x6c>
 8004032:	f7ff fe75 	bl	8003d20 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d212      	bcs.n	8004068 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b02      	cmp	r3, #2
 800404e:	d00b      	beq.n	8004068 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f043 0204 	orr.w	r2, r3, #4
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e03d      	b.n	80040e4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b02      	cmp	r3, #2
 8004074:	d1d6      	bne.n	8004024 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f06f 0212 	mvn.w	r2, #18
 800407e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d123      	bne.n	80040e2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d11f      	bne.n	80040e2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d006      	beq.n	80040be <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d111      	bne.n	80040e2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d105      	bne.n	80040e2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f043 0201 	orr.w	r2, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
 80040f8:	2300      	movs	r3, #0
 80040fa:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d049      	beq.n	80041b6 <HAL_ADC_IRQHandler+0xca>
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d046      	beq.n	80041b6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2b00      	cmp	r3, #0
 8004132:	d105      	bne.n	8004140 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004138:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d12b      	bne.n	80041a6 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004152:	2b00      	cmp	r3, #0
 8004154:	d127      	bne.n	80041a6 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004160:	2b00      	cmp	r3, #0
 8004162:	d006      	beq.n	8004172 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800416e:	2b00      	cmp	r3, #0
 8004170:	d119      	bne.n	80041a6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0220 	bic.w	r2, r2, #32
 8004180:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d105      	bne.n	80041a6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	f043 0201 	orr.w	r2, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f8bd 	bl	8004326 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f06f 0212 	mvn.w	r2, #18
 80041b4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d057      	beq.n	800427c <HAL_ADC_IRQHandler+0x190>
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d054      	beq.n	800427c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	f003 0310 	and.w	r3, r3, #16
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d105      	bne.n	80041ea <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d139      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004202:	2b00      	cmp	r3, #0
 8004204:	d006      	beq.n	8004214 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004210:	2b00      	cmp	r3, #0
 8004212:	d12b      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800421e:	2b00      	cmp	r3, #0
 8004220:	d124      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800422c:	2b00      	cmp	r3, #0
 800422e:	d11d      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004234:	2b00      	cmp	r3, #0
 8004236:	d119      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004246:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d105      	bne.n	800426c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	f043 0201 	orr.w	r2, r3, #1
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 fa97 	bl	80047a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f06f 020c 	mvn.w	r2, #12
 800427a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d017      	beq.n	80042c2 <HAL_ADC_IRQHandler+0x1d6>
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d014      	beq.n	80042c2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d10d      	bne.n	80042c2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f841 	bl	800433a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0201 	mvn.w	r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0320 	and.w	r3, r3, #32
 80042c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042d0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d015      	beq.n	8004304 <HAL_ADC_IRQHandler+0x218>
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d012      	beq.n	8004304 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e2:	f043 0202 	orr.w	r2, r3, #2
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f06f 0220 	mvn.w	r2, #32
 80042f2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 f82a 	bl	800434e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f06f 0220 	mvn.w	r2, #32
 8004302:	601a      	str	r2, [r3, #0]
  }
}
 8004304:	bf00      	nop
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800431a:	4618      	mov	r0, r3
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr

08004326 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800436e:	2300      	movs	r3, #0
 8004370:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_ADC_ConfigChannel+0x1c>
 800437c:	2302      	movs	r3, #2
 800437e:	e105      	b.n	800458c <HAL_ADC_ConfigChannel+0x228>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2b09      	cmp	r3, #9
 800438e:	d925      	bls.n	80043dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68d9      	ldr	r1, [r3, #12]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	b29b      	uxth	r3, r3
 800439c:	461a      	mov	r2, r3
 800439e:	4613      	mov	r3, r2
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	4413      	add	r3, r2
 80043a4:	3b1e      	subs	r3, #30
 80043a6:	2207      	movs	r2, #7
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	43da      	mvns	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	400a      	ands	r2, r1
 80043b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68d9      	ldr	r1, [r3, #12]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	689a      	ldr	r2, [r3, #8]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	4618      	mov	r0, r3
 80043c8:	4603      	mov	r3, r0
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	4403      	add	r3, r0
 80043ce:	3b1e      	subs	r3, #30
 80043d0:	409a      	lsls	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	430a      	orrs	r2, r1
 80043d8:	60da      	str	r2, [r3, #12]
 80043da:	e022      	b.n	8004422 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6919      	ldr	r1, [r3, #16]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	4613      	mov	r3, r2
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	4413      	add	r3, r2
 80043f0:	2207      	movs	r2, #7
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	43da      	mvns	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	400a      	ands	r2, r1
 80043fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	6919      	ldr	r1, [r3, #16]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	b29b      	uxth	r3, r3
 8004410:	4618      	mov	r0, r3
 8004412:	4603      	mov	r3, r0
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	4403      	add	r3, r0
 8004418:	409a      	lsls	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	430a      	orrs	r2, r1
 8004420:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b06      	cmp	r3, #6
 8004428:	d824      	bhi.n	8004474 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	4613      	mov	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	3b05      	subs	r3, #5
 800443c:	221f      	movs	r2, #31
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	43da      	mvns	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	400a      	ands	r2, r1
 800444a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	b29b      	uxth	r3, r3
 8004458:	4618      	mov	r0, r3
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	3b05      	subs	r3, #5
 8004466:	fa00 f203 	lsl.w	r2, r0, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	635a      	str	r2, [r3, #52]	; 0x34
 8004472:	e04c      	b.n	800450e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b0c      	cmp	r3, #12
 800447a:	d824      	bhi.n	80044c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	3b23      	subs	r3, #35	; 0x23
 800448e:	221f      	movs	r2, #31
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43da      	mvns	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	400a      	ands	r2, r1
 800449c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	4618      	mov	r0, r3
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	3b23      	subs	r3, #35	; 0x23
 80044b8:	fa00 f203 	lsl.w	r2, r0, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	631a      	str	r2, [r3, #48]	; 0x30
 80044c4:	e023      	b.n	800450e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	4413      	add	r3, r2
 80044d6:	3b41      	subs	r3, #65	; 0x41
 80044d8:	221f      	movs	r2, #31
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43da      	mvns	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	400a      	ands	r2, r1
 80044e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	4618      	mov	r0, r3
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4413      	add	r3, r2
 8004500:	3b41      	subs	r3, #65	; 0x41
 8004502:	fa00 f203 	lsl.w	r2, r0, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800450e:	4b22      	ldr	r3, [pc, #136]	; (8004598 <HAL_ADC_ConfigChannel+0x234>)
 8004510:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a21      	ldr	r2, [pc, #132]	; (800459c <HAL_ADC_ConfigChannel+0x238>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d109      	bne.n	8004530 <HAL_ADC_ConfigChannel+0x1cc>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b12      	cmp	r3, #18
 8004522:	d105      	bne.n	8004530 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a19      	ldr	r2, [pc, #100]	; (800459c <HAL_ADC_ConfigChannel+0x238>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d123      	bne.n	8004582 <HAL_ADC_ConfigChannel+0x21e>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b10      	cmp	r3, #16
 8004540:	d003      	beq.n	800454a <HAL_ADC_ConfigChannel+0x1e6>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b11      	cmp	r3, #17
 8004548:	d11b      	bne.n	8004582 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2b10      	cmp	r3, #16
 800455c:	d111      	bne.n	8004582 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800455e:	4b10      	ldr	r3, [pc, #64]	; (80045a0 <HAL_ADC_ConfigChannel+0x23c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a10      	ldr	r2, [pc, #64]	; (80045a4 <HAL_ADC_ConfigChannel+0x240>)
 8004564:	fba2 2303 	umull	r2, r3, r2, r3
 8004568:	0c9a      	lsrs	r2, r3, #18
 800456a:	4613      	mov	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004574:	e002      	b.n	800457c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	3b01      	subs	r3, #1
 800457a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f9      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3714      	adds	r7, #20
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	40012300 	.word	0x40012300
 800459c:	40012000 	.word	0x40012000
 80045a0:	20000000 	.word	0x20000000
 80045a4:	431bde83 	.word	0x431bde83

080045a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045b0:	4b79      	ldr	r3, [pc, #484]	; (8004798 <ADC_Init+0x1f0>)
 80045b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	431a      	orrs	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6859      	ldr	r1, [r3, #4]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	021a      	lsls	r2, r3, #8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004600:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6859      	ldr	r1, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689a      	ldr	r2, [r3, #8]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004622:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68da      	ldr	r2, [r3, #12]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463a:	4a58      	ldr	r2, [pc, #352]	; (800479c <ADC_Init+0x1f4>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d022      	beq.n	8004686 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800464e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6899      	ldr	r1, [r3, #8]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	430a      	orrs	r2, r1
 8004660:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004670:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6899      	ldr	r1, [r3, #8]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	e00f      	b.n	80046a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004694:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0202 	bic.w	r2, r2, #2
 80046b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6899      	ldr	r1, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	7e1b      	ldrb	r3, [r3, #24]
 80046c0:	005a      	lsls	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	430a      	orrs	r2, r1
 80046c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d01b      	beq.n	800470c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80046f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6859      	ldr	r1, [r3, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	3b01      	subs	r3, #1
 8004700:	035a      	lsls	r2, r3, #13
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	605a      	str	r2, [r3, #4]
 800470a:	e007      	b.n	800471c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800471a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800472a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	3b01      	subs	r3, #1
 8004738:	051a      	lsls	r2, r3, #20
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004750:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6899      	ldr	r1, [r3, #8]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800475e:	025a      	lsls	r2, r3, #9
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	430a      	orrs	r2, r1
 8004766:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004776:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6899      	ldr	r1, [r3, #8]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	029a      	lsls	r2, r3, #10
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	609a      	str	r2, [r3, #8]
}
 800478c:	bf00      	nop
 800478e:	3714      	adds	r7, #20
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	40012300 	.word	0x40012300
 800479c:	0f000001 	.word	0x0f000001

080047a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047c4:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <__NVIC_SetPriorityGrouping+0x44>)
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047d0:	4013      	ands	r3, r2
 80047d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047e6:	4a04      	ldr	r2, [pc, #16]	; (80047f8 <__NVIC_SetPriorityGrouping+0x44>)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	60d3      	str	r3, [r2, #12]
}
 80047ec:	bf00      	nop
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	e000ed00 	.word	0xe000ed00

080047fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004800:	4b04      	ldr	r3, [pc, #16]	; (8004814 <__NVIC_GetPriorityGrouping+0x18>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	0a1b      	lsrs	r3, r3, #8
 8004806:	f003 0307 	and.w	r3, r3, #7
}
 800480a:	4618      	mov	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	e000ed00 	.word	0xe000ed00

08004818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	4603      	mov	r3, r0
 8004820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004826:	2b00      	cmp	r3, #0
 8004828:	db0b      	blt.n	8004842 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800482a:	79fb      	ldrb	r3, [r7, #7]
 800482c:	f003 021f 	and.w	r2, r3, #31
 8004830:	4907      	ldr	r1, [pc, #28]	; (8004850 <__NVIC_EnableIRQ+0x38>)
 8004832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	2001      	movs	r0, #1
 800483a:	fa00 f202 	lsl.w	r2, r0, r2
 800483e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004842:	bf00      	nop
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	e000e100 	.word	0xe000e100

08004854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	6039      	str	r1, [r7, #0]
 800485e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004864:	2b00      	cmp	r3, #0
 8004866:	db0a      	blt.n	800487e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	b2da      	uxtb	r2, r3
 800486c:	490c      	ldr	r1, [pc, #48]	; (80048a0 <__NVIC_SetPriority+0x4c>)
 800486e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004872:	0112      	lsls	r2, r2, #4
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	440b      	add	r3, r1
 8004878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800487c:	e00a      	b.n	8004894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	b2da      	uxtb	r2, r3
 8004882:	4908      	ldr	r1, [pc, #32]	; (80048a4 <__NVIC_SetPriority+0x50>)
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	3b04      	subs	r3, #4
 800488c:	0112      	lsls	r2, r2, #4
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	440b      	add	r3, r1
 8004892:	761a      	strb	r2, [r3, #24]
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	e000e100 	.word	0xe000e100
 80048a4:	e000ed00 	.word	0xe000ed00

080048a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b089      	sub	sp, #36	; 0x24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	f1c3 0307 	rsb	r3, r3, #7
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	bf28      	it	cs
 80048c6:	2304      	movcs	r3, #4
 80048c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	3304      	adds	r3, #4
 80048ce:	2b06      	cmp	r3, #6
 80048d0:	d902      	bls.n	80048d8 <NVIC_EncodePriority+0x30>
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3b03      	subs	r3, #3
 80048d6:	e000      	b.n	80048da <NVIC_EncodePriority+0x32>
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048dc:	f04f 32ff 	mov.w	r2, #4294967295
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43da      	mvns	r2, r3
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	401a      	ands	r2, r3
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048f0:	f04f 31ff 	mov.w	r1, #4294967295
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	fa01 f303 	lsl.w	r3, r1, r3
 80048fa:	43d9      	mvns	r1, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004900:	4313      	orrs	r3, r2
         );
}
 8004902:	4618      	mov	r0, r3
 8004904:	3724      	adds	r7, #36	; 0x24
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
	...

08004910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3b01      	subs	r3, #1
 800491c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004920:	d301      	bcc.n	8004926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004922:	2301      	movs	r3, #1
 8004924:	e00f      	b.n	8004946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004926:	4a0a      	ldr	r2, [pc, #40]	; (8004950 <SysTick_Config+0x40>)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3b01      	subs	r3, #1
 800492c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800492e:	210f      	movs	r1, #15
 8004930:	f04f 30ff 	mov.w	r0, #4294967295
 8004934:	f7ff ff8e 	bl	8004854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004938:	4b05      	ldr	r3, [pc, #20]	; (8004950 <SysTick_Config+0x40>)
 800493a:	2200      	movs	r2, #0
 800493c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800493e:	4b04      	ldr	r3, [pc, #16]	; (8004950 <SysTick_Config+0x40>)
 8004940:	2207      	movs	r2, #7
 8004942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3708      	adds	r7, #8
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	e000e010 	.word	0xe000e010

08004954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f7ff ff29 	bl	80047b4 <__NVIC_SetPriorityGrouping>
}
 8004962:	bf00      	nop
 8004964:	3708      	adds	r7, #8
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800496a:	b580      	push	{r7, lr}
 800496c:	b086      	sub	sp, #24
 800496e:	af00      	add	r7, sp, #0
 8004970:	4603      	mov	r3, r0
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	607a      	str	r2, [r7, #4]
 8004976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004978:	2300      	movs	r3, #0
 800497a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800497c:	f7ff ff3e 	bl	80047fc <__NVIC_GetPriorityGrouping>
 8004980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	68b9      	ldr	r1, [r7, #8]
 8004986:	6978      	ldr	r0, [r7, #20]
 8004988:	f7ff ff8e 	bl	80048a8 <NVIC_EncodePriority>
 800498c:	4602      	mov	r2, r0
 800498e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004992:	4611      	mov	r1, r2
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff ff5d 	bl	8004854 <__NVIC_SetPriority>
}
 800499a:	bf00      	nop
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b082      	sub	sp, #8
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	4603      	mov	r3, r0
 80049aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff ff31 	bl	8004818 <__NVIC_EnableIRQ>
}
 80049b6:	bf00      	nop
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b082      	sub	sp, #8
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7ff ffa2 	bl	8004910 <SysTick_Config>
 80049cc:	4603      	mov	r3, r0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
	...

080049d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049d8:	b480      	push	{r7}
 80049da:	b089      	sub	sp, #36	; 0x24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049e6:	2300      	movs	r3, #0
 80049e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049ea:	2300      	movs	r3, #0
 80049ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ee:	2300      	movs	r3, #0
 80049f0:	61fb      	str	r3, [r7, #28]
 80049f2:	e159      	b.n	8004ca8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049f4:	2201      	movs	r2, #1
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4013      	ands	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	f040 8148 	bne.w	8004ca2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d005      	beq.n	8004a2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d130      	bne.n	8004a8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	2203      	movs	r2, #3
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a60:	2201      	movs	r2, #1
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	43db      	mvns	r3, r3
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	091b      	lsrs	r3, r3, #4
 8004a76:	f003 0201 	and.w	r2, r3, #1
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69ba      	ldr	r2, [r7, #24]
 8004a8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f003 0303 	and.w	r3, r3, #3
 8004a94:	2b03      	cmp	r3, #3
 8004a96:	d017      	beq.n	8004ac8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	2203      	movs	r2, #3
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	4013      	ands	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	69ba      	ldr	r2, [r7, #24]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69ba      	ldr	r2, [r7, #24]
 8004ac6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f003 0303 	and.w	r3, r3, #3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d123      	bne.n	8004b1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	08da      	lsrs	r2, r3, #3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3208      	adds	r2, #8
 8004adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	220f      	movs	r2, #15
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	43db      	mvns	r3, r3
 8004af2:	69ba      	ldr	r2, [r7, #24]
 8004af4:	4013      	ands	r3, r2
 8004af6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	691a      	ldr	r2, [r3, #16]
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	fa02 f303 	lsl.w	r3, r2, r3
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	08da      	lsrs	r2, r3, #3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	3208      	adds	r2, #8
 8004b16:	69b9      	ldr	r1, [r7, #24]
 8004b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	2203      	movs	r2, #3
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	4013      	ands	r3, r2
 8004b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 0203 	and.w	r2, r3, #3
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	fa02 f303 	lsl.w	r3, r2, r3
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80a2 	beq.w	8004ca2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	4b57      	ldr	r3, [pc, #348]	; (8004cc0 <HAL_GPIO_Init+0x2e8>)
 8004b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b66:	4a56      	ldr	r2, [pc, #344]	; (8004cc0 <HAL_GPIO_Init+0x2e8>)
 8004b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b6e:	4b54      	ldr	r3, [pc, #336]	; (8004cc0 <HAL_GPIO_Init+0x2e8>)
 8004b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b7a:	4a52      	ldr	r2, [pc, #328]	; (8004cc4 <HAL_GPIO_Init+0x2ec>)
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	089b      	lsrs	r3, r3, #2
 8004b80:	3302      	adds	r3, #2
 8004b82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	220f      	movs	r2, #15
 8004b92:	fa02 f303 	lsl.w	r3, r2, r3
 8004b96:	43db      	mvns	r3, r3
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a49      	ldr	r2, [pc, #292]	; (8004cc8 <HAL_GPIO_Init+0x2f0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d019      	beq.n	8004bda <HAL_GPIO_Init+0x202>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a48      	ldr	r2, [pc, #288]	; (8004ccc <HAL_GPIO_Init+0x2f4>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d013      	beq.n	8004bd6 <HAL_GPIO_Init+0x1fe>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a47      	ldr	r2, [pc, #284]	; (8004cd0 <HAL_GPIO_Init+0x2f8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d00d      	beq.n	8004bd2 <HAL_GPIO_Init+0x1fa>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a46      	ldr	r2, [pc, #280]	; (8004cd4 <HAL_GPIO_Init+0x2fc>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d007      	beq.n	8004bce <HAL_GPIO_Init+0x1f6>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a45      	ldr	r2, [pc, #276]	; (8004cd8 <HAL_GPIO_Init+0x300>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d101      	bne.n	8004bca <HAL_GPIO_Init+0x1f2>
 8004bc6:	2304      	movs	r3, #4
 8004bc8:	e008      	b.n	8004bdc <HAL_GPIO_Init+0x204>
 8004bca:	2307      	movs	r3, #7
 8004bcc:	e006      	b.n	8004bdc <HAL_GPIO_Init+0x204>
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e004      	b.n	8004bdc <HAL_GPIO_Init+0x204>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e002      	b.n	8004bdc <HAL_GPIO_Init+0x204>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e000      	b.n	8004bdc <HAL_GPIO_Init+0x204>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	69fa      	ldr	r2, [r7, #28]
 8004bde:	f002 0203 	and.w	r2, r2, #3
 8004be2:	0092      	lsls	r2, r2, #2
 8004be4:	4093      	lsls	r3, r2
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bec:	4935      	ldr	r1, [pc, #212]	; (8004cc4 <HAL_GPIO_Init+0x2ec>)
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	089b      	lsrs	r3, r3, #2
 8004bf2:	3302      	adds	r3, #2
 8004bf4:	69ba      	ldr	r2, [r7, #24]
 8004bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bfa:	4b38      	ldr	r3, [pc, #224]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	43db      	mvns	r3, r3
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	4013      	ands	r3, r2
 8004c08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004c16:	69ba      	ldr	r2, [r7, #24]
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c1e:	4a2f      	ldr	r2, [pc, #188]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c24:	4b2d      	ldr	r3, [pc, #180]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	4013      	ands	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004c40:	69ba      	ldr	r2, [r7, #24]
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c48:	4a24      	ldr	r2, [pc, #144]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c4e:	4b23      	ldr	r3, [pc, #140]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	43db      	mvns	r3, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c72:	4a1a      	ldr	r2, [pc, #104]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c78:	4b18      	ldr	r3, [pc, #96]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	43db      	mvns	r3, r3
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	4013      	ands	r3, r2
 8004c86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c9c:	4a0f      	ldr	r2, [pc, #60]	; (8004cdc <HAL_GPIO_Init+0x304>)
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	61fb      	str	r3, [r7, #28]
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2b0f      	cmp	r3, #15
 8004cac:	f67f aea2 	bls.w	80049f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004cb0:	bf00      	nop
 8004cb2:	bf00      	nop
 8004cb4:	3724      	adds	r7, #36	; 0x24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	40013800 	.word	0x40013800
 8004cc8:	40020000 	.word	0x40020000
 8004ccc:	40020400 	.word	0x40020400
 8004cd0:	40020800 	.word	0x40020800
 8004cd4:	40020c00 	.word	0x40020c00
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	40013c00 	.word	0x40013c00

08004ce0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	887b      	ldrh	r3, [r7, #2]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
 8004cfc:	e001      	b.n	8004d02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	807b      	strh	r3, [r7, #2]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d20:	787b      	ldrb	r3, [r7, #1]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d26:	887a      	ldrh	r2, [r7, #2]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d2c:	e003      	b.n	8004d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d2e:	887b      	ldrh	r3, [r7, #2]
 8004d30:	041a      	lsls	r2, r3, #16
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	619a      	str	r2, [r3, #24]
}
 8004d36:	bf00      	nop
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b085      	sub	sp, #20
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d54:	887a      	ldrh	r2, [r7, #2]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	041a      	lsls	r2, r3, #16
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	43d9      	mvns	r1, r3
 8004d60:	887b      	ldrh	r3, [r7, #2]
 8004d62:	400b      	ands	r3, r1
 8004d64:	431a      	orrs	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	619a      	str	r2, [r3, #24]
}
 8004d6a:	bf00      	nop
 8004d6c:	3714      	adds	r7, #20
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
	...

08004d78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d82:	4b08      	ldr	r3, [pc, #32]	; (8004da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d84:	695a      	ldr	r2, [r3, #20]
 8004d86:	88fb      	ldrh	r3, [r7, #6]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d006      	beq.n	8004d9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d8e:	4a05      	ldr	r2, [pc, #20]	; (8004da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d90:	88fb      	ldrh	r3, [r7, #6]
 8004d92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d94:	88fb      	ldrh	r3, [r7, #6]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 f806 	bl	8004da8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004d9c:	bf00      	nop
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40013c00 	.word	0x40013c00

08004da8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	4603      	mov	r3, r0
 8004db0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
	...

08004dc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e12b      	b.n	800502a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7fe fa6a 	bl	80032c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2224      	movs	r2, #36	; 0x24
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0201 	bic.w	r2, r2, #1
 8004e02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e24:	f001 fede 	bl	8006be4 <HAL_RCC_GetPCLK1Freq>
 8004e28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	4a81      	ldr	r2, [pc, #516]	; (8005034 <HAL_I2C_Init+0x274>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d807      	bhi.n	8004e44 <HAL_I2C_Init+0x84>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4a80      	ldr	r2, [pc, #512]	; (8005038 <HAL_I2C_Init+0x278>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	bf94      	ite	ls
 8004e3c:	2301      	movls	r3, #1
 8004e3e:	2300      	movhi	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	e006      	b.n	8004e52 <HAL_I2C_Init+0x92>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	4a7d      	ldr	r2, [pc, #500]	; (800503c <HAL_I2C_Init+0x27c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	bf94      	ite	ls
 8004e4c:	2301      	movls	r3, #1
 8004e4e:	2300      	movhi	r3, #0
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e0e7      	b.n	800502a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4a78      	ldr	r2, [pc, #480]	; (8005040 <HAL_I2C_Init+0x280>)
 8004e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e62:	0c9b      	lsrs	r3, r3, #18
 8004e64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4a6a      	ldr	r2, [pc, #424]	; (8005034 <HAL_I2C_Init+0x274>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d802      	bhi.n	8004e94 <HAL_I2C_Init+0xd4>
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	3301      	adds	r3, #1
 8004e92:	e009      	b.n	8004ea8 <HAL_I2C_Init+0xe8>
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e9a:	fb02 f303 	mul.w	r3, r2, r3
 8004e9e:	4a69      	ldr	r2, [pc, #420]	; (8005044 <HAL_I2C_Init+0x284>)
 8004ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea4:	099b      	lsrs	r3, r3, #6
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6812      	ldr	r2, [r2, #0]
 8004eac:	430b      	orrs	r3, r1
 8004eae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004eba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	495c      	ldr	r1, [pc, #368]	; (8005034 <HAL_I2C_Init+0x274>)
 8004ec4:	428b      	cmp	r3, r1
 8004ec6:	d819      	bhi.n	8004efc <HAL_I2C_Init+0x13c>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	1e59      	subs	r1, r3, #1
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	005b      	lsls	r3, r3, #1
 8004ed2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ed6:	1c59      	adds	r1, r3, #1
 8004ed8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004edc:	400b      	ands	r3, r1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <HAL_I2C_Init+0x138>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	1e59      	subs	r1, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ef6:	e051      	b.n	8004f9c <HAL_I2C_Init+0x1dc>
 8004ef8:	2304      	movs	r3, #4
 8004efa:	e04f      	b.n	8004f9c <HAL_I2C_Init+0x1dc>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d111      	bne.n	8004f28 <HAL_I2C_Init+0x168>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	1e58      	subs	r0, r3, #1
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6859      	ldr	r1, [r3, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	440b      	add	r3, r1
 8004f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f16:	3301      	adds	r3, #1
 8004f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	e012      	b.n	8004f4e <HAL_I2C_Init+0x18e>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	1e58      	subs	r0, r3, #1
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6859      	ldr	r1, [r3, #4]
 8004f30:	460b      	mov	r3, r1
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	0099      	lsls	r1, r3, #2
 8004f38:	440b      	add	r3, r1
 8004f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f3e:	3301      	adds	r3, #1
 8004f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	bf0c      	ite	eq
 8004f48:	2301      	moveq	r3, #1
 8004f4a:	2300      	movne	r3, #0
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <HAL_I2C_Init+0x196>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e022      	b.n	8004f9c <HAL_I2C_Init+0x1dc>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10e      	bne.n	8004f7c <HAL_I2C_Init+0x1bc>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1e58      	subs	r0, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6859      	ldr	r1, [r3, #4]
 8004f66:	460b      	mov	r3, r1
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	440b      	add	r3, r1
 8004f6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f70:	3301      	adds	r3, #1
 8004f72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f7a:	e00f      	b.n	8004f9c <HAL_I2C_Init+0x1dc>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	1e58      	subs	r0, r3, #1
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6859      	ldr	r1, [r3, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	440b      	add	r3, r1
 8004f8a:	0099      	lsls	r1, r3, #2
 8004f8c:	440b      	add	r3, r1
 8004f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f92:	3301      	adds	r3, #1
 8004f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004f9c:	6879      	ldr	r1, [r7, #4]
 8004f9e:	6809      	ldr	r1, [r1, #0]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69da      	ldr	r2, [r3, #28]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004fca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	6911      	ldr	r1, [r2, #16]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	68d2      	ldr	r2, [r2, #12]
 8004fd6:	4311      	orrs	r1, r2
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6812      	ldr	r2, [r2, #0]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	695a      	ldr	r2, [r3, #20]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2220      	movs	r2, #32
 8005016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	000186a0 	.word	0x000186a0
 8005038:	001e847f 	.word	0x001e847f
 800503c:	003d08ff 	.word	0x003d08ff
 8005040:	431bde83 	.word	0x431bde83
 8005044:	10624dd3 	.word	0x10624dd3

08005048 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	607a      	str	r2, [r7, #4]
 8005052:	461a      	mov	r2, r3
 8005054:	460b      	mov	r3, r1
 8005056:	817b      	strh	r3, [r7, #10]
 8005058:	4613      	mov	r3, r2
 800505a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800505c:	f7fe fe60 	bl	8003d20 <HAL_GetTick>
 8005060:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b20      	cmp	r3, #32
 800506c:	f040 80e0 	bne.w	8005230 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	2319      	movs	r3, #25
 8005076:	2201      	movs	r2, #1
 8005078:	4970      	ldr	r1, [pc, #448]	; (800523c <HAL_I2C_Master_Transmit+0x1f4>)
 800507a:	68f8      	ldr	r0, [r7, #12]
 800507c:	f000 ff66 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005086:	2302      	movs	r3, #2
 8005088:	e0d3      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_I2C_Master_Transmit+0x50>
 8005094:	2302      	movs	r3, #2
 8005096:	e0cc      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d007      	beq.n	80050be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f042 0201 	orr.w	r2, r2, #1
 80050bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2221      	movs	r2, #33	; 0x21
 80050d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2210      	movs	r2, #16
 80050da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	893a      	ldrh	r2, [r7, #8]
 80050ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	4a50      	ldr	r2, [pc, #320]	; (8005240 <HAL_I2C_Master_Transmit+0x1f8>)
 80050fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005100:	8979      	ldrh	r1, [r7, #10]
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	6a3a      	ldr	r2, [r7, #32]
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 fce8 	bl	8005adc <I2C_MasterRequestWrite>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e08d      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005116:	2300      	movs	r3, #0
 8005118:	613b      	str	r3, [r7, #16]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	613b      	str	r3, [r7, #16]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800512c:	e066      	b.n	80051fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800512e:	697a      	ldr	r2, [r7, #20]
 8005130:	6a39      	ldr	r1, [r7, #32]
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 ffe0 	bl	80060f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00d      	beq.n	800515a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	2b04      	cmp	r3, #4
 8005144:	d107      	bne.n	8005156 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005154:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e06b      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	781a      	ldrb	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005174:	b29b      	uxth	r3, r3
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005182:	3b01      	subs	r3, #1
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b04      	cmp	r3, #4
 8005196:	d11b      	bne.n	80051d0 <HAL_I2C_Master_Transmit+0x188>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519c:	2b00      	cmp	r3, #0
 800519e:	d017      	beq.n	80051d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a4:	781a      	ldrb	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c8:	3b01      	subs	r3, #1
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	6a39      	ldr	r1, [r7, #32]
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 ffd0 	bl	800617a <I2C_WaitOnBTFFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00d      	beq.n	80051fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d107      	bne.n	80051f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e01a      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005200:	2b00      	cmp	r3, #0
 8005202:	d194      	bne.n	800512e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800522c:	2300      	movs	r3, #0
 800522e:	e000      	b.n	8005232 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005230:	2302      	movs	r3, #2
  }
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	00100002 	.word	0x00100002
 8005240:	ffff0000 	.word	0xffff0000

08005244 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b08c      	sub	sp, #48	; 0x30
 8005248:	af02      	add	r7, sp, #8
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	607a      	str	r2, [r7, #4]
 800524e:	461a      	mov	r2, r3
 8005250:	460b      	mov	r3, r1
 8005252:	817b      	strh	r3, [r7, #10]
 8005254:	4613      	mov	r3, r2
 8005256:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005258:	f7fe fd62 	bl	8003d20 <HAL_GetTick>
 800525c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b20      	cmp	r3, #32
 8005268:	f040 820b 	bne.w	8005682 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	9300      	str	r3, [sp, #0]
 8005270:	2319      	movs	r3, #25
 8005272:	2201      	movs	r2, #1
 8005274:	497c      	ldr	r1, [pc, #496]	; (8005468 <HAL_I2C_Master_Receive+0x224>)
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fe68 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005282:	2302      	movs	r3, #2
 8005284:	e1fe      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_I2C_Master_Receive+0x50>
 8005290:	2302      	movs	r3, #2
 8005292:	e1f7      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d007      	beq.n	80052ba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0201 	orr.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2222      	movs	r2, #34	; 0x22
 80052ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2210      	movs	r2, #16
 80052d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	893a      	ldrh	r2, [r7, #8]
 80052ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4a5c      	ldr	r2, [pc, #368]	; (800546c <HAL_I2C_Master_Receive+0x228>)
 80052fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80052fc:	8979      	ldrh	r1, [r7, #10]
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fc6c 	bl	8005be0 <I2C_MasterRequestRead>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e1b8      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005316:	2b00      	cmp	r3, #0
 8005318:	d113      	bne.n	8005342 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800531a:	2300      	movs	r3, #0
 800531c:	623b      	str	r3, [r7, #32]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	623b      	str	r3, [r7, #32]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	623b      	str	r3, [r7, #32]
 800532e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800533e:	601a      	str	r2, [r3, #0]
 8005340:	e18c      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005346:	2b01      	cmp	r3, #1
 8005348:	d11b      	bne.n	8005382 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005358:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800535a:	2300      	movs	r3, #0
 800535c:	61fb      	str	r3, [r7, #28]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	61fb      	str	r3, [r7, #28]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	e16c      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005386:	2b02      	cmp	r3, #2
 8005388:	d11b      	bne.n	80053c2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005398:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053aa:	2300      	movs	r3, #0
 80053ac:	61bb      	str	r3, [r7, #24]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	61bb      	str	r3, [r7, #24]
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	e14c      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053d2:	2300      	movs	r3, #0
 80053d4:	617b      	str	r3, [r7, #20]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	617b      	str	r3, [r7, #20]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	617b      	str	r3, [r7, #20]
 80053e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80053e8:	e138      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	f200 80f1 	bhi.w	80055d6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d123      	bne.n	8005444 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 fefb 	bl	80061fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e139      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005422:	1c5a      	adds	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	3b01      	subs	r3, #1
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005442:	e10b      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005448:	2b02      	cmp	r3, #2
 800544a:	d14e      	bne.n	80054ea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005452:	2200      	movs	r2, #0
 8005454:	4906      	ldr	r1, [pc, #24]	; (8005470 <HAL_I2C_Master_Receive+0x22c>)
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fd78 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d008      	beq.n	8005474 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e10e      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
 8005466:	bf00      	nop
 8005468:	00100002 	.word	0x00100002
 800546c:	ffff0000 	.word	0xffff0000
 8005470:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005482:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	691a      	ldr	r2, [r3, #16]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	b2d2      	uxtb	r2, r2
 8005490:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	1c5a      	adds	r2, r3, #1
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	691a      	ldr	r2, [r3, #16]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	b2d2      	uxtb	r2, r2
 80054c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	1c5a      	adds	r2, r3, #1
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d2:	3b01      	subs	r3, #1
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054e8:	e0b8      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f0:	2200      	movs	r2, #0
 80054f2:	4966      	ldr	r1, [pc, #408]	; (800568c <HAL_I2C_Master_Receive+0x448>)
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 fd29 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e0bf      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005512:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	691a      	ldr	r2, [r3, #16]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554c:	2200      	movs	r2, #0
 800554e:	494f      	ldr	r1, [pc, #316]	; (800568c <HAL_I2C_Master_Receive+0x448>)
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f000 fcfb 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d001      	beq.n	8005560 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e091      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800556e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	691a      	ldr	r2, [r3, #16]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	1c5a      	adds	r2, r3, #1
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800558c:	3b01      	subs	r3, #1
 800558e:	b29a      	uxth	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005598:	b29b      	uxth	r3, r3
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	691a      	ldr	r2, [r3, #16]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	b2d2      	uxtb	r2, r2
 80055ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055d4:	e042      	b.n	800565c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 fe0e 	bl	80061fc <I2C_WaitOnRXNEFlagUntilTimeout>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d001      	beq.n	80055ea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e04c      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	691a      	ldr	r2, [r3, #16]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	b2d2      	uxtb	r2, r2
 80055f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fc:	1c5a      	adds	r2, r3, #1
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b04      	cmp	r3, #4
 8005628:	d118      	bne.n	800565c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	691a      	ldr	r2, [r3, #16]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005634:	b2d2      	uxtb	r2, r2
 8005636:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	1c5a      	adds	r2, r3, #1
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005652:	b29b      	uxth	r3, r3
 8005654:	3b01      	subs	r3, #1
 8005656:	b29a      	uxth	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005660:	2b00      	cmp	r3, #0
 8005662:	f47f aec2 	bne.w	80053ea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e000      	b.n	8005684 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005682:	2302      	movs	r3, #2
  }
}
 8005684:	4618      	mov	r0, r3
 8005686:	3728      	adds	r7, #40	; 0x28
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	00010004 	.word	0x00010004

08005690 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b08c      	sub	sp, #48	; 0x30
 8005694:	af02      	add	r7, sp, #8
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	4608      	mov	r0, r1
 800569a:	4611      	mov	r1, r2
 800569c:	461a      	mov	r2, r3
 800569e:	4603      	mov	r3, r0
 80056a0:	817b      	strh	r3, [r7, #10]
 80056a2:	460b      	mov	r3, r1
 80056a4:	813b      	strh	r3, [r7, #8]
 80056a6:	4613      	mov	r3, r2
 80056a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056aa:	f7fe fb39 	bl	8003d20 <HAL_GetTick>
 80056ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	f040 8208 	bne.w	8005ace <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	2319      	movs	r3, #25
 80056c4:	2201      	movs	r2, #1
 80056c6:	497b      	ldr	r1, [pc, #492]	; (80058b4 <HAL_I2C_Mem_Read+0x224>)
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 fc3f 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056d4:	2302      	movs	r3, #2
 80056d6:	e1fb      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d101      	bne.n	80056e6 <HAL_I2C_Mem_Read+0x56>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e1f4      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d007      	beq.n	800570c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800571a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2222      	movs	r2, #34	; 0x22
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2240      	movs	r2, #64	; 0x40
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005736:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800573c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4a5b      	ldr	r2, [pc, #364]	; (80058b8 <HAL_I2C_Mem_Read+0x228>)
 800574c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800574e:	88f8      	ldrh	r0, [r7, #6]
 8005750:	893a      	ldrh	r2, [r7, #8]
 8005752:	8979      	ldrh	r1, [r7, #10]
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	9301      	str	r3, [sp, #4]
 8005758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	4603      	mov	r3, r0
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f000 fb0c 	bl	8005d7c <I2C_RequestMemoryRead>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d001      	beq.n	800576e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e1b0      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005772:	2b00      	cmp	r3, #0
 8005774:	d113      	bne.n	800579e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005776:	2300      	movs	r3, #0
 8005778:	623b      	str	r3, [r7, #32]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	623b      	str	r3, [r7, #32]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	623b      	str	r3, [r7, #32]
 800578a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800579a:	601a      	str	r2, [r3, #0]
 800579c:	e184      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d11b      	bne.n	80057de <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b6:	2300      	movs	r3, #0
 80057b8:	61fb      	str	r3, [r7, #28]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	61fb      	str	r3, [r7, #28]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	61fb      	str	r3, [r7, #28]
 80057ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057da:	601a      	str	r2, [r3, #0]
 80057dc:	e164      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d11b      	bne.n	800581e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057f4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005804:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005806:	2300      	movs	r3, #0
 8005808:	61bb      	str	r3, [r7, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	61bb      	str	r3, [r7, #24]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	e144      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800581e:	2300      	movs	r3, #0
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	617b      	str	r3, [r7, #20]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005834:	e138      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800583a:	2b03      	cmp	r3, #3
 800583c:	f200 80f1 	bhi.w	8005a22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005844:	2b01      	cmp	r3, #1
 8005846:	d123      	bne.n	8005890 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800584a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fcd5 	bl	80061fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e139      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691a      	ldr	r2, [r3, #16]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586e:	1c5a      	adds	r2, r3, #1
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005878:	3b01      	subs	r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29a      	uxth	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800588e:	e10b      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005894:	2b02      	cmp	r3, #2
 8005896:	d14e      	bne.n	8005936 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589e:	2200      	movs	r2, #0
 80058a0:	4906      	ldr	r1, [pc, #24]	; (80058bc <HAL_I2C_Mem_Read+0x22c>)
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f000 fb52 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d008      	beq.n	80058c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e10e      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
 80058b2:	bf00      	nop
 80058b4:	00100002 	.word	0x00100002
 80058b8:	ffff0000 	.word	0xffff0000
 80058bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	691a      	ldr	r2, [r3, #16]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	b2d2      	uxtb	r2, r2
 80058dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	691a      	ldr	r2, [r3, #16]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590c:	b2d2      	uxtb	r2, r2
 800590e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800591e:	3b01      	subs	r3, #1
 8005920:	b29a      	uxth	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005934:	e0b8      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593c:	2200      	movs	r2, #0
 800593e:	4966      	ldr	r1, [pc, #408]	; (8005ad8 <HAL_I2C_Mem_Read+0x448>)
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 fb03 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e0bf      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800595e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	691a      	ldr	r2, [r3, #16]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596a:	b2d2      	uxtb	r2, r2
 800596c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005972:	1c5a      	adds	r2, r3, #1
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005988:	b29b      	uxth	r3, r3
 800598a:	3b01      	subs	r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005998:	2200      	movs	r2, #0
 800599a:	494f      	ldr	r1, [pc, #316]	; (8005ad8 <HAL_I2C_Mem_Read+0x448>)
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 fad5 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e091      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	691a      	ldr	r2, [r3, #16]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d8:	3b01      	subs	r3, #1
 80059da:	b29a      	uxth	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	3b01      	subs	r3, #1
 80059e8:	b29a      	uxth	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	691a      	ldr	r2, [r3, #16]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f8:	b2d2      	uxtb	r2, r2
 80059fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	1c5a      	adds	r2, r3, #1
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	b29a      	uxth	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a20:	e042      	b.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 fbe8 	bl	80061fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e04c      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	1c5a      	adds	r2, r3, #1
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d118      	bne.n	8005aa8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a80:	b2d2      	uxtb	r2, r2
 8005a82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f47f aec2 	bne.w	8005836 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	e000      	b.n	8005ad0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005ace:	2302      	movs	r3, #2
  }
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3728      	adds	r7, #40	; 0x28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	00010004 	.word	0x00010004

08005adc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b088      	sub	sp, #32
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	607a      	str	r2, [r7, #4]
 8005ae6:	603b      	str	r3, [r7, #0]
 8005ae8:	460b      	mov	r3, r1
 8005aea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2b08      	cmp	r3, #8
 8005af6:	d006      	beq.n	8005b06 <I2C_MasterRequestWrite+0x2a>
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d003      	beq.n	8005b06 <I2C_MasterRequestWrite+0x2a>
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b04:	d108      	bne.n	8005b18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	e00b      	b.n	8005b30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1c:	2b12      	cmp	r3, #18
 8005b1e:	d107      	bne.n	8005b30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 fa05 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d00d      	beq.n	8005b64 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b56:	d103      	bne.n	8005b60 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e035      	b.n	8005bd0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b6c:	d108      	bne.n	8005b80 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b6e:	897b      	ldrh	r3, [r7, #10]
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	461a      	mov	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b7c:	611a      	str	r2, [r3, #16]
 8005b7e:	e01b      	b.n	8005bb8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b80:	897b      	ldrh	r3, [r7, #10]
 8005b82:	11db      	asrs	r3, r3, #7
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	f003 0306 	and.w	r3, r3, #6
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	f063 030f 	orn	r3, r3, #15
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	490e      	ldr	r1, [pc, #56]	; (8005bd8 <I2C_MasterRequestWrite+0xfc>)
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 fa2b 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e010      	b.n	8005bd0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bae:	897b      	ldrh	r3, [r7, #10]
 8005bb0:	b2da      	uxtb	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	4907      	ldr	r1, [pc, #28]	; (8005bdc <I2C_MasterRequestWrite+0x100>)
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 fa1b 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e000      	b.n	8005bd0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3718      	adds	r7, #24
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	00010008 	.word	0x00010008
 8005bdc:	00010002 	.word	0x00010002

08005be0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b088      	sub	sp, #32
 8005be4:	af02      	add	r7, sp, #8
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	607a      	str	r2, [r7, #4]
 8005bea:	603b      	str	r3, [r7, #0]
 8005bec:	460b      	mov	r3, r1
 8005bee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c04:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d006      	beq.n	8005c1a <I2C_MasterRequestRead+0x3a>
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d003      	beq.n	8005c1a <I2C_MasterRequestRead+0x3a>
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c18:	d108      	bne.n	8005c2c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	e00b      	b.n	8005c44 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c30:	2b11      	cmp	r3, #17
 8005c32:	d107      	bne.n	8005c44 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f97b 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00d      	beq.n	8005c78 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6a:	d103      	bne.n	8005c74 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c74:	2303      	movs	r3, #3
 8005c76:	e079      	b.n	8005d6c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c80:	d108      	bne.n	8005c94 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c82:	897b      	ldrh	r3, [r7, #10]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	f043 0301 	orr.w	r3, r3, #1
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	611a      	str	r2, [r3, #16]
 8005c92:	e05f      	b.n	8005d54 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c94:	897b      	ldrh	r3, [r7, #10]
 8005c96:	11db      	asrs	r3, r3, #7
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	f003 0306 	and.w	r3, r3, #6
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	f063 030f 	orn	r3, r3, #15
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	4930      	ldr	r1, [pc, #192]	; (8005d74 <I2C_MasterRequestRead+0x194>)
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f9a1 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e054      	b.n	8005d6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005cc2:	897b      	ldrh	r3, [r7, #10]
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	4929      	ldr	r1, [pc, #164]	; (8005d78 <I2C_MasterRequestRead+0x198>)
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 f991 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e044      	b.n	8005d6c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	613b      	str	r3, [r7, #16]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	613b      	str	r3, [r7, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	613b      	str	r3, [r7, #16]
 8005cf6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d06:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f919 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00d      	beq.n	8005d3c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d2e:	d103      	bne.n	8005d38 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e017      	b.n	8005d6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005d3c:	897b      	ldrh	r3, [r7, #10]
 8005d3e:	11db      	asrs	r3, r3, #7
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	f003 0306 	and.w	r3, r3, #6
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	f063 030e 	orn	r3, r3, #14
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	4907      	ldr	r1, [pc, #28]	; (8005d78 <I2C_MasterRequestRead+0x198>)
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f000 f94d 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e000      	b.n	8005d6c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3718      	adds	r7, #24
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	00010008 	.word	0x00010008
 8005d78:	00010002 	.word	0x00010002

08005d7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b088      	sub	sp, #32
 8005d80:	af02      	add	r7, sp, #8
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	4608      	mov	r0, r1
 8005d86:	4611      	mov	r1, r2
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	817b      	strh	r3, [r7, #10]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	813b      	strh	r3, [r7, #8]
 8005d92:	4613      	mov	r3, r2
 8005d94:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005da4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f8c2 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00d      	beq.n	8005dea <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ddc:	d103      	bne.n	8005de6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005de4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e0aa      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dea:	897b      	ldrh	r3, [r7, #10]
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005df8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfc:	6a3a      	ldr	r2, [r7, #32]
 8005dfe:	4952      	ldr	r1, [pc, #328]	; (8005f48 <I2C_RequestMemoryRead+0x1cc>)
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f000 f8fa 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e06:	4603      	mov	r3, r0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d001      	beq.n	8005e10 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e097      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e10:	2300      	movs	r3, #0
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e28:	6a39      	ldr	r1, [r7, #32]
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f964 	bl	80060f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00d      	beq.n	8005e52 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	2b04      	cmp	r3, #4
 8005e3c:	d107      	bne.n	8005e4e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e4c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e076      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e52:	88fb      	ldrh	r3, [r7, #6]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d105      	bne.n	8005e64 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e58:	893b      	ldrh	r3, [r7, #8]
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	611a      	str	r2, [r3, #16]
 8005e62:	e021      	b.n	8005ea8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e64:	893b      	ldrh	r3, [r7, #8]
 8005e66:	0a1b      	lsrs	r3, r3, #8
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e74:	6a39      	ldr	r1, [r7, #32]
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f93e 	bl	80060f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00d      	beq.n	8005e9e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d107      	bne.n	8005e9a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e98:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e050      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e9e:	893b      	ldrh	r3, [r7, #8]
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eaa:	6a39      	ldr	r1, [r7, #32]
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 f923 	bl	80060f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00d      	beq.n	8005ed4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d107      	bne.n	8005ed0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ece:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e035      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ee2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f82b 	bl	8005f4c <I2C_WaitOnFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00d      	beq.n	8005f18 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f0a:	d103      	bne.n	8005f14 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e013      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f18:	897b      	ldrh	r3, [r7, #10]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f043 0301 	orr.w	r3, r3, #1
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	6a3a      	ldr	r2, [r7, #32]
 8005f2c:	4906      	ldr	r1, [pc, #24]	; (8005f48 <I2C_RequestMemoryRead+0x1cc>)
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 f863 	bl	8005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e000      	b.n	8005f40 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	00010002 	.word	0x00010002

08005f4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f5c:	e025      	b.n	8005faa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f64:	d021      	beq.n	8005faa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f66:	f7fd fedb 	bl	8003d20 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d302      	bcc.n	8005f7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d116      	bne.n	8005faa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	f043 0220 	orr.w	r2, r3, #32
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e023      	b.n	8005ff2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	0c1b      	lsrs	r3, r3, #16
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d10d      	bne.n	8005fd0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695b      	ldr	r3, [r3, #20]
 8005fba:	43da      	mvns	r2, r3
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bf0c      	ite	eq
 8005fc6:	2301      	moveq	r3, #1
 8005fc8:	2300      	movne	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	461a      	mov	r2, r3
 8005fce:	e00c      	b.n	8005fea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	43da      	mvns	r2, r3
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	4013      	ands	r3, r2
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	bf0c      	ite	eq
 8005fe2:	2301      	moveq	r3, #1
 8005fe4:	2300      	movne	r3, #0
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	461a      	mov	r2, r3
 8005fea:	79fb      	ldrb	r3, [r7, #7]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d0b6      	beq.n	8005f5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	60b9      	str	r1, [r7, #8]
 8006004:	607a      	str	r2, [r7, #4]
 8006006:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006008:	e051      	b.n	80060ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006018:	d123      	bne.n	8006062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006028:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006032:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2220      	movs	r2, #32
 800603e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604e:	f043 0204 	orr.w	r2, r3, #4
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e046      	b.n	80060f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006068:	d021      	beq.n	80060ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800606a:	f7fd fe59 	bl	8003d20 <HAL_GetTick>
 800606e:	4602      	mov	r2, r0
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	1ad3      	subs	r3, r2, r3
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	429a      	cmp	r2, r3
 8006078:	d302      	bcc.n	8006080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d116      	bne.n	80060ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2220      	movs	r2, #32
 800608a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609a:	f043 0220 	orr.w	r2, r3, #32
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e020      	b.n	80060f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	0c1b      	lsrs	r3, r3, #16
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d10c      	bne.n	80060d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	43da      	mvns	r2, r3
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	4013      	ands	r3, r2
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	bf14      	ite	ne
 80060ca:	2301      	movne	r3, #1
 80060cc:	2300      	moveq	r3, #0
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	e00b      	b.n	80060ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	43da      	mvns	r2, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	4013      	ands	r3, r2
 80060de:	b29b      	uxth	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d18d      	bne.n	800600a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006104:	e02d      	b.n	8006162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 f8ce 	bl	80062a8 <I2C_IsAcknowledgeFailed>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e02d      	b.n	8006172 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800611c:	d021      	beq.n	8006162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800611e:	f7fd fdff 	bl	8003d20 <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	429a      	cmp	r2, r3
 800612c:	d302      	bcc.n	8006134 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d116      	bne.n	8006162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614e:	f043 0220 	orr.w	r2, r3, #32
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e007      	b.n	8006172 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616c:	2b80      	cmp	r3, #128	; 0x80
 800616e:	d1ca      	bne.n	8006106 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800617a:	b580      	push	{r7, lr}
 800617c:	b084      	sub	sp, #16
 800617e:	af00      	add	r7, sp, #0
 8006180:	60f8      	str	r0, [r7, #12]
 8006182:	60b9      	str	r1, [r7, #8]
 8006184:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006186:	e02d      	b.n	80061e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f000 f88d 	bl	80062a8 <I2C_IsAcknowledgeFailed>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d001      	beq.n	8006198 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e02d      	b.n	80061f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619e:	d021      	beq.n	80061e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a0:	f7fd fdbe 	bl	8003d20 <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	1ad3      	subs	r3, r2, r3
 80061aa:	68ba      	ldr	r2, [r7, #8]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d302      	bcc.n	80061b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d116      	bne.n	80061e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2220      	movs	r2, #32
 80061c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d0:	f043 0220 	orr.w	r2, r3, #32
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e007      	b.n	80061f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	f003 0304 	and.w	r3, r3, #4
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d1ca      	bne.n	8006188 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006208:	e042      	b.n	8006290 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	695b      	ldr	r3, [r3, #20]
 8006210:	f003 0310 	and.w	r3, r3, #16
 8006214:	2b10      	cmp	r3, #16
 8006216:	d119      	bne.n	800624c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0210 	mvn.w	r2, #16
 8006220:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2220      	movs	r2, #32
 800622c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e029      	b.n	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800624c:	f7fd fd68 	bl	8003d20 <HAL_GetTick>
 8006250:	4602      	mov	r2, r0
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	429a      	cmp	r2, r3
 800625a:	d302      	bcc.n	8006262 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d116      	bne.n	8006290 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627c:	f043 0220 	orr.w	r2, r3, #32
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e007      	b.n	80062a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629a:	2b40      	cmp	r3, #64	; 0x40
 800629c:	d1b5      	bne.n	800620a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062be:	d11b      	bne.n	80062f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e4:	f043 0204 	orr.w	r2, r3, #4
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
	...

08006308 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8006310:	4b05      	ldr	r3, [pc, #20]	; (8006328 <HAL_PWR_EnableWakeUpPin+0x20>)
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	4904      	ldr	r1, [pc, #16]	; (8006328 <HAL_PWR_EnableWakeUpPin+0x20>)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4313      	orrs	r3, r2
 800631a:	604b      	str	r3, [r1, #4]
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	40007000 	.word	0x40007000

0800632c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8006334:	4b06      	ldr	r3, [pc, #24]	; (8006350 <HAL_PWR_DisableWakeUpPin+0x24>)
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	43db      	mvns	r3, r3
 800633c:	4904      	ldr	r1, [pc, #16]	; (8006350 <HAL_PWR_DisableWakeUpPin+0x24>)
 800633e:	4013      	ands	r3, r2
 8006340:	604b      	str	r3, [r1, #4]
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	40007000 	.word	0x40007000

08006354 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8006358:	4b08      	ldr	r3, [pc, #32]	; (800637c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a07      	ldr	r2, [pc, #28]	; (800637c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800635e:	f043 0302 	orr.w	r3, r3, #2
 8006362:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006364:	4b06      	ldr	r3, [pc, #24]	; (8006380 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8006366:	691b      	ldr	r3, [r3, #16]
 8006368:	4a05      	ldr	r2, [pc, #20]	; (8006380 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800636a:	f043 0304 	orr.w	r3, r3, #4
 800636e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8006370:	bf30      	wfi
}
 8006372:	bf00      	nop
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	40007000 	.word	0x40007000
 8006380:	e000ed00 	.word	0xe000ed00

08006384 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e267      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d075      	beq.n	800648e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063a2:	4b88      	ldr	r3, [pc, #544]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f003 030c 	and.w	r3, r3, #12
 80063aa:	2b04      	cmp	r3, #4
 80063ac:	d00c      	beq.n	80063c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ae:	4b85      	ldr	r3, [pc, #532]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063b6:	2b08      	cmp	r3, #8
 80063b8:	d112      	bne.n	80063e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ba:	4b82      	ldr	r3, [pc, #520]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063c6:	d10b      	bne.n	80063e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063c8:	4b7e      	ldr	r3, [pc, #504]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d05b      	beq.n	800648c <HAL_RCC_OscConfig+0x108>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d157      	bne.n	800648c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e242      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063e8:	d106      	bne.n	80063f8 <HAL_RCC_OscConfig+0x74>
 80063ea:	4b76      	ldr	r3, [pc, #472]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a75      	ldr	r2, [pc, #468]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80063f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	e01d      	b.n	8006434 <HAL_RCC_OscConfig+0xb0>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006400:	d10c      	bne.n	800641c <HAL_RCC_OscConfig+0x98>
 8006402:	4b70      	ldr	r3, [pc, #448]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a6f      	ldr	r2, [pc, #444]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800640c:	6013      	str	r3, [r2, #0]
 800640e:	4b6d      	ldr	r3, [pc, #436]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a6c      	ldr	r2, [pc, #432]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	e00b      	b.n	8006434 <HAL_RCC_OscConfig+0xb0>
 800641c:	4b69      	ldr	r3, [pc, #420]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a68      	ldr	r2, [pc, #416]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	4b66      	ldr	r3, [pc, #408]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a65      	ldr	r2, [pc, #404]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 800642e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006432:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d013      	beq.n	8006464 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800643c:	f7fd fc70 	bl	8003d20 <HAL_GetTick>
 8006440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006444:	f7fd fc6c 	bl	8003d20 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b64      	cmp	r3, #100	; 0x64
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e207      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006456:	4b5b      	ldr	r3, [pc, #364]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0f0      	beq.n	8006444 <HAL_RCC_OscConfig+0xc0>
 8006462:	e014      	b.n	800648e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006464:	f7fd fc5c 	bl	8003d20 <HAL_GetTick>
 8006468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800646a:	e008      	b.n	800647e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800646c:	f7fd fc58 	bl	8003d20 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b64      	cmp	r3, #100	; 0x64
 8006478:	d901      	bls.n	800647e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e1f3      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800647e:	4b51      	ldr	r3, [pc, #324]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1f0      	bne.n	800646c <HAL_RCC_OscConfig+0xe8>
 800648a:	e000      	b.n	800648e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800648c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d063      	beq.n	8006562 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800649a:	4b4a      	ldr	r3, [pc, #296]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 030c 	and.w	r3, r3, #12
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00b      	beq.n	80064be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064a6:	4b47      	ldr	r3, [pc, #284]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064ae:	2b08      	cmp	r3, #8
 80064b0:	d11c      	bne.n	80064ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064b2:	4b44      	ldr	r3, [pc, #272]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d116      	bne.n	80064ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064be:	4b41      	ldr	r3, [pc, #260]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0302 	and.w	r3, r3, #2
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d005      	beq.n	80064d6 <HAL_RCC_OscConfig+0x152>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d001      	beq.n	80064d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e1c7      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064d6:	4b3b      	ldr	r3, [pc, #236]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	00db      	lsls	r3, r3, #3
 80064e4:	4937      	ldr	r1, [pc, #220]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ea:	e03a      	b.n	8006562 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d020      	beq.n	8006536 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064f4:	4b34      	ldr	r3, [pc, #208]	; (80065c8 <HAL_RCC_OscConfig+0x244>)
 80064f6:	2201      	movs	r2, #1
 80064f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fa:	f7fd fc11 	bl	8003d20 <HAL_GetTick>
 80064fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006500:	e008      	b.n	8006514 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006502:	f7fd fc0d 	bl	8003d20 <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b02      	cmp	r3, #2
 800650e:	d901      	bls.n	8006514 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e1a8      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006514:	4b2b      	ldr	r3, [pc, #172]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0302 	and.w	r3, r3, #2
 800651c:	2b00      	cmp	r3, #0
 800651e:	d0f0      	beq.n	8006502 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006520:	4b28      	ldr	r3, [pc, #160]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4925      	ldr	r1, [pc, #148]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006530:	4313      	orrs	r3, r2
 8006532:	600b      	str	r3, [r1, #0]
 8006534:	e015      	b.n	8006562 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006536:	4b24      	ldr	r3, [pc, #144]	; (80065c8 <HAL_RCC_OscConfig+0x244>)
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653c:	f7fd fbf0 	bl	8003d20 <HAL_GetTick>
 8006540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006542:	e008      	b.n	8006556 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006544:	f7fd fbec 	bl	8003d20 <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	2b02      	cmp	r3, #2
 8006550:	d901      	bls.n	8006556 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e187      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006556:	4b1b      	ldr	r3, [pc, #108]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1f0      	bne.n	8006544 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d036      	beq.n	80065dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d016      	beq.n	80065a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006576:	4b15      	ldr	r3, [pc, #84]	; (80065cc <HAL_RCC_OscConfig+0x248>)
 8006578:	2201      	movs	r2, #1
 800657a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800657c:	f7fd fbd0 	bl	8003d20 <HAL_GetTick>
 8006580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006582:	e008      	b.n	8006596 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006584:	f7fd fbcc 	bl	8003d20 <HAL_GetTick>
 8006588:	4602      	mov	r2, r0
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	1ad3      	subs	r3, r2, r3
 800658e:	2b02      	cmp	r3, #2
 8006590:	d901      	bls.n	8006596 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e167      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006596:	4b0b      	ldr	r3, [pc, #44]	; (80065c4 <HAL_RCC_OscConfig+0x240>)
 8006598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0f0      	beq.n	8006584 <HAL_RCC_OscConfig+0x200>
 80065a2:	e01b      	b.n	80065dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065a4:	4b09      	ldr	r3, [pc, #36]	; (80065cc <HAL_RCC_OscConfig+0x248>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065aa:	f7fd fbb9 	bl	8003d20 <HAL_GetTick>
 80065ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065b0:	e00e      	b.n	80065d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065b2:	f7fd fbb5 	bl	8003d20 <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d907      	bls.n	80065d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e150      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
 80065c4:	40023800 	.word	0x40023800
 80065c8:	42470000 	.word	0x42470000
 80065cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065d0:	4b88      	ldr	r3, [pc, #544]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80065d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1ea      	bne.n	80065b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 8097 	beq.w	8006718 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065ea:	2300      	movs	r3, #0
 80065ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065ee:	4b81      	ldr	r3, [pc, #516]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80065f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10f      	bne.n	800661a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065fa:	2300      	movs	r3, #0
 80065fc:	60bb      	str	r3, [r7, #8]
 80065fe:	4b7d      	ldr	r3, [pc, #500]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	4a7c      	ldr	r2, [pc, #496]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006608:	6413      	str	r3, [r2, #64]	; 0x40
 800660a:	4b7a      	ldr	r3, [pc, #488]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006612:	60bb      	str	r3, [r7, #8]
 8006614:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006616:	2301      	movs	r3, #1
 8006618:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800661a:	4b77      	ldr	r3, [pc, #476]	; (80067f8 <HAL_RCC_OscConfig+0x474>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006622:	2b00      	cmp	r3, #0
 8006624:	d118      	bne.n	8006658 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006626:	4b74      	ldr	r3, [pc, #464]	; (80067f8 <HAL_RCC_OscConfig+0x474>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a73      	ldr	r2, [pc, #460]	; (80067f8 <HAL_RCC_OscConfig+0x474>)
 800662c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006632:	f7fd fb75 	bl	8003d20 <HAL_GetTick>
 8006636:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006638:	e008      	b.n	800664c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800663a:	f7fd fb71 	bl	8003d20 <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	2b02      	cmp	r3, #2
 8006646:	d901      	bls.n	800664c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e10c      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800664c:	4b6a      	ldr	r3, [pc, #424]	; (80067f8 <HAL_RCC_OscConfig+0x474>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0f0      	beq.n	800663a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d106      	bne.n	800666e <HAL_RCC_OscConfig+0x2ea>
 8006660:	4b64      	ldr	r3, [pc, #400]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006664:	4a63      	ldr	r2, [pc, #396]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006666:	f043 0301 	orr.w	r3, r3, #1
 800666a:	6713      	str	r3, [r2, #112]	; 0x70
 800666c:	e01c      	b.n	80066a8 <HAL_RCC_OscConfig+0x324>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	2b05      	cmp	r3, #5
 8006674:	d10c      	bne.n	8006690 <HAL_RCC_OscConfig+0x30c>
 8006676:	4b5f      	ldr	r3, [pc, #380]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800667a:	4a5e      	ldr	r2, [pc, #376]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 800667c:	f043 0304 	orr.w	r3, r3, #4
 8006680:	6713      	str	r3, [r2, #112]	; 0x70
 8006682:	4b5c      	ldr	r3, [pc, #368]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006686:	4a5b      	ldr	r2, [pc, #364]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006688:	f043 0301 	orr.w	r3, r3, #1
 800668c:	6713      	str	r3, [r2, #112]	; 0x70
 800668e:	e00b      	b.n	80066a8 <HAL_RCC_OscConfig+0x324>
 8006690:	4b58      	ldr	r3, [pc, #352]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006694:	4a57      	ldr	r2, [pc, #348]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006696:	f023 0301 	bic.w	r3, r3, #1
 800669a:	6713      	str	r3, [r2, #112]	; 0x70
 800669c:	4b55      	ldr	r3, [pc, #340]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 800669e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a0:	4a54      	ldr	r2, [pc, #336]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80066a2:	f023 0304 	bic.w	r3, r3, #4
 80066a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d015      	beq.n	80066dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b0:	f7fd fb36 	bl	8003d20 <HAL_GetTick>
 80066b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066b6:	e00a      	b.n	80066ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066b8:	f7fd fb32 	bl	8003d20 <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d901      	bls.n	80066ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e0cb      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066ce:	4b49      	ldr	r3, [pc, #292]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80066d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d2:	f003 0302 	and.w	r3, r3, #2
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d0ee      	beq.n	80066b8 <HAL_RCC_OscConfig+0x334>
 80066da:	e014      	b.n	8006706 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066dc:	f7fd fb20 	bl	8003d20 <HAL_GetTick>
 80066e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066e2:	e00a      	b.n	80066fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066e4:	f7fd fb1c 	bl	8003d20 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d901      	bls.n	80066fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e0b5      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066fa:	4b3e      	ldr	r3, [pc, #248]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80066fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066fe:	f003 0302 	and.w	r3, r3, #2
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1ee      	bne.n	80066e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006706:	7dfb      	ldrb	r3, [r7, #23]
 8006708:	2b01      	cmp	r3, #1
 800670a:	d105      	bne.n	8006718 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800670c:	4b39      	ldr	r3, [pc, #228]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 800670e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006710:	4a38      	ldr	r2, [pc, #224]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006716:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 80a1 	beq.w	8006864 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006722:	4b34      	ldr	r3, [pc, #208]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f003 030c 	and.w	r3, r3, #12
 800672a:	2b08      	cmp	r3, #8
 800672c:	d05c      	beq.n	80067e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	2b02      	cmp	r3, #2
 8006734:	d141      	bne.n	80067ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006736:	4b31      	ldr	r3, [pc, #196]	; (80067fc <HAL_RCC_OscConfig+0x478>)
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800673c:	f7fd faf0 	bl	8003d20 <HAL_GetTick>
 8006740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006742:	e008      	b.n	8006756 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006744:	f7fd faec 	bl	8003d20 <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	2b02      	cmp	r3, #2
 8006750:	d901      	bls.n	8006756 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e087      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006756:	4b27      	ldr	r3, [pc, #156]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1f0      	bne.n	8006744 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	69da      	ldr	r2, [r3, #28]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	431a      	orrs	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006770:	019b      	lsls	r3, r3, #6
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006778:	085b      	lsrs	r3, r3, #1
 800677a:	3b01      	subs	r3, #1
 800677c:	041b      	lsls	r3, r3, #16
 800677e:	431a      	orrs	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006784:	061b      	lsls	r3, r3, #24
 8006786:	491b      	ldr	r1, [pc, #108]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 8006788:	4313      	orrs	r3, r2
 800678a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800678c:	4b1b      	ldr	r3, [pc, #108]	; (80067fc <HAL_RCC_OscConfig+0x478>)
 800678e:	2201      	movs	r2, #1
 8006790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006792:	f7fd fac5 	bl	8003d20 <HAL_GetTick>
 8006796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006798:	e008      	b.n	80067ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800679a:	f7fd fac1 	bl	8003d20 <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e05c      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ac:	4b11      	ldr	r3, [pc, #68]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d0f0      	beq.n	800679a <HAL_RCC_OscConfig+0x416>
 80067b8:	e054      	b.n	8006864 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ba:	4b10      	ldr	r3, [pc, #64]	; (80067fc <HAL_RCC_OscConfig+0x478>)
 80067bc:	2200      	movs	r2, #0
 80067be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067c0:	f7fd faae 	bl	8003d20 <HAL_GetTick>
 80067c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067c6:	e008      	b.n	80067da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067c8:	f7fd faaa 	bl	8003d20 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d901      	bls.n	80067da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e045      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067da:	4b06      	ldr	r3, [pc, #24]	; (80067f4 <HAL_RCC_OscConfig+0x470>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1f0      	bne.n	80067c8 <HAL_RCC_OscConfig+0x444>
 80067e6:	e03d      	b.n	8006864 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d107      	bne.n	8006800 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e038      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
 80067f4:	40023800 	.word	0x40023800
 80067f8:	40007000 	.word	0x40007000
 80067fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006800:	4b1b      	ldr	r3, [pc, #108]	; (8006870 <HAL_RCC_OscConfig+0x4ec>)
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d028      	beq.n	8006860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006818:	429a      	cmp	r2, r3
 800681a:	d121      	bne.n	8006860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006826:	429a      	cmp	r2, r3
 8006828:	d11a      	bne.n	8006860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006830:	4013      	ands	r3, r2
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006836:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006838:	4293      	cmp	r3, r2
 800683a:	d111      	bne.n	8006860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006846:	085b      	lsrs	r3, r3, #1
 8006848:	3b01      	subs	r3, #1
 800684a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800684c:	429a      	cmp	r2, r3
 800684e:	d107      	bne.n	8006860 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800685a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800685c:	429a      	cmp	r2, r3
 800685e:	d001      	beq.n	8006864 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e000      	b.n	8006866 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	40023800 	.word	0x40023800

08006874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e0cc      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006888:	4b68      	ldr	r3, [pc, #416]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d90c      	bls.n	80068b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006896:	4b65      	ldr	r3, [pc, #404]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	b2d2      	uxtb	r2, r2
 800689c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800689e:	4b63      	ldr	r3, [pc, #396]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0307 	and.w	r3, r3, #7
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d001      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e0b8      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d020      	beq.n	80068fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0304 	and.w	r3, r3, #4
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d005      	beq.n	80068d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068c8:	4b59      	ldr	r3, [pc, #356]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	4a58      	ldr	r2, [pc, #352]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0308 	and.w	r3, r3, #8
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d005      	beq.n	80068ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068e0:	4b53      	ldr	r3, [pc, #332]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	4a52      	ldr	r2, [pc, #328]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068ec:	4b50      	ldr	r3, [pc, #320]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	494d      	ldr	r1, [pc, #308]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80068fa:	4313      	orrs	r3, r2
 80068fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d044      	beq.n	8006994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d107      	bne.n	8006922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006912:	4b47      	ldr	r3, [pc, #284]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d119      	bne.n	8006952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e07f      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	2b02      	cmp	r3, #2
 8006928:	d003      	beq.n	8006932 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800692e:	2b03      	cmp	r3, #3
 8006930:	d107      	bne.n	8006942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006932:	4b3f      	ldr	r3, [pc, #252]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d109      	bne.n	8006952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e06f      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006942:	4b3b      	ldr	r3, [pc, #236]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e067      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006952:	4b37      	ldr	r3, [pc, #220]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	f023 0203 	bic.w	r2, r3, #3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	4934      	ldr	r1, [pc, #208]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006960:	4313      	orrs	r3, r2
 8006962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006964:	f7fd f9dc 	bl	8003d20 <HAL_GetTick>
 8006968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800696a:	e00a      	b.n	8006982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800696c:	f7fd f9d8 	bl	8003d20 <HAL_GetTick>
 8006970:	4602      	mov	r2, r0
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	f241 3288 	movw	r2, #5000	; 0x1388
 800697a:	4293      	cmp	r3, r2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e04f      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006982:	4b2b      	ldr	r3, [pc, #172]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f003 020c 	and.w	r2, r3, #12
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	429a      	cmp	r2, r3
 8006992:	d1eb      	bne.n	800696c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006994:	4b25      	ldr	r3, [pc, #148]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d20c      	bcs.n	80069bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069a2:	4b22      	ldr	r3, [pc, #136]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 80069a4:	683a      	ldr	r2, [r7, #0]
 80069a6:	b2d2      	uxtb	r2, r2
 80069a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069aa:	4b20      	ldr	r3, [pc, #128]	; (8006a2c <HAL_RCC_ClockConfig+0x1b8>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0307 	and.w	r3, r3, #7
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d001      	beq.n	80069bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e032      	b.n	8006a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0304 	and.w	r3, r3, #4
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d008      	beq.n	80069da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069c8:	4b19      	ldr	r3, [pc, #100]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	4916      	ldr	r1, [pc, #88]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f003 0308 	and.w	r3, r3, #8
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d009      	beq.n	80069fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069e6:	4b12      	ldr	r3, [pc, #72]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	00db      	lsls	r3, r3, #3
 80069f4:	490e      	ldr	r1, [pc, #56]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069fa:	f000 f821 	bl	8006a40 <HAL_RCC_GetSysClockFreq>
 80069fe:	4602      	mov	r2, r0
 8006a00:	4b0b      	ldr	r3, [pc, #44]	; (8006a30 <HAL_RCC_ClockConfig+0x1bc>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	091b      	lsrs	r3, r3, #4
 8006a06:	f003 030f 	and.w	r3, r3, #15
 8006a0a:	490a      	ldr	r1, [pc, #40]	; (8006a34 <HAL_RCC_ClockConfig+0x1c0>)
 8006a0c:	5ccb      	ldrb	r3, [r1, r3]
 8006a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a12:	4a09      	ldr	r2, [pc, #36]	; (8006a38 <HAL_RCC_ClockConfig+0x1c4>)
 8006a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a16:	4b09      	ldr	r3, [pc, #36]	; (8006a3c <HAL_RCC_ClockConfig+0x1c8>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7fd f93c 	bl	8003c98 <HAL_InitTick>

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	40023c00 	.word	0x40023c00
 8006a30:	40023800 	.word	0x40023800
 8006a34:	0800b3e8 	.word	0x0800b3e8
 8006a38:	20000000 	.word	0x20000000
 8006a3c:	20000008 	.word	0x20000008

08006a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a44:	b090      	sub	sp, #64	; 0x40
 8006a46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a50:	2300      	movs	r3, #0
 8006a52:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a58:	4b59      	ldr	r3, [pc, #356]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f003 030c 	and.w	r3, r3, #12
 8006a60:	2b08      	cmp	r3, #8
 8006a62:	d00d      	beq.n	8006a80 <HAL_RCC_GetSysClockFreq+0x40>
 8006a64:	2b08      	cmp	r3, #8
 8006a66:	f200 80a1 	bhi.w	8006bac <HAL_RCC_GetSysClockFreq+0x16c>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d002      	beq.n	8006a74 <HAL_RCC_GetSysClockFreq+0x34>
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d003      	beq.n	8006a7a <HAL_RCC_GetSysClockFreq+0x3a>
 8006a72:	e09b      	b.n	8006bac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a74:	4b53      	ldr	r3, [pc, #332]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a76:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006a78:	e09b      	b.n	8006bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a7a:	4b53      	ldr	r3, [pc, #332]	; (8006bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006a7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006a7e:	e098      	b.n	8006bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a80:	4b4f      	ldr	r3, [pc, #316]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a88:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a8a:	4b4d      	ldr	r3, [pc, #308]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d028      	beq.n	8006ae8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a96:	4b4a      	ldr	r3, [pc, #296]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	099b      	lsrs	r3, r3, #6
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	623b      	str	r3, [r7, #32]
 8006aa0:	627a      	str	r2, [r7, #36]	; 0x24
 8006aa2:	6a3b      	ldr	r3, [r7, #32]
 8006aa4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	4b47      	ldr	r3, [pc, #284]	; (8006bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006aac:	fb03 f201 	mul.w	r2, r3, r1
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	fb00 f303 	mul.w	r3, r0, r3
 8006ab6:	4413      	add	r3, r2
 8006ab8:	4a43      	ldr	r2, [pc, #268]	; (8006bc8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006aba:	fba0 1202 	umull	r1, r2, r0, r2
 8006abe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ac0:	460a      	mov	r2, r1
 8006ac2:	62ba      	str	r2, [r7, #40]	; 0x28
 8006ac4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ac6:	4413      	add	r3, r2
 8006ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006acc:	2200      	movs	r2, #0
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	61fa      	str	r2, [r7, #28]
 8006ad2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ad6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006ada:	f7fa f8bd 	bl	8000c58 <__aeabi_uldivmod>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ae6:	e053      	b.n	8006b90 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ae8:	4b35      	ldr	r3, [pc, #212]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	099b      	lsrs	r3, r3, #6
 8006aee:	2200      	movs	r2, #0
 8006af0:	613b      	str	r3, [r7, #16]
 8006af2:	617a      	str	r2, [r7, #20]
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006afa:	f04f 0b00 	mov.w	fp, #0
 8006afe:	4652      	mov	r2, sl
 8006b00:	465b      	mov	r3, fp
 8006b02:	f04f 0000 	mov.w	r0, #0
 8006b06:	f04f 0100 	mov.w	r1, #0
 8006b0a:	0159      	lsls	r1, r3, #5
 8006b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b10:	0150      	lsls	r0, r2, #5
 8006b12:	4602      	mov	r2, r0
 8006b14:	460b      	mov	r3, r1
 8006b16:	ebb2 080a 	subs.w	r8, r2, sl
 8006b1a:	eb63 090b 	sbc.w	r9, r3, fp
 8006b1e:	f04f 0200 	mov.w	r2, #0
 8006b22:	f04f 0300 	mov.w	r3, #0
 8006b26:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b2a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b2e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b32:	ebb2 0408 	subs.w	r4, r2, r8
 8006b36:	eb63 0509 	sbc.w	r5, r3, r9
 8006b3a:	f04f 0200 	mov.w	r2, #0
 8006b3e:	f04f 0300 	mov.w	r3, #0
 8006b42:	00eb      	lsls	r3, r5, #3
 8006b44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b48:	00e2      	lsls	r2, r4, #3
 8006b4a:	4614      	mov	r4, r2
 8006b4c:	461d      	mov	r5, r3
 8006b4e:	eb14 030a 	adds.w	r3, r4, sl
 8006b52:	603b      	str	r3, [r7, #0]
 8006b54:	eb45 030b 	adc.w	r3, r5, fp
 8006b58:	607b      	str	r3, [r7, #4]
 8006b5a:	f04f 0200 	mov.w	r2, #0
 8006b5e:	f04f 0300 	mov.w	r3, #0
 8006b62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b66:	4629      	mov	r1, r5
 8006b68:	028b      	lsls	r3, r1, #10
 8006b6a:	4621      	mov	r1, r4
 8006b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b70:	4621      	mov	r1, r4
 8006b72:	028a      	lsls	r2, r1, #10
 8006b74:	4610      	mov	r0, r2
 8006b76:	4619      	mov	r1, r3
 8006b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	60bb      	str	r3, [r7, #8]
 8006b7e:	60fa      	str	r2, [r7, #12]
 8006b80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b84:	f7fa f868 	bl	8000c58 <__aeabi_uldivmod>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b90:	4b0b      	ldr	r3, [pc, #44]	; (8006bc0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	0c1b      	lsrs	r3, r3, #16
 8006b96:	f003 0303 	and.w	r3, r3, #3
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	005b      	lsls	r3, r3, #1
 8006b9e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006ba0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006baa:	e002      	b.n	8006bb2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bac:	4b05      	ldr	r3, [pc, #20]	; (8006bc4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3740      	adds	r7, #64	; 0x40
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bbe:	bf00      	nop
 8006bc0:	40023800 	.word	0x40023800
 8006bc4:	00f42400 	.word	0x00f42400
 8006bc8:	017d7840 	.word	0x017d7840

08006bcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bd0:	4b03      	ldr	r3, [pc, #12]	; (8006be0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	20000000 	.word	0x20000000

08006be4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006be8:	f7ff fff0 	bl	8006bcc <HAL_RCC_GetHCLKFreq>
 8006bec:	4602      	mov	r2, r0
 8006bee:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	0a9b      	lsrs	r3, r3, #10
 8006bf4:	f003 0307 	and.w	r3, r3, #7
 8006bf8:	4903      	ldr	r1, [pc, #12]	; (8006c08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bfa:	5ccb      	ldrb	r3, [r1, r3]
 8006bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	40023800 	.word	0x40023800
 8006c08:	0800b3f8 	.word	0x0800b3f8

08006c0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c10:	f7ff ffdc 	bl	8006bcc <HAL_RCC_GetHCLKFreq>
 8006c14:	4602      	mov	r2, r0
 8006c16:	4b05      	ldr	r3, [pc, #20]	; (8006c2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	0b5b      	lsrs	r3, r3, #13
 8006c1c:	f003 0307 	and.w	r3, r3, #7
 8006c20:	4903      	ldr	r1, [pc, #12]	; (8006c30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c22:	5ccb      	ldrb	r3, [r1, r3]
 8006c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	40023800 	.word	0x40023800
 8006c30:	0800b3f8 	.word	0x0800b3f8

08006c34 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d105      	bne.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d035      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c5c:	4b67      	ldr	r3, [pc, #412]	; (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c62:	f7fd f85d 	bl	8003d20 <HAL_GetTick>
 8006c66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c68:	e008      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006c6a:	f7fd f859 	bl	8003d20 <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d901      	bls.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e0ba      	b.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c7c:	4b60      	ldr	r3, [pc, #384]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d1f0      	bne.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	019a      	lsls	r2, r3, #6
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	071b      	lsls	r3, r3, #28
 8006c94:	495a      	ldr	r1, [pc, #360]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c9c:	4b57      	ldr	r3, [pc, #348]	; (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ca2:	f7fd f83d 	bl	8003d20 <HAL_GetTick>
 8006ca6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ca8:	e008      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006caa:	f7fd f839 	bl	8003d20 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d901      	bls.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e09a      	b.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cbc:	4b50      	ldr	r3, [pc, #320]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0f0      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	f000 8083 	beq.w	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60fb      	str	r3, [r7, #12]
 8006cda:	4b49      	ldr	r3, [pc, #292]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cde:	4a48      	ldr	r2, [pc, #288]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ce6:	4b46      	ldr	r3, [pc, #280]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006cf2:	4b44      	ldr	r3, [pc, #272]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a43      	ldr	r2, [pc, #268]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cfc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006cfe:	f7fd f80f 	bl	8003d20 <HAL_GetTick>
 8006d02:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d04:	e008      	b.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006d06:	f7fd f80b 	bl	8003d20 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e06c      	b.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d18:	4b3a      	ldr	r3, [pc, #232]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d0f0      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d24:	4b36      	ldr	r3, [pc, #216]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d2c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d02f      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d028      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d42:	4b2f      	ldr	r3, [pc, #188]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d4a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d4c:	4b2e      	ldr	r3, [pc, #184]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d4e:	2201      	movs	r2, #1
 8006d50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d52:	4b2d      	ldr	r3, [pc, #180]	; (8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d54:	2200      	movs	r2, #0
 8006d56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d58:	4a29      	ldr	r2, [pc, #164]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d5e:	4b28      	ldr	r3, [pc, #160]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d114      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d6a:	f7fc ffd9 	bl	8003d20 <HAL_GetTick>
 8006d6e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d70:	e00a      	b.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d72:	f7fc ffd5 	bl	8003d20 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d901      	bls.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e034      	b.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d88:	4b1d      	ldr	r3, [pc, #116]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d8c:	f003 0302 	and.w	r3, r3, #2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d0ee      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006da0:	d10d      	bne.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006da2:	4b17      	ldr	r3, [pc, #92]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006db6:	4912      	ldr	r1, [pc, #72]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	608b      	str	r3, [r1, #8]
 8006dbc:	e005      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006dbe:	4b10      	ldr	r3, [pc, #64]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	4a0f      	ldr	r2, [pc, #60]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dc4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006dc8:	6093      	str	r3, [r2, #8]
 8006dca:	4b0d      	ldr	r3, [pc, #52]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dcc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dd6:	490a      	ldr	r1, [pc, #40]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0308 	and.w	r3, r3, #8
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	7c1a      	ldrb	r2, [r3, #16]
 8006dec:	4b07      	ldr	r3, [pc, #28]	; (8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006dee:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	42470068 	.word	0x42470068
 8006e00:	40023800 	.word	0x40023800
 8006e04:	40007000 	.word	0x40007000
 8006e08:	42470e40 	.word	0x42470e40
 8006e0c:	424711e0 	.word	0x424711e0

08006e10 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e066      	b.n	8006ef4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	7f5b      	ldrb	r3, [r3, #29]
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d105      	bne.n	8006e3c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7fc fa8a 	bl	8003350 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	22ca      	movs	r2, #202	; 0xca
 8006e48:	625a      	str	r2, [r3, #36]	; 0x24
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2253      	movs	r2, #83	; 0x53
 8006e50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 f998 	bl	8007188 <RTC_EnterInitMode>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d12c      	bne.n	8006ebc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	6812      	ldr	r2, [r2, #0]
 8006e6c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006e70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e74:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	6899      	ldr	r1, [r3, #8]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	431a      	orrs	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	68d2      	ldr	r2, [r2, #12]
 8006e9c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	6919      	ldr	r1, [r3, #16]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	041a      	lsls	r2, r3, #16
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f99f 	bl	80071f6 <RTC_ExitInitMode>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006ebc:	7bfb      	ldrb	r3, [r7, #15]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d113      	bne.n	8006eea <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ed0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	699a      	ldr	r2, [r3, #24]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	22ff      	movs	r2, #255	; 0xff
 8006ef0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006efc:	b590      	push	{r4, r7, lr}
 8006efe:	b087      	sub	sp, #28
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	7f1b      	ldrb	r3, [r3, #28]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_RTC_SetTime+0x1c>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e087      	b.n	8007028 <HAL_RTC_SetTime+0x12c>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2202      	movs	r2, #2
 8006f22:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d126      	bne.n	8006f78 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d102      	bne.n	8006f3e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 f97c 	bl	8007240 <RTC_ByteToBcd2>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	785b      	ldrb	r3, [r3, #1]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f000 f975 	bl	8007240 <RTC_ByteToBcd2>
 8006f56:	4603      	mov	r3, r0
 8006f58:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f5a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	789b      	ldrb	r3, [r3, #2]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f000 f96d 	bl	8007240 <RTC_ByteToBcd2>
 8006f66:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f68:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	78db      	ldrb	r3, [r3, #3]
 8006f70:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f72:	4313      	orrs	r3, r2
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	e018      	b.n	8006faa <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d102      	bne.n	8006f8c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	785b      	ldrb	r3, [r3, #1]
 8006f96:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006f98:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006f9e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	78db      	ldrb	r3, [r3, #3]
 8006fa4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	22ca      	movs	r2, #202	; 0xca
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2253      	movs	r2, #83	; 0x53
 8006fb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 f8e4 	bl	8007188 <RTC_EnterInitMode>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006fc4:	7cfb      	ldrb	r3, [r7, #19]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d120      	bne.n	800700c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006fd4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006fd8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fe8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6899      	ldr	r1, [r3, #8]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	68da      	ldr	r2, [r3, #12]
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	431a      	orrs	r2, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 f8f7 	bl	80071f6 <RTC_ExitInitMode>
 8007008:	4603      	mov	r3, r0
 800700a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800700c:	7cfb      	ldrb	r3, [r7, #19]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d102      	bne.n	8007018 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	22ff      	movs	r2, #255	; 0xff
 800701e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	771a      	strb	r2, [r3, #28]

  return status;
 8007026:	7cfb      	ldrb	r3, [r7, #19]
}
 8007028:	4618      	mov	r0, r3
 800702a:	371c      	adds	r7, #28
 800702c:	46bd      	mov	sp, r7
 800702e:	bd90      	pop	{r4, r7, pc}

08007030 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007030:	b590      	push	{r4, r7, lr}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	7f1b      	ldrb	r3, [r3, #28]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d101      	bne.n	800704c <HAL_RTC_SetDate+0x1c>
 8007048:	2302      	movs	r3, #2
 800704a:	e071      	b.n	8007130 <HAL_RTC_SetDate+0x100>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2201      	movs	r2, #1
 8007050:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2202      	movs	r2, #2
 8007056:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10e      	bne.n	800707c <HAL_RTC_SetDate+0x4c>
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	785b      	ldrb	r3, [r3, #1]
 8007062:	f003 0310 	and.w	r3, r3, #16
 8007066:	2b00      	cmp	r3, #0
 8007068:	d008      	beq.n	800707c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	785b      	ldrb	r3, [r3, #1]
 800706e:	f023 0310 	bic.w	r3, r3, #16
 8007072:	b2db      	uxtb	r3, r3
 8007074:	330a      	adds	r3, #10
 8007076:	b2da      	uxtb	r2, r3
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d11c      	bne.n	80070bc <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	78db      	ldrb	r3, [r3, #3]
 8007086:	4618      	mov	r0, r3
 8007088:	f000 f8da 	bl	8007240 <RTC_ByteToBcd2>
 800708c:	4603      	mov	r3, r0
 800708e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	4618      	mov	r0, r3
 8007096:	f000 f8d3 	bl	8007240 <RTC_ByteToBcd2>
 800709a:	4603      	mov	r3, r0
 800709c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800709e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	789b      	ldrb	r3, [r3, #2]
 80070a4:	4618      	mov	r0, r3
 80070a6:	f000 f8cb 	bl	8007240 <RTC_ByteToBcd2>
 80070aa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80070ac:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80070b6:	4313      	orrs	r3, r2
 80070b8:	617b      	str	r3, [r7, #20]
 80070ba:	e00e      	b.n	80070da <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	78db      	ldrb	r3, [r3, #3]
 80070c0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	785b      	ldrb	r3, [r3, #1]
 80070c6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070c8:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80070ce:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80070d6:	4313      	orrs	r3, r2
 80070d8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	22ca      	movs	r2, #202	; 0xca
 80070e0:	625a      	str	r2, [r3, #36]	; 0x24
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2253      	movs	r2, #83	; 0x53
 80070e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f000 f84c 	bl	8007188 <RTC_EnterInitMode>
 80070f0:	4603      	mov	r3, r0
 80070f2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80070f4:	7cfb      	ldrb	r3, [r7, #19]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10c      	bne.n	8007114 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007104:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007108:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f000 f873 	bl	80071f6 <RTC_ExitInitMode>
 8007110:	4603      	mov	r3, r0
 8007112:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007114:	7cfb      	ldrb	r3, [r7, #19]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d102      	bne.n	8007120 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2201      	movs	r2, #1
 800711e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	22ff      	movs	r2, #255	; 0xff
 8007126:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	771a      	strb	r2, [r3, #28]

  return status;
 800712e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007130:	4618      	mov	r0, r3
 8007132:	371c      	adds	r7, #28
 8007134:	46bd      	mov	sp, r7
 8007136:	bd90      	pop	{r4, r7, pc}

08007138 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007140:	2300      	movs	r3, #0
 8007142:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68da      	ldr	r2, [r3, #12]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007152:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007154:	f7fc fde4 	bl	8003d20 <HAL_GetTick>
 8007158:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800715a:	e009      	b.n	8007170 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800715c:	f7fc fde0 	bl	8003d20 <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800716a:	d901      	bls.n	8007170 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e007      	b.n	8007180 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0ee      	beq.n	800715c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007190:	2300      	movs	r3, #0
 8007192:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007194:	2300      	movs	r3, #0
 8007196:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d122      	bne.n	80071ec <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	68da      	ldr	r2, [r3, #12]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80071b4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80071b6:	f7fc fdb3 	bl	8003d20 <HAL_GetTick>
 80071ba:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071bc:	e00c      	b.n	80071d8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071be:	f7fc fdaf 	bl	8003d20 <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071cc:	d904      	bls.n	80071d8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2204      	movs	r2, #4
 80071d2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d102      	bne.n	80071ec <RTC_EnterInitMode+0x64>
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d1e8      	bne.n	80071be <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80071ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b084      	sub	sp, #16
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68da      	ldr	r2, [r3, #12]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007210:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	f003 0320 	and.w	r3, r3, #32
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10a      	bne.n	8007236 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f7ff ff89 	bl	8007138 <HAL_RTC_WaitForSynchro>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d004      	beq.n	8007236 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2204      	movs	r2, #4
 8007230:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007236:	7bfb      	ldrb	r3, [r7, #15]
}
 8007238:	4618      	mov	r0, r3
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	4603      	mov	r3, r0
 8007248:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800724a:	2300      	movs	r3, #0
 800724c:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800724e:	e005      	b.n	800725c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007250:	7bfb      	ldrb	r3, [r7, #15]
 8007252:	3301      	adds	r3, #1
 8007254:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007256:	79fb      	ldrb	r3, [r7, #7]
 8007258:	3b0a      	subs	r3, #10
 800725a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	2b09      	cmp	r3, #9
 8007260:	d8f6      	bhi.n	8007250 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007262:	7bfb      	ldrb	r3, [r7, #15]
 8007264:	011b      	lsls	r3, r3, #4
 8007266:	b2da      	uxtb	r2, r3
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	4313      	orrs	r3, r2
 800726c:	b2db      	uxtb	r3, r3
}
 800726e:	4618      	mov	r0, r3
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b086      	sub	sp, #24
 800727e:	af00      	add	r7, sp, #0
 8007280:	60f8      	str	r0, [r7, #12]
 8007282:	60b9      	str	r1, [r7, #8]
 8007284:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	7f1b      	ldrb	r3, [r3, #28]
 800728e:	2b01      	cmp	r3, #1
 8007290:	d101      	bne.n	8007296 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 8007292:	2302      	movs	r3, #2
 8007294:	e08a      	b.n	80073ac <HAL_RTCEx_SetWakeUpTimer+0x132>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2201      	movs	r2, #1
 800729a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2202      	movs	r2, #2
 80072a0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	22ca      	movs	r2, #202	; 0xca
 80072a8:	625a      	str	r2, [r3, #36]	; 0x24
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2253      	movs	r2, #83	; 0x53
 80072b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d01e      	beq.n	80072fe <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 80072c0:	f7fc fd2e 	bl	8003d20 <HAL_GetTick>
 80072c4:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80072c6:	e013      	b.n	80072f0 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80072c8:	f7fc fd2a 	bl	8003d20 <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072d6:	d90b      	bls.n	80072f0 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	22ff      	movs	r2, #255	; 0xff
 80072de:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2203      	movs	r2, #3
 80072e4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e05d      	b.n	80073ac <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f003 0304 	and.w	r3, r3, #4
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1e4      	bne.n	80072c8 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689a      	ldr	r2, [r3, #8]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800730c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	b2da      	uxtb	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800731e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007320:	f7fc fcfe 	bl	8003d20 <HAL_GetTick>
 8007324:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007326:	e013      	b.n	8007350 <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007328:	f7fc fcfa 	bl	8003d20 <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007336:	d90b      	bls.n	8007350 <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	22ff      	movs	r2, #255	; 0xff
 800733e:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2203      	movs	r2, #3
 8007344:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e02d      	b.n	80073ac <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	f003 0304 	and.w	r3, r3, #4
 800735a:	2b00      	cmp	r3, #0
 800735c:	d0e4      	beq.n	8007328 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0207 	bic.w	r2, r2, #7
 800736c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	6899      	ldr	r1, [r3, #8]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	430a      	orrs	r2, r1
 800737c:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68ba      	ldr	r2, [r7, #8]
 8007384:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	689a      	ldr	r2, [r3, #8]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007394:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	22ff      	movs	r2, #255	; 0xff
 800739c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2201      	movs	r2, #1
 80073a2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3718      	adds	r7, #24
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b087      	sub	sp, #28
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80073c0:	4b59      	ldr	r3, [pc, #356]	; (8007528 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a59      	ldr	r2, [pc, #356]	; (800752c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80073c6:	fba2 2303 	umull	r2, r3, r2, r3
 80073ca:	0adb      	lsrs	r3, r3, #11
 80073cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80073d0:	fb02 f303 	mul.w	r3, r2, r3
 80073d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	7f1b      	ldrb	r3, [r3, #28]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d101      	bne.n	80073e2 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 80073de:	2302      	movs	r3, #2
 80073e0:	e09b      	b.n	800751a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2201      	movs	r2, #1
 80073e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2202      	movs	r2, #2
 80073ec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	22ca      	movs	r2, #202	; 0xca
 80073f4:	625a      	str	r2, [r3, #36]	; 0x24
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2253      	movs	r2, #83	; 0x53
 80073fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007408:	2b00      	cmp	r3, #0
 800740a:	d017      	beq.n	800743c <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	1e5a      	subs	r2, r3, #1
 8007410:	617a      	str	r2, [r7, #20]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10b      	bne.n	800742e <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	22ff      	movs	r2, #255	; 0xff
 800741c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2203      	movs	r2, #3
 8007422:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800742a:	2303      	movs	r3, #3
 800742c:	e075      	b.n	800751a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	f003 0304 	and.w	r3, r3, #4
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e7      	bne.n	800740c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800744a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	b2da      	uxtb	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800745c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800745e:	4b32      	ldr	r3, [pc, #200]	; (8007528 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a32      	ldr	r2, [pc, #200]	; (800752c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8007464:	fba2 2303 	umull	r2, r3, r2, r3
 8007468:	0adb      	lsrs	r3, r3, #11
 800746a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800746e:	fb02 f303 	mul.w	r3, r2, r3
 8007472:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	1e5a      	subs	r2, r3, #1
 8007478:	617a      	str	r2, [r7, #20]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d10b      	bne.n	8007496 <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	22ff      	movs	r2, #255	; 0xff
 8007484:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2203      	movs	r2, #3
 800748a:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e041      	b.n	800751a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f003 0304 	and.w	r3, r3, #4
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0e7      	beq.n	8007474 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0207 	bic.w	r2, r2, #7
 80074b2:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6899      	ldr	r1, [r3, #8]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	430a      	orrs	r2, r1
 80074c2:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68ba      	ldr	r2, [r7, #8]
 80074ca:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80074cc:	4b18      	ldr	r3, [pc, #96]	; (8007530 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a17      	ldr	r2, [pc, #92]	; (8007530 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074d6:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80074d8:	4b15      	ldr	r3, [pc, #84]	; (8007530 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	4a14      	ldr	r2, [pc, #80]	; (8007530 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80074de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80074e2:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074f2:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689a      	ldr	r2, [r3, #8]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007502:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	22ff      	movs	r2, #255	; 0xff
 800750a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2201      	movs	r2, #1
 8007510:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	20000000 	.word	0x20000000
 800752c:	10624dd3 	.word	0x10624dd3
 8007530:	40013c00 	.word	0x40013c00

08007534 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800753c:	2300      	movs	r3, #0
 800753e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	7f1b      	ldrb	r3, [r3, #28]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d101      	bne.n	800754c <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8007548:	2302      	movs	r3, #2
 800754a:	e047      	b.n	80075dc <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2202      	movs	r2, #2
 8007556:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	22ca      	movs	r2, #202	; 0xca
 800755e:	625a      	str	r2, [r3, #36]	; 0x24
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2253      	movs	r2, #83	; 0x53
 8007566:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	689a      	ldr	r2, [r3, #8]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007576:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689a      	ldr	r2, [r3, #8]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007586:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007588:	f7fc fbca 	bl	8003d20 <HAL_GetTick>
 800758c:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800758e:	e013      	b.n	80075b8 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007590:	f7fc fbc6 	bl	8003d20 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800759e:	d90b      	bls.n	80075b8 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	22ff      	movs	r2, #255	; 0xff
 80075a6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2203      	movs	r2, #3
 80075ac:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e011      	b.n	80075dc <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	f003 0304 	and.w	r3, r3, #4
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0e4      	beq.n	8007590 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	22ff      	movs	r2, #255	; 0xff
 80075cc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80075f0:	2300      	movs	r3, #0
 80075f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	3350      	adds	r3, #80	; 0x50
 80075fa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	4413      	add	r3, r2
 8007604:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	601a      	str	r2, [r3, #0]
}
 800760c:	bf00      	nop
 800760e:	371c      	adds	r7, #28
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3350      	adds	r3, #80	; 0x50
 800762c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	4413      	add	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e07b      	b.n	8007752 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765e:	2b00      	cmp	r3, #0
 8007660:	d108      	bne.n	8007674 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800766a:	d009      	beq.n	8007680 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	61da      	str	r2, [r3, #28]
 8007672:	e005      	b.n	8007680 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2200      	movs	r2, #0
 8007684:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fb fe84 	bl	80033a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076d2:	431a      	orrs	r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	f003 0302 	and.w	r3, r3, #2
 80076dc:	431a      	orrs	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	431a      	orrs	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076fa:	431a      	orrs	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a1b      	ldr	r3, [r3, #32]
 8007700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007704:	ea42 0103 	orr.w	r1, r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	430a      	orrs	r2, r1
 8007716:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	f003 0104 	and.w	r1, r3, #4
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007726:	f003 0210 	and.w	r2, r3, #16
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	430a      	orrs	r2, r1
 8007730:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	69da      	ldr	r2, [r3, #28]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007740:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3708      	adds	r7, #8
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b088      	sub	sp, #32
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	603b      	str	r3, [r7, #0]
 8007766:	4613      	mov	r3, r2
 8007768:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800776a:	2300      	movs	r3, #0
 800776c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007774:	2b01      	cmp	r3, #1
 8007776:	d101      	bne.n	800777c <HAL_SPI_Transmit+0x22>
 8007778:	2302      	movs	r3, #2
 800777a:	e126      	b.n	80079ca <HAL_SPI_Transmit+0x270>
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007784:	f7fc facc 	bl	8003d20 <HAL_GetTick>
 8007788:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800778a:	88fb      	ldrh	r3, [r7, #6]
 800778c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007794:	b2db      	uxtb	r3, r3
 8007796:	2b01      	cmp	r3, #1
 8007798:	d002      	beq.n	80077a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800779a:	2302      	movs	r3, #2
 800779c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800779e:	e10b      	b.n	80079b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d002      	beq.n	80077ac <HAL_SPI_Transmit+0x52>
 80077a6:	88fb      	ldrh	r3, [r7, #6]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d102      	bne.n	80077b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077b0:	e102      	b.n	80079b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2203      	movs	r2, #3
 80077b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	68ba      	ldr	r2, [r7, #8]
 80077c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	88fa      	ldrh	r2, [r7, #6]
 80077ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	88fa      	ldrh	r2, [r7, #6]
 80077d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077f8:	d10f      	bne.n	800781a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007808:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007818:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007824:	2b40      	cmp	r3, #64	; 0x40
 8007826:	d007      	beq.n	8007838 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007836:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007840:	d14b      	bne.n	80078da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d002      	beq.n	8007850 <HAL_SPI_Transmit+0xf6>
 800784a:	8afb      	ldrh	r3, [r7, #22]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d13e      	bne.n	80078ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007854:	881a      	ldrh	r2, [r3, #0]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	1c9a      	adds	r2, r3, #2
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800786a:	b29b      	uxth	r3, r3
 800786c:	3b01      	subs	r3, #1
 800786e:	b29a      	uxth	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007874:	e02b      	b.n	80078ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	f003 0302 	and.w	r3, r3, #2
 8007880:	2b02      	cmp	r3, #2
 8007882:	d112      	bne.n	80078aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007888:	881a      	ldrh	r2, [r3, #0]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007894:	1c9a      	adds	r2, r3, #2
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80078a8:	e011      	b.n	80078ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078aa:	f7fc fa39 	bl	8003d20 <HAL_GetTick>
 80078ae:	4602      	mov	r2, r0
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d803      	bhi.n	80078c2 <HAL_SPI_Transmit+0x168>
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c0:	d102      	bne.n	80078c8 <HAL_SPI_Transmit+0x16e>
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d102      	bne.n	80078ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80078c8:	2303      	movs	r3, #3
 80078ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078cc:	e074      	b.n	80079b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1ce      	bne.n	8007876 <HAL_SPI_Transmit+0x11c>
 80078d8:	e04c      	b.n	8007974 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <HAL_SPI_Transmit+0x18e>
 80078e2:	8afb      	ldrh	r3, [r7, #22]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d140      	bne.n	800796a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	330c      	adds	r3, #12
 80078f2:	7812      	ldrb	r2, [r2, #0]
 80078f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078fa:	1c5a      	adds	r2, r3, #1
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007904:	b29b      	uxth	r3, r3
 8007906:	3b01      	subs	r3, #1
 8007908:	b29a      	uxth	r2, r3
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800790e:	e02c      	b.n	800796a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f003 0302 	and.w	r3, r3, #2
 800791a:	2b02      	cmp	r3, #2
 800791c:	d113      	bne.n	8007946 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	330c      	adds	r3, #12
 8007928:	7812      	ldrb	r2, [r2, #0]
 800792a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007930:	1c5a      	adds	r2, r3, #1
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	86da      	strh	r2, [r3, #54]	; 0x36
 8007944:	e011      	b.n	800796a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007946:	f7fc f9eb 	bl	8003d20 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	683a      	ldr	r2, [r7, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d803      	bhi.n	800795e <HAL_SPI_Transmit+0x204>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800795c:	d102      	bne.n	8007964 <HAL_SPI_Transmit+0x20a>
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d102      	bne.n	800796a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007968:	e026      	b.n	80079b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800796e:	b29b      	uxth	r3, r3
 8007970:	2b00      	cmp	r3, #0
 8007972:	d1cd      	bne.n	8007910 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007974:	69ba      	ldr	r2, [r7, #24]
 8007976:	6839      	ldr	r1, [r7, #0]
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 fa55 	bl	8007e28 <SPI_EndRxTxTransaction>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d002      	beq.n	800798a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10a      	bne.n	80079a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007992:	2300      	movs	r3, #0
 8007994:	613b      	str	r3, [r7, #16]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	613b      	str	r3, [r7, #16]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	613b      	str	r3, [r7, #16]
 80079a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	77fb      	strb	r3, [r7, #31]
 80079b4:	e000      	b.n	80079b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80079b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3720      	adds	r7, #32
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b08c      	sub	sp, #48	; 0x30
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	60f8      	str	r0, [r7, #12]
 80079da:	60b9      	str	r1, [r7, #8]
 80079dc:	607a      	str	r2, [r7, #4]
 80079de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079e0:	2301      	movs	r3, #1
 80079e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80079e4:	2300      	movs	r3, #0
 80079e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d101      	bne.n	80079f8 <HAL_SPI_TransmitReceive+0x26>
 80079f4:	2302      	movs	r3, #2
 80079f6:	e18a      	b.n	8007d0e <HAL_SPI_TransmitReceive+0x33c>
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a00:	f7fc f98e 	bl	8003d20 <HAL_GetTick>
 8007a04:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007a16:	887b      	ldrh	r3, [r7, #2]
 8007a18:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d00f      	beq.n	8007a42 <HAL_SPI_TransmitReceive+0x70>
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a28:	d107      	bne.n	8007a3a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d103      	bne.n	8007a3a <HAL_SPI_TransmitReceive+0x68>
 8007a32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a36:	2b04      	cmp	r3, #4
 8007a38:	d003      	beq.n	8007a42 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a40:	e15b      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d005      	beq.n	8007a54 <HAL_SPI_TransmitReceive+0x82>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d002      	beq.n	8007a54 <HAL_SPI_TransmitReceive+0x82>
 8007a4e:	887b      	ldrh	r3, [r7, #2]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d103      	bne.n	8007a5c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a5a:	e14e      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	2b04      	cmp	r3, #4
 8007a66:	d003      	beq.n	8007a70 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2205      	movs	r2, #5
 8007a6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	887a      	ldrh	r2, [r7, #2]
 8007a80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	887a      	ldrh	r2, [r7, #2]
 8007a86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	887a      	ldrh	r2, [r7, #2]
 8007a92:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	887a      	ldrh	r2, [r7, #2]
 8007a98:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab0:	2b40      	cmp	r3, #64	; 0x40
 8007ab2:	d007      	beq.n	8007ac4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ac2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	68db      	ldr	r3, [r3, #12]
 8007ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007acc:	d178      	bne.n	8007bc0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d002      	beq.n	8007adc <HAL_SPI_TransmitReceive+0x10a>
 8007ad6:	8b7b      	ldrh	r3, [r7, #26]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d166      	bne.n	8007baa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae0:	881a      	ldrh	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aec:	1c9a      	adds	r2, r3, #2
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	3b01      	subs	r3, #1
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b00:	e053      	b.n	8007baa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 0302 	and.w	r3, r3, #2
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d11b      	bne.n	8007b48 <HAL_SPI_TransmitReceive+0x176>
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d016      	beq.n	8007b48 <HAL_SPI_TransmitReceive+0x176>
 8007b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d113      	bne.n	8007b48 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b24:	881a      	ldrh	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b30:	1c9a      	adds	r2, r3, #2
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b44:	2300      	movs	r3, #0
 8007b46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d119      	bne.n	8007b8a <HAL_SPI_TransmitReceive+0x1b8>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d014      	beq.n	8007b8a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68da      	ldr	r2, [r3, #12]
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6a:	b292      	uxth	r2, r2
 8007b6c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b72:	1c9a      	adds	r2, r3, #2
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	b29a      	uxth	r2, r3
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b86:	2301      	movs	r3, #1
 8007b88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b8a:	f7fc f8c9 	bl	8003d20 <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d807      	bhi.n	8007baa <HAL_SPI_TransmitReceive+0x1d8>
 8007b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba0:	d003      	beq.n	8007baa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ba8:	e0a7      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1a6      	bne.n	8007b02 <HAL_SPI_TransmitReceive+0x130>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1a1      	bne.n	8007b02 <HAL_SPI_TransmitReceive+0x130>
 8007bbe:	e07c      	b.n	8007cba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <HAL_SPI_TransmitReceive+0x1fc>
 8007bc8:	8b7b      	ldrh	r3, [r7, #26]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d16b      	bne.n	8007ca6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	330c      	adds	r3, #12
 8007bd8:	7812      	ldrb	r2, [r2, #0]
 8007bda:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be0:	1c5a      	adds	r2, r3, #1
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bf4:	e057      	b.n	8007ca6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f003 0302 	and.w	r3, r3, #2
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d11c      	bne.n	8007c3e <HAL_SPI_TransmitReceive+0x26c>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d017      	beq.n	8007c3e <HAL_SPI_TransmitReceive+0x26c>
 8007c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d114      	bne.n	8007c3e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	330c      	adds	r3, #12
 8007c1e:	7812      	ldrb	r2, [r2, #0]
 8007c20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c26:	1c5a      	adds	r2, r3, #1
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	3b01      	subs	r3, #1
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f003 0301 	and.w	r3, r3, #1
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d119      	bne.n	8007c80 <HAL_SPI_TransmitReceive+0x2ae>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d014      	beq.n	8007c80 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c68:	1c5a      	adds	r2, r3, #1
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	3b01      	subs	r3, #1
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c80:	f7fc f84e 	bl	8003d20 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d803      	bhi.n	8007c98 <HAL_SPI_TransmitReceive+0x2c6>
 8007c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c96:	d102      	bne.n	8007c9e <HAL_SPI_TransmitReceive+0x2cc>
 8007c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d103      	bne.n	8007ca6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ca4:	e029      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1a2      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x224>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d19d      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cbc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f000 f8b2 	bl	8007e28 <SPI_EndRxTxTransaction>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d006      	beq.n	8007cd8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007cd6:	e010      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d10b      	bne.n	8007cf8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	617b      	str	r3, [r7, #20]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	617b      	str	r3, [r7, #20]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	617b      	str	r3, [r7, #20]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	e000      	b.n	8007cfa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007cf8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3730      	adds	r7, #48	; 0x30
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b088      	sub	sp, #32
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	603b      	str	r3, [r7, #0]
 8007d24:	4613      	mov	r3, r2
 8007d26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d28:	f7fb fffa 	bl	8003d20 <HAL_GetTick>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d30:	1a9b      	subs	r3, r3, r2
 8007d32:	683a      	ldr	r2, [r7, #0]
 8007d34:	4413      	add	r3, r2
 8007d36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d38:	f7fb fff2 	bl	8003d20 <HAL_GetTick>
 8007d3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d3e:	4b39      	ldr	r3, [pc, #228]	; (8007e24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	015b      	lsls	r3, r3, #5
 8007d44:	0d1b      	lsrs	r3, r3, #20
 8007d46:	69fa      	ldr	r2, [r7, #28]
 8007d48:	fb02 f303 	mul.w	r3, r2, r3
 8007d4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d4e:	e054      	b.n	8007dfa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d56:	d050      	beq.n	8007dfa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d58:	f7fb ffe2 	bl	8003d20 <HAL_GetTick>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	69fa      	ldr	r2, [r7, #28]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d902      	bls.n	8007d6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d13d      	bne.n	8007dea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685a      	ldr	r2, [r3, #4]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d86:	d111      	bne.n	8007dac <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d90:	d004      	beq.n	8007d9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d9a:	d107      	bne.n	8007dac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007daa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007db4:	d10f      	bne.n	8007dd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dc4:	601a      	str	r2, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e017      	b.n	8007e1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	4013      	ands	r3, r2
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	bf0c      	ite	eq
 8007e0a:	2301      	moveq	r3, #1
 8007e0c:	2300      	movne	r3, #0
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	461a      	mov	r2, r3
 8007e12:	79fb      	ldrb	r3, [r7, #7]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d19b      	bne.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3720      	adds	r7, #32
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	20000000 	.word	0x20000000

08007e28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b088      	sub	sp, #32
 8007e2c:	af02      	add	r7, sp, #8
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e34:	4b1b      	ldr	r3, [pc, #108]	; (8007ea4 <SPI_EndRxTxTransaction+0x7c>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a1b      	ldr	r2, [pc, #108]	; (8007ea8 <SPI_EndRxTxTransaction+0x80>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	0d5b      	lsrs	r3, r3, #21
 8007e40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e44:	fb02 f303 	mul.w	r3, r2, r3
 8007e48:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e52:	d112      	bne.n	8007e7a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	2180      	movs	r1, #128	; 0x80
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f7ff ff5a 	bl	8007d18 <SPI_WaitFlagStateUntilTimeout>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d016      	beq.n	8007e98 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6e:	f043 0220 	orr.w	r2, r3, #32
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e00f      	b.n	8007e9a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00a      	beq.n	8007e96 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	3b01      	subs	r3, #1
 8007e84:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e90:	2b80      	cmp	r3, #128	; 0x80
 8007e92:	d0f2      	beq.n	8007e7a <SPI_EndRxTxTransaction+0x52>
 8007e94:	e000      	b.n	8007e98 <SPI_EndRxTxTransaction+0x70>
        break;
 8007e96:	bf00      	nop
  }

  return HAL_OK;
 8007e98:	2300      	movs	r3, #0
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3718      	adds	r7, #24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	20000000 	.word	0x20000000
 8007ea8:	165e9f81 	.word	0x165e9f81

08007eac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e03f      	b.n	8007f3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d106      	bne.n	8007ed8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f7fb fab0 	bl	8003438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2224      	movs	r2, #36	; 0x24
 8007edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007eee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 f929 	bl	8008148 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	691a      	ldr	r2, [r3, #16]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695a      	ldr	r2, [r3, #20]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b08a      	sub	sp, #40	; 0x28
 8007f4a:	af02      	add	r7, sp, #8
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	4613      	mov	r3, r2
 8007f54:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	d17c      	bne.n	8008060 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <HAL_UART_Transmit+0x2c>
 8007f6c:	88fb      	ldrh	r3, [r7, #6]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e075      	b.n	8008062 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d101      	bne.n	8007f84 <HAL_UART_Transmit+0x3e>
 8007f80:	2302      	movs	r3, #2
 8007f82:	e06e      	b.n	8008062 <HAL_UART_Transmit+0x11c>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2221      	movs	r2, #33	; 0x21
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f9a:	f7fb fec1 	bl	8003d20 <HAL_GetTick>
 8007f9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	88fa      	ldrh	r2, [r7, #6]
 8007fa4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fb4:	d108      	bne.n	8007fc8 <HAL_UART_Transmit+0x82>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d104      	bne.n	8007fc8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	61bb      	str	r3, [r7, #24]
 8007fc6:	e003      	b.n	8007fd0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007fd8:	e02a      	b.n	8008030 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	2180      	movs	r1, #128	; 0x80
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 f840 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e036      	b.n	8008062 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10b      	bne.n	8008012 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008008:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	3302      	adds	r3, #2
 800800e:	61bb      	str	r3, [r7, #24]
 8008010:	e007      	b.n	8008022 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	781a      	ldrb	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	3301      	adds	r3, #1
 8008020:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008026:	b29b      	uxth	r3, r3
 8008028:	3b01      	subs	r3, #1
 800802a:	b29a      	uxth	r2, r3
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008034:	b29b      	uxth	r3, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1cf      	bne.n	8007fda <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2200      	movs	r2, #0
 8008042:	2140      	movs	r1, #64	; 0x40
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f000 f810 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e006      	b.n	8008062 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2220      	movs	r2, #32
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	e000      	b.n	8008062 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008060:	2302      	movs	r3, #2
  }
}
 8008062:	4618      	mov	r0, r3
 8008064:	3720      	adds	r7, #32
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b090      	sub	sp, #64	; 0x40
 800806e:	af00      	add	r7, sp, #0
 8008070:	60f8      	str	r0, [r7, #12]
 8008072:	60b9      	str	r1, [r7, #8]
 8008074:	603b      	str	r3, [r7, #0]
 8008076:	4613      	mov	r3, r2
 8008078:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800807a:	e050      	b.n	800811e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800807c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800807e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008082:	d04c      	beq.n	800811e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008086:	2b00      	cmp	r3, #0
 8008088:	d007      	beq.n	800809a <UART_WaitOnFlagUntilTimeout+0x30>
 800808a:	f7fb fe49 	bl	8003d20 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008096:	429a      	cmp	r2, r3
 8008098:	d241      	bcs.n	800811e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	330c      	adds	r3, #12
 80080a0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	330c      	adds	r3, #12
 80080b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080ba:	637a      	str	r2, [r7, #52]	; 0x34
 80080bc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80080c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e5      	bne.n	800809a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3314      	adds	r3, #20
 80080d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	613b      	str	r3, [r7, #16]
   return(result);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f023 0301 	bic.w	r3, r3, #1
 80080e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3314      	adds	r3, #20
 80080ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080ee:	623a      	str	r2, [r7, #32]
 80080f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	69f9      	ldr	r1, [r7, #28]
 80080f4:	6a3a      	ldr	r2, [r7, #32]
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e5      	bne.n	80080ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2220      	movs	r2, #32
 8008106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e00f      	b.n	800813e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	4013      	ands	r3, r2
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	429a      	cmp	r2, r3
 800812c:	bf0c      	ite	eq
 800812e:	2301      	moveq	r3, #1
 8008130:	2300      	movne	r3, #0
 8008132:	b2db      	uxtb	r3, r3
 8008134:	461a      	mov	r2, r3
 8008136:	79fb      	ldrb	r3, [r7, #7]
 8008138:	429a      	cmp	r2, r3
 800813a:	d09f      	beq.n	800807c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3740      	adds	r7, #64	; 0x40
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800814c:	b0c0      	sub	sp, #256	; 0x100
 800814e:	af00      	add	r7, sp, #0
 8008150:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008164:	68d9      	ldr	r1, [r3, #12]
 8008166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	ea40 0301 	orr.w	r3, r0, r1
 8008170:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008176:	689a      	ldr	r2, [r3, #8]
 8008178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	431a      	orrs	r2, r3
 8008180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	431a      	orrs	r2, r3
 8008188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800818c:	69db      	ldr	r3, [r3, #28]
 800818e:	4313      	orrs	r3, r2
 8008190:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80081a0:	f021 010c 	bic.w	r1, r1, #12
 80081a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80081ae:	430b      	orrs	r3, r1
 80081b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80081b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80081be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081c2:	6999      	ldr	r1, [r3, #24]
 80081c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	ea40 0301 	orr.w	r3, r0, r1
 80081ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80081d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	4b8f      	ldr	r3, [pc, #572]	; (8008414 <UART_SetConfig+0x2cc>)
 80081d8:	429a      	cmp	r2, r3
 80081da:	d005      	beq.n	80081e8 <UART_SetConfig+0xa0>
 80081dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	4b8d      	ldr	r3, [pc, #564]	; (8008418 <UART_SetConfig+0x2d0>)
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d104      	bne.n	80081f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80081e8:	f7fe fd10 	bl	8006c0c <HAL_RCC_GetPCLK2Freq>
 80081ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80081f0:	e003      	b.n	80081fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80081f2:	f7fe fcf7 	bl	8006be4 <HAL_RCC_GetPCLK1Freq>
 80081f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081fe:	69db      	ldr	r3, [r3, #28]
 8008200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008204:	f040 810c 	bne.w	8008420 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008208:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800820c:	2200      	movs	r2, #0
 800820e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008212:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008216:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800821a:	4622      	mov	r2, r4
 800821c:	462b      	mov	r3, r5
 800821e:	1891      	adds	r1, r2, r2
 8008220:	65b9      	str	r1, [r7, #88]	; 0x58
 8008222:	415b      	adcs	r3, r3
 8008224:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008226:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800822a:	4621      	mov	r1, r4
 800822c:	eb12 0801 	adds.w	r8, r2, r1
 8008230:	4629      	mov	r1, r5
 8008232:	eb43 0901 	adc.w	r9, r3, r1
 8008236:	f04f 0200 	mov.w	r2, #0
 800823a:	f04f 0300 	mov.w	r3, #0
 800823e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008246:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800824a:	4690      	mov	r8, r2
 800824c:	4699      	mov	r9, r3
 800824e:	4623      	mov	r3, r4
 8008250:	eb18 0303 	adds.w	r3, r8, r3
 8008254:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008258:	462b      	mov	r3, r5
 800825a:	eb49 0303 	adc.w	r3, r9, r3
 800825e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800826e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008272:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008276:	460b      	mov	r3, r1
 8008278:	18db      	adds	r3, r3, r3
 800827a:	653b      	str	r3, [r7, #80]	; 0x50
 800827c:	4613      	mov	r3, r2
 800827e:	eb42 0303 	adc.w	r3, r2, r3
 8008282:	657b      	str	r3, [r7, #84]	; 0x54
 8008284:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008288:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800828c:	f7f8 fce4 	bl	8000c58 <__aeabi_uldivmod>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	4b61      	ldr	r3, [pc, #388]	; (800841c <UART_SetConfig+0x2d4>)
 8008296:	fba3 2302 	umull	r2, r3, r3, r2
 800829a:	095b      	lsrs	r3, r3, #5
 800829c:	011c      	lsls	r4, r3, #4
 800829e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082a2:	2200      	movs	r2, #0
 80082a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80082a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80082ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80082b0:	4642      	mov	r2, r8
 80082b2:	464b      	mov	r3, r9
 80082b4:	1891      	adds	r1, r2, r2
 80082b6:	64b9      	str	r1, [r7, #72]	; 0x48
 80082b8:	415b      	adcs	r3, r3
 80082ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80082c0:	4641      	mov	r1, r8
 80082c2:	eb12 0a01 	adds.w	sl, r2, r1
 80082c6:	4649      	mov	r1, r9
 80082c8:	eb43 0b01 	adc.w	fp, r3, r1
 80082cc:	f04f 0200 	mov.w	r2, #0
 80082d0:	f04f 0300 	mov.w	r3, #0
 80082d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80082d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80082dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80082e0:	4692      	mov	sl, r2
 80082e2:	469b      	mov	fp, r3
 80082e4:	4643      	mov	r3, r8
 80082e6:	eb1a 0303 	adds.w	r3, sl, r3
 80082ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80082ee:	464b      	mov	r3, r9
 80082f0:	eb4b 0303 	adc.w	r3, fp, r3
 80082f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80082f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008304:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008308:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800830c:	460b      	mov	r3, r1
 800830e:	18db      	adds	r3, r3, r3
 8008310:	643b      	str	r3, [r7, #64]	; 0x40
 8008312:	4613      	mov	r3, r2
 8008314:	eb42 0303 	adc.w	r3, r2, r3
 8008318:	647b      	str	r3, [r7, #68]	; 0x44
 800831a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800831e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008322:	f7f8 fc99 	bl	8000c58 <__aeabi_uldivmod>
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	4611      	mov	r1, r2
 800832c:	4b3b      	ldr	r3, [pc, #236]	; (800841c <UART_SetConfig+0x2d4>)
 800832e:	fba3 2301 	umull	r2, r3, r3, r1
 8008332:	095b      	lsrs	r3, r3, #5
 8008334:	2264      	movs	r2, #100	; 0x64
 8008336:	fb02 f303 	mul.w	r3, r2, r3
 800833a:	1acb      	subs	r3, r1, r3
 800833c:	00db      	lsls	r3, r3, #3
 800833e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008342:	4b36      	ldr	r3, [pc, #216]	; (800841c <UART_SetConfig+0x2d4>)
 8008344:	fba3 2302 	umull	r2, r3, r3, r2
 8008348:	095b      	lsrs	r3, r3, #5
 800834a:	005b      	lsls	r3, r3, #1
 800834c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008350:	441c      	add	r4, r3
 8008352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008356:	2200      	movs	r2, #0
 8008358:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800835c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008360:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008364:	4642      	mov	r2, r8
 8008366:	464b      	mov	r3, r9
 8008368:	1891      	adds	r1, r2, r2
 800836a:	63b9      	str	r1, [r7, #56]	; 0x38
 800836c:	415b      	adcs	r3, r3
 800836e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008370:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008374:	4641      	mov	r1, r8
 8008376:	1851      	adds	r1, r2, r1
 8008378:	6339      	str	r1, [r7, #48]	; 0x30
 800837a:	4649      	mov	r1, r9
 800837c:	414b      	adcs	r3, r1
 800837e:	637b      	str	r3, [r7, #52]	; 0x34
 8008380:	f04f 0200 	mov.w	r2, #0
 8008384:	f04f 0300 	mov.w	r3, #0
 8008388:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800838c:	4659      	mov	r1, fp
 800838e:	00cb      	lsls	r3, r1, #3
 8008390:	4651      	mov	r1, sl
 8008392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008396:	4651      	mov	r1, sl
 8008398:	00ca      	lsls	r2, r1, #3
 800839a:	4610      	mov	r0, r2
 800839c:	4619      	mov	r1, r3
 800839e:	4603      	mov	r3, r0
 80083a0:	4642      	mov	r2, r8
 80083a2:	189b      	adds	r3, r3, r2
 80083a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083a8:	464b      	mov	r3, r9
 80083aa:	460a      	mov	r2, r1
 80083ac:	eb42 0303 	adc.w	r3, r2, r3
 80083b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80083b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80083c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80083c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80083c8:	460b      	mov	r3, r1
 80083ca:	18db      	adds	r3, r3, r3
 80083cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80083ce:	4613      	mov	r3, r2
 80083d0:	eb42 0303 	adc.w	r3, r2, r3
 80083d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80083da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80083de:	f7f8 fc3b 	bl	8000c58 <__aeabi_uldivmod>
 80083e2:	4602      	mov	r2, r0
 80083e4:	460b      	mov	r3, r1
 80083e6:	4b0d      	ldr	r3, [pc, #52]	; (800841c <UART_SetConfig+0x2d4>)
 80083e8:	fba3 1302 	umull	r1, r3, r3, r2
 80083ec:	095b      	lsrs	r3, r3, #5
 80083ee:	2164      	movs	r1, #100	; 0x64
 80083f0:	fb01 f303 	mul.w	r3, r1, r3
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	3332      	adds	r3, #50	; 0x32
 80083fa:	4a08      	ldr	r2, [pc, #32]	; (800841c <UART_SetConfig+0x2d4>)
 80083fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008400:	095b      	lsrs	r3, r3, #5
 8008402:	f003 0207 	and.w	r2, r3, #7
 8008406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4422      	add	r2, r4
 800840e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008410:	e106      	b.n	8008620 <UART_SetConfig+0x4d8>
 8008412:	bf00      	nop
 8008414:	40011000 	.word	0x40011000
 8008418:	40011400 	.word	0x40011400
 800841c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008420:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008424:	2200      	movs	r2, #0
 8008426:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800842a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800842e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008432:	4642      	mov	r2, r8
 8008434:	464b      	mov	r3, r9
 8008436:	1891      	adds	r1, r2, r2
 8008438:	6239      	str	r1, [r7, #32]
 800843a:	415b      	adcs	r3, r3
 800843c:	627b      	str	r3, [r7, #36]	; 0x24
 800843e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008442:	4641      	mov	r1, r8
 8008444:	1854      	adds	r4, r2, r1
 8008446:	4649      	mov	r1, r9
 8008448:	eb43 0501 	adc.w	r5, r3, r1
 800844c:	f04f 0200 	mov.w	r2, #0
 8008450:	f04f 0300 	mov.w	r3, #0
 8008454:	00eb      	lsls	r3, r5, #3
 8008456:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800845a:	00e2      	lsls	r2, r4, #3
 800845c:	4614      	mov	r4, r2
 800845e:	461d      	mov	r5, r3
 8008460:	4643      	mov	r3, r8
 8008462:	18e3      	adds	r3, r4, r3
 8008464:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008468:	464b      	mov	r3, r9
 800846a:	eb45 0303 	adc.w	r3, r5, r3
 800846e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800847e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008482:	f04f 0200 	mov.w	r2, #0
 8008486:	f04f 0300 	mov.w	r3, #0
 800848a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800848e:	4629      	mov	r1, r5
 8008490:	008b      	lsls	r3, r1, #2
 8008492:	4621      	mov	r1, r4
 8008494:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008498:	4621      	mov	r1, r4
 800849a:	008a      	lsls	r2, r1, #2
 800849c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80084a0:	f7f8 fbda 	bl	8000c58 <__aeabi_uldivmod>
 80084a4:	4602      	mov	r2, r0
 80084a6:	460b      	mov	r3, r1
 80084a8:	4b60      	ldr	r3, [pc, #384]	; (800862c <UART_SetConfig+0x4e4>)
 80084aa:	fba3 2302 	umull	r2, r3, r3, r2
 80084ae:	095b      	lsrs	r3, r3, #5
 80084b0:	011c      	lsls	r4, r3, #4
 80084b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084b6:	2200      	movs	r2, #0
 80084b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80084bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80084c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80084c4:	4642      	mov	r2, r8
 80084c6:	464b      	mov	r3, r9
 80084c8:	1891      	adds	r1, r2, r2
 80084ca:	61b9      	str	r1, [r7, #24]
 80084cc:	415b      	adcs	r3, r3
 80084ce:	61fb      	str	r3, [r7, #28]
 80084d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084d4:	4641      	mov	r1, r8
 80084d6:	1851      	adds	r1, r2, r1
 80084d8:	6139      	str	r1, [r7, #16]
 80084da:	4649      	mov	r1, r9
 80084dc:	414b      	adcs	r3, r1
 80084de:	617b      	str	r3, [r7, #20]
 80084e0:	f04f 0200 	mov.w	r2, #0
 80084e4:	f04f 0300 	mov.w	r3, #0
 80084e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80084ec:	4659      	mov	r1, fp
 80084ee:	00cb      	lsls	r3, r1, #3
 80084f0:	4651      	mov	r1, sl
 80084f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084f6:	4651      	mov	r1, sl
 80084f8:	00ca      	lsls	r2, r1, #3
 80084fa:	4610      	mov	r0, r2
 80084fc:	4619      	mov	r1, r3
 80084fe:	4603      	mov	r3, r0
 8008500:	4642      	mov	r2, r8
 8008502:	189b      	adds	r3, r3, r2
 8008504:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008508:	464b      	mov	r3, r9
 800850a:	460a      	mov	r2, r1
 800850c:	eb42 0303 	adc.w	r3, r2, r3
 8008510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	67bb      	str	r3, [r7, #120]	; 0x78
 800851e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008520:	f04f 0200 	mov.w	r2, #0
 8008524:	f04f 0300 	mov.w	r3, #0
 8008528:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800852c:	4649      	mov	r1, r9
 800852e:	008b      	lsls	r3, r1, #2
 8008530:	4641      	mov	r1, r8
 8008532:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008536:	4641      	mov	r1, r8
 8008538:	008a      	lsls	r2, r1, #2
 800853a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800853e:	f7f8 fb8b 	bl	8000c58 <__aeabi_uldivmod>
 8008542:	4602      	mov	r2, r0
 8008544:	460b      	mov	r3, r1
 8008546:	4611      	mov	r1, r2
 8008548:	4b38      	ldr	r3, [pc, #224]	; (800862c <UART_SetConfig+0x4e4>)
 800854a:	fba3 2301 	umull	r2, r3, r3, r1
 800854e:	095b      	lsrs	r3, r3, #5
 8008550:	2264      	movs	r2, #100	; 0x64
 8008552:	fb02 f303 	mul.w	r3, r2, r3
 8008556:	1acb      	subs	r3, r1, r3
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	3332      	adds	r3, #50	; 0x32
 800855c:	4a33      	ldr	r2, [pc, #204]	; (800862c <UART_SetConfig+0x4e4>)
 800855e:	fba2 2303 	umull	r2, r3, r2, r3
 8008562:	095b      	lsrs	r3, r3, #5
 8008564:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008568:	441c      	add	r4, r3
 800856a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800856e:	2200      	movs	r2, #0
 8008570:	673b      	str	r3, [r7, #112]	; 0x70
 8008572:	677a      	str	r2, [r7, #116]	; 0x74
 8008574:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008578:	4642      	mov	r2, r8
 800857a:	464b      	mov	r3, r9
 800857c:	1891      	adds	r1, r2, r2
 800857e:	60b9      	str	r1, [r7, #8]
 8008580:	415b      	adcs	r3, r3
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008588:	4641      	mov	r1, r8
 800858a:	1851      	adds	r1, r2, r1
 800858c:	6039      	str	r1, [r7, #0]
 800858e:	4649      	mov	r1, r9
 8008590:	414b      	adcs	r3, r1
 8008592:	607b      	str	r3, [r7, #4]
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	f04f 0300 	mov.w	r3, #0
 800859c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80085a0:	4659      	mov	r1, fp
 80085a2:	00cb      	lsls	r3, r1, #3
 80085a4:	4651      	mov	r1, sl
 80085a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085aa:	4651      	mov	r1, sl
 80085ac:	00ca      	lsls	r2, r1, #3
 80085ae:	4610      	mov	r0, r2
 80085b0:	4619      	mov	r1, r3
 80085b2:	4603      	mov	r3, r0
 80085b4:	4642      	mov	r2, r8
 80085b6:	189b      	adds	r3, r3, r2
 80085b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80085ba:	464b      	mov	r3, r9
 80085bc:	460a      	mov	r2, r1
 80085be:	eb42 0303 	adc.w	r3, r2, r3
 80085c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80085c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	663b      	str	r3, [r7, #96]	; 0x60
 80085ce:	667a      	str	r2, [r7, #100]	; 0x64
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	f04f 0300 	mov.w	r3, #0
 80085d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80085dc:	4649      	mov	r1, r9
 80085de:	008b      	lsls	r3, r1, #2
 80085e0:	4641      	mov	r1, r8
 80085e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085e6:	4641      	mov	r1, r8
 80085e8:	008a      	lsls	r2, r1, #2
 80085ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80085ee:	f7f8 fb33 	bl	8000c58 <__aeabi_uldivmod>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	4b0d      	ldr	r3, [pc, #52]	; (800862c <UART_SetConfig+0x4e4>)
 80085f8:	fba3 1302 	umull	r1, r3, r3, r2
 80085fc:	095b      	lsrs	r3, r3, #5
 80085fe:	2164      	movs	r1, #100	; 0x64
 8008600:	fb01 f303 	mul.w	r3, r1, r3
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	011b      	lsls	r3, r3, #4
 8008608:	3332      	adds	r3, #50	; 0x32
 800860a:	4a08      	ldr	r2, [pc, #32]	; (800862c <UART_SetConfig+0x4e4>)
 800860c:	fba2 2303 	umull	r2, r3, r2, r3
 8008610:	095b      	lsrs	r3, r3, #5
 8008612:	f003 020f 	and.w	r2, r3, #15
 8008616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4422      	add	r2, r4
 800861e:	609a      	str	r2, [r3, #8]
}
 8008620:	bf00      	nop
 8008622:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008626:	46bd      	mov	sp, r7
 8008628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800862c:	51eb851f 	.word	0x51eb851f

08008630 <malloc>:
 8008630:	4b02      	ldr	r3, [pc, #8]	; (800863c <malloc+0xc>)
 8008632:	4601      	mov	r1, r0
 8008634:	6818      	ldr	r0, [r3, #0]
 8008636:	f000 b82b 	b.w	8008690 <_malloc_r>
 800863a:	bf00      	nop
 800863c:	20000068 	.word	0x20000068

08008640 <free>:
 8008640:	4b02      	ldr	r3, [pc, #8]	; (800864c <free+0xc>)
 8008642:	4601      	mov	r1, r0
 8008644:	6818      	ldr	r0, [r3, #0]
 8008646:	f001 bd61 	b.w	800a10c <_free_r>
 800864a:	bf00      	nop
 800864c:	20000068 	.word	0x20000068

08008650 <sbrk_aligned>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	4e0e      	ldr	r6, [pc, #56]	; (800868c <sbrk_aligned+0x3c>)
 8008654:	460c      	mov	r4, r1
 8008656:	6831      	ldr	r1, [r6, #0]
 8008658:	4605      	mov	r5, r0
 800865a:	b911      	cbnz	r1, 8008662 <sbrk_aligned+0x12>
 800865c:	f000 fe7e 	bl	800935c <_sbrk_r>
 8008660:	6030      	str	r0, [r6, #0]
 8008662:	4621      	mov	r1, r4
 8008664:	4628      	mov	r0, r5
 8008666:	f000 fe79 	bl	800935c <_sbrk_r>
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	d00a      	beq.n	8008684 <sbrk_aligned+0x34>
 800866e:	1cc4      	adds	r4, r0, #3
 8008670:	f024 0403 	bic.w	r4, r4, #3
 8008674:	42a0      	cmp	r0, r4
 8008676:	d007      	beq.n	8008688 <sbrk_aligned+0x38>
 8008678:	1a21      	subs	r1, r4, r0
 800867a:	4628      	mov	r0, r5
 800867c:	f000 fe6e 	bl	800935c <_sbrk_r>
 8008680:	3001      	adds	r0, #1
 8008682:	d101      	bne.n	8008688 <sbrk_aligned+0x38>
 8008684:	f04f 34ff 	mov.w	r4, #4294967295
 8008688:	4620      	mov	r0, r4
 800868a:	bd70      	pop	{r4, r5, r6, pc}
 800868c:	200003b4 	.word	0x200003b4

08008690 <_malloc_r>:
 8008690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008694:	1ccd      	adds	r5, r1, #3
 8008696:	f025 0503 	bic.w	r5, r5, #3
 800869a:	3508      	adds	r5, #8
 800869c:	2d0c      	cmp	r5, #12
 800869e:	bf38      	it	cc
 80086a0:	250c      	movcc	r5, #12
 80086a2:	2d00      	cmp	r5, #0
 80086a4:	4607      	mov	r7, r0
 80086a6:	db01      	blt.n	80086ac <_malloc_r+0x1c>
 80086a8:	42a9      	cmp	r1, r5
 80086aa:	d905      	bls.n	80086b8 <_malloc_r+0x28>
 80086ac:	230c      	movs	r3, #12
 80086ae:	603b      	str	r3, [r7, #0]
 80086b0:	2600      	movs	r6, #0
 80086b2:	4630      	mov	r0, r6
 80086b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800878c <_malloc_r+0xfc>
 80086bc:	f000 f868 	bl	8008790 <__malloc_lock>
 80086c0:	f8d8 3000 	ldr.w	r3, [r8]
 80086c4:	461c      	mov	r4, r3
 80086c6:	bb5c      	cbnz	r4, 8008720 <_malloc_r+0x90>
 80086c8:	4629      	mov	r1, r5
 80086ca:	4638      	mov	r0, r7
 80086cc:	f7ff ffc0 	bl	8008650 <sbrk_aligned>
 80086d0:	1c43      	adds	r3, r0, #1
 80086d2:	4604      	mov	r4, r0
 80086d4:	d155      	bne.n	8008782 <_malloc_r+0xf2>
 80086d6:	f8d8 4000 	ldr.w	r4, [r8]
 80086da:	4626      	mov	r6, r4
 80086dc:	2e00      	cmp	r6, #0
 80086de:	d145      	bne.n	800876c <_malloc_r+0xdc>
 80086e0:	2c00      	cmp	r4, #0
 80086e2:	d048      	beq.n	8008776 <_malloc_r+0xe6>
 80086e4:	6823      	ldr	r3, [r4, #0]
 80086e6:	4631      	mov	r1, r6
 80086e8:	4638      	mov	r0, r7
 80086ea:	eb04 0903 	add.w	r9, r4, r3
 80086ee:	f000 fe35 	bl	800935c <_sbrk_r>
 80086f2:	4581      	cmp	r9, r0
 80086f4:	d13f      	bne.n	8008776 <_malloc_r+0xe6>
 80086f6:	6821      	ldr	r1, [r4, #0]
 80086f8:	1a6d      	subs	r5, r5, r1
 80086fa:	4629      	mov	r1, r5
 80086fc:	4638      	mov	r0, r7
 80086fe:	f7ff ffa7 	bl	8008650 <sbrk_aligned>
 8008702:	3001      	adds	r0, #1
 8008704:	d037      	beq.n	8008776 <_malloc_r+0xe6>
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	442b      	add	r3, r5
 800870a:	6023      	str	r3, [r4, #0]
 800870c:	f8d8 3000 	ldr.w	r3, [r8]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d038      	beq.n	8008786 <_malloc_r+0xf6>
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	42a2      	cmp	r2, r4
 8008718:	d12b      	bne.n	8008772 <_malloc_r+0xe2>
 800871a:	2200      	movs	r2, #0
 800871c:	605a      	str	r2, [r3, #4]
 800871e:	e00f      	b.n	8008740 <_malloc_r+0xb0>
 8008720:	6822      	ldr	r2, [r4, #0]
 8008722:	1b52      	subs	r2, r2, r5
 8008724:	d41f      	bmi.n	8008766 <_malloc_r+0xd6>
 8008726:	2a0b      	cmp	r2, #11
 8008728:	d917      	bls.n	800875a <_malloc_r+0xca>
 800872a:	1961      	adds	r1, r4, r5
 800872c:	42a3      	cmp	r3, r4
 800872e:	6025      	str	r5, [r4, #0]
 8008730:	bf18      	it	ne
 8008732:	6059      	strne	r1, [r3, #4]
 8008734:	6863      	ldr	r3, [r4, #4]
 8008736:	bf08      	it	eq
 8008738:	f8c8 1000 	streq.w	r1, [r8]
 800873c:	5162      	str	r2, [r4, r5]
 800873e:	604b      	str	r3, [r1, #4]
 8008740:	4638      	mov	r0, r7
 8008742:	f104 060b 	add.w	r6, r4, #11
 8008746:	f000 f829 	bl	800879c <__malloc_unlock>
 800874a:	f026 0607 	bic.w	r6, r6, #7
 800874e:	1d23      	adds	r3, r4, #4
 8008750:	1af2      	subs	r2, r6, r3
 8008752:	d0ae      	beq.n	80086b2 <_malloc_r+0x22>
 8008754:	1b9b      	subs	r3, r3, r6
 8008756:	50a3      	str	r3, [r4, r2]
 8008758:	e7ab      	b.n	80086b2 <_malloc_r+0x22>
 800875a:	42a3      	cmp	r3, r4
 800875c:	6862      	ldr	r2, [r4, #4]
 800875e:	d1dd      	bne.n	800871c <_malloc_r+0x8c>
 8008760:	f8c8 2000 	str.w	r2, [r8]
 8008764:	e7ec      	b.n	8008740 <_malloc_r+0xb0>
 8008766:	4623      	mov	r3, r4
 8008768:	6864      	ldr	r4, [r4, #4]
 800876a:	e7ac      	b.n	80086c6 <_malloc_r+0x36>
 800876c:	4634      	mov	r4, r6
 800876e:	6876      	ldr	r6, [r6, #4]
 8008770:	e7b4      	b.n	80086dc <_malloc_r+0x4c>
 8008772:	4613      	mov	r3, r2
 8008774:	e7cc      	b.n	8008710 <_malloc_r+0x80>
 8008776:	230c      	movs	r3, #12
 8008778:	603b      	str	r3, [r7, #0]
 800877a:	4638      	mov	r0, r7
 800877c:	f000 f80e 	bl	800879c <__malloc_unlock>
 8008780:	e797      	b.n	80086b2 <_malloc_r+0x22>
 8008782:	6025      	str	r5, [r4, #0]
 8008784:	e7dc      	b.n	8008740 <_malloc_r+0xb0>
 8008786:	605b      	str	r3, [r3, #4]
 8008788:	deff      	udf	#255	; 0xff
 800878a:	bf00      	nop
 800878c:	200003b0 	.word	0x200003b0

08008790 <__malloc_lock>:
 8008790:	4801      	ldr	r0, [pc, #4]	; (8008798 <__malloc_lock+0x8>)
 8008792:	f000 be30 	b.w	80093f6 <__retarget_lock_acquire_recursive>
 8008796:	bf00      	nop
 8008798:	200004f8 	.word	0x200004f8

0800879c <__malloc_unlock>:
 800879c:	4801      	ldr	r0, [pc, #4]	; (80087a4 <__malloc_unlock+0x8>)
 800879e:	f000 be2b 	b.w	80093f8 <__retarget_lock_release_recursive>
 80087a2:	bf00      	nop
 80087a4:	200004f8 	.word	0x200004f8

080087a8 <__cvt>:
 80087a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087ac:	ec55 4b10 	vmov	r4, r5, d0
 80087b0:	2d00      	cmp	r5, #0
 80087b2:	460e      	mov	r6, r1
 80087b4:	4619      	mov	r1, r3
 80087b6:	462b      	mov	r3, r5
 80087b8:	bfbb      	ittet	lt
 80087ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80087be:	461d      	movlt	r5, r3
 80087c0:	2300      	movge	r3, #0
 80087c2:	232d      	movlt	r3, #45	; 0x2d
 80087c4:	700b      	strb	r3, [r1, #0]
 80087c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80087cc:	4691      	mov	r9, r2
 80087ce:	f023 0820 	bic.w	r8, r3, #32
 80087d2:	bfbc      	itt	lt
 80087d4:	4622      	movlt	r2, r4
 80087d6:	4614      	movlt	r4, r2
 80087d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80087dc:	d005      	beq.n	80087ea <__cvt+0x42>
 80087de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80087e2:	d100      	bne.n	80087e6 <__cvt+0x3e>
 80087e4:	3601      	adds	r6, #1
 80087e6:	2102      	movs	r1, #2
 80087e8:	e000      	b.n	80087ec <__cvt+0x44>
 80087ea:	2103      	movs	r1, #3
 80087ec:	ab03      	add	r3, sp, #12
 80087ee:	9301      	str	r3, [sp, #4]
 80087f0:	ab02      	add	r3, sp, #8
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	ec45 4b10 	vmov	d0, r4, r5
 80087f8:	4653      	mov	r3, sl
 80087fa:	4632      	mov	r2, r6
 80087fc:	f000 fe94 	bl	8009528 <_dtoa_r>
 8008800:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008804:	4607      	mov	r7, r0
 8008806:	d102      	bne.n	800880e <__cvt+0x66>
 8008808:	f019 0f01 	tst.w	r9, #1
 800880c:	d022      	beq.n	8008854 <__cvt+0xac>
 800880e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008812:	eb07 0906 	add.w	r9, r7, r6
 8008816:	d110      	bne.n	800883a <__cvt+0x92>
 8008818:	783b      	ldrb	r3, [r7, #0]
 800881a:	2b30      	cmp	r3, #48	; 0x30
 800881c:	d10a      	bne.n	8008834 <__cvt+0x8c>
 800881e:	2200      	movs	r2, #0
 8008820:	2300      	movs	r3, #0
 8008822:	4620      	mov	r0, r4
 8008824:	4629      	mov	r1, r5
 8008826:	f7f8 f957 	bl	8000ad8 <__aeabi_dcmpeq>
 800882a:	b918      	cbnz	r0, 8008834 <__cvt+0x8c>
 800882c:	f1c6 0601 	rsb	r6, r6, #1
 8008830:	f8ca 6000 	str.w	r6, [sl]
 8008834:	f8da 3000 	ldr.w	r3, [sl]
 8008838:	4499      	add	r9, r3
 800883a:	2200      	movs	r2, #0
 800883c:	2300      	movs	r3, #0
 800883e:	4620      	mov	r0, r4
 8008840:	4629      	mov	r1, r5
 8008842:	f7f8 f949 	bl	8000ad8 <__aeabi_dcmpeq>
 8008846:	b108      	cbz	r0, 800884c <__cvt+0xa4>
 8008848:	f8cd 900c 	str.w	r9, [sp, #12]
 800884c:	2230      	movs	r2, #48	; 0x30
 800884e:	9b03      	ldr	r3, [sp, #12]
 8008850:	454b      	cmp	r3, r9
 8008852:	d307      	bcc.n	8008864 <__cvt+0xbc>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008858:	1bdb      	subs	r3, r3, r7
 800885a:	4638      	mov	r0, r7
 800885c:	6013      	str	r3, [r2, #0]
 800885e:	b004      	add	sp, #16
 8008860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008864:	1c59      	adds	r1, r3, #1
 8008866:	9103      	str	r1, [sp, #12]
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	e7f0      	b.n	800884e <__cvt+0xa6>

0800886c <__exponent>:
 800886c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800886e:	4603      	mov	r3, r0
 8008870:	2900      	cmp	r1, #0
 8008872:	bfb8      	it	lt
 8008874:	4249      	neglt	r1, r1
 8008876:	f803 2b02 	strb.w	r2, [r3], #2
 800887a:	bfb4      	ite	lt
 800887c:	222d      	movlt	r2, #45	; 0x2d
 800887e:	222b      	movge	r2, #43	; 0x2b
 8008880:	2909      	cmp	r1, #9
 8008882:	7042      	strb	r2, [r0, #1]
 8008884:	dd2a      	ble.n	80088dc <__exponent+0x70>
 8008886:	f10d 0207 	add.w	r2, sp, #7
 800888a:	4617      	mov	r7, r2
 800888c:	260a      	movs	r6, #10
 800888e:	4694      	mov	ip, r2
 8008890:	fb91 f5f6 	sdiv	r5, r1, r6
 8008894:	fb06 1415 	mls	r4, r6, r5, r1
 8008898:	3430      	adds	r4, #48	; 0x30
 800889a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800889e:	460c      	mov	r4, r1
 80088a0:	2c63      	cmp	r4, #99	; 0x63
 80088a2:	f102 32ff 	add.w	r2, r2, #4294967295
 80088a6:	4629      	mov	r1, r5
 80088a8:	dcf1      	bgt.n	800888e <__exponent+0x22>
 80088aa:	3130      	adds	r1, #48	; 0x30
 80088ac:	f1ac 0402 	sub.w	r4, ip, #2
 80088b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80088b4:	1c41      	adds	r1, r0, #1
 80088b6:	4622      	mov	r2, r4
 80088b8:	42ba      	cmp	r2, r7
 80088ba:	d30a      	bcc.n	80088d2 <__exponent+0x66>
 80088bc:	f10d 0209 	add.w	r2, sp, #9
 80088c0:	eba2 020c 	sub.w	r2, r2, ip
 80088c4:	42bc      	cmp	r4, r7
 80088c6:	bf88      	it	hi
 80088c8:	2200      	movhi	r2, #0
 80088ca:	4413      	add	r3, r2
 80088cc:	1a18      	subs	r0, r3, r0
 80088ce:	b003      	add	sp, #12
 80088d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088d2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80088d6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80088da:	e7ed      	b.n	80088b8 <__exponent+0x4c>
 80088dc:	2330      	movs	r3, #48	; 0x30
 80088de:	3130      	adds	r1, #48	; 0x30
 80088e0:	7083      	strb	r3, [r0, #2]
 80088e2:	70c1      	strb	r1, [r0, #3]
 80088e4:	1d03      	adds	r3, r0, #4
 80088e6:	e7f1      	b.n	80088cc <__exponent+0x60>

080088e8 <_printf_float>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	ed2d 8b02 	vpush	{d8}
 80088f0:	b08d      	sub	sp, #52	; 0x34
 80088f2:	460c      	mov	r4, r1
 80088f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80088f8:	4616      	mov	r6, r2
 80088fa:	461f      	mov	r7, r3
 80088fc:	4605      	mov	r5, r0
 80088fe:	f000 fcf5 	bl	80092ec <_localeconv_r>
 8008902:	f8d0 a000 	ldr.w	sl, [r0]
 8008906:	4650      	mov	r0, sl
 8008908:	f7f7 fcba 	bl	8000280 <strlen>
 800890c:	2300      	movs	r3, #0
 800890e:	930a      	str	r3, [sp, #40]	; 0x28
 8008910:	6823      	ldr	r3, [r4, #0]
 8008912:	9305      	str	r3, [sp, #20]
 8008914:	f8d8 3000 	ldr.w	r3, [r8]
 8008918:	f894 b018 	ldrb.w	fp, [r4, #24]
 800891c:	3307      	adds	r3, #7
 800891e:	f023 0307 	bic.w	r3, r3, #7
 8008922:	f103 0208 	add.w	r2, r3, #8
 8008926:	f8c8 2000 	str.w	r2, [r8]
 800892a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800892e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008932:	9307      	str	r3, [sp, #28]
 8008934:	f8cd 8018 	str.w	r8, [sp, #24]
 8008938:	ee08 0a10 	vmov	s16, r0
 800893c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008940:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008944:	4b9e      	ldr	r3, [pc, #632]	; (8008bc0 <_printf_float+0x2d8>)
 8008946:	f04f 32ff 	mov.w	r2, #4294967295
 800894a:	f7f8 f8f7 	bl	8000b3c <__aeabi_dcmpun>
 800894e:	bb88      	cbnz	r0, 80089b4 <_printf_float+0xcc>
 8008950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008954:	4b9a      	ldr	r3, [pc, #616]	; (8008bc0 <_printf_float+0x2d8>)
 8008956:	f04f 32ff 	mov.w	r2, #4294967295
 800895a:	f7f8 f8d1 	bl	8000b00 <__aeabi_dcmple>
 800895e:	bb48      	cbnz	r0, 80089b4 <_printf_float+0xcc>
 8008960:	2200      	movs	r2, #0
 8008962:	2300      	movs	r3, #0
 8008964:	4640      	mov	r0, r8
 8008966:	4649      	mov	r1, r9
 8008968:	f7f8 f8c0 	bl	8000aec <__aeabi_dcmplt>
 800896c:	b110      	cbz	r0, 8008974 <_printf_float+0x8c>
 800896e:	232d      	movs	r3, #45	; 0x2d
 8008970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008974:	4a93      	ldr	r2, [pc, #588]	; (8008bc4 <_printf_float+0x2dc>)
 8008976:	4b94      	ldr	r3, [pc, #592]	; (8008bc8 <_printf_float+0x2e0>)
 8008978:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800897c:	bf94      	ite	ls
 800897e:	4690      	movls	r8, r2
 8008980:	4698      	movhi	r8, r3
 8008982:	2303      	movs	r3, #3
 8008984:	6123      	str	r3, [r4, #16]
 8008986:	9b05      	ldr	r3, [sp, #20]
 8008988:	f023 0304 	bic.w	r3, r3, #4
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	f04f 0900 	mov.w	r9, #0
 8008992:	9700      	str	r7, [sp, #0]
 8008994:	4633      	mov	r3, r6
 8008996:	aa0b      	add	r2, sp, #44	; 0x2c
 8008998:	4621      	mov	r1, r4
 800899a:	4628      	mov	r0, r5
 800899c:	f000 f9da 	bl	8008d54 <_printf_common>
 80089a0:	3001      	adds	r0, #1
 80089a2:	f040 8090 	bne.w	8008ac6 <_printf_float+0x1de>
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	b00d      	add	sp, #52	; 0x34
 80089ac:	ecbd 8b02 	vpop	{d8}
 80089b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b4:	4642      	mov	r2, r8
 80089b6:	464b      	mov	r3, r9
 80089b8:	4640      	mov	r0, r8
 80089ba:	4649      	mov	r1, r9
 80089bc:	f7f8 f8be 	bl	8000b3c <__aeabi_dcmpun>
 80089c0:	b140      	cbz	r0, 80089d4 <_printf_float+0xec>
 80089c2:	464b      	mov	r3, r9
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	bfbc      	itt	lt
 80089c8:	232d      	movlt	r3, #45	; 0x2d
 80089ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80089ce:	4a7f      	ldr	r2, [pc, #508]	; (8008bcc <_printf_float+0x2e4>)
 80089d0:	4b7f      	ldr	r3, [pc, #508]	; (8008bd0 <_printf_float+0x2e8>)
 80089d2:	e7d1      	b.n	8008978 <_printf_float+0x90>
 80089d4:	6863      	ldr	r3, [r4, #4]
 80089d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80089da:	9206      	str	r2, [sp, #24]
 80089dc:	1c5a      	adds	r2, r3, #1
 80089de:	d13f      	bne.n	8008a60 <_printf_float+0x178>
 80089e0:	2306      	movs	r3, #6
 80089e2:	6063      	str	r3, [r4, #4]
 80089e4:	9b05      	ldr	r3, [sp, #20]
 80089e6:	6861      	ldr	r1, [r4, #4]
 80089e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80089ec:	2300      	movs	r3, #0
 80089ee:	9303      	str	r3, [sp, #12]
 80089f0:	ab0a      	add	r3, sp, #40	; 0x28
 80089f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80089f6:	ab09      	add	r3, sp, #36	; 0x24
 80089f8:	ec49 8b10 	vmov	d0, r8, r9
 80089fc:	9300      	str	r3, [sp, #0]
 80089fe:	6022      	str	r2, [r4, #0]
 8008a00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008a04:	4628      	mov	r0, r5
 8008a06:	f7ff fecf 	bl	80087a8 <__cvt>
 8008a0a:	9b06      	ldr	r3, [sp, #24]
 8008a0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a0e:	2b47      	cmp	r3, #71	; 0x47
 8008a10:	4680      	mov	r8, r0
 8008a12:	d108      	bne.n	8008a26 <_printf_float+0x13e>
 8008a14:	1cc8      	adds	r0, r1, #3
 8008a16:	db02      	blt.n	8008a1e <_printf_float+0x136>
 8008a18:	6863      	ldr	r3, [r4, #4]
 8008a1a:	4299      	cmp	r1, r3
 8008a1c:	dd41      	ble.n	8008aa2 <_printf_float+0x1ba>
 8008a1e:	f1ab 0302 	sub.w	r3, fp, #2
 8008a22:	fa5f fb83 	uxtb.w	fp, r3
 8008a26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a2a:	d820      	bhi.n	8008a6e <_printf_float+0x186>
 8008a2c:	3901      	subs	r1, #1
 8008a2e:	465a      	mov	r2, fp
 8008a30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a34:	9109      	str	r1, [sp, #36]	; 0x24
 8008a36:	f7ff ff19 	bl	800886c <__exponent>
 8008a3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a3c:	1813      	adds	r3, r2, r0
 8008a3e:	2a01      	cmp	r2, #1
 8008a40:	4681      	mov	r9, r0
 8008a42:	6123      	str	r3, [r4, #16]
 8008a44:	dc02      	bgt.n	8008a4c <_printf_float+0x164>
 8008a46:	6822      	ldr	r2, [r4, #0]
 8008a48:	07d2      	lsls	r2, r2, #31
 8008a4a:	d501      	bpl.n	8008a50 <_printf_float+0x168>
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	6123      	str	r3, [r4, #16]
 8008a50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d09c      	beq.n	8008992 <_printf_float+0xaa>
 8008a58:	232d      	movs	r3, #45	; 0x2d
 8008a5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a5e:	e798      	b.n	8008992 <_printf_float+0xaa>
 8008a60:	9a06      	ldr	r2, [sp, #24]
 8008a62:	2a47      	cmp	r2, #71	; 0x47
 8008a64:	d1be      	bne.n	80089e4 <_printf_float+0xfc>
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1bc      	bne.n	80089e4 <_printf_float+0xfc>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e7b9      	b.n	80089e2 <_printf_float+0xfa>
 8008a6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008a72:	d118      	bne.n	8008aa6 <_printf_float+0x1be>
 8008a74:	2900      	cmp	r1, #0
 8008a76:	6863      	ldr	r3, [r4, #4]
 8008a78:	dd0b      	ble.n	8008a92 <_printf_float+0x1aa>
 8008a7a:	6121      	str	r1, [r4, #16]
 8008a7c:	b913      	cbnz	r3, 8008a84 <_printf_float+0x19c>
 8008a7e:	6822      	ldr	r2, [r4, #0]
 8008a80:	07d0      	lsls	r0, r2, #31
 8008a82:	d502      	bpl.n	8008a8a <_printf_float+0x1a2>
 8008a84:	3301      	adds	r3, #1
 8008a86:	440b      	add	r3, r1
 8008a88:	6123      	str	r3, [r4, #16]
 8008a8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a8c:	f04f 0900 	mov.w	r9, #0
 8008a90:	e7de      	b.n	8008a50 <_printf_float+0x168>
 8008a92:	b913      	cbnz	r3, 8008a9a <_printf_float+0x1b2>
 8008a94:	6822      	ldr	r2, [r4, #0]
 8008a96:	07d2      	lsls	r2, r2, #31
 8008a98:	d501      	bpl.n	8008a9e <_printf_float+0x1b6>
 8008a9a:	3302      	adds	r3, #2
 8008a9c:	e7f4      	b.n	8008a88 <_printf_float+0x1a0>
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e7f2      	b.n	8008a88 <_printf_float+0x1a0>
 8008aa2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aa8:	4299      	cmp	r1, r3
 8008aaa:	db05      	blt.n	8008ab8 <_printf_float+0x1d0>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	6121      	str	r1, [r4, #16]
 8008ab0:	07d8      	lsls	r0, r3, #31
 8008ab2:	d5ea      	bpl.n	8008a8a <_printf_float+0x1a2>
 8008ab4:	1c4b      	adds	r3, r1, #1
 8008ab6:	e7e7      	b.n	8008a88 <_printf_float+0x1a0>
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	bfd4      	ite	le
 8008abc:	f1c1 0202 	rsble	r2, r1, #2
 8008ac0:	2201      	movgt	r2, #1
 8008ac2:	4413      	add	r3, r2
 8008ac4:	e7e0      	b.n	8008a88 <_printf_float+0x1a0>
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	055a      	lsls	r2, r3, #21
 8008aca:	d407      	bmi.n	8008adc <_printf_float+0x1f4>
 8008acc:	6923      	ldr	r3, [r4, #16]
 8008ace:	4642      	mov	r2, r8
 8008ad0:	4631      	mov	r1, r6
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	47b8      	blx	r7
 8008ad6:	3001      	adds	r0, #1
 8008ad8:	d12c      	bne.n	8008b34 <_printf_float+0x24c>
 8008ada:	e764      	b.n	80089a6 <_printf_float+0xbe>
 8008adc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ae0:	f240 80e0 	bls.w	8008ca4 <_printf_float+0x3bc>
 8008ae4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ae8:	2200      	movs	r2, #0
 8008aea:	2300      	movs	r3, #0
 8008aec:	f7f7 fff4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d034      	beq.n	8008b5e <_printf_float+0x276>
 8008af4:	4a37      	ldr	r2, [pc, #220]	; (8008bd4 <_printf_float+0x2ec>)
 8008af6:	2301      	movs	r3, #1
 8008af8:	4631      	mov	r1, r6
 8008afa:	4628      	mov	r0, r5
 8008afc:	47b8      	blx	r7
 8008afe:	3001      	adds	r0, #1
 8008b00:	f43f af51 	beq.w	80089a6 <_printf_float+0xbe>
 8008b04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	db02      	blt.n	8008b12 <_printf_float+0x22a>
 8008b0c:	6823      	ldr	r3, [r4, #0]
 8008b0e:	07d8      	lsls	r0, r3, #31
 8008b10:	d510      	bpl.n	8008b34 <_printf_float+0x24c>
 8008b12:	ee18 3a10 	vmov	r3, s16
 8008b16:	4652      	mov	r2, sl
 8008b18:	4631      	mov	r1, r6
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	47b8      	blx	r7
 8008b1e:	3001      	adds	r0, #1
 8008b20:	f43f af41 	beq.w	80089a6 <_printf_float+0xbe>
 8008b24:	f04f 0800 	mov.w	r8, #0
 8008b28:	f104 091a 	add.w	r9, r4, #26
 8008b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	4543      	cmp	r3, r8
 8008b32:	dc09      	bgt.n	8008b48 <_printf_float+0x260>
 8008b34:	6823      	ldr	r3, [r4, #0]
 8008b36:	079b      	lsls	r3, r3, #30
 8008b38:	f100 8107 	bmi.w	8008d4a <_printf_float+0x462>
 8008b3c:	68e0      	ldr	r0, [r4, #12]
 8008b3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b40:	4298      	cmp	r0, r3
 8008b42:	bfb8      	it	lt
 8008b44:	4618      	movlt	r0, r3
 8008b46:	e730      	b.n	80089aa <_printf_float+0xc2>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	464a      	mov	r2, r9
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b8      	blx	r7
 8008b52:	3001      	adds	r0, #1
 8008b54:	f43f af27 	beq.w	80089a6 <_printf_float+0xbe>
 8008b58:	f108 0801 	add.w	r8, r8, #1
 8008b5c:	e7e6      	b.n	8008b2c <_printf_float+0x244>
 8008b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	dc39      	bgt.n	8008bd8 <_printf_float+0x2f0>
 8008b64:	4a1b      	ldr	r2, [pc, #108]	; (8008bd4 <_printf_float+0x2ec>)
 8008b66:	2301      	movs	r3, #1
 8008b68:	4631      	mov	r1, r6
 8008b6a:	4628      	mov	r0, r5
 8008b6c:	47b8      	blx	r7
 8008b6e:	3001      	adds	r0, #1
 8008b70:	f43f af19 	beq.w	80089a6 <_printf_float+0xbe>
 8008b74:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	d102      	bne.n	8008b82 <_printf_float+0x29a>
 8008b7c:	6823      	ldr	r3, [r4, #0]
 8008b7e:	07d9      	lsls	r1, r3, #31
 8008b80:	d5d8      	bpl.n	8008b34 <_printf_float+0x24c>
 8008b82:	ee18 3a10 	vmov	r3, s16
 8008b86:	4652      	mov	r2, sl
 8008b88:	4631      	mov	r1, r6
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	47b8      	blx	r7
 8008b8e:	3001      	adds	r0, #1
 8008b90:	f43f af09 	beq.w	80089a6 <_printf_float+0xbe>
 8008b94:	f04f 0900 	mov.w	r9, #0
 8008b98:	f104 0a1a 	add.w	sl, r4, #26
 8008b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b9e:	425b      	negs	r3, r3
 8008ba0:	454b      	cmp	r3, r9
 8008ba2:	dc01      	bgt.n	8008ba8 <_printf_float+0x2c0>
 8008ba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba6:	e792      	b.n	8008ace <_printf_float+0x1e6>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	4652      	mov	r2, sl
 8008bac:	4631      	mov	r1, r6
 8008bae:	4628      	mov	r0, r5
 8008bb0:	47b8      	blx	r7
 8008bb2:	3001      	adds	r0, #1
 8008bb4:	f43f aef7 	beq.w	80089a6 <_printf_float+0xbe>
 8008bb8:	f109 0901 	add.w	r9, r9, #1
 8008bbc:	e7ee      	b.n	8008b9c <_printf_float+0x2b4>
 8008bbe:	bf00      	nop
 8008bc0:	7fefffff 	.word	0x7fefffff
 8008bc4:	0800b400 	.word	0x0800b400
 8008bc8:	0800b404 	.word	0x0800b404
 8008bcc:	0800b408 	.word	0x0800b408
 8008bd0:	0800b40c 	.word	0x0800b40c
 8008bd4:	0800b410 	.word	0x0800b410
 8008bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bda:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	bfa8      	it	ge
 8008be0:	461a      	movge	r2, r3
 8008be2:	2a00      	cmp	r2, #0
 8008be4:	4691      	mov	r9, r2
 8008be6:	dc37      	bgt.n	8008c58 <_printf_float+0x370>
 8008be8:	f04f 0b00 	mov.w	fp, #0
 8008bec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bf0:	f104 021a 	add.w	r2, r4, #26
 8008bf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bf6:	9305      	str	r3, [sp, #20]
 8008bf8:	eba3 0309 	sub.w	r3, r3, r9
 8008bfc:	455b      	cmp	r3, fp
 8008bfe:	dc33      	bgt.n	8008c68 <_printf_float+0x380>
 8008c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c04:	429a      	cmp	r2, r3
 8008c06:	db3b      	blt.n	8008c80 <_printf_float+0x398>
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	07da      	lsls	r2, r3, #31
 8008c0c:	d438      	bmi.n	8008c80 <_printf_float+0x398>
 8008c0e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008c12:	eba2 0903 	sub.w	r9, r2, r3
 8008c16:	9b05      	ldr	r3, [sp, #20]
 8008c18:	1ad2      	subs	r2, r2, r3
 8008c1a:	4591      	cmp	r9, r2
 8008c1c:	bfa8      	it	ge
 8008c1e:	4691      	movge	r9, r2
 8008c20:	f1b9 0f00 	cmp.w	r9, #0
 8008c24:	dc35      	bgt.n	8008c92 <_printf_float+0x3aa>
 8008c26:	f04f 0800 	mov.w	r8, #0
 8008c2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c2e:	f104 0a1a 	add.w	sl, r4, #26
 8008c32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c36:	1a9b      	subs	r3, r3, r2
 8008c38:	eba3 0309 	sub.w	r3, r3, r9
 8008c3c:	4543      	cmp	r3, r8
 8008c3e:	f77f af79 	ble.w	8008b34 <_printf_float+0x24c>
 8008c42:	2301      	movs	r3, #1
 8008c44:	4652      	mov	r2, sl
 8008c46:	4631      	mov	r1, r6
 8008c48:	4628      	mov	r0, r5
 8008c4a:	47b8      	blx	r7
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	f43f aeaa 	beq.w	80089a6 <_printf_float+0xbe>
 8008c52:	f108 0801 	add.w	r8, r8, #1
 8008c56:	e7ec      	b.n	8008c32 <_printf_float+0x34a>
 8008c58:	4613      	mov	r3, r2
 8008c5a:	4631      	mov	r1, r6
 8008c5c:	4642      	mov	r2, r8
 8008c5e:	4628      	mov	r0, r5
 8008c60:	47b8      	blx	r7
 8008c62:	3001      	adds	r0, #1
 8008c64:	d1c0      	bne.n	8008be8 <_printf_float+0x300>
 8008c66:	e69e      	b.n	80089a6 <_printf_float+0xbe>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	9205      	str	r2, [sp, #20]
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	f43f ae97 	beq.w	80089a6 <_printf_float+0xbe>
 8008c78:	9a05      	ldr	r2, [sp, #20]
 8008c7a:	f10b 0b01 	add.w	fp, fp, #1
 8008c7e:	e7b9      	b.n	8008bf4 <_printf_float+0x30c>
 8008c80:	ee18 3a10 	vmov	r3, s16
 8008c84:	4652      	mov	r2, sl
 8008c86:	4631      	mov	r1, r6
 8008c88:	4628      	mov	r0, r5
 8008c8a:	47b8      	blx	r7
 8008c8c:	3001      	adds	r0, #1
 8008c8e:	d1be      	bne.n	8008c0e <_printf_float+0x326>
 8008c90:	e689      	b.n	80089a6 <_printf_float+0xbe>
 8008c92:	9a05      	ldr	r2, [sp, #20]
 8008c94:	464b      	mov	r3, r9
 8008c96:	4442      	add	r2, r8
 8008c98:	4631      	mov	r1, r6
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	47b8      	blx	r7
 8008c9e:	3001      	adds	r0, #1
 8008ca0:	d1c1      	bne.n	8008c26 <_printf_float+0x33e>
 8008ca2:	e680      	b.n	80089a6 <_printf_float+0xbe>
 8008ca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ca6:	2a01      	cmp	r2, #1
 8008ca8:	dc01      	bgt.n	8008cae <_printf_float+0x3c6>
 8008caa:	07db      	lsls	r3, r3, #31
 8008cac:	d53a      	bpl.n	8008d24 <_printf_float+0x43c>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	4642      	mov	r2, r8
 8008cb2:	4631      	mov	r1, r6
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	47b8      	blx	r7
 8008cb8:	3001      	adds	r0, #1
 8008cba:	f43f ae74 	beq.w	80089a6 <_printf_float+0xbe>
 8008cbe:	ee18 3a10 	vmov	r3, s16
 8008cc2:	4652      	mov	r2, sl
 8008cc4:	4631      	mov	r1, r6
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	47b8      	blx	r7
 8008cca:	3001      	adds	r0, #1
 8008ccc:	f43f ae6b 	beq.w	80089a6 <_printf_float+0xbe>
 8008cd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008cdc:	f7f7 fefc 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ce0:	b9d8      	cbnz	r0, 8008d1a <_printf_float+0x432>
 8008ce2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008ce6:	f108 0201 	add.w	r2, r8, #1
 8008cea:	4631      	mov	r1, r6
 8008cec:	4628      	mov	r0, r5
 8008cee:	47b8      	blx	r7
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	d10e      	bne.n	8008d12 <_printf_float+0x42a>
 8008cf4:	e657      	b.n	80089a6 <_printf_float+0xbe>
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	4652      	mov	r2, sl
 8008cfa:	4631      	mov	r1, r6
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	47b8      	blx	r7
 8008d00:	3001      	adds	r0, #1
 8008d02:	f43f ae50 	beq.w	80089a6 <_printf_float+0xbe>
 8008d06:	f108 0801 	add.w	r8, r8, #1
 8008d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d0c:	3b01      	subs	r3, #1
 8008d0e:	4543      	cmp	r3, r8
 8008d10:	dcf1      	bgt.n	8008cf6 <_printf_float+0x40e>
 8008d12:	464b      	mov	r3, r9
 8008d14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d18:	e6da      	b.n	8008ad0 <_printf_float+0x1e8>
 8008d1a:	f04f 0800 	mov.w	r8, #0
 8008d1e:	f104 0a1a 	add.w	sl, r4, #26
 8008d22:	e7f2      	b.n	8008d0a <_printf_float+0x422>
 8008d24:	2301      	movs	r3, #1
 8008d26:	4642      	mov	r2, r8
 8008d28:	e7df      	b.n	8008cea <_printf_float+0x402>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	464a      	mov	r2, r9
 8008d2e:	4631      	mov	r1, r6
 8008d30:	4628      	mov	r0, r5
 8008d32:	47b8      	blx	r7
 8008d34:	3001      	adds	r0, #1
 8008d36:	f43f ae36 	beq.w	80089a6 <_printf_float+0xbe>
 8008d3a:	f108 0801 	add.w	r8, r8, #1
 8008d3e:	68e3      	ldr	r3, [r4, #12]
 8008d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d42:	1a5b      	subs	r3, r3, r1
 8008d44:	4543      	cmp	r3, r8
 8008d46:	dcf0      	bgt.n	8008d2a <_printf_float+0x442>
 8008d48:	e6f8      	b.n	8008b3c <_printf_float+0x254>
 8008d4a:	f04f 0800 	mov.w	r8, #0
 8008d4e:	f104 0919 	add.w	r9, r4, #25
 8008d52:	e7f4      	b.n	8008d3e <_printf_float+0x456>

08008d54 <_printf_common>:
 8008d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d58:	4616      	mov	r6, r2
 8008d5a:	4699      	mov	r9, r3
 8008d5c:	688a      	ldr	r2, [r1, #8]
 8008d5e:	690b      	ldr	r3, [r1, #16]
 8008d60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d64:	4293      	cmp	r3, r2
 8008d66:	bfb8      	it	lt
 8008d68:	4613      	movlt	r3, r2
 8008d6a:	6033      	str	r3, [r6, #0]
 8008d6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d70:	4607      	mov	r7, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	b10a      	cbz	r2, 8008d7a <_printf_common+0x26>
 8008d76:	3301      	adds	r3, #1
 8008d78:	6033      	str	r3, [r6, #0]
 8008d7a:	6823      	ldr	r3, [r4, #0]
 8008d7c:	0699      	lsls	r1, r3, #26
 8008d7e:	bf42      	ittt	mi
 8008d80:	6833      	ldrmi	r3, [r6, #0]
 8008d82:	3302      	addmi	r3, #2
 8008d84:	6033      	strmi	r3, [r6, #0]
 8008d86:	6825      	ldr	r5, [r4, #0]
 8008d88:	f015 0506 	ands.w	r5, r5, #6
 8008d8c:	d106      	bne.n	8008d9c <_printf_common+0x48>
 8008d8e:	f104 0a19 	add.w	sl, r4, #25
 8008d92:	68e3      	ldr	r3, [r4, #12]
 8008d94:	6832      	ldr	r2, [r6, #0]
 8008d96:	1a9b      	subs	r3, r3, r2
 8008d98:	42ab      	cmp	r3, r5
 8008d9a:	dc26      	bgt.n	8008dea <_printf_common+0x96>
 8008d9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008da0:	1e13      	subs	r3, r2, #0
 8008da2:	6822      	ldr	r2, [r4, #0]
 8008da4:	bf18      	it	ne
 8008da6:	2301      	movne	r3, #1
 8008da8:	0692      	lsls	r2, r2, #26
 8008daa:	d42b      	bmi.n	8008e04 <_printf_common+0xb0>
 8008dac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008db0:	4649      	mov	r1, r9
 8008db2:	4638      	mov	r0, r7
 8008db4:	47c0      	blx	r8
 8008db6:	3001      	adds	r0, #1
 8008db8:	d01e      	beq.n	8008df8 <_printf_common+0xa4>
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	6922      	ldr	r2, [r4, #16]
 8008dbe:	f003 0306 	and.w	r3, r3, #6
 8008dc2:	2b04      	cmp	r3, #4
 8008dc4:	bf02      	ittt	eq
 8008dc6:	68e5      	ldreq	r5, [r4, #12]
 8008dc8:	6833      	ldreq	r3, [r6, #0]
 8008dca:	1aed      	subeq	r5, r5, r3
 8008dcc:	68a3      	ldr	r3, [r4, #8]
 8008dce:	bf0c      	ite	eq
 8008dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008dd4:	2500      	movne	r5, #0
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	bfc4      	itt	gt
 8008dda:	1a9b      	subgt	r3, r3, r2
 8008ddc:	18ed      	addgt	r5, r5, r3
 8008dde:	2600      	movs	r6, #0
 8008de0:	341a      	adds	r4, #26
 8008de2:	42b5      	cmp	r5, r6
 8008de4:	d11a      	bne.n	8008e1c <_printf_common+0xc8>
 8008de6:	2000      	movs	r0, #0
 8008de8:	e008      	b.n	8008dfc <_printf_common+0xa8>
 8008dea:	2301      	movs	r3, #1
 8008dec:	4652      	mov	r2, sl
 8008dee:	4649      	mov	r1, r9
 8008df0:	4638      	mov	r0, r7
 8008df2:	47c0      	blx	r8
 8008df4:	3001      	adds	r0, #1
 8008df6:	d103      	bne.n	8008e00 <_printf_common+0xac>
 8008df8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e00:	3501      	adds	r5, #1
 8008e02:	e7c6      	b.n	8008d92 <_printf_common+0x3e>
 8008e04:	18e1      	adds	r1, r4, r3
 8008e06:	1c5a      	adds	r2, r3, #1
 8008e08:	2030      	movs	r0, #48	; 0x30
 8008e0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e0e:	4422      	add	r2, r4
 8008e10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e18:	3302      	adds	r3, #2
 8008e1a:	e7c7      	b.n	8008dac <_printf_common+0x58>
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	4622      	mov	r2, r4
 8008e20:	4649      	mov	r1, r9
 8008e22:	4638      	mov	r0, r7
 8008e24:	47c0      	blx	r8
 8008e26:	3001      	adds	r0, #1
 8008e28:	d0e6      	beq.n	8008df8 <_printf_common+0xa4>
 8008e2a:	3601      	adds	r6, #1
 8008e2c:	e7d9      	b.n	8008de2 <_printf_common+0x8e>
	...

08008e30 <_printf_i>:
 8008e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e34:	7e0f      	ldrb	r7, [r1, #24]
 8008e36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e38:	2f78      	cmp	r7, #120	; 0x78
 8008e3a:	4691      	mov	r9, r2
 8008e3c:	4680      	mov	r8, r0
 8008e3e:	460c      	mov	r4, r1
 8008e40:	469a      	mov	sl, r3
 8008e42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e46:	d807      	bhi.n	8008e58 <_printf_i+0x28>
 8008e48:	2f62      	cmp	r7, #98	; 0x62
 8008e4a:	d80a      	bhi.n	8008e62 <_printf_i+0x32>
 8008e4c:	2f00      	cmp	r7, #0
 8008e4e:	f000 80d4 	beq.w	8008ffa <_printf_i+0x1ca>
 8008e52:	2f58      	cmp	r7, #88	; 0x58
 8008e54:	f000 80c0 	beq.w	8008fd8 <_printf_i+0x1a8>
 8008e58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e60:	e03a      	b.n	8008ed8 <_printf_i+0xa8>
 8008e62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e66:	2b15      	cmp	r3, #21
 8008e68:	d8f6      	bhi.n	8008e58 <_printf_i+0x28>
 8008e6a:	a101      	add	r1, pc, #4	; (adr r1, 8008e70 <_printf_i+0x40>)
 8008e6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e70:	08008ec9 	.word	0x08008ec9
 8008e74:	08008edd 	.word	0x08008edd
 8008e78:	08008e59 	.word	0x08008e59
 8008e7c:	08008e59 	.word	0x08008e59
 8008e80:	08008e59 	.word	0x08008e59
 8008e84:	08008e59 	.word	0x08008e59
 8008e88:	08008edd 	.word	0x08008edd
 8008e8c:	08008e59 	.word	0x08008e59
 8008e90:	08008e59 	.word	0x08008e59
 8008e94:	08008e59 	.word	0x08008e59
 8008e98:	08008e59 	.word	0x08008e59
 8008e9c:	08008fe1 	.word	0x08008fe1
 8008ea0:	08008f09 	.word	0x08008f09
 8008ea4:	08008f9b 	.word	0x08008f9b
 8008ea8:	08008e59 	.word	0x08008e59
 8008eac:	08008e59 	.word	0x08008e59
 8008eb0:	08009003 	.word	0x08009003
 8008eb4:	08008e59 	.word	0x08008e59
 8008eb8:	08008f09 	.word	0x08008f09
 8008ebc:	08008e59 	.word	0x08008e59
 8008ec0:	08008e59 	.word	0x08008e59
 8008ec4:	08008fa3 	.word	0x08008fa3
 8008ec8:	682b      	ldr	r3, [r5, #0]
 8008eca:	1d1a      	adds	r2, r3, #4
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	602a      	str	r2, [r5, #0]
 8008ed0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ed4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e09f      	b.n	800901c <_printf_i+0x1ec>
 8008edc:	6820      	ldr	r0, [r4, #0]
 8008ede:	682b      	ldr	r3, [r5, #0]
 8008ee0:	0607      	lsls	r7, r0, #24
 8008ee2:	f103 0104 	add.w	r1, r3, #4
 8008ee6:	6029      	str	r1, [r5, #0]
 8008ee8:	d501      	bpl.n	8008eee <_printf_i+0xbe>
 8008eea:	681e      	ldr	r6, [r3, #0]
 8008eec:	e003      	b.n	8008ef6 <_printf_i+0xc6>
 8008eee:	0646      	lsls	r6, r0, #25
 8008ef0:	d5fb      	bpl.n	8008eea <_printf_i+0xba>
 8008ef2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008ef6:	2e00      	cmp	r6, #0
 8008ef8:	da03      	bge.n	8008f02 <_printf_i+0xd2>
 8008efa:	232d      	movs	r3, #45	; 0x2d
 8008efc:	4276      	negs	r6, r6
 8008efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f02:	485a      	ldr	r0, [pc, #360]	; (800906c <_printf_i+0x23c>)
 8008f04:	230a      	movs	r3, #10
 8008f06:	e012      	b.n	8008f2e <_printf_i+0xfe>
 8008f08:	682b      	ldr	r3, [r5, #0]
 8008f0a:	6820      	ldr	r0, [r4, #0]
 8008f0c:	1d19      	adds	r1, r3, #4
 8008f0e:	6029      	str	r1, [r5, #0]
 8008f10:	0605      	lsls	r5, r0, #24
 8008f12:	d501      	bpl.n	8008f18 <_printf_i+0xe8>
 8008f14:	681e      	ldr	r6, [r3, #0]
 8008f16:	e002      	b.n	8008f1e <_printf_i+0xee>
 8008f18:	0641      	lsls	r1, r0, #25
 8008f1a:	d5fb      	bpl.n	8008f14 <_printf_i+0xe4>
 8008f1c:	881e      	ldrh	r6, [r3, #0]
 8008f1e:	4853      	ldr	r0, [pc, #332]	; (800906c <_printf_i+0x23c>)
 8008f20:	2f6f      	cmp	r7, #111	; 0x6f
 8008f22:	bf0c      	ite	eq
 8008f24:	2308      	moveq	r3, #8
 8008f26:	230a      	movne	r3, #10
 8008f28:	2100      	movs	r1, #0
 8008f2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f2e:	6865      	ldr	r5, [r4, #4]
 8008f30:	60a5      	str	r5, [r4, #8]
 8008f32:	2d00      	cmp	r5, #0
 8008f34:	bfa2      	ittt	ge
 8008f36:	6821      	ldrge	r1, [r4, #0]
 8008f38:	f021 0104 	bicge.w	r1, r1, #4
 8008f3c:	6021      	strge	r1, [r4, #0]
 8008f3e:	b90e      	cbnz	r6, 8008f44 <_printf_i+0x114>
 8008f40:	2d00      	cmp	r5, #0
 8008f42:	d04b      	beq.n	8008fdc <_printf_i+0x1ac>
 8008f44:	4615      	mov	r5, r2
 8008f46:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f4a:	fb03 6711 	mls	r7, r3, r1, r6
 8008f4e:	5dc7      	ldrb	r7, [r0, r7]
 8008f50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f54:	4637      	mov	r7, r6
 8008f56:	42bb      	cmp	r3, r7
 8008f58:	460e      	mov	r6, r1
 8008f5a:	d9f4      	bls.n	8008f46 <_printf_i+0x116>
 8008f5c:	2b08      	cmp	r3, #8
 8008f5e:	d10b      	bne.n	8008f78 <_printf_i+0x148>
 8008f60:	6823      	ldr	r3, [r4, #0]
 8008f62:	07de      	lsls	r6, r3, #31
 8008f64:	d508      	bpl.n	8008f78 <_printf_i+0x148>
 8008f66:	6923      	ldr	r3, [r4, #16]
 8008f68:	6861      	ldr	r1, [r4, #4]
 8008f6a:	4299      	cmp	r1, r3
 8008f6c:	bfde      	ittt	le
 8008f6e:	2330      	movle	r3, #48	; 0x30
 8008f70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f78:	1b52      	subs	r2, r2, r5
 8008f7a:	6122      	str	r2, [r4, #16]
 8008f7c:	f8cd a000 	str.w	sl, [sp]
 8008f80:	464b      	mov	r3, r9
 8008f82:	aa03      	add	r2, sp, #12
 8008f84:	4621      	mov	r1, r4
 8008f86:	4640      	mov	r0, r8
 8008f88:	f7ff fee4 	bl	8008d54 <_printf_common>
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	d14a      	bne.n	8009026 <_printf_i+0x1f6>
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295
 8008f94:	b004      	add	sp, #16
 8008f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	f043 0320 	orr.w	r3, r3, #32
 8008fa0:	6023      	str	r3, [r4, #0]
 8008fa2:	4833      	ldr	r0, [pc, #204]	; (8009070 <_printf_i+0x240>)
 8008fa4:	2778      	movs	r7, #120	; 0x78
 8008fa6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	6829      	ldr	r1, [r5, #0]
 8008fae:	061f      	lsls	r7, r3, #24
 8008fb0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fb4:	d402      	bmi.n	8008fbc <_printf_i+0x18c>
 8008fb6:	065f      	lsls	r7, r3, #25
 8008fb8:	bf48      	it	mi
 8008fba:	b2b6      	uxthmi	r6, r6
 8008fbc:	07df      	lsls	r7, r3, #31
 8008fbe:	bf48      	it	mi
 8008fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8008fc4:	6029      	str	r1, [r5, #0]
 8008fc6:	bf48      	it	mi
 8008fc8:	6023      	strmi	r3, [r4, #0]
 8008fca:	b91e      	cbnz	r6, 8008fd4 <_printf_i+0x1a4>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	f023 0320 	bic.w	r3, r3, #32
 8008fd2:	6023      	str	r3, [r4, #0]
 8008fd4:	2310      	movs	r3, #16
 8008fd6:	e7a7      	b.n	8008f28 <_printf_i+0xf8>
 8008fd8:	4824      	ldr	r0, [pc, #144]	; (800906c <_printf_i+0x23c>)
 8008fda:	e7e4      	b.n	8008fa6 <_printf_i+0x176>
 8008fdc:	4615      	mov	r5, r2
 8008fde:	e7bd      	b.n	8008f5c <_printf_i+0x12c>
 8008fe0:	682b      	ldr	r3, [r5, #0]
 8008fe2:	6826      	ldr	r6, [r4, #0]
 8008fe4:	6961      	ldr	r1, [r4, #20]
 8008fe6:	1d18      	adds	r0, r3, #4
 8008fe8:	6028      	str	r0, [r5, #0]
 8008fea:	0635      	lsls	r5, r6, #24
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	d501      	bpl.n	8008ff4 <_printf_i+0x1c4>
 8008ff0:	6019      	str	r1, [r3, #0]
 8008ff2:	e002      	b.n	8008ffa <_printf_i+0x1ca>
 8008ff4:	0670      	lsls	r0, r6, #25
 8008ff6:	d5fb      	bpl.n	8008ff0 <_printf_i+0x1c0>
 8008ff8:	8019      	strh	r1, [r3, #0]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	6123      	str	r3, [r4, #16]
 8008ffe:	4615      	mov	r5, r2
 8009000:	e7bc      	b.n	8008f7c <_printf_i+0x14c>
 8009002:	682b      	ldr	r3, [r5, #0]
 8009004:	1d1a      	adds	r2, r3, #4
 8009006:	602a      	str	r2, [r5, #0]
 8009008:	681d      	ldr	r5, [r3, #0]
 800900a:	6862      	ldr	r2, [r4, #4]
 800900c:	2100      	movs	r1, #0
 800900e:	4628      	mov	r0, r5
 8009010:	f7f7 f8e6 	bl	80001e0 <memchr>
 8009014:	b108      	cbz	r0, 800901a <_printf_i+0x1ea>
 8009016:	1b40      	subs	r0, r0, r5
 8009018:	6060      	str	r0, [r4, #4]
 800901a:	6863      	ldr	r3, [r4, #4]
 800901c:	6123      	str	r3, [r4, #16]
 800901e:	2300      	movs	r3, #0
 8009020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009024:	e7aa      	b.n	8008f7c <_printf_i+0x14c>
 8009026:	6923      	ldr	r3, [r4, #16]
 8009028:	462a      	mov	r2, r5
 800902a:	4649      	mov	r1, r9
 800902c:	4640      	mov	r0, r8
 800902e:	47d0      	blx	sl
 8009030:	3001      	adds	r0, #1
 8009032:	d0ad      	beq.n	8008f90 <_printf_i+0x160>
 8009034:	6823      	ldr	r3, [r4, #0]
 8009036:	079b      	lsls	r3, r3, #30
 8009038:	d413      	bmi.n	8009062 <_printf_i+0x232>
 800903a:	68e0      	ldr	r0, [r4, #12]
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	4298      	cmp	r0, r3
 8009040:	bfb8      	it	lt
 8009042:	4618      	movlt	r0, r3
 8009044:	e7a6      	b.n	8008f94 <_printf_i+0x164>
 8009046:	2301      	movs	r3, #1
 8009048:	4632      	mov	r2, r6
 800904a:	4649      	mov	r1, r9
 800904c:	4640      	mov	r0, r8
 800904e:	47d0      	blx	sl
 8009050:	3001      	adds	r0, #1
 8009052:	d09d      	beq.n	8008f90 <_printf_i+0x160>
 8009054:	3501      	adds	r5, #1
 8009056:	68e3      	ldr	r3, [r4, #12]
 8009058:	9903      	ldr	r1, [sp, #12]
 800905a:	1a5b      	subs	r3, r3, r1
 800905c:	42ab      	cmp	r3, r5
 800905e:	dcf2      	bgt.n	8009046 <_printf_i+0x216>
 8009060:	e7eb      	b.n	800903a <_printf_i+0x20a>
 8009062:	2500      	movs	r5, #0
 8009064:	f104 0619 	add.w	r6, r4, #25
 8009068:	e7f5      	b.n	8009056 <_printf_i+0x226>
 800906a:	bf00      	nop
 800906c:	0800b412 	.word	0x0800b412
 8009070:	0800b423 	.word	0x0800b423

08009074 <std>:
 8009074:	2300      	movs	r3, #0
 8009076:	b510      	push	{r4, lr}
 8009078:	4604      	mov	r4, r0
 800907a:	e9c0 3300 	strd	r3, r3, [r0]
 800907e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009082:	6083      	str	r3, [r0, #8]
 8009084:	8181      	strh	r1, [r0, #12]
 8009086:	6643      	str	r3, [r0, #100]	; 0x64
 8009088:	81c2      	strh	r2, [r0, #14]
 800908a:	6183      	str	r3, [r0, #24]
 800908c:	4619      	mov	r1, r3
 800908e:	2208      	movs	r2, #8
 8009090:	305c      	adds	r0, #92	; 0x5c
 8009092:	f000 f914 	bl	80092be <memset>
 8009096:	4b0d      	ldr	r3, [pc, #52]	; (80090cc <std+0x58>)
 8009098:	6263      	str	r3, [r4, #36]	; 0x24
 800909a:	4b0d      	ldr	r3, [pc, #52]	; (80090d0 <std+0x5c>)
 800909c:	62a3      	str	r3, [r4, #40]	; 0x28
 800909e:	4b0d      	ldr	r3, [pc, #52]	; (80090d4 <std+0x60>)
 80090a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80090a2:	4b0d      	ldr	r3, [pc, #52]	; (80090d8 <std+0x64>)
 80090a4:	6323      	str	r3, [r4, #48]	; 0x30
 80090a6:	4b0d      	ldr	r3, [pc, #52]	; (80090dc <std+0x68>)
 80090a8:	6224      	str	r4, [r4, #32]
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d006      	beq.n	80090bc <std+0x48>
 80090ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80090b2:	4294      	cmp	r4, r2
 80090b4:	d002      	beq.n	80090bc <std+0x48>
 80090b6:	33d0      	adds	r3, #208	; 0xd0
 80090b8:	429c      	cmp	r4, r3
 80090ba:	d105      	bne.n	80090c8 <std+0x54>
 80090bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80090c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090c4:	f000 b996 	b.w	80093f4 <__retarget_lock_init_recursive>
 80090c8:	bd10      	pop	{r4, pc}
 80090ca:	bf00      	nop
 80090cc:	08009239 	.word	0x08009239
 80090d0:	0800925b 	.word	0x0800925b
 80090d4:	08009293 	.word	0x08009293
 80090d8:	080092b7 	.word	0x080092b7
 80090dc:	200003b8 	.word	0x200003b8

080090e0 <stdio_exit_handler>:
 80090e0:	4a02      	ldr	r2, [pc, #8]	; (80090ec <stdio_exit_handler+0xc>)
 80090e2:	4903      	ldr	r1, [pc, #12]	; (80090f0 <stdio_exit_handler+0x10>)
 80090e4:	4803      	ldr	r0, [pc, #12]	; (80090f4 <stdio_exit_handler+0x14>)
 80090e6:	f000 b869 	b.w	80091bc <_fwalk_sglue>
 80090ea:	bf00      	nop
 80090ec:	20000010 	.word	0x20000010
 80090f0:	0800ac59 	.word	0x0800ac59
 80090f4:	2000001c 	.word	0x2000001c

080090f8 <cleanup_stdio>:
 80090f8:	6841      	ldr	r1, [r0, #4]
 80090fa:	4b0c      	ldr	r3, [pc, #48]	; (800912c <cleanup_stdio+0x34>)
 80090fc:	4299      	cmp	r1, r3
 80090fe:	b510      	push	{r4, lr}
 8009100:	4604      	mov	r4, r0
 8009102:	d001      	beq.n	8009108 <cleanup_stdio+0x10>
 8009104:	f001 fda8 	bl	800ac58 <_fflush_r>
 8009108:	68a1      	ldr	r1, [r4, #8]
 800910a:	4b09      	ldr	r3, [pc, #36]	; (8009130 <cleanup_stdio+0x38>)
 800910c:	4299      	cmp	r1, r3
 800910e:	d002      	beq.n	8009116 <cleanup_stdio+0x1e>
 8009110:	4620      	mov	r0, r4
 8009112:	f001 fda1 	bl	800ac58 <_fflush_r>
 8009116:	68e1      	ldr	r1, [r4, #12]
 8009118:	4b06      	ldr	r3, [pc, #24]	; (8009134 <cleanup_stdio+0x3c>)
 800911a:	4299      	cmp	r1, r3
 800911c:	d004      	beq.n	8009128 <cleanup_stdio+0x30>
 800911e:	4620      	mov	r0, r4
 8009120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009124:	f001 bd98 	b.w	800ac58 <_fflush_r>
 8009128:	bd10      	pop	{r4, pc}
 800912a:	bf00      	nop
 800912c:	200003b8 	.word	0x200003b8
 8009130:	20000420 	.word	0x20000420
 8009134:	20000488 	.word	0x20000488

08009138 <global_stdio_init.part.0>:
 8009138:	b510      	push	{r4, lr}
 800913a:	4b0b      	ldr	r3, [pc, #44]	; (8009168 <global_stdio_init.part.0+0x30>)
 800913c:	4c0b      	ldr	r4, [pc, #44]	; (800916c <global_stdio_init.part.0+0x34>)
 800913e:	4a0c      	ldr	r2, [pc, #48]	; (8009170 <global_stdio_init.part.0+0x38>)
 8009140:	601a      	str	r2, [r3, #0]
 8009142:	4620      	mov	r0, r4
 8009144:	2200      	movs	r2, #0
 8009146:	2104      	movs	r1, #4
 8009148:	f7ff ff94 	bl	8009074 <std>
 800914c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009150:	2201      	movs	r2, #1
 8009152:	2109      	movs	r1, #9
 8009154:	f7ff ff8e 	bl	8009074 <std>
 8009158:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800915c:	2202      	movs	r2, #2
 800915e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009162:	2112      	movs	r1, #18
 8009164:	f7ff bf86 	b.w	8009074 <std>
 8009168:	200004f0 	.word	0x200004f0
 800916c:	200003b8 	.word	0x200003b8
 8009170:	080090e1 	.word	0x080090e1

08009174 <__sfp_lock_acquire>:
 8009174:	4801      	ldr	r0, [pc, #4]	; (800917c <__sfp_lock_acquire+0x8>)
 8009176:	f000 b93e 	b.w	80093f6 <__retarget_lock_acquire_recursive>
 800917a:	bf00      	nop
 800917c:	200004f9 	.word	0x200004f9

08009180 <__sfp_lock_release>:
 8009180:	4801      	ldr	r0, [pc, #4]	; (8009188 <__sfp_lock_release+0x8>)
 8009182:	f000 b939 	b.w	80093f8 <__retarget_lock_release_recursive>
 8009186:	bf00      	nop
 8009188:	200004f9 	.word	0x200004f9

0800918c <__sinit>:
 800918c:	b510      	push	{r4, lr}
 800918e:	4604      	mov	r4, r0
 8009190:	f7ff fff0 	bl	8009174 <__sfp_lock_acquire>
 8009194:	6a23      	ldr	r3, [r4, #32]
 8009196:	b11b      	cbz	r3, 80091a0 <__sinit+0x14>
 8009198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800919c:	f7ff bff0 	b.w	8009180 <__sfp_lock_release>
 80091a0:	4b04      	ldr	r3, [pc, #16]	; (80091b4 <__sinit+0x28>)
 80091a2:	6223      	str	r3, [r4, #32]
 80091a4:	4b04      	ldr	r3, [pc, #16]	; (80091b8 <__sinit+0x2c>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1f5      	bne.n	8009198 <__sinit+0xc>
 80091ac:	f7ff ffc4 	bl	8009138 <global_stdio_init.part.0>
 80091b0:	e7f2      	b.n	8009198 <__sinit+0xc>
 80091b2:	bf00      	nop
 80091b4:	080090f9 	.word	0x080090f9
 80091b8:	200004f0 	.word	0x200004f0

080091bc <_fwalk_sglue>:
 80091bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091c0:	4607      	mov	r7, r0
 80091c2:	4688      	mov	r8, r1
 80091c4:	4614      	mov	r4, r2
 80091c6:	2600      	movs	r6, #0
 80091c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091cc:	f1b9 0901 	subs.w	r9, r9, #1
 80091d0:	d505      	bpl.n	80091de <_fwalk_sglue+0x22>
 80091d2:	6824      	ldr	r4, [r4, #0]
 80091d4:	2c00      	cmp	r4, #0
 80091d6:	d1f7      	bne.n	80091c8 <_fwalk_sglue+0xc>
 80091d8:	4630      	mov	r0, r6
 80091da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091de:	89ab      	ldrh	r3, [r5, #12]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d907      	bls.n	80091f4 <_fwalk_sglue+0x38>
 80091e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091e8:	3301      	adds	r3, #1
 80091ea:	d003      	beq.n	80091f4 <_fwalk_sglue+0x38>
 80091ec:	4629      	mov	r1, r5
 80091ee:	4638      	mov	r0, r7
 80091f0:	47c0      	blx	r8
 80091f2:	4306      	orrs	r6, r0
 80091f4:	3568      	adds	r5, #104	; 0x68
 80091f6:	e7e9      	b.n	80091cc <_fwalk_sglue+0x10>

080091f8 <siprintf>:
 80091f8:	b40e      	push	{r1, r2, r3}
 80091fa:	b500      	push	{lr}
 80091fc:	b09c      	sub	sp, #112	; 0x70
 80091fe:	ab1d      	add	r3, sp, #116	; 0x74
 8009200:	9002      	str	r0, [sp, #8]
 8009202:	9006      	str	r0, [sp, #24]
 8009204:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009208:	4809      	ldr	r0, [pc, #36]	; (8009230 <siprintf+0x38>)
 800920a:	9107      	str	r1, [sp, #28]
 800920c:	9104      	str	r1, [sp, #16]
 800920e:	4909      	ldr	r1, [pc, #36]	; (8009234 <siprintf+0x3c>)
 8009210:	f853 2b04 	ldr.w	r2, [r3], #4
 8009214:	9105      	str	r1, [sp, #20]
 8009216:	6800      	ldr	r0, [r0, #0]
 8009218:	9301      	str	r3, [sp, #4]
 800921a:	a902      	add	r1, sp, #8
 800921c:	f001 fb98 	bl	800a950 <_svfiprintf_r>
 8009220:	9b02      	ldr	r3, [sp, #8]
 8009222:	2200      	movs	r2, #0
 8009224:	701a      	strb	r2, [r3, #0]
 8009226:	b01c      	add	sp, #112	; 0x70
 8009228:	f85d eb04 	ldr.w	lr, [sp], #4
 800922c:	b003      	add	sp, #12
 800922e:	4770      	bx	lr
 8009230:	20000068 	.word	0x20000068
 8009234:	ffff0208 	.word	0xffff0208

08009238 <__sread>:
 8009238:	b510      	push	{r4, lr}
 800923a:	460c      	mov	r4, r1
 800923c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009240:	f000 f87a 	bl	8009338 <_read_r>
 8009244:	2800      	cmp	r0, #0
 8009246:	bfab      	itete	ge
 8009248:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800924a:	89a3      	ldrhlt	r3, [r4, #12]
 800924c:	181b      	addge	r3, r3, r0
 800924e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009252:	bfac      	ite	ge
 8009254:	6563      	strge	r3, [r4, #84]	; 0x54
 8009256:	81a3      	strhlt	r3, [r4, #12]
 8009258:	bd10      	pop	{r4, pc}

0800925a <__swrite>:
 800925a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925e:	461f      	mov	r7, r3
 8009260:	898b      	ldrh	r3, [r1, #12]
 8009262:	05db      	lsls	r3, r3, #23
 8009264:	4605      	mov	r5, r0
 8009266:	460c      	mov	r4, r1
 8009268:	4616      	mov	r6, r2
 800926a:	d505      	bpl.n	8009278 <__swrite+0x1e>
 800926c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009270:	2302      	movs	r3, #2
 8009272:	2200      	movs	r2, #0
 8009274:	f000 f84e 	bl	8009314 <_lseek_r>
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800927e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009282:	81a3      	strh	r3, [r4, #12]
 8009284:	4632      	mov	r2, r6
 8009286:	463b      	mov	r3, r7
 8009288:	4628      	mov	r0, r5
 800928a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800928e:	f000 b875 	b.w	800937c <_write_r>

08009292 <__sseek>:
 8009292:	b510      	push	{r4, lr}
 8009294:	460c      	mov	r4, r1
 8009296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929a:	f000 f83b 	bl	8009314 <_lseek_r>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	89a3      	ldrh	r3, [r4, #12]
 80092a2:	bf15      	itete	ne
 80092a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80092a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092ae:	81a3      	strheq	r3, [r4, #12]
 80092b0:	bf18      	it	ne
 80092b2:	81a3      	strhne	r3, [r4, #12]
 80092b4:	bd10      	pop	{r4, pc}

080092b6 <__sclose>:
 80092b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ba:	f000 b81b 	b.w	80092f4 <_close_r>

080092be <memset>:
 80092be:	4402      	add	r2, r0
 80092c0:	4603      	mov	r3, r0
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d100      	bne.n	80092c8 <memset+0xa>
 80092c6:	4770      	bx	lr
 80092c8:	f803 1b01 	strb.w	r1, [r3], #1
 80092cc:	e7f9      	b.n	80092c2 <memset+0x4>

080092ce <strcat>:
 80092ce:	b510      	push	{r4, lr}
 80092d0:	4602      	mov	r2, r0
 80092d2:	7814      	ldrb	r4, [r2, #0]
 80092d4:	4613      	mov	r3, r2
 80092d6:	3201      	adds	r2, #1
 80092d8:	2c00      	cmp	r4, #0
 80092da:	d1fa      	bne.n	80092d2 <strcat+0x4>
 80092dc:	3b01      	subs	r3, #1
 80092de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092e6:	2a00      	cmp	r2, #0
 80092e8:	d1f9      	bne.n	80092de <strcat+0x10>
 80092ea:	bd10      	pop	{r4, pc}

080092ec <_localeconv_r>:
 80092ec:	4800      	ldr	r0, [pc, #0]	; (80092f0 <_localeconv_r+0x4>)
 80092ee:	4770      	bx	lr
 80092f0:	2000015c 	.word	0x2000015c

080092f4 <_close_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d06      	ldr	r5, [pc, #24]	; (8009310 <_close_r+0x1c>)
 80092f8:	2300      	movs	r3, #0
 80092fa:	4604      	mov	r4, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	602b      	str	r3, [r5, #0]
 8009300:	f7fa f979 	bl	80035f6 <_close>
 8009304:	1c43      	adds	r3, r0, #1
 8009306:	d102      	bne.n	800930e <_close_r+0x1a>
 8009308:	682b      	ldr	r3, [r5, #0]
 800930a:	b103      	cbz	r3, 800930e <_close_r+0x1a>
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	bd38      	pop	{r3, r4, r5, pc}
 8009310:	200004f4 	.word	0x200004f4

08009314 <_lseek_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d07      	ldr	r5, [pc, #28]	; (8009334 <_lseek_r+0x20>)
 8009318:	4604      	mov	r4, r0
 800931a:	4608      	mov	r0, r1
 800931c:	4611      	mov	r1, r2
 800931e:	2200      	movs	r2, #0
 8009320:	602a      	str	r2, [r5, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	f7fa f98e 	bl	8003644 <_lseek>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_lseek_r+0x1e>
 800932c:	682b      	ldr	r3, [r5, #0]
 800932e:	b103      	cbz	r3, 8009332 <_lseek_r+0x1e>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	200004f4 	.word	0x200004f4

08009338 <_read_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	4d07      	ldr	r5, [pc, #28]	; (8009358 <_read_r+0x20>)
 800933c:	4604      	mov	r4, r0
 800933e:	4608      	mov	r0, r1
 8009340:	4611      	mov	r1, r2
 8009342:	2200      	movs	r2, #0
 8009344:	602a      	str	r2, [r5, #0]
 8009346:	461a      	mov	r2, r3
 8009348:	f7fa f91c 	bl	8003584 <_read>
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	d102      	bne.n	8009356 <_read_r+0x1e>
 8009350:	682b      	ldr	r3, [r5, #0]
 8009352:	b103      	cbz	r3, 8009356 <_read_r+0x1e>
 8009354:	6023      	str	r3, [r4, #0]
 8009356:	bd38      	pop	{r3, r4, r5, pc}
 8009358:	200004f4 	.word	0x200004f4

0800935c <_sbrk_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	4d06      	ldr	r5, [pc, #24]	; (8009378 <_sbrk_r+0x1c>)
 8009360:	2300      	movs	r3, #0
 8009362:	4604      	mov	r4, r0
 8009364:	4608      	mov	r0, r1
 8009366:	602b      	str	r3, [r5, #0]
 8009368:	f7fa f97a 	bl	8003660 <_sbrk>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d102      	bne.n	8009376 <_sbrk_r+0x1a>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	b103      	cbz	r3, 8009376 <_sbrk_r+0x1a>
 8009374:	6023      	str	r3, [r4, #0]
 8009376:	bd38      	pop	{r3, r4, r5, pc}
 8009378:	200004f4 	.word	0x200004f4

0800937c <_write_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	4d07      	ldr	r5, [pc, #28]	; (800939c <_write_r+0x20>)
 8009380:	4604      	mov	r4, r0
 8009382:	4608      	mov	r0, r1
 8009384:	4611      	mov	r1, r2
 8009386:	2200      	movs	r2, #0
 8009388:	602a      	str	r2, [r5, #0]
 800938a:	461a      	mov	r2, r3
 800938c:	f7fa f917 	bl	80035be <_write>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	d102      	bne.n	800939a <_write_r+0x1e>
 8009394:	682b      	ldr	r3, [r5, #0]
 8009396:	b103      	cbz	r3, 800939a <_write_r+0x1e>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	200004f4 	.word	0x200004f4

080093a0 <__errno>:
 80093a0:	4b01      	ldr	r3, [pc, #4]	; (80093a8 <__errno+0x8>)
 80093a2:	6818      	ldr	r0, [r3, #0]
 80093a4:	4770      	bx	lr
 80093a6:	bf00      	nop
 80093a8:	20000068 	.word	0x20000068

080093ac <__libc_init_array>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	4d0d      	ldr	r5, [pc, #52]	; (80093e4 <__libc_init_array+0x38>)
 80093b0:	4c0d      	ldr	r4, [pc, #52]	; (80093e8 <__libc_init_array+0x3c>)
 80093b2:	1b64      	subs	r4, r4, r5
 80093b4:	10a4      	asrs	r4, r4, #2
 80093b6:	2600      	movs	r6, #0
 80093b8:	42a6      	cmp	r6, r4
 80093ba:	d109      	bne.n	80093d0 <__libc_init_array+0x24>
 80093bc:	4d0b      	ldr	r5, [pc, #44]	; (80093ec <__libc_init_array+0x40>)
 80093be:	4c0c      	ldr	r4, [pc, #48]	; (80093f0 <__libc_init_array+0x44>)
 80093c0:	f001 ffd0 	bl	800b364 <_init>
 80093c4:	1b64      	subs	r4, r4, r5
 80093c6:	10a4      	asrs	r4, r4, #2
 80093c8:	2600      	movs	r6, #0
 80093ca:	42a6      	cmp	r6, r4
 80093cc:	d105      	bne.n	80093da <__libc_init_array+0x2e>
 80093ce:	bd70      	pop	{r4, r5, r6, pc}
 80093d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80093d4:	4798      	blx	r3
 80093d6:	3601      	adds	r6, #1
 80093d8:	e7ee      	b.n	80093b8 <__libc_init_array+0xc>
 80093da:	f855 3b04 	ldr.w	r3, [r5], #4
 80093de:	4798      	blx	r3
 80093e0:	3601      	adds	r6, #1
 80093e2:	e7f2      	b.n	80093ca <__libc_init_array+0x1e>
 80093e4:	0800b77c 	.word	0x0800b77c
 80093e8:	0800b77c 	.word	0x0800b77c
 80093ec:	0800b77c 	.word	0x0800b77c
 80093f0:	0800b780 	.word	0x0800b780

080093f4 <__retarget_lock_init_recursive>:
 80093f4:	4770      	bx	lr

080093f6 <__retarget_lock_acquire_recursive>:
 80093f6:	4770      	bx	lr

080093f8 <__retarget_lock_release_recursive>:
 80093f8:	4770      	bx	lr

080093fa <memcpy>:
 80093fa:	440a      	add	r2, r1
 80093fc:	4291      	cmp	r1, r2
 80093fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8009402:	d100      	bne.n	8009406 <memcpy+0xc>
 8009404:	4770      	bx	lr
 8009406:	b510      	push	{r4, lr}
 8009408:	f811 4b01 	ldrb.w	r4, [r1], #1
 800940c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009410:	4291      	cmp	r1, r2
 8009412:	d1f9      	bne.n	8009408 <memcpy+0xe>
 8009414:	bd10      	pop	{r4, pc}

08009416 <quorem>:
 8009416:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941a:	6903      	ldr	r3, [r0, #16]
 800941c:	690c      	ldr	r4, [r1, #16]
 800941e:	42a3      	cmp	r3, r4
 8009420:	4607      	mov	r7, r0
 8009422:	db7e      	blt.n	8009522 <quorem+0x10c>
 8009424:	3c01      	subs	r4, #1
 8009426:	f101 0814 	add.w	r8, r1, #20
 800942a:	f100 0514 	add.w	r5, r0, #20
 800942e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009432:	9301      	str	r3, [sp, #4]
 8009434:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009438:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800943c:	3301      	adds	r3, #1
 800943e:	429a      	cmp	r2, r3
 8009440:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009444:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009448:	fbb2 f6f3 	udiv	r6, r2, r3
 800944c:	d331      	bcc.n	80094b2 <quorem+0x9c>
 800944e:	f04f 0e00 	mov.w	lr, #0
 8009452:	4640      	mov	r0, r8
 8009454:	46ac      	mov	ip, r5
 8009456:	46f2      	mov	sl, lr
 8009458:	f850 2b04 	ldr.w	r2, [r0], #4
 800945c:	b293      	uxth	r3, r2
 800945e:	fb06 e303 	mla	r3, r6, r3, lr
 8009462:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009466:	0c1a      	lsrs	r2, r3, #16
 8009468:	b29b      	uxth	r3, r3
 800946a:	ebaa 0303 	sub.w	r3, sl, r3
 800946e:	f8dc a000 	ldr.w	sl, [ip]
 8009472:	fa13 f38a 	uxtah	r3, r3, sl
 8009476:	fb06 220e 	mla	r2, r6, lr, r2
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	9b00      	ldr	r3, [sp, #0]
 800947e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009482:	b292      	uxth	r2, r2
 8009484:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009488:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800948c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009490:	4581      	cmp	r9, r0
 8009492:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009496:	f84c 3b04 	str.w	r3, [ip], #4
 800949a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800949e:	d2db      	bcs.n	8009458 <quorem+0x42>
 80094a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80094a4:	b92b      	cbnz	r3, 80094b2 <quorem+0x9c>
 80094a6:	9b01      	ldr	r3, [sp, #4]
 80094a8:	3b04      	subs	r3, #4
 80094aa:	429d      	cmp	r5, r3
 80094ac:	461a      	mov	r2, r3
 80094ae:	d32c      	bcc.n	800950a <quorem+0xf4>
 80094b0:	613c      	str	r4, [r7, #16]
 80094b2:	4638      	mov	r0, r7
 80094b4:	f001 f8f2 	bl	800a69c <__mcmp>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	db22      	blt.n	8009502 <quorem+0xec>
 80094bc:	3601      	adds	r6, #1
 80094be:	4629      	mov	r1, r5
 80094c0:	2000      	movs	r0, #0
 80094c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80094c6:	f8d1 c000 	ldr.w	ip, [r1]
 80094ca:	b293      	uxth	r3, r2
 80094cc:	1ac3      	subs	r3, r0, r3
 80094ce:	0c12      	lsrs	r2, r2, #16
 80094d0:	fa13 f38c 	uxtah	r3, r3, ip
 80094d4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80094d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094dc:	b29b      	uxth	r3, r3
 80094de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094e2:	45c1      	cmp	r9, r8
 80094e4:	f841 3b04 	str.w	r3, [r1], #4
 80094e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80094ec:	d2e9      	bcs.n	80094c2 <quorem+0xac>
 80094ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094f6:	b922      	cbnz	r2, 8009502 <quorem+0xec>
 80094f8:	3b04      	subs	r3, #4
 80094fa:	429d      	cmp	r5, r3
 80094fc:	461a      	mov	r2, r3
 80094fe:	d30a      	bcc.n	8009516 <quorem+0x100>
 8009500:	613c      	str	r4, [r7, #16]
 8009502:	4630      	mov	r0, r6
 8009504:	b003      	add	sp, #12
 8009506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800950a:	6812      	ldr	r2, [r2, #0]
 800950c:	3b04      	subs	r3, #4
 800950e:	2a00      	cmp	r2, #0
 8009510:	d1ce      	bne.n	80094b0 <quorem+0x9a>
 8009512:	3c01      	subs	r4, #1
 8009514:	e7c9      	b.n	80094aa <quorem+0x94>
 8009516:	6812      	ldr	r2, [r2, #0]
 8009518:	3b04      	subs	r3, #4
 800951a:	2a00      	cmp	r2, #0
 800951c:	d1f0      	bne.n	8009500 <quorem+0xea>
 800951e:	3c01      	subs	r4, #1
 8009520:	e7eb      	b.n	80094fa <quorem+0xe4>
 8009522:	2000      	movs	r0, #0
 8009524:	e7ee      	b.n	8009504 <quorem+0xee>
	...

08009528 <_dtoa_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	ed2d 8b04 	vpush	{d8-d9}
 8009530:	69c5      	ldr	r5, [r0, #28]
 8009532:	b093      	sub	sp, #76	; 0x4c
 8009534:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009538:	ec57 6b10 	vmov	r6, r7, d0
 800953c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009540:	9107      	str	r1, [sp, #28]
 8009542:	4604      	mov	r4, r0
 8009544:	920a      	str	r2, [sp, #40]	; 0x28
 8009546:	930d      	str	r3, [sp, #52]	; 0x34
 8009548:	b975      	cbnz	r5, 8009568 <_dtoa_r+0x40>
 800954a:	2010      	movs	r0, #16
 800954c:	f7ff f870 	bl	8008630 <malloc>
 8009550:	4602      	mov	r2, r0
 8009552:	61e0      	str	r0, [r4, #28]
 8009554:	b920      	cbnz	r0, 8009560 <_dtoa_r+0x38>
 8009556:	4bae      	ldr	r3, [pc, #696]	; (8009810 <_dtoa_r+0x2e8>)
 8009558:	21ef      	movs	r1, #239	; 0xef
 800955a:	48ae      	ldr	r0, [pc, #696]	; (8009814 <_dtoa_r+0x2ec>)
 800955c:	f001 fbbe 	bl	800acdc <__assert_func>
 8009560:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009564:	6005      	str	r5, [r0, #0]
 8009566:	60c5      	str	r5, [r0, #12]
 8009568:	69e3      	ldr	r3, [r4, #28]
 800956a:	6819      	ldr	r1, [r3, #0]
 800956c:	b151      	cbz	r1, 8009584 <_dtoa_r+0x5c>
 800956e:	685a      	ldr	r2, [r3, #4]
 8009570:	604a      	str	r2, [r1, #4]
 8009572:	2301      	movs	r3, #1
 8009574:	4093      	lsls	r3, r2
 8009576:	608b      	str	r3, [r1, #8]
 8009578:	4620      	mov	r0, r4
 800957a:	f000 fe53 	bl	800a224 <_Bfree>
 800957e:	69e3      	ldr	r3, [r4, #28]
 8009580:	2200      	movs	r2, #0
 8009582:	601a      	str	r2, [r3, #0]
 8009584:	1e3b      	subs	r3, r7, #0
 8009586:	bfbb      	ittet	lt
 8009588:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800958c:	9303      	strlt	r3, [sp, #12]
 800958e:	2300      	movge	r3, #0
 8009590:	2201      	movlt	r2, #1
 8009592:	bfac      	ite	ge
 8009594:	f8c8 3000 	strge.w	r3, [r8]
 8009598:	f8c8 2000 	strlt.w	r2, [r8]
 800959c:	4b9e      	ldr	r3, [pc, #632]	; (8009818 <_dtoa_r+0x2f0>)
 800959e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80095a2:	ea33 0308 	bics.w	r3, r3, r8
 80095a6:	d11b      	bne.n	80095e0 <_dtoa_r+0xb8>
 80095a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80095aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80095ae:	6013      	str	r3, [r2, #0]
 80095b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80095b4:	4333      	orrs	r3, r6
 80095b6:	f000 8593 	beq.w	800a0e0 <_dtoa_r+0xbb8>
 80095ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80095bc:	b963      	cbnz	r3, 80095d8 <_dtoa_r+0xb0>
 80095be:	4b97      	ldr	r3, [pc, #604]	; (800981c <_dtoa_r+0x2f4>)
 80095c0:	e027      	b.n	8009612 <_dtoa_r+0xea>
 80095c2:	4b97      	ldr	r3, [pc, #604]	; (8009820 <_dtoa_r+0x2f8>)
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	3308      	adds	r3, #8
 80095c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80095ca:	6013      	str	r3, [r2, #0]
 80095cc:	9800      	ldr	r0, [sp, #0]
 80095ce:	b013      	add	sp, #76	; 0x4c
 80095d0:	ecbd 8b04 	vpop	{d8-d9}
 80095d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d8:	4b90      	ldr	r3, [pc, #576]	; (800981c <_dtoa_r+0x2f4>)
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	3303      	adds	r3, #3
 80095de:	e7f3      	b.n	80095c8 <_dtoa_r+0xa0>
 80095e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095e4:	2200      	movs	r2, #0
 80095e6:	ec51 0b17 	vmov	r0, r1, d7
 80095ea:	eeb0 8a47 	vmov.f32	s16, s14
 80095ee:	eef0 8a67 	vmov.f32	s17, s15
 80095f2:	2300      	movs	r3, #0
 80095f4:	f7f7 fa70 	bl	8000ad8 <__aeabi_dcmpeq>
 80095f8:	4681      	mov	r9, r0
 80095fa:	b160      	cbz	r0, 8009616 <_dtoa_r+0xee>
 80095fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80095fe:	2301      	movs	r3, #1
 8009600:	6013      	str	r3, [r2, #0]
 8009602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009604:	2b00      	cmp	r3, #0
 8009606:	f000 8568 	beq.w	800a0da <_dtoa_r+0xbb2>
 800960a:	4b86      	ldr	r3, [pc, #536]	; (8009824 <_dtoa_r+0x2fc>)
 800960c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800960e:	6013      	str	r3, [r2, #0]
 8009610:	3b01      	subs	r3, #1
 8009612:	9300      	str	r3, [sp, #0]
 8009614:	e7da      	b.n	80095cc <_dtoa_r+0xa4>
 8009616:	aa10      	add	r2, sp, #64	; 0x40
 8009618:	a911      	add	r1, sp, #68	; 0x44
 800961a:	4620      	mov	r0, r4
 800961c:	eeb0 0a48 	vmov.f32	s0, s16
 8009620:	eef0 0a68 	vmov.f32	s1, s17
 8009624:	f001 f8e0 	bl	800a7e8 <__d2b>
 8009628:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800962c:	4682      	mov	sl, r0
 800962e:	2d00      	cmp	r5, #0
 8009630:	d07f      	beq.n	8009732 <_dtoa_r+0x20a>
 8009632:	ee18 3a90 	vmov	r3, s17
 8009636:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800963a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800963e:	ec51 0b18 	vmov	r0, r1, d8
 8009642:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009646:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800964a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800964e:	4619      	mov	r1, r3
 8009650:	2200      	movs	r2, #0
 8009652:	4b75      	ldr	r3, [pc, #468]	; (8009828 <_dtoa_r+0x300>)
 8009654:	f7f6 fe20 	bl	8000298 <__aeabi_dsub>
 8009658:	a367      	add	r3, pc, #412	; (adr r3, 80097f8 <_dtoa_r+0x2d0>)
 800965a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965e:	f7f6 ffd3 	bl	8000608 <__aeabi_dmul>
 8009662:	a367      	add	r3, pc, #412	; (adr r3, 8009800 <_dtoa_r+0x2d8>)
 8009664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009668:	f7f6 fe18 	bl	800029c <__adddf3>
 800966c:	4606      	mov	r6, r0
 800966e:	4628      	mov	r0, r5
 8009670:	460f      	mov	r7, r1
 8009672:	f7f6 ff5f 	bl	8000534 <__aeabi_i2d>
 8009676:	a364      	add	r3, pc, #400	; (adr r3, 8009808 <_dtoa_r+0x2e0>)
 8009678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967c:	f7f6 ffc4 	bl	8000608 <__aeabi_dmul>
 8009680:	4602      	mov	r2, r0
 8009682:	460b      	mov	r3, r1
 8009684:	4630      	mov	r0, r6
 8009686:	4639      	mov	r1, r7
 8009688:	f7f6 fe08 	bl	800029c <__adddf3>
 800968c:	4606      	mov	r6, r0
 800968e:	460f      	mov	r7, r1
 8009690:	f7f7 fa6a 	bl	8000b68 <__aeabi_d2iz>
 8009694:	2200      	movs	r2, #0
 8009696:	4683      	mov	fp, r0
 8009698:	2300      	movs	r3, #0
 800969a:	4630      	mov	r0, r6
 800969c:	4639      	mov	r1, r7
 800969e:	f7f7 fa25 	bl	8000aec <__aeabi_dcmplt>
 80096a2:	b148      	cbz	r0, 80096b8 <_dtoa_r+0x190>
 80096a4:	4658      	mov	r0, fp
 80096a6:	f7f6 ff45 	bl	8000534 <__aeabi_i2d>
 80096aa:	4632      	mov	r2, r6
 80096ac:	463b      	mov	r3, r7
 80096ae:	f7f7 fa13 	bl	8000ad8 <__aeabi_dcmpeq>
 80096b2:	b908      	cbnz	r0, 80096b8 <_dtoa_r+0x190>
 80096b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096b8:	f1bb 0f16 	cmp.w	fp, #22
 80096bc:	d857      	bhi.n	800976e <_dtoa_r+0x246>
 80096be:	4b5b      	ldr	r3, [pc, #364]	; (800982c <_dtoa_r+0x304>)
 80096c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096c8:	ec51 0b18 	vmov	r0, r1, d8
 80096cc:	f7f7 fa0e 	bl	8000aec <__aeabi_dcmplt>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d04e      	beq.n	8009772 <_dtoa_r+0x24a>
 80096d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096d8:	2300      	movs	r3, #0
 80096da:	930c      	str	r3, [sp, #48]	; 0x30
 80096dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096de:	1b5b      	subs	r3, r3, r5
 80096e0:	1e5a      	subs	r2, r3, #1
 80096e2:	bf45      	ittet	mi
 80096e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80096e8:	9305      	strmi	r3, [sp, #20]
 80096ea:	2300      	movpl	r3, #0
 80096ec:	2300      	movmi	r3, #0
 80096ee:	9206      	str	r2, [sp, #24]
 80096f0:	bf54      	ite	pl
 80096f2:	9305      	strpl	r3, [sp, #20]
 80096f4:	9306      	strmi	r3, [sp, #24]
 80096f6:	f1bb 0f00 	cmp.w	fp, #0
 80096fa:	db3c      	blt.n	8009776 <_dtoa_r+0x24e>
 80096fc:	9b06      	ldr	r3, [sp, #24]
 80096fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009702:	445b      	add	r3, fp
 8009704:	9306      	str	r3, [sp, #24]
 8009706:	2300      	movs	r3, #0
 8009708:	9308      	str	r3, [sp, #32]
 800970a:	9b07      	ldr	r3, [sp, #28]
 800970c:	2b09      	cmp	r3, #9
 800970e:	d868      	bhi.n	80097e2 <_dtoa_r+0x2ba>
 8009710:	2b05      	cmp	r3, #5
 8009712:	bfc4      	itt	gt
 8009714:	3b04      	subgt	r3, #4
 8009716:	9307      	strgt	r3, [sp, #28]
 8009718:	9b07      	ldr	r3, [sp, #28]
 800971a:	f1a3 0302 	sub.w	r3, r3, #2
 800971e:	bfcc      	ite	gt
 8009720:	2500      	movgt	r5, #0
 8009722:	2501      	movle	r5, #1
 8009724:	2b03      	cmp	r3, #3
 8009726:	f200 8085 	bhi.w	8009834 <_dtoa_r+0x30c>
 800972a:	e8df f003 	tbb	[pc, r3]
 800972e:	3b2e      	.short	0x3b2e
 8009730:	5839      	.short	0x5839
 8009732:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009736:	441d      	add	r5, r3
 8009738:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800973c:	2b20      	cmp	r3, #32
 800973e:	bfc1      	itttt	gt
 8009740:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009744:	fa08 f803 	lslgt.w	r8, r8, r3
 8009748:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800974c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009750:	bfd6      	itet	le
 8009752:	f1c3 0320 	rsble	r3, r3, #32
 8009756:	ea48 0003 	orrgt.w	r0, r8, r3
 800975a:	fa06 f003 	lslle.w	r0, r6, r3
 800975e:	f7f6 fed9 	bl	8000514 <__aeabi_ui2d>
 8009762:	2201      	movs	r2, #1
 8009764:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009768:	3d01      	subs	r5, #1
 800976a:	920e      	str	r2, [sp, #56]	; 0x38
 800976c:	e76f      	b.n	800964e <_dtoa_r+0x126>
 800976e:	2301      	movs	r3, #1
 8009770:	e7b3      	b.n	80096da <_dtoa_r+0x1b2>
 8009772:	900c      	str	r0, [sp, #48]	; 0x30
 8009774:	e7b2      	b.n	80096dc <_dtoa_r+0x1b4>
 8009776:	9b05      	ldr	r3, [sp, #20]
 8009778:	eba3 030b 	sub.w	r3, r3, fp
 800977c:	9305      	str	r3, [sp, #20]
 800977e:	f1cb 0300 	rsb	r3, fp, #0
 8009782:	9308      	str	r3, [sp, #32]
 8009784:	2300      	movs	r3, #0
 8009786:	930b      	str	r3, [sp, #44]	; 0x2c
 8009788:	e7bf      	b.n	800970a <_dtoa_r+0x1e2>
 800978a:	2300      	movs	r3, #0
 800978c:	9309      	str	r3, [sp, #36]	; 0x24
 800978e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009790:	2b00      	cmp	r3, #0
 8009792:	dc52      	bgt.n	800983a <_dtoa_r+0x312>
 8009794:	2301      	movs	r3, #1
 8009796:	9301      	str	r3, [sp, #4]
 8009798:	9304      	str	r3, [sp, #16]
 800979a:	461a      	mov	r2, r3
 800979c:	920a      	str	r2, [sp, #40]	; 0x28
 800979e:	e00b      	b.n	80097b8 <_dtoa_r+0x290>
 80097a0:	2301      	movs	r3, #1
 80097a2:	e7f3      	b.n	800978c <_dtoa_r+0x264>
 80097a4:	2300      	movs	r3, #0
 80097a6:	9309      	str	r3, [sp, #36]	; 0x24
 80097a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097aa:	445b      	add	r3, fp
 80097ac:	9301      	str	r3, [sp, #4]
 80097ae:	3301      	adds	r3, #1
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	9304      	str	r3, [sp, #16]
 80097b4:	bfb8      	it	lt
 80097b6:	2301      	movlt	r3, #1
 80097b8:	69e0      	ldr	r0, [r4, #28]
 80097ba:	2100      	movs	r1, #0
 80097bc:	2204      	movs	r2, #4
 80097be:	f102 0614 	add.w	r6, r2, #20
 80097c2:	429e      	cmp	r6, r3
 80097c4:	d93d      	bls.n	8009842 <_dtoa_r+0x31a>
 80097c6:	6041      	str	r1, [r0, #4]
 80097c8:	4620      	mov	r0, r4
 80097ca:	f000 fceb 	bl	800a1a4 <_Balloc>
 80097ce:	9000      	str	r0, [sp, #0]
 80097d0:	2800      	cmp	r0, #0
 80097d2:	d139      	bne.n	8009848 <_dtoa_r+0x320>
 80097d4:	4b16      	ldr	r3, [pc, #88]	; (8009830 <_dtoa_r+0x308>)
 80097d6:	4602      	mov	r2, r0
 80097d8:	f240 11af 	movw	r1, #431	; 0x1af
 80097dc:	e6bd      	b.n	800955a <_dtoa_r+0x32>
 80097de:	2301      	movs	r3, #1
 80097e0:	e7e1      	b.n	80097a6 <_dtoa_r+0x27e>
 80097e2:	2501      	movs	r5, #1
 80097e4:	2300      	movs	r3, #0
 80097e6:	9307      	str	r3, [sp, #28]
 80097e8:	9509      	str	r5, [sp, #36]	; 0x24
 80097ea:	f04f 33ff 	mov.w	r3, #4294967295
 80097ee:	9301      	str	r3, [sp, #4]
 80097f0:	9304      	str	r3, [sp, #16]
 80097f2:	2200      	movs	r2, #0
 80097f4:	2312      	movs	r3, #18
 80097f6:	e7d1      	b.n	800979c <_dtoa_r+0x274>
 80097f8:	636f4361 	.word	0x636f4361
 80097fc:	3fd287a7 	.word	0x3fd287a7
 8009800:	8b60c8b3 	.word	0x8b60c8b3
 8009804:	3fc68a28 	.word	0x3fc68a28
 8009808:	509f79fb 	.word	0x509f79fb
 800980c:	3fd34413 	.word	0x3fd34413
 8009810:	0800b441 	.word	0x0800b441
 8009814:	0800b458 	.word	0x0800b458
 8009818:	7ff00000 	.word	0x7ff00000
 800981c:	0800b43d 	.word	0x0800b43d
 8009820:	0800b434 	.word	0x0800b434
 8009824:	0800b411 	.word	0x0800b411
 8009828:	3ff80000 	.word	0x3ff80000
 800982c:	0800b548 	.word	0x0800b548
 8009830:	0800b4b0 	.word	0x0800b4b0
 8009834:	2301      	movs	r3, #1
 8009836:	9309      	str	r3, [sp, #36]	; 0x24
 8009838:	e7d7      	b.n	80097ea <_dtoa_r+0x2c2>
 800983a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800983c:	9301      	str	r3, [sp, #4]
 800983e:	9304      	str	r3, [sp, #16]
 8009840:	e7ba      	b.n	80097b8 <_dtoa_r+0x290>
 8009842:	3101      	adds	r1, #1
 8009844:	0052      	lsls	r2, r2, #1
 8009846:	e7ba      	b.n	80097be <_dtoa_r+0x296>
 8009848:	69e3      	ldr	r3, [r4, #28]
 800984a:	9a00      	ldr	r2, [sp, #0]
 800984c:	601a      	str	r2, [r3, #0]
 800984e:	9b04      	ldr	r3, [sp, #16]
 8009850:	2b0e      	cmp	r3, #14
 8009852:	f200 80a8 	bhi.w	80099a6 <_dtoa_r+0x47e>
 8009856:	2d00      	cmp	r5, #0
 8009858:	f000 80a5 	beq.w	80099a6 <_dtoa_r+0x47e>
 800985c:	f1bb 0f00 	cmp.w	fp, #0
 8009860:	dd38      	ble.n	80098d4 <_dtoa_r+0x3ac>
 8009862:	4bc0      	ldr	r3, [pc, #768]	; (8009b64 <_dtoa_r+0x63c>)
 8009864:	f00b 020f 	and.w	r2, fp, #15
 8009868:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800986c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009870:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009874:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009878:	d019      	beq.n	80098ae <_dtoa_r+0x386>
 800987a:	4bbb      	ldr	r3, [pc, #748]	; (8009b68 <_dtoa_r+0x640>)
 800987c:	ec51 0b18 	vmov	r0, r1, d8
 8009880:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009884:	f7f6 ffea 	bl	800085c <__aeabi_ddiv>
 8009888:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800988c:	f008 080f 	and.w	r8, r8, #15
 8009890:	2503      	movs	r5, #3
 8009892:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009b68 <_dtoa_r+0x640>
 8009896:	f1b8 0f00 	cmp.w	r8, #0
 800989a:	d10a      	bne.n	80098b2 <_dtoa_r+0x38a>
 800989c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098a0:	4632      	mov	r2, r6
 80098a2:	463b      	mov	r3, r7
 80098a4:	f7f6 ffda 	bl	800085c <__aeabi_ddiv>
 80098a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098ac:	e02b      	b.n	8009906 <_dtoa_r+0x3de>
 80098ae:	2502      	movs	r5, #2
 80098b0:	e7ef      	b.n	8009892 <_dtoa_r+0x36a>
 80098b2:	f018 0f01 	tst.w	r8, #1
 80098b6:	d008      	beq.n	80098ca <_dtoa_r+0x3a2>
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80098c0:	f7f6 fea2 	bl	8000608 <__aeabi_dmul>
 80098c4:	3501      	adds	r5, #1
 80098c6:	4606      	mov	r6, r0
 80098c8:	460f      	mov	r7, r1
 80098ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80098ce:	f109 0908 	add.w	r9, r9, #8
 80098d2:	e7e0      	b.n	8009896 <_dtoa_r+0x36e>
 80098d4:	f000 809f 	beq.w	8009a16 <_dtoa_r+0x4ee>
 80098d8:	f1cb 0600 	rsb	r6, fp, #0
 80098dc:	4ba1      	ldr	r3, [pc, #644]	; (8009b64 <_dtoa_r+0x63c>)
 80098de:	4fa2      	ldr	r7, [pc, #648]	; (8009b68 <_dtoa_r+0x640>)
 80098e0:	f006 020f 	and.w	r2, r6, #15
 80098e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ec:	ec51 0b18 	vmov	r0, r1, d8
 80098f0:	f7f6 fe8a 	bl	8000608 <__aeabi_dmul>
 80098f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098f8:	1136      	asrs	r6, r6, #4
 80098fa:	2300      	movs	r3, #0
 80098fc:	2502      	movs	r5, #2
 80098fe:	2e00      	cmp	r6, #0
 8009900:	d17e      	bne.n	8009a00 <_dtoa_r+0x4d8>
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1d0      	bne.n	80098a8 <_dtoa_r+0x380>
 8009906:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009908:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800990c:	2b00      	cmp	r3, #0
 800990e:	f000 8084 	beq.w	8009a1a <_dtoa_r+0x4f2>
 8009912:	4b96      	ldr	r3, [pc, #600]	; (8009b6c <_dtoa_r+0x644>)
 8009914:	2200      	movs	r2, #0
 8009916:	4640      	mov	r0, r8
 8009918:	4649      	mov	r1, r9
 800991a:	f7f7 f8e7 	bl	8000aec <__aeabi_dcmplt>
 800991e:	2800      	cmp	r0, #0
 8009920:	d07b      	beq.n	8009a1a <_dtoa_r+0x4f2>
 8009922:	9b04      	ldr	r3, [sp, #16]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d078      	beq.n	8009a1a <_dtoa_r+0x4f2>
 8009928:	9b01      	ldr	r3, [sp, #4]
 800992a:	2b00      	cmp	r3, #0
 800992c:	dd39      	ble.n	80099a2 <_dtoa_r+0x47a>
 800992e:	4b90      	ldr	r3, [pc, #576]	; (8009b70 <_dtoa_r+0x648>)
 8009930:	2200      	movs	r2, #0
 8009932:	4640      	mov	r0, r8
 8009934:	4649      	mov	r1, r9
 8009936:	f7f6 fe67 	bl	8000608 <__aeabi_dmul>
 800993a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800993e:	9e01      	ldr	r6, [sp, #4]
 8009940:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009944:	3501      	adds	r5, #1
 8009946:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800994a:	4628      	mov	r0, r5
 800994c:	f7f6 fdf2 	bl	8000534 <__aeabi_i2d>
 8009950:	4642      	mov	r2, r8
 8009952:	464b      	mov	r3, r9
 8009954:	f7f6 fe58 	bl	8000608 <__aeabi_dmul>
 8009958:	4b86      	ldr	r3, [pc, #536]	; (8009b74 <_dtoa_r+0x64c>)
 800995a:	2200      	movs	r2, #0
 800995c:	f7f6 fc9e 	bl	800029c <__adddf3>
 8009960:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009968:	9303      	str	r3, [sp, #12]
 800996a:	2e00      	cmp	r6, #0
 800996c:	d158      	bne.n	8009a20 <_dtoa_r+0x4f8>
 800996e:	4b82      	ldr	r3, [pc, #520]	; (8009b78 <_dtoa_r+0x650>)
 8009970:	2200      	movs	r2, #0
 8009972:	4640      	mov	r0, r8
 8009974:	4649      	mov	r1, r9
 8009976:	f7f6 fc8f 	bl	8000298 <__aeabi_dsub>
 800997a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800997e:	4680      	mov	r8, r0
 8009980:	4689      	mov	r9, r1
 8009982:	f7f7 f8d1 	bl	8000b28 <__aeabi_dcmpgt>
 8009986:	2800      	cmp	r0, #0
 8009988:	f040 8296 	bne.w	8009eb8 <_dtoa_r+0x990>
 800998c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009990:	4640      	mov	r0, r8
 8009992:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009996:	4649      	mov	r1, r9
 8009998:	f7f7 f8a8 	bl	8000aec <__aeabi_dcmplt>
 800999c:	2800      	cmp	r0, #0
 800999e:	f040 8289 	bne.w	8009eb4 <_dtoa_r+0x98c>
 80099a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80099a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f2c0 814e 	blt.w	8009c4a <_dtoa_r+0x722>
 80099ae:	f1bb 0f0e 	cmp.w	fp, #14
 80099b2:	f300 814a 	bgt.w	8009c4a <_dtoa_r+0x722>
 80099b6:	4b6b      	ldr	r3, [pc, #428]	; (8009b64 <_dtoa_r+0x63c>)
 80099b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80099bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f280 80dc 	bge.w	8009b80 <_dtoa_r+0x658>
 80099c8:	9b04      	ldr	r3, [sp, #16]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	f300 80d8 	bgt.w	8009b80 <_dtoa_r+0x658>
 80099d0:	f040 826f 	bne.w	8009eb2 <_dtoa_r+0x98a>
 80099d4:	4b68      	ldr	r3, [pc, #416]	; (8009b78 <_dtoa_r+0x650>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	4640      	mov	r0, r8
 80099da:	4649      	mov	r1, r9
 80099dc:	f7f6 fe14 	bl	8000608 <__aeabi_dmul>
 80099e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099e4:	f7f7 f896 	bl	8000b14 <__aeabi_dcmpge>
 80099e8:	9e04      	ldr	r6, [sp, #16]
 80099ea:	4637      	mov	r7, r6
 80099ec:	2800      	cmp	r0, #0
 80099ee:	f040 8245 	bne.w	8009e7c <_dtoa_r+0x954>
 80099f2:	9d00      	ldr	r5, [sp, #0]
 80099f4:	2331      	movs	r3, #49	; 0x31
 80099f6:	f805 3b01 	strb.w	r3, [r5], #1
 80099fa:	f10b 0b01 	add.w	fp, fp, #1
 80099fe:	e241      	b.n	8009e84 <_dtoa_r+0x95c>
 8009a00:	07f2      	lsls	r2, r6, #31
 8009a02:	d505      	bpl.n	8009a10 <_dtoa_r+0x4e8>
 8009a04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a08:	f7f6 fdfe 	bl	8000608 <__aeabi_dmul>
 8009a0c:	3501      	adds	r5, #1
 8009a0e:	2301      	movs	r3, #1
 8009a10:	1076      	asrs	r6, r6, #1
 8009a12:	3708      	adds	r7, #8
 8009a14:	e773      	b.n	80098fe <_dtoa_r+0x3d6>
 8009a16:	2502      	movs	r5, #2
 8009a18:	e775      	b.n	8009906 <_dtoa_r+0x3de>
 8009a1a:	9e04      	ldr	r6, [sp, #16]
 8009a1c:	465f      	mov	r7, fp
 8009a1e:	e792      	b.n	8009946 <_dtoa_r+0x41e>
 8009a20:	9900      	ldr	r1, [sp, #0]
 8009a22:	4b50      	ldr	r3, [pc, #320]	; (8009b64 <_dtoa_r+0x63c>)
 8009a24:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009a28:	4431      	add	r1, r6
 8009a2a:	9102      	str	r1, [sp, #8]
 8009a2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a2e:	eeb0 9a47 	vmov.f32	s18, s14
 8009a32:	eef0 9a67 	vmov.f32	s19, s15
 8009a36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a3e:	2900      	cmp	r1, #0
 8009a40:	d044      	beq.n	8009acc <_dtoa_r+0x5a4>
 8009a42:	494e      	ldr	r1, [pc, #312]	; (8009b7c <_dtoa_r+0x654>)
 8009a44:	2000      	movs	r0, #0
 8009a46:	f7f6 ff09 	bl	800085c <__aeabi_ddiv>
 8009a4a:	ec53 2b19 	vmov	r2, r3, d9
 8009a4e:	f7f6 fc23 	bl	8000298 <__aeabi_dsub>
 8009a52:	9d00      	ldr	r5, [sp, #0]
 8009a54:	ec41 0b19 	vmov	d9, r0, r1
 8009a58:	4649      	mov	r1, r9
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	f7f7 f884 	bl	8000b68 <__aeabi_d2iz>
 8009a60:	4606      	mov	r6, r0
 8009a62:	f7f6 fd67 	bl	8000534 <__aeabi_i2d>
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	f7f6 fc13 	bl	8000298 <__aeabi_dsub>
 8009a72:	3630      	adds	r6, #48	; 0x30
 8009a74:	f805 6b01 	strb.w	r6, [r5], #1
 8009a78:	ec53 2b19 	vmov	r2, r3, d9
 8009a7c:	4680      	mov	r8, r0
 8009a7e:	4689      	mov	r9, r1
 8009a80:	f7f7 f834 	bl	8000aec <__aeabi_dcmplt>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	d164      	bne.n	8009b52 <_dtoa_r+0x62a>
 8009a88:	4642      	mov	r2, r8
 8009a8a:	464b      	mov	r3, r9
 8009a8c:	4937      	ldr	r1, [pc, #220]	; (8009b6c <_dtoa_r+0x644>)
 8009a8e:	2000      	movs	r0, #0
 8009a90:	f7f6 fc02 	bl	8000298 <__aeabi_dsub>
 8009a94:	ec53 2b19 	vmov	r2, r3, d9
 8009a98:	f7f7 f828 	bl	8000aec <__aeabi_dcmplt>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	f040 80b6 	bne.w	8009c0e <_dtoa_r+0x6e6>
 8009aa2:	9b02      	ldr	r3, [sp, #8]
 8009aa4:	429d      	cmp	r5, r3
 8009aa6:	f43f af7c 	beq.w	80099a2 <_dtoa_r+0x47a>
 8009aaa:	4b31      	ldr	r3, [pc, #196]	; (8009b70 <_dtoa_r+0x648>)
 8009aac:	ec51 0b19 	vmov	r0, r1, d9
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f7f6 fda9 	bl	8000608 <__aeabi_dmul>
 8009ab6:	4b2e      	ldr	r3, [pc, #184]	; (8009b70 <_dtoa_r+0x648>)
 8009ab8:	ec41 0b19 	vmov	d9, r0, r1
 8009abc:	2200      	movs	r2, #0
 8009abe:	4640      	mov	r0, r8
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	f7f6 fda1 	bl	8000608 <__aeabi_dmul>
 8009ac6:	4680      	mov	r8, r0
 8009ac8:	4689      	mov	r9, r1
 8009aca:	e7c5      	b.n	8009a58 <_dtoa_r+0x530>
 8009acc:	ec51 0b17 	vmov	r0, r1, d7
 8009ad0:	f7f6 fd9a 	bl	8000608 <__aeabi_dmul>
 8009ad4:	9b02      	ldr	r3, [sp, #8]
 8009ad6:	9d00      	ldr	r5, [sp, #0]
 8009ad8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ada:	ec41 0b19 	vmov	d9, r0, r1
 8009ade:	4649      	mov	r1, r9
 8009ae0:	4640      	mov	r0, r8
 8009ae2:	f7f7 f841 	bl	8000b68 <__aeabi_d2iz>
 8009ae6:	4606      	mov	r6, r0
 8009ae8:	f7f6 fd24 	bl	8000534 <__aeabi_i2d>
 8009aec:	3630      	adds	r6, #48	; 0x30
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	4640      	mov	r0, r8
 8009af4:	4649      	mov	r1, r9
 8009af6:	f7f6 fbcf 	bl	8000298 <__aeabi_dsub>
 8009afa:	f805 6b01 	strb.w	r6, [r5], #1
 8009afe:	9b02      	ldr	r3, [sp, #8]
 8009b00:	429d      	cmp	r5, r3
 8009b02:	4680      	mov	r8, r0
 8009b04:	4689      	mov	r9, r1
 8009b06:	f04f 0200 	mov.w	r2, #0
 8009b0a:	d124      	bne.n	8009b56 <_dtoa_r+0x62e>
 8009b0c:	4b1b      	ldr	r3, [pc, #108]	; (8009b7c <_dtoa_r+0x654>)
 8009b0e:	ec51 0b19 	vmov	r0, r1, d9
 8009b12:	f7f6 fbc3 	bl	800029c <__adddf3>
 8009b16:	4602      	mov	r2, r0
 8009b18:	460b      	mov	r3, r1
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	4649      	mov	r1, r9
 8009b1e:	f7f7 f803 	bl	8000b28 <__aeabi_dcmpgt>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	d173      	bne.n	8009c0e <_dtoa_r+0x6e6>
 8009b26:	ec53 2b19 	vmov	r2, r3, d9
 8009b2a:	4914      	ldr	r1, [pc, #80]	; (8009b7c <_dtoa_r+0x654>)
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	f7f6 fbb3 	bl	8000298 <__aeabi_dsub>
 8009b32:	4602      	mov	r2, r0
 8009b34:	460b      	mov	r3, r1
 8009b36:	4640      	mov	r0, r8
 8009b38:	4649      	mov	r1, r9
 8009b3a:	f7f6 ffd7 	bl	8000aec <__aeabi_dcmplt>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	f43f af2f 	beq.w	80099a2 <_dtoa_r+0x47a>
 8009b44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009b46:	1e6b      	subs	r3, r5, #1
 8009b48:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b4e:	2b30      	cmp	r3, #48	; 0x30
 8009b50:	d0f8      	beq.n	8009b44 <_dtoa_r+0x61c>
 8009b52:	46bb      	mov	fp, r7
 8009b54:	e04a      	b.n	8009bec <_dtoa_r+0x6c4>
 8009b56:	4b06      	ldr	r3, [pc, #24]	; (8009b70 <_dtoa_r+0x648>)
 8009b58:	f7f6 fd56 	bl	8000608 <__aeabi_dmul>
 8009b5c:	4680      	mov	r8, r0
 8009b5e:	4689      	mov	r9, r1
 8009b60:	e7bd      	b.n	8009ade <_dtoa_r+0x5b6>
 8009b62:	bf00      	nop
 8009b64:	0800b548 	.word	0x0800b548
 8009b68:	0800b520 	.word	0x0800b520
 8009b6c:	3ff00000 	.word	0x3ff00000
 8009b70:	40240000 	.word	0x40240000
 8009b74:	401c0000 	.word	0x401c0000
 8009b78:	40140000 	.word	0x40140000
 8009b7c:	3fe00000 	.word	0x3fe00000
 8009b80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009b84:	9d00      	ldr	r5, [sp, #0]
 8009b86:	4642      	mov	r2, r8
 8009b88:	464b      	mov	r3, r9
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	4639      	mov	r1, r7
 8009b8e:	f7f6 fe65 	bl	800085c <__aeabi_ddiv>
 8009b92:	f7f6 ffe9 	bl	8000b68 <__aeabi_d2iz>
 8009b96:	9001      	str	r0, [sp, #4]
 8009b98:	f7f6 fccc 	bl	8000534 <__aeabi_i2d>
 8009b9c:	4642      	mov	r2, r8
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	f7f6 fd32 	bl	8000608 <__aeabi_dmul>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4630      	mov	r0, r6
 8009baa:	4639      	mov	r1, r7
 8009bac:	f7f6 fb74 	bl	8000298 <__aeabi_dsub>
 8009bb0:	9e01      	ldr	r6, [sp, #4]
 8009bb2:	9f04      	ldr	r7, [sp, #16]
 8009bb4:	3630      	adds	r6, #48	; 0x30
 8009bb6:	f805 6b01 	strb.w	r6, [r5], #1
 8009bba:	9e00      	ldr	r6, [sp, #0]
 8009bbc:	1bae      	subs	r6, r5, r6
 8009bbe:	42b7      	cmp	r7, r6
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	d134      	bne.n	8009c30 <_dtoa_r+0x708>
 8009bc6:	f7f6 fb69 	bl	800029c <__adddf3>
 8009bca:	4642      	mov	r2, r8
 8009bcc:	464b      	mov	r3, r9
 8009bce:	4606      	mov	r6, r0
 8009bd0:	460f      	mov	r7, r1
 8009bd2:	f7f6 ffa9 	bl	8000b28 <__aeabi_dcmpgt>
 8009bd6:	b9c8      	cbnz	r0, 8009c0c <_dtoa_r+0x6e4>
 8009bd8:	4642      	mov	r2, r8
 8009bda:	464b      	mov	r3, r9
 8009bdc:	4630      	mov	r0, r6
 8009bde:	4639      	mov	r1, r7
 8009be0:	f7f6 ff7a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009be4:	b110      	cbz	r0, 8009bec <_dtoa_r+0x6c4>
 8009be6:	9b01      	ldr	r3, [sp, #4]
 8009be8:	07db      	lsls	r3, r3, #31
 8009bea:	d40f      	bmi.n	8009c0c <_dtoa_r+0x6e4>
 8009bec:	4651      	mov	r1, sl
 8009bee:	4620      	mov	r0, r4
 8009bf0:	f000 fb18 	bl	800a224 <_Bfree>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bf8:	702b      	strb	r3, [r5, #0]
 8009bfa:	f10b 0301 	add.w	r3, fp, #1
 8009bfe:	6013      	str	r3, [r2, #0]
 8009c00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f43f ace2 	beq.w	80095cc <_dtoa_r+0xa4>
 8009c08:	601d      	str	r5, [r3, #0]
 8009c0a:	e4df      	b.n	80095cc <_dtoa_r+0xa4>
 8009c0c:	465f      	mov	r7, fp
 8009c0e:	462b      	mov	r3, r5
 8009c10:	461d      	mov	r5, r3
 8009c12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c16:	2a39      	cmp	r2, #57	; 0x39
 8009c18:	d106      	bne.n	8009c28 <_dtoa_r+0x700>
 8009c1a:	9a00      	ldr	r2, [sp, #0]
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d1f7      	bne.n	8009c10 <_dtoa_r+0x6e8>
 8009c20:	9900      	ldr	r1, [sp, #0]
 8009c22:	2230      	movs	r2, #48	; 0x30
 8009c24:	3701      	adds	r7, #1
 8009c26:	700a      	strb	r2, [r1, #0]
 8009c28:	781a      	ldrb	r2, [r3, #0]
 8009c2a:	3201      	adds	r2, #1
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	e790      	b.n	8009b52 <_dtoa_r+0x62a>
 8009c30:	4ba3      	ldr	r3, [pc, #652]	; (8009ec0 <_dtoa_r+0x998>)
 8009c32:	2200      	movs	r2, #0
 8009c34:	f7f6 fce8 	bl	8000608 <__aeabi_dmul>
 8009c38:	2200      	movs	r2, #0
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	4606      	mov	r6, r0
 8009c3e:	460f      	mov	r7, r1
 8009c40:	f7f6 ff4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d09e      	beq.n	8009b86 <_dtoa_r+0x65e>
 8009c48:	e7d0      	b.n	8009bec <_dtoa_r+0x6c4>
 8009c4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c4c:	2a00      	cmp	r2, #0
 8009c4e:	f000 80ca 	beq.w	8009de6 <_dtoa_r+0x8be>
 8009c52:	9a07      	ldr	r2, [sp, #28]
 8009c54:	2a01      	cmp	r2, #1
 8009c56:	f300 80ad 	bgt.w	8009db4 <_dtoa_r+0x88c>
 8009c5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c5c:	2a00      	cmp	r2, #0
 8009c5e:	f000 80a5 	beq.w	8009dac <_dtoa_r+0x884>
 8009c62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c66:	9e08      	ldr	r6, [sp, #32]
 8009c68:	9d05      	ldr	r5, [sp, #20]
 8009c6a:	9a05      	ldr	r2, [sp, #20]
 8009c6c:	441a      	add	r2, r3
 8009c6e:	9205      	str	r2, [sp, #20]
 8009c70:	9a06      	ldr	r2, [sp, #24]
 8009c72:	2101      	movs	r1, #1
 8009c74:	441a      	add	r2, r3
 8009c76:	4620      	mov	r0, r4
 8009c78:	9206      	str	r2, [sp, #24]
 8009c7a:	f000 fb89 	bl	800a390 <__i2b>
 8009c7e:	4607      	mov	r7, r0
 8009c80:	b165      	cbz	r5, 8009c9c <_dtoa_r+0x774>
 8009c82:	9b06      	ldr	r3, [sp, #24]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	dd09      	ble.n	8009c9c <_dtoa_r+0x774>
 8009c88:	42ab      	cmp	r3, r5
 8009c8a:	9a05      	ldr	r2, [sp, #20]
 8009c8c:	bfa8      	it	ge
 8009c8e:	462b      	movge	r3, r5
 8009c90:	1ad2      	subs	r2, r2, r3
 8009c92:	9205      	str	r2, [sp, #20]
 8009c94:	9a06      	ldr	r2, [sp, #24]
 8009c96:	1aed      	subs	r5, r5, r3
 8009c98:	1ad3      	subs	r3, r2, r3
 8009c9a:	9306      	str	r3, [sp, #24]
 8009c9c:	9b08      	ldr	r3, [sp, #32]
 8009c9e:	b1f3      	cbz	r3, 8009cde <_dtoa_r+0x7b6>
 8009ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	f000 80a3 	beq.w	8009dee <_dtoa_r+0x8c6>
 8009ca8:	2e00      	cmp	r6, #0
 8009caa:	dd10      	ble.n	8009cce <_dtoa_r+0x7a6>
 8009cac:	4639      	mov	r1, r7
 8009cae:	4632      	mov	r2, r6
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f000 fc2d 	bl	800a510 <__pow5mult>
 8009cb6:	4652      	mov	r2, sl
 8009cb8:	4601      	mov	r1, r0
 8009cba:	4607      	mov	r7, r0
 8009cbc:	4620      	mov	r0, r4
 8009cbe:	f000 fb7d 	bl	800a3bc <__multiply>
 8009cc2:	4651      	mov	r1, sl
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	f000 faac 	bl	800a224 <_Bfree>
 8009ccc:	46c2      	mov	sl, r8
 8009cce:	9b08      	ldr	r3, [sp, #32]
 8009cd0:	1b9a      	subs	r2, r3, r6
 8009cd2:	d004      	beq.n	8009cde <_dtoa_r+0x7b6>
 8009cd4:	4651      	mov	r1, sl
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f000 fc1a 	bl	800a510 <__pow5mult>
 8009cdc:	4682      	mov	sl, r0
 8009cde:	2101      	movs	r1, #1
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	f000 fb55 	bl	800a390 <__i2b>
 8009ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	4606      	mov	r6, r0
 8009cec:	f340 8081 	ble.w	8009df2 <_dtoa_r+0x8ca>
 8009cf0:	461a      	mov	r2, r3
 8009cf2:	4601      	mov	r1, r0
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	f000 fc0b 	bl	800a510 <__pow5mult>
 8009cfa:	9b07      	ldr	r3, [sp, #28]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	4606      	mov	r6, r0
 8009d00:	dd7a      	ble.n	8009df8 <_dtoa_r+0x8d0>
 8009d02:	f04f 0800 	mov.w	r8, #0
 8009d06:	6933      	ldr	r3, [r6, #16]
 8009d08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009d0c:	6918      	ldr	r0, [r3, #16]
 8009d0e:	f000 faf1 	bl	800a2f4 <__hi0bits>
 8009d12:	f1c0 0020 	rsb	r0, r0, #32
 8009d16:	9b06      	ldr	r3, [sp, #24]
 8009d18:	4418      	add	r0, r3
 8009d1a:	f010 001f 	ands.w	r0, r0, #31
 8009d1e:	f000 8094 	beq.w	8009e4a <_dtoa_r+0x922>
 8009d22:	f1c0 0320 	rsb	r3, r0, #32
 8009d26:	2b04      	cmp	r3, #4
 8009d28:	f340 8085 	ble.w	8009e36 <_dtoa_r+0x90e>
 8009d2c:	9b05      	ldr	r3, [sp, #20]
 8009d2e:	f1c0 001c 	rsb	r0, r0, #28
 8009d32:	4403      	add	r3, r0
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	9b06      	ldr	r3, [sp, #24]
 8009d38:	4403      	add	r3, r0
 8009d3a:	4405      	add	r5, r0
 8009d3c:	9306      	str	r3, [sp, #24]
 8009d3e:	9b05      	ldr	r3, [sp, #20]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	dd05      	ble.n	8009d50 <_dtoa_r+0x828>
 8009d44:	4651      	mov	r1, sl
 8009d46:	461a      	mov	r2, r3
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f000 fc3b 	bl	800a5c4 <__lshift>
 8009d4e:	4682      	mov	sl, r0
 8009d50:	9b06      	ldr	r3, [sp, #24]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	dd05      	ble.n	8009d62 <_dtoa_r+0x83a>
 8009d56:	4631      	mov	r1, r6
 8009d58:	461a      	mov	r2, r3
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 fc32 	bl	800a5c4 <__lshift>
 8009d60:	4606      	mov	r6, r0
 8009d62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d072      	beq.n	8009e4e <_dtoa_r+0x926>
 8009d68:	4631      	mov	r1, r6
 8009d6a:	4650      	mov	r0, sl
 8009d6c:	f000 fc96 	bl	800a69c <__mcmp>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	da6c      	bge.n	8009e4e <_dtoa_r+0x926>
 8009d74:	2300      	movs	r3, #0
 8009d76:	4651      	mov	r1, sl
 8009d78:	220a      	movs	r2, #10
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f000 fa74 	bl	800a268 <__multadd>
 8009d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d82:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009d86:	4682      	mov	sl, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f000 81b0 	beq.w	800a0ee <_dtoa_r+0xbc6>
 8009d8e:	2300      	movs	r3, #0
 8009d90:	4639      	mov	r1, r7
 8009d92:	220a      	movs	r2, #10
 8009d94:	4620      	mov	r0, r4
 8009d96:	f000 fa67 	bl	800a268 <__multadd>
 8009d9a:	9b01      	ldr	r3, [sp, #4]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	4607      	mov	r7, r0
 8009da0:	f300 8096 	bgt.w	8009ed0 <_dtoa_r+0x9a8>
 8009da4:	9b07      	ldr	r3, [sp, #28]
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	dc59      	bgt.n	8009e5e <_dtoa_r+0x936>
 8009daa:	e091      	b.n	8009ed0 <_dtoa_r+0x9a8>
 8009dac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009db2:	e758      	b.n	8009c66 <_dtoa_r+0x73e>
 8009db4:	9b04      	ldr	r3, [sp, #16]
 8009db6:	1e5e      	subs	r6, r3, #1
 8009db8:	9b08      	ldr	r3, [sp, #32]
 8009dba:	42b3      	cmp	r3, r6
 8009dbc:	bfbf      	itttt	lt
 8009dbe:	9b08      	ldrlt	r3, [sp, #32]
 8009dc0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009dc2:	9608      	strlt	r6, [sp, #32]
 8009dc4:	1af3      	sublt	r3, r6, r3
 8009dc6:	bfb4      	ite	lt
 8009dc8:	18d2      	addlt	r2, r2, r3
 8009dca:	1b9e      	subge	r6, r3, r6
 8009dcc:	9b04      	ldr	r3, [sp, #16]
 8009dce:	bfbc      	itt	lt
 8009dd0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009dd2:	2600      	movlt	r6, #0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	bfb7      	itett	lt
 8009dd8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009ddc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009de0:	1a9d      	sublt	r5, r3, r2
 8009de2:	2300      	movlt	r3, #0
 8009de4:	e741      	b.n	8009c6a <_dtoa_r+0x742>
 8009de6:	9e08      	ldr	r6, [sp, #32]
 8009de8:	9d05      	ldr	r5, [sp, #20]
 8009dea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009dec:	e748      	b.n	8009c80 <_dtoa_r+0x758>
 8009dee:	9a08      	ldr	r2, [sp, #32]
 8009df0:	e770      	b.n	8009cd4 <_dtoa_r+0x7ac>
 8009df2:	9b07      	ldr	r3, [sp, #28]
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	dc19      	bgt.n	8009e2c <_dtoa_r+0x904>
 8009df8:	9b02      	ldr	r3, [sp, #8]
 8009dfa:	b9bb      	cbnz	r3, 8009e2c <_dtoa_r+0x904>
 8009dfc:	9b03      	ldr	r3, [sp, #12]
 8009dfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e02:	b99b      	cbnz	r3, 8009e2c <_dtoa_r+0x904>
 8009e04:	9b03      	ldr	r3, [sp, #12]
 8009e06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e0a:	0d1b      	lsrs	r3, r3, #20
 8009e0c:	051b      	lsls	r3, r3, #20
 8009e0e:	b183      	cbz	r3, 8009e32 <_dtoa_r+0x90a>
 8009e10:	9b05      	ldr	r3, [sp, #20]
 8009e12:	3301      	adds	r3, #1
 8009e14:	9305      	str	r3, [sp, #20]
 8009e16:	9b06      	ldr	r3, [sp, #24]
 8009e18:	3301      	adds	r3, #1
 8009e1a:	9306      	str	r3, [sp, #24]
 8009e1c:	f04f 0801 	mov.w	r8, #1
 8009e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f47f af6f 	bne.w	8009d06 <_dtoa_r+0x7de>
 8009e28:	2001      	movs	r0, #1
 8009e2a:	e774      	b.n	8009d16 <_dtoa_r+0x7ee>
 8009e2c:	f04f 0800 	mov.w	r8, #0
 8009e30:	e7f6      	b.n	8009e20 <_dtoa_r+0x8f8>
 8009e32:	4698      	mov	r8, r3
 8009e34:	e7f4      	b.n	8009e20 <_dtoa_r+0x8f8>
 8009e36:	d082      	beq.n	8009d3e <_dtoa_r+0x816>
 8009e38:	9a05      	ldr	r2, [sp, #20]
 8009e3a:	331c      	adds	r3, #28
 8009e3c:	441a      	add	r2, r3
 8009e3e:	9205      	str	r2, [sp, #20]
 8009e40:	9a06      	ldr	r2, [sp, #24]
 8009e42:	441a      	add	r2, r3
 8009e44:	441d      	add	r5, r3
 8009e46:	9206      	str	r2, [sp, #24]
 8009e48:	e779      	b.n	8009d3e <_dtoa_r+0x816>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	e7f4      	b.n	8009e38 <_dtoa_r+0x910>
 8009e4e:	9b04      	ldr	r3, [sp, #16]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	dc37      	bgt.n	8009ec4 <_dtoa_r+0x99c>
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	dd34      	ble.n	8009ec4 <_dtoa_r+0x99c>
 8009e5a:	9b04      	ldr	r3, [sp, #16]
 8009e5c:	9301      	str	r3, [sp, #4]
 8009e5e:	9b01      	ldr	r3, [sp, #4]
 8009e60:	b963      	cbnz	r3, 8009e7c <_dtoa_r+0x954>
 8009e62:	4631      	mov	r1, r6
 8009e64:	2205      	movs	r2, #5
 8009e66:	4620      	mov	r0, r4
 8009e68:	f000 f9fe 	bl	800a268 <__multadd>
 8009e6c:	4601      	mov	r1, r0
 8009e6e:	4606      	mov	r6, r0
 8009e70:	4650      	mov	r0, sl
 8009e72:	f000 fc13 	bl	800a69c <__mcmp>
 8009e76:	2800      	cmp	r0, #0
 8009e78:	f73f adbb 	bgt.w	80099f2 <_dtoa_r+0x4ca>
 8009e7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e7e:	9d00      	ldr	r5, [sp, #0]
 8009e80:	ea6f 0b03 	mvn.w	fp, r3
 8009e84:	f04f 0800 	mov.w	r8, #0
 8009e88:	4631      	mov	r1, r6
 8009e8a:	4620      	mov	r0, r4
 8009e8c:	f000 f9ca 	bl	800a224 <_Bfree>
 8009e90:	2f00      	cmp	r7, #0
 8009e92:	f43f aeab 	beq.w	8009bec <_dtoa_r+0x6c4>
 8009e96:	f1b8 0f00 	cmp.w	r8, #0
 8009e9a:	d005      	beq.n	8009ea8 <_dtoa_r+0x980>
 8009e9c:	45b8      	cmp	r8, r7
 8009e9e:	d003      	beq.n	8009ea8 <_dtoa_r+0x980>
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	f000 f9be 	bl	800a224 <_Bfree>
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f000 f9ba 	bl	800a224 <_Bfree>
 8009eb0:	e69c      	b.n	8009bec <_dtoa_r+0x6c4>
 8009eb2:	2600      	movs	r6, #0
 8009eb4:	4637      	mov	r7, r6
 8009eb6:	e7e1      	b.n	8009e7c <_dtoa_r+0x954>
 8009eb8:	46bb      	mov	fp, r7
 8009eba:	4637      	mov	r7, r6
 8009ebc:	e599      	b.n	80099f2 <_dtoa_r+0x4ca>
 8009ebe:	bf00      	nop
 8009ec0:	40240000 	.word	0x40240000
 8009ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f000 80c8 	beq.w	800a05c <_dtoa_r+0xb34>
 8009ecc:	9b04      	ldr	r3, [sp, #16]
 8009ece:	9301      	str	r3, [sp, #4]
 8009ed0:	2d00      	cmp	r5, #0
 8009ed2:	dd05      	ble.n	8009ee0 <_dtoa_r+0x9b8>
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	462a      	mov	r2, r5
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f000 fb73 	bl	800a5c4 <__lshift>
 8009ede:	4607      	mov	r7, r0
 8009ee0:	f1b8 0f00 	cmp.w	r8, #0
 8009ee4:	d05b      	beq.n	8009f9e <_dtoa_r+0xa76>
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f000 f95b 	bl	800a1a4 <_Balloc>
 8009eee:	4605      	mov	r5, r0
 8009ef0:	b928      	cbnz	r0, 8009efe <_dtoa_r+0x9d6>
 8009ef2:	4b83      	ldr	r3, [pc, #524]	; (800a100 <_dtoa_r+0xbd8>)
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009efa:	f7ff bb2e 	b.w	800955a <_dtoa_r+0x32>
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	3202      	adds	r2, #2
 8009f02:	0092      	lsls	r2, r2, #2
 8009f04:	f107 010c 	add.w	r1, r7, #12
 8009f08:	300c      	adds	r0, #12
 8009f0a:	f7ff fa76 	bl	80093fa <memcpy>
 8009f0e:	2201      	movs	r2, #1
 8009f10:	4629      	mov	r1, r5
 8009f12:	4620      	mov	r0, r4
 8009f14:	f000 fb56 	bl	800a5c4 <__lshift>
 8009f18:	9b00      	ldr	r3, [sp, #0]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	9304      	str	r3, [sp, #16]
 8009f1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f22:	4413      	add	r3, r2
 8009f24:	9308      	str	r3, [sp, #32]
 8009f26:	9b02      	ldr	r3, [sp, #8]
 8009f28:	f003 0301 	and.w	r3, r3, #1
 8009f2c:	46b8      	mov	r8, r7
 8009f2e:	9306      	str	r3, [sp, #24]
 8009f30:	4607      	mov	r7, r0
 8009f32:	9b04      	ldr	r3, [sp, #16]
 8009f34:	4631      	mov	r1, r6
 8009f36:	3b01      	subs	r3, #1
 8009f38:	4650      	mov	r0, sl
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	f7ff fa6b 	bl	8009416 <quorem>
 8009f40:	4641      	mov	r1, r8
 8009f42:	9002      	str	r0, [sp, #8]
 8009f44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009f48:	4650      	mov	r0, sl
 8009f4a:	f000 fba7 	bl	800a69c <__mcmp>
 8009f4e:	463a      	mov	r2, r7
 8009f50:	9005      	str	r0, [sp, #20]
 8009f52:	4631      	mov	r1, r6
 8009f54:	4620      	mov	r0, r4
 8009f56:	f000 fbbd 	bl	800a6d4 <__mdiff>
 8009f5a:	68c2      	ldr	r2, [r0, #12]
 8009f5c:	4605      	mov	r5, r0
 8009f5e:	bb02      	cbnz	r2, 8009fa2 <_dtoa_r+0xa7a>
 8009f60:	4601      	mov	r1, r0
 8009f62:	4650      	mov	r0, sl
 8009f64:	f000 fb9a 	bl	800a69c <__mcmp>
 8009f68:	4602      	mov	r2, r0
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	4620      	mov	r0, r4
 8009f6e:	9209      	str	r2, [sp, #36]	; 0x24
 8009f70:	f000 f958 	bl	800a224 <_Bfree>
 8009f74:	9b07      	ldr	r3, [sp, #28]
 8009f76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f78:	9d04      	ldr	r5, [sp, #16]
 8009f7a:	ea43 0102 	orr.w	r1, r3, r2
 8009f7e:	9b06      	ldr	r3, [sp, #24]
 8009f80:	4319      	orrs	r1, r3
 8009f82:	d110      	bne.n	8009fa6 <_dtoa_r+0xa7e>
 8009f84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f88:	d029      	beq.n	8009fde <_dtoa_r+0xab6>
 8009f8a:	9b05      	ldr	r3, [sp, #20]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	dd02      	ble.n	8009f96 <_dtoa_r+0xa6e>
 8009f90:	9b02      	ldr	r3, [sp, #8]
 8009f92:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009f96:	9b01      	ldr	r3, [sp, #4]
 8009f98:	f883 9000 	strb.w	r9, [r3]
 8009f9c:	e774      	b.n	8009e88 <_dtoa_r+0x960>
 8009f9e:	4638      	mov	r0, r7
 8009fa0:	e7ba      	b.n	8009f18 <_dtoa_r+0x9f0>
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	e7e1      	b.n	8009f6a <_dtoa_r+0xa42>
 8009fa6:	9b05      	ldr	r3, [sp, #20]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	db04      	blt.n	8009fb6 <_dtoa_r+0xa8e>
 8009fac:	9907      	ldr	r1, [sp, #28]
 8009fae:	430b      	orrs	r3, r1
 8009fb0:	9906      	ldr	r1, [sp, #24]
 8009fb2:	430b      	orrs	r3, r1
 8009fb4:	d120      	bne.n	8009ff8 <_dtoa_r+0xad0>
 8009fb6:	2a00      	cmp	r2, #0
 8009fb8:	dded      	ble.n	8009f96 <_dtoa_r+0xa6e>
 8009fba:	4651      	mov	r1, sl
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	f000 fb00 	bl	800a5c4 <__lshift>
 8009fc4:	4631      	mov	r1, r6
 8009fc6:	4682      	mov	sl, r0
 8009fc8:	f000 fb68 	bl	800a69c <__mcmp>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	dc03      	bgt.n	8009fd8 <_dtoa_r+0xab0>
 8009fd0:	d1e1      	bne.n	8009f96 <_dtoa_r+0xa6e>
 8009fd2:	f019 0f01 	tst.w	r9, #1
 8009fd6:	d0de      	beq.n	8009f96 <_dtoa_r+0xa6e>
 8009fd8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009fdc:	d1d8      	bne.n	8009f90 <_dtoa_r+0xa68>
 8009fde:	9a01      	ldr	r2, [sp, #4]
 8009fe0:	2339      	movs	r3, #57	; 0x39
 8009fe2:	7013      	strb	r3, [r2, #0]
 8009fe4:	462b      	mov	r3, r5
 8009fe6:	461d      	mov	r5, r3
 8009fe8:	3b01      	subs	r3, #1
 8009fea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009fee:	2a39      	cmp	r2, #57	; 0x39
 8009ff0:	d06c      	beq.n	800a0cc <_dtoa_r+0xba4>
 8009ff2:	3201      	adds	r2, #1
 8009ff4:	701a      	strb	r2, [r3, #0]
 8009ff6:	e747      	b.n	8009e88 <_dtoa_r+0x960>
 8009ff8:	2a00      	cmp	r2, #0
 8009ffa:	dd07      	ble.n	800a00c <_dtoa_r+0xae4>
 8009ffc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a000:	d0ed      	beq.n	8009fde <_dtoa_r+0xab6>
 800a002:	9a01      	ldr	r2, [sp, #4]
 800a004:	f109 0301 	add.w	r3, r9, #1
 800a008:	7013      	strb	r3, [r2, #0]
 800a00a:	e73d      	b.n	8009e88 <_dtoa_r+0x960>
 800a00c:	9b04      	ldr	r3, [sp, #16]
 800a00e:	9a08      	ldr	r2, [sp, #32]
 800a010:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a014:	4293      	cmp	r3, r2
 800a016:	d043      	beq.n	800a0a0 <_dtoa_r+0xb78>
 800a018:	4651      	mov	r1, sl
 800a01a:	2300      	movs	r3, #0
 800a01c:	220a      	movs	r2, #10
 800a01e:	4620      	mov	r0, r4
 800a020:	f000 f922 	bl	800a268 <__multadd>
 800a024:	45b8      	cmp	r8, r7
 800a026:	4682      	mov	sl, r0
 800a028:	f04f 0300 	mov.w	r3, #0
 800a02c:	f04f 020a 	mov.w	r2, #10
 800a030:	4641      	mov	r1, r8
 800a032:	4620      	mov	r0, r4
 800a034:	d107      	bne.n	800a046 <_dtoa_r+0xb1e>
 800a036:	f000 f917 	bl	800a268 <__multadd>
 800a03a:	4680      	mov	r8, r0
 800a03c:	4607      	mov	r7, r0
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	3301      	adds	r3, #1
 800a042:	9304      	str	r3, [sp, #16]
 800a044:	e775      	b.n	8009f32 <_dtoa_r+0xa0a>
 800a046:	f000 f90f 	bl	800a268 <__multadd>
 800a04a:	4639      	mov	r1, r7
 800a04c:	4680      	mov	r8, r0
 800a04e:	2300      	movs	r3, #0
 800a050:	220a      	movs	r2, #10
 800a052:	4620      	mov	r0, r4
 800a054:	f000 f908 	bl	800a268 <__multadd>
 800a058:	4607      	mov	r7, r0
 800a05a:	e7f0      	b.n	800a03e <_dtoa_r+0xb16>
 800a05c:	9b04      	ldr	r3, [sp, #16]
 800a05e:	9301      	str	r3, [sp, #4]
 800a060:	9d00      	ldr	r5, [sp, #0]
 800a062:	4631      	mov	r1, r6
 800a064:	4650      	mov	r0, sl
 800a066:	f7ff f9d6 	bl	8009416 <quorem>
 800a06a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a06e:	9b00      	ldr	r3, [sp, #0]
 800a070:	f805 9b01 	strb.w	r9, [r5], #1
 800a074:	1aea      	subs	r2, r5, r3
 800a076:	9b01      	ldr	r3, [sp, #4]
 800a078:	4293      	cmp	r3, r2
 800a07a:	dd07      	ble.n	800a08c <_dtoa_r+0xb64>
 800a07c:	4651      	mov	r1, sl
 800a07e:	2300      	movs	r3, #0
 800a080:	220a      	movs	r2, #10
 800a082:	4620      	mov	r0, r4
 800a084:	f000 f8f0 	bl	800a268 <__multadd>
 800a088:	4682      	mov	sl, r0
 800a08a:	e7ea      	b.n	800a062 <_dtoa_r+0xb3a>
 800a08c:	9b01      	ldr	r3, [sp, #4]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	bfc8      	it	gt
 800a092:	461d      	movgt	r5, r3
 800a094:	9b00      	ldr	r3, [sp, #0]
 800a096:	bfd8      	it	le
 800a098:	2501      	movle	r5, #1
 800a09a:	441d      	add	r5, r3
 800a09c:	f04f 0800 	mov.w	r8, #0
 800a0a0:	4651      	mov	r1, sl
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f000 fa8d 	bl	800a5c4 <__lshift>
 800a0aa:	4631      	mov	r1, r6
 800a0ac:	4682      	mov	sl, r0
 800a0ae:	f000 faf5 	bl	800a69c <__mcmp>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	dc96      	bgt.n	8009fe4 <_dtoa_r+0xabc>
 800a0b6:	d102      	bne.n	800a0be <_dtoa_r+0xb96>
 800a0b8:	f019 0f01 	tst.w	r9, #1
 800a0bc:	d192      	bne.n	8009fe4 <_dtoa_r+0xabc>
 800a0be:	462b      	mov	r3, r5
 800a0c0:	461d      	mov	r5, r3
 800a0c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0c6:	2a30      	cmp	r2, #48	; 0x30
 800a0c8:	d0fa      	beq.n	800a0c0 <_dtoa_r+0xb98>
 800a0ca:	e6dd      	b.n	8009e88 <_dtoa_r+0x960>
 800a0cc:	9a00      	ldr	r2, [sp, #0]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d189      	bne.n	8009fe6 <_dtoa_r+0xabe>
 800a0d2:	f10b 0b01 	add.w	fp, fp, #1
 800a0d6:	2331      	movs	r3, #49	; 0x31
 800a0d8:	e796      	b.n	800a008 <_dtoa_r+0xae0>
 800a0da:	4b0a      	ldr	r3, [pc, #40]	; (800a104 <_dtoa_r+0xbdc>)
 800a0dc:	f7ff ba99 	b.w	8009612 <_dtoa_r+0xea>
 800a0e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f47f aa6d 	bne.w	80095c2 <_dtoa_r+0x9a>
 800a0e8:	4b07      	ldr	r3, [pc, #28]	; (800a108 <_dtoa_r+0xbe0>)
 800a0ea:	f7ff ba92 	b.w	8009612 <_dtoa_r+0xea>
 800a0ee:	9b01      	ldr	r3, [sp, #4]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	dcb5      	bgt.n	800a060 <_dtoa_r+0xb38>
 800a0f4:	9b07      	ldr	r3, [sp, #28]
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	f73f aeb1 	bgt.w	8009e5e <_dtoa_r+0x936>
 800a0fc:	e7b0      	b.n	800a060 <_dtoa_r+0xb38>
 800a0fe:	bf00      	nop
 800a100:	0800b4b0 	.word	0x0800b4b0
 800a104:	0800b410 	.word	0x0800b410
 800a108:	0800b434 	.word	0x0800b434

0800a10c <_free_r>:
 800a10c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a10e:	2900      	cmp	r1, #0
 800a110:	d044      	beq.n	800a19c <_free_r+0x90>
 800a112:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a116:	9001      	str	r0, [sp, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f1a1 0404 	sub.w	r4, r1, #4
 800a11e:	bfb8      	it	lt
 800a120:	18e4      	addlt	r4, r4, r3
 800a122:	f7fe fb35 	bl	8008790 <__malloc_lock>
 800a126:	4a1e      	ldr	r2, [pc, #120]	; (800a1a0 <_free_r+0x94>)
 800a128:	9801      	ldr	r0, [sp, #4]
 800a12a:	6813      	ldr	r3, [r2, #0]
 800a12c:	b933      	cbnz	r3, 800a13c <_free_r+0x30>
 800a12e:	6063      	str	r3, [r4, #4]
 800a130:	6014      	str	r4, [r2, #0]
 800a132:	b003      	add	sp, #12
 800a134:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a138:	f7fe bb30 	b.w	800879c <__malloc_unlock>
 800a13c:	42a3      	cmp	r3, r4
 800a13e:	d908      	bls.n	800a152 <_free_r+0x46>
 800a140:	6825      	ldr	r5, [r4, #0]
 800a142:	1961      	adds	r1, r4, r5
 800a144:	428b      	cmp	r3, r1
 800a146:	bf01      	itttt	eq
 800a148:	6819      	ldreq	r1, [r3, #0]
 800a14a:	685b      	ldreq	r3, [r3, #4]
 800a14c:	1949      	addeq	r1, r1, r5
 800a14e:	6021      	streq	r1, [r4, #0]
 800a150:	e7ed      	b.n	800a12e <_free_r+0x22>
 800a152:	461a      	mov	r2, r3
 800a154:	685b      	ldr	r3, [r3, #4]
 800a156:	b10b      	cbz	r3, 800a15c <_free_r+0x50>
 800a158:	42a3      	cmp	r3, r4
 800a15a:	d9fa      	bls.n	800a152 <_free_r+0x46>
 800a15c:	6811      	ldr	r1, [r2, #0]
 800a15e:	1855      	adds	r5, r2, r1
 800a160:	42a5      	cmp	r5, r4
 800a162:	d10b      	bne.n	800a17c <_free_r+0x70>
 800a164:	6824      	ldr	r4, [r4, #0]
 800a166:	4421      	add	r1, r4
 800a168:	1854      	adds	r4, r2, r1
 800a16a:	42a3      	cmp	r3, r4
 800a16c:	6011      	str	r1, [r2, #0]
 800a16e:	d1e0      	bne.n	800a132 <_free_r+0x26>
 800a170:	681c      	ldr	r4, [r3, #0]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	6053      	str	r3, [r2, #4]
 800a176:	440c      	add	r4, r1
 800a178:	6014      	str	r4, [r2, #0]
 800a17a:	e7da      	b.n	800a132 <_free_r+0x26>
 800a17c:	d902      	bls.n	800a184 <_free_r+0x78>
 800a17e:	230c      	movs	r3, #12
 800a180:	6003      	str	r3, [r0, #0]
 800a182:	e7d6      	b.n	800a132 <_free_r+0x26>
 800a184:	6825      	ldr	r5, [r4, #0]
 800a186:	1961      	adds	r1, r4, r5
 800a188:	428b      	cmp	r3, r1
 800a18a:	bf04      	itt	eq
 800a18c:	6819      	ldreq	r1, [r3, #0]
 800a18e:	685b      	ldreq	r3, [r3, #4]
 800a190:	6063      	str	r3, [r4, #4]
 800a192:	bf04      	itt	eq
 800a194:	1949      	addeq	r1, r1, r5
 800a196:	6021      	streq	r1, [r4, #0]
 800a198:	6054      	str	r4, [r2, #4]
 800a19a:	e7ca      	b.n	800a132 <_free_r+0x26>
 800a19c:	b003      	add	sp, #12
 800a19e:	bd30      	pop	{r4, r5, pc}
 800a1a0:	200003b0 	.word	0x200003b0

0800a1a4 <_Balloc>:
 800a1a4:	b570      	push	{r4, r5, r6, lr}
 800a1a6:	69c6      	ldr	r6, [r0, #28]
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	460d      	mov	r5, r1
 800a1ac:	b976      	cbnz	r6, 800a1cc <_Balloc+0x28>
 800a1ae:	2010      	movs	r0, #16
 800a1b0:	f7fe fa3e 	bl	8008630 <malloc>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	61e0      	str	r0, [r4, #28]
 800a1b8:	b920      	cbnz	r0, 800a1c4 <_Balloc+0x20>
 800a1ba:	4b18      	ldr	r3, [pc, #96]	; (800a21c <_Balloc+0x78>)
 800a1bc:	4818      	ldr	r0, [pc, #96]	; (800a220 <_Balloc+0x7c>)
 800a1be:	216b      	movs	r1, #107	; 0x6b
 800a1c0:	f000 fd8c 	bl	800acdc <__assert_func>
 800a1c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c8:	6006      	str	r6, [r0, #0]
 800a1ca:	60c6      	str	r6, [r0, #12]
 800a1cc:	69e6      	ldr	r6, [r4, #28]
 800a1ce:	68f3      	ldr	r3, [r6, #12]
 800a1d0:	b183      	cbz	r3, 800a1f4 <_Balloc+0x50>
 800a1d2:	69e3      	ldr	r3, [r4, #28]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1da:	b9b8      	cbnz	r0, 800a20c <_Balloc+0x68>
 800a1dc:	2101      	movs	r1, #1
 800a1de:	fa01 f605 	lsl.w	r6, r1, r5
 800a1e2:	1d72      	adds	r2, r6, #5
 800a1e4:	0092      	lsls	r2, r2, #2
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	f000 fd96 	bl	800ad18 <_calloc_r>
 800a1ec:	b160      	cbz	r0, 800a208 <_Balloc+0x64>
 800a1ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a1f2:	e00e      	b.n	800a212 <_Balloc+0x6e>
 800a1f4:	2221      	movs	r2, #33	; 0x21
 800a1f6:	2104      	movs	r1, #4
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	f000 fd8d 	bl	800ad18 <_calloc_r>
 800a1fe:	69e3      	ldr	r3, [r4, #28]
 800a200:	60f0      	str	r0, [r6, #12]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d1e4      	bne.n	800a1d2 <_Balloc+0x2e>
 800a208:	2000      	movs	r0, #0
 800a20a:	bd70      	pop	{r4, r5, r6, pc}
 800a20c:	6802      	ldr	r2, [r0, #0]
 800a20e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a212:	2300      	movs	r3, #0
 800a214:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a218:	e7f7      	b.n	800a20a <_Balloc+0x66>
 800a21a:	bf00      	nop
 800a21c:	0800b441 	.word	0x0800b441
 800a220:	0800b4c1 	.word	0x0800b4c1

0800a224 <_Bfree>:
 800a224:	b570      	push	{r4, r5, r6, lr}
 800a226:	69c6      	ldr	r6, [r0, #28]
 800a228:	4605      	mov	r5, r0
 800a22a:	460c      	mov	r4, r1
 800a22c:	b976      	cbnz	r6, 800a24c <_Bfree+0x28>
 800a22e:	2010      	movs	r0, #16
 800a230:	f7fe f9fe 	bl	8008630 <malloc>
 800a234:	4602      	mov	r2, r0
 800a236:	61e8      	str	r0, [r5, #28]
 800a238:	b920      	cbnz	r0, 800a244 <_Bfree+0x20>
 800a23a:	4b09      	ldr	r3, [pc, #36]	; (800a260 <_Bfree+0x3c>)
 800a23c:	4809      	ldr	r0, [pc, #36]	; (800a264 <_Bfree+0x40>)
 800a23e:	218f      	movs	r1, #143	; 0x8f
 800a240:	f000 fd4c 	bl	800acdc <__assert_func>
 800a244:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a248:	6006      	str	r6, [r0, #0]
 800a24a:	60c6      	str	r6, [r0, #12]
 800a24c:	b13c      	cbz	r4, 800a25e <_Bfree+0x3a>
 800a24e:	69eb      	ldr	r3, [r5, #28]
 800a250:	6862      	ldr	r2, [r4, #4]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a258:	6021      	str	r1, [r4, #0]
 800a25a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a25e:	bd70      	pop	{r4, r5, r6, pc}
 800a260:	0800b441 	.word	0x0800b441
 800a264:	0800b4c1 	.word	0x0800b4c1

0800a268 <__multadd>:
 800a268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a26c:	690d      	ldr	r5, [r1, #16]
 800a26e:	4607      	mov	r7, r0
 800a270:	460c      	mov	r4, r1
 800a272:	461e      	mov	r6, r3
 800a274:	f101 0c14 	add.w	ip, r1, #20
 800a278:	2000      	movs	r0, #0
 800a27a:	f8dc 3000 	ldr.w	r3, [ip]
 800a27e:	b299      	uxth	r1, r3
 800a280:	fb02 6101 	mla	r1, r2, r1, r6
 800a284:	0c1e      	lsrs	r6, r3, #16
 800a286:	0c0b      	lsrs	r3, r1, #16
 800a288:	fb02 3306 	mla	r3, r2, r6, r3
 800a28c:	b289      	uxth	r1, r1
 800a28e:	3001      	adds	r0, #1
 800a290:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a294:	4285      	cmp	r5, r0
 800a296:	f84c 1b04 	str.w	r1, [ip], #4
 800a29a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a29e:	dcec      	bgt.n	800a27a <__multadd+0x12>
 800a2a0:	b30e      	cbz	r6, 800a2e6 <__multadd+0x7e>
 800a2a2:	68a3      	ldr	r3, [r4, #8]
 800a2a4:	42ab      	cmp	r3, r5
 800a2a6:	dc19      	bgt.n	800a2dc <__multadd+0x74>
 800a2a8:	6861      	ldr	r1, [r4, #4]
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	3101      	adds	r1, #1
 800a2ae:	f7ff ff79 	bl	800a1a4 <_Balloc>
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	b928      	cbnz	r0, 800a2c2 <__multadd+0x5a>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	4b0c      	ldr	r3, [pc, #48]	; (800a2ec <__multadd+0x84>)
 800a2ba:	480d      	ldr	r0, [pc, #52]	; (800a2f0 <__multadd+0x88>)
 800a2bc:	21ba      	movs	r1, #186	; 0xba
 800a2be:	f000 fd0d 	bl	800acdc <__assert_func>
 800a2c2:	6922      	ldr	r2, [r4, #16]
 800a2c4:	3202      	adds	r2, #2
 800a2c6:	f104 010c 	add.w	r1, r4, #12
 800a2ca:	0092      	lsls	r2, r2, #2
 800a2cc:	300c      	adds	r0, #12
 800a2ce:	f7ff f894 	bl	80093fa <memcpy>
 800a2d2:	4621      	mov	r1, r4
 800a2d4:	4638      	mov	r0, r7
 800a2d6:	f7ff ffa5 	bl	800a224 <_Bfree>
 800a2da:	4644      	mov	r4, r8
 800a2dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2e0:	3501      	adds	r5, #1
 800a2e2:	615e      	str	r6, [r3, #20]
 800a2e4:	6125      	str	r5, [r4, #16]
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ec:	0800b4b0 	.word	0x0800b4b0
 800a2f0:	0800b4c1 	.word	0x0800b4c1

0800a2f4 <__hi0bits>:
 800a2f4:	0c03      	lsrs	r3, r0, #16
 800a2f6:	041b      	lsls	r3, r3, #16
 800a2f8:	b9d3      	cbnz	r3, 800a330 <__hi0bits+0x3c>
 800a2fa:	0400      	lsls	r0, r0, #16
 800a2fc:	2310      	movs	r3, #16
 800a2fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a302:	bf04      	itt	eq
 800a304:	0200      	lsleq	r0, r0, #8
 800a306:	3308      	addeq	r3, #8
 800a308:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a30c:	bf04      	itt	eq
 800a30e:	0100      	lsleq	r0, r0, #4
 800a310:	3304      	addeq	r3, #4
 800a312:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a316:	bf04      	itt	eq
 800a318:	0080      	lsleq	r0, r0, #2
 800a31a:	3302      	addeq	r3, #2
 800a31c:	2800      	cmp	r0, #0
 800a31e:	db05      	blt.n	800a32c <__hi0bits+0x38>
 800a320:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a324:	f103 0301 	add.w	r3, r3, #1
 800a328:	bf08      	it	eq
 800a32a:	2320      	moveq	r3, #32
 800a32c:	4618      	mov	r0, r3
 800a32e:	4770      	bx	lr
 800a330:	2300      	movs	r3, #0
 800a332:	e7e4      	b.n	800a2fe <__hi0bits+0xa>

0800a334 <__lo0bits>:
 800a334:	6803      	ldr	r3, [r0, #0]
 800a336:	f013 0207 	ands.w	r2, r3, #7
 800a33a:	d00c      	beq.n	800a356 <__lo0bits+0x22>
 800a33c:	07d9      	lsls	r1, r3, #31
 800a33e:	d422      	bmi.n	800a386 <__lo0bits+0x52>
 800a340:	079a      	lsls	r2, r3, #30
 800a342:	bf49      	itett	mi
 800a344:	085b      	lsrmi	r3, r3, #1
 800a346:	089b      	lsrpl	r3, r3, #2
 800a348:	6003      	strmi	r3, [r0, #0]
 800a34a:	2201      	movmi	r2, #1
 800a34c:	bf5c      	itt	pl
 800a34e:	6003      	strpl	r3, [r0, #0]
 800a350:	2202      	movpl	r2, #2
 800a352:	4610      	mov	r0, r2
 800a354:	4770      	bx	lr
 800a356:	b299      	uxth	r1, r3
 800a358:	b909      	cbnz	r1, 800a35e <__lo0bits+0x2a>
 800a35a:	0c1b      	lsrs	r3, r3, #16
 800a35c:	2210      	movs	r2, #16
 800a35e:	b2d9      	uxtb	r1, r3
 800a360:	b909      	cbnz	r1, 800a366 <__lo0bits+0x32>
 800a362:	3208      	adds	r2, #8
 800a364:	0a1b      	lsrs	r3, r3, #8
 800a366:	0719      	lsls	r1, r3, #28
 800a368:	bf04      	itt	eq
 800a36a:	091b      	lsreq	r3, r3, #4
 800a36c:	3204      	addeq	r2, #4
 800a36e:	0799      	lsls	r1, r3, #30
 800a370:	bf04      	itt	eq
 800a372:	089b      	lsreq	r3, r3, #2
 800a374:	3202      	addeq	r2, #2
 800a376:	07d9      	lsls	r1, r3, #31
 800a378:	d403      	bmi.n	800a382 <__lo0bits+0x4e>
 800a37a:	085b      	lsrs	r3, r3, #1
 800a37c:	f102 0201 	add.w	r2, r2, #1
 800a380:	d003      	beq.n	800a38a <__lo0bits+0x56>
 800a382:	6003      	str	r3, [r0, #0]
 800a384:	e7e5      	b.n	800a352 <__lo0bits+0x1e>
 800a386:	2200      	movs	r2, #0
 800a388:	e7e3      	b.n	800a352 <__lo0bits+0x1e>
 800a38a:	2220      	movs	r2, #32
 800a38c:	e7e1      	b.n	800a352 <__lo0bits+0x1e>
	...

0800a390 <__i2b>:
 800a390:	b510      	push	{r4, lr}
 800a392:	460c      	mov	r4, r1
 800a394:	2101      	movs	r1, #1
 800a396:	f7ff ff05 	bl	800a1a4 <_Balloc>
 800a39a:	4602      	mov	r2, r0
 800a39c:	b928      	cbnz	r0, 800a3aa <__i2b+0x1a>
 800a39e:	4b05      	ldr	r3, [pc, #20]	; (800a3b4 <__i2b+0x24>)
 800a3a0:	4805      	ldr	r0, [pc, #20]	; (800a3b8 <__i2b+0x28>)
 800a3a2:	f240 1145 	movw	r1, #325	; 0x145
 800a3a6:	f000 fc99 	bl	800acdc <__assert_func>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	6144      	str	r4, [r0, #20]
 800a3ae:	6103      	str	r3, [r0, #16]
 800a3b0:	bd10      	pop	{r4, pc}
 800a3b2:	bf00      	nop
 800a3b4:	0800b4b0 	.word	0x0800b4b0
 800a3b8:	0800b4c1 	.word	0x0800b4c1

0800a3bc <__multiply>:
 800a3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c0:	4691      	mov	r9, r2
 800a3c2:	690a      	ldr	r2, [r1, #16]
 800a3c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	bfb8      	it	lt
 800a3cc:	460b      	movlt	r3, r1
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	bfbc      	itt	lt
 800a3d2:	464c      	movlt	r4, r9
 800a3d4:	4699      	movlt	r9, r3
 800a3d6:	6927      	ldr	r7, [r4, #16]
 800a3d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3dc:	68a3      	ldr	r3, [r4, #8]
 800a3de:	6861      	ldr	r1, [r4, #4]
 800a3e0:	eb07 060a 	add.w	r6, r7, sl
 800a3e4:	42b3      	cmp	r3, r6
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	bfb8      	it	lt
 800a3ea:	3101      	addlt	r1, #1
 800a3ec:	f7ff feda 	bl	800a1a4 <_Balloc>
 800a3f0:	b930      	cbnz	r0, 800a400 <__multiply+0x44>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	4b44      	ldr	r3, [pc, #272]	; (800a508 <__multiply+0x14c>)
 800a3f6:	4845      	ldr	r0, [pc, #276]	; (800a50c <__multiply+0x150>)
 800a3f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a3fc:	f000 fc6e 	bl	800acdc <__assert_func>
 800a400:	f100 0514 	add.w	r5, r0, #20
 800a404:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a408:	462b      	mov	r3, r5
 800a40a:	2200      	movs	r2, #0
 800a40c:	4543      	cmp	r3, r8
 800a40e:	d321      	bcc.n	800a454 <__multiply+0x98>
 800a410:	f104 0314 	add.w	r3, r4, #20
 800a414:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a418:	f109 0314 	add.w	r3, r9, #20
 800a41c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a420:	9202      	str	r2, [sp, #8]
 800a422:	1b3a      	subs	r2, r7, r4
 800a424:	3a15      	subs	r2, #21
 800a426:	f022 0203 	bic.w	r2, r2, #3
 800a42a:	3204      	adds	r2, #4
 800a42c:	f104 0115 	add.w	r1, r4, #21
 800a430:	428f      	cmp	r7, r1
 800a432:	bf38      	it	cc
 800a434:	2204      	movcc	r2, #4
 800a436:	9201      	str	r2, [sp, #4]
 800a438:	9a02      	ldr	r2, [sp, #8]
 800a43a:	9303      	str	r3, [sp, #12]
 800a43c:	429a      	cmp	r2, r3
 800a43e:	d80c      	bhi.n	800a45a <__multiply+0x9e>
 800a440:	2e00      	cmp	r6, #0
 800a442:	dd03      	ble.n	800a44c <__multiply+0x90>
 800a444:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d05b      	beq.n	800a504 <__multiply+0x148>
 800a44c:	6106      	str	r6, [r0, #16]
 800a44e:	b005      	add	sp, #20
 800a450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a454:	f843 2b04 	str.w	r2, [r3], #4
 800a458:	e7d8      	b.n	800a40c <__multiply+0x50>
 800a45a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a45e:	f1ba 0f00 	cmp.w	sl, #0
 800a462:	d024      	beq.n	800a4ae <__multiply+0xf2>
 800a464:	f104 0e14 	add.w	lr, r4, #20
 800a468:	46a9      	mov	r9, r5
 800a46a:	f04f 0c00 	mov.w	ip, #0
 800a46e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a472:	f8d9 1000 	ldr.w	r1, [r9]
 800a476:	fa1f fb82 	uxth.w	fp, r2
 800a47a:	b289      	uxth	r1, r1
 800a47c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a480:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a484:	f8d9 2000 	ldr.w	r2, [r9]
 800a488:	4461      	add	r1, ip
 800a48a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a48e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a492:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a496:	b289      	uxth	r1, r1
 800a498:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a49c:	4577      	cmp	r7, lr
 800a49e:	f849 1b04 	str.w	r1, [r9], #4
 800a4a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4a6:	d8e2      	bhi.n	800a46e <__multiply+0xb2>
 800a4a8:	9a01      	ldr	r2, [sp, #4]
 800a4aa:	f845 c002 	str.w	ip, [r5, r2]
 800a4ae:	9a03      	ldr	r2, [sp, #12]
 800a4b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a4b4:	3304      	adds	r3, #4
 800a4b6:	f1b9 0f00 	cmp.w	r9, #0
 800a4ba:	d021      	beq.n	800a500 <__multiply+0x144>
 800a4bc:	6829      	ldr	r1, [r5, #0]
 800a4be:	f104 0c14 	add.w	ip, r4, #20
 800a4c2:	46ae      	mov	lr, r5
 800a4c4:	f04f 0a00 	mov.w	sl, #0
 800a4c8:	f8bc b000 	ldrh.w	fp, [ip]
 800a4cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a4d0:	fb09 220b 	mla	r2, r9, fp, r2
 800a4d4:	4452      	add	r2, sl
 800a4d6:	b289      	uxth	r1, r1
 800a4d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4dc:	f84e 1b04 	str.w	r1, [lr], #4
 800a4e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a4e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a4ec:	fb09 110a 	mla	r1, r9, sl, r1
 800a4f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a4f4:	4567      	cmp	r7, ip
 800a4f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4fa:	d8e5      	bhi.n	800a4c8 <__multiply+0x10c>
 800a4fc:	9a01      	ldr	r2, [sp, #4]
 800a4fe:	50a9      	str	r1, [r5, r2]
 800a500:	3504      	adds	r5, #4
 800a502:	e799      	b.n	800a438 <__multiply+0x7c>
 800a504:	3e01      	subs	r6, #1
 800a506:	e79b      	b.n	800a440 <__multiply+0x84>
 800a508:	0800b4b0 	.word	0x0800b4b0
 800a50c:	0800b4c1 	.word	0x0800b4c1

0800a510 <__pow5mult>:
 800a510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a514:	4615      	mov	r5, r2
 800a516:	f012 0203 	ands.w	r2, r2, #3
 800a51a:	4606      	mov	r6, r0
 800a51c:	460f      	mov	r7, r1
 800a51e:	d007      	beq.n	800a530 <__pow5mult+0x20>
 800a520:	4c25      	ldr	r4, [pc, #148]	; (800a5b8 <__pow5mult+0xa8>)
 800a522:	3a01      	subs	r2, #1
 800a524:	2300      	movs	r3, #0
 800a526:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a52a:	f7ff fe9d 	bl	800a268 <__multadd>
 800a52e:	4607      	mov	r7, r0
 800a530:	10ad      	asrs	r5, r5, #2
 800a532:	d03d      	beq.n	800a5b0 <__pow5mult+0xa0>
 800a534:	69f4      	ldr	r4, [r6, #28]
 800a536:	b97c      	cbnz	r4, 800a558 <__pow5mult+0x48>
 800a538:	2010      	movs	r0, #16
 800a53a:	f7fe f879 	bl	8008630 <malloc>
 800a53e:	4602      	mov	r2, r0
 800a540:	61f0      	str	r0, [r6, #28]
 800a542:	b928      	cbnz	r0, 800a550 <__pow5mult+0x40>
 800a544:	4b1d      	ldr	r3, [pc, #116]	; (800a5bc <__pow5mult+0xac>)
 800a546:	481e      	ldr	r0, [pc, #120]	; (800a5c0 <__pow5mult+0xb0>)
 800a548:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a54c:	f000 fbc6 	bl	800acdc <__assert_func>
 800a550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a554:	6004      	str	r4, [r0, #0]
 800a556:	60c4      	str	r4, [r0, #12]
 800a558:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a55c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a560:	b94c      	cbnz	r4, 800a576 <__pow5mult+0x66>
 800a562:	f240 2171 	movw	r1, #625	; 0x271
 800a566:	4630      	mov	r0, r6
 800a568:	f7ff ff12 	bl	800a390 <__i2b>
 800a56c:	2300      	movs	r3, #0
 800a56e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a572:	4604      	mov	r4, r0
 800a574:	6003      	str	r3, [r0, #0]
 800a576:	f04f 0900 	mov.w	r9, #0
 800a57a:	07eb      	lsls	r3, r5, #31
 800a57c:	d50a      	bpl.n	800a594 <__pow5mult+0x84>
 800a57e:	4639      	mov	r1, r7
 800a580:	4622      	mov	r2, r4
 800a582:	4630      	mov	r0, r6
 800a584:	f7ff ff1a 	bl	800a3bc <__multiply>
 800a588:	4639      	mov	r1, r7
 800a58a:	4680      	mov	r8, r0
 800a58c:	4630      	mov	r0, r6
 800a58e:	f7ff fe49 	bl	800a224 <_Bfree>
 800a592:	4647      	mov	r7, r8
 800a594:	106d      	asrs	r5, r5, #1
 800a596:	d00b      	beq.n	800a5b0 <__pow5mult+0xa0>
 800a598:	6820      	ldr	r0, [r4, #0]
 800a59a:	b938      	cbnz	r0, 800a5ac <__pow5mult+0x9c>
 800a59c:	4622      	mov	r2, r4
 800a59e:	4621      	mov	r1, r4
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f7ff ff0b 	bl	800a3bc <__multiply>
 800a5a6:	6020      	str	r0, [r4, #0]
 800a5a8:	f8c0 9000 	str.w	r9, [r0]
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	e7e4      	b.n	800a57a <__pow5mult+0x6a>
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5b6:	bf00      	nop
 800a5b8:	0800b610 	.word	0x0800b610
 800a5bc:	0800b441 	.word	0x0800b441
 800a5c0:	0800b4c1 	.word	0x0800b4c1

0800a5c4 <__lshift>:
 800a5c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c8:	460c      	mov	r4, r1
 800a5ca:	6849      	ldr	r1, [r1, #4]
 800a5cc:	6923      	ldr	r3, [r4, #16]
 800a5ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5d2:	68a3      	ldr	r3, [r4, #8]
 800a5d4:	4607      	mov	r7, r0
 800a5d6:	4691      	mov	r9, r2
 800a5d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5dc:	f108 0601 	add.w	r6, r8, #1
 800a5e0:	42b3      	cmp	r3, r6
 800a5e2:	db0b      	blt.n	800a5fc <__lshift+0x38>
 800a5e4:	4638      	mov	r0, r7
 800a5e6:	f7ff fddd 	bl	800a1a4 <_Balloc>
 800a5ea:	4605      	mov	r5, r0
 800a5ec:	b948      	cbnz	r0, 800a602 <__lshift+0x3e>
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	4b28      	ldr	r3, [pc, #160]	; (800a694 <__lshift+0xd0>)
 800a5f2:	4829      	ldr	r0, [pc, #164]	; (800a698 <__lshift+0xd4>)
 800a5f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a5f8:	f000 fb70 	bl	800acdc <__assert_func>
 800a5fc:	3101      	adds	r1, #1
 800a5fe:	005b      	lsls	r3, r3, #1
 800a600:	e7ee      	b.n	800a5e0 <__lshift+0x1c>
 800a602:	2300      	movs	r3, #0
 800a604:	f100 0114 	add.w	r1, r0, #20
 800a608:	f100 0210 	add.w	r2, r0, #16
 800a60c:	4618      	mov	r0, r3
 800a60e:	4553      	cmp	r3, sl
 800a610:	db33      	blt.n	800a67a <__lshift+0xb6>
 800a612:	6920      	ldr	r0, [r4, #16]
 800a614:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a618:	f104 0314 	add.w	r3, r4, #20
 800a61c:	f019 091f 	ands.w	r9, r9, #31
 800a620:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a624:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a628:	d02b      	beq.n	800a682 <__lshift+0xbe>
 800a62a:	f1c9 0e20 	rsb	lr, r9, #32
 800a62e:	468a      	mov	sl, r1
 800a630:	2200      	movs	r2, #0
 800a632:	6818      	ldr	r0, [r3, #0]
 800a634:	fa00 f009 	lsl.w	r0, r0, r9
 800a638:	4310      	orrs	r0, r2
 800a63a:	f84a 0b04 	str.w	r0, [sl], #4
 800a63e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a642:	459c      	cmp	ip, r3
 800a644:	fa22 f20e 	lsr.w	r2, r2, lr
 800a648:	d8f3      	bhi.n	800a632 <__lshift+0x6e>
 800a64a:	ebac 0304 	sub.w	r3, ip, r4
 800a64e:	3b15      	subs	r3, #21
 800a650:	f023 0303 	bic.w	r3, r3, #3
 800a654:	3304      	adds	r3, #4
 800a656:	f104 0015 	add.w	r0, r4, #21
 800a65a:	4584      	cmp	ip, r0
 800a65c:	bf38      	it	cc
 800a65e:	2304      	movcc	r3, #4
 800a660:	50ca      	str	r2, [r1, r3]
 800a662:	b10a      	cbz	r2, 800a668 <__lshift+0xa4>
 800a664:	f108 0602 	add.w	r6, r8, #2
 800a668:	3e01      	subs	r6, #1
 800a66a:	4638      	mov	r0, r7
 800a66c:	612e      	str	r6, [r5, #16]
 800a66e:	4621      	mov	r1, r4
 800a670:	f7ff fdd8 	bl	800a224 <_Bfree>
 800a674:	4628      	mov	r0, r5
 800a676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a67a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a67e:	3301      	adds	r3, #1
 800a680:	e7c5      	b.n	800a60e <__lshift+0x4a>
 800a682:	3904      	subs	r1, #4
 800a684:	f853 2b04 	ldr.w	r2, [r3], #4
 800a688:	f841 2f04 	str.w	r2, [r1, #4]!
 800a68c:	459c      	cmp	ip, r3
 800a68e:	d8f9      	bhi.n	800a684 <__lshift+0xc0>
 800a690:	e7ea      	b.n	800a668 <__lshift+0xa4>
 800a692:	bf00      	nop
 800a694:	0800b4b0 	.word	0x0800b4b0
 800a698:	0800b4c1 	.word	0x0800b4c1

0800a69c <__mcmp>:
 800a69c:	b530      	push	{r4, r5, lr}
 800a69e:	6902      	ldr	r2, [r0, #16]
 800a6a0:	690c      	ldr	r4, [r1, #16]
 800a6a2:	1b12      	subs	r2, r2, r4
 800a6a4:	d10e      	bne.n	800a6c4 <__mcmp+0x28>
 800a6a6:	f100 0314 	add.w	r3, r0, #20
 800a6aa:	3114      	adds	r1, #20
 800a6ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a6b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a6b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a6b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a6bc:	42a5      	cmp	r5, r4
 800a6be:	d003      	beq.n	800a6c8 <__mcmp+0x2c>
 800a6c0:	d305      	bcc.n	800a6ce <__mcmp+0x32>
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	bd30      	pop	{r4, r5, pc}
 800a6c8:	4283      	cmp	r3, r0
 800a6ca:	d3f3      	bcc.n	800a6b4 <__mcmp+0x18>
 800a6cc:	e7fa      	b.n	800a6c4 <__mcmp+0x28>
 800a6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d2:	e7f7      	b.n	800a6c4 <__mcmp+0x28>

0800a6d4 <__mdiff>:
 800a6d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d8:	460c      	mov	r4, r1
 800a6da:	4606      	mov	r6, r0
 800a6dc:	4611      	mov	r1, r2
 800a6de:	4620      	mov	r0, r4
 800a6e0:	4690      	mov	r8, r2
 800a6e2:	f7ff ffdb 	bl	800a69c <__mcmp>
 800a6e6:	1e05      	subs	r5, r0, #0
 800a6e8:	d110      	bne.n	800a70c <__mdiff+0x38>
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	f7ff fd59 	bl	800a1a4 <_Balloc>
 800a6f2:	b930      	cbnz	r0, 800a702 <__mdiff+0x2e>
 800a6f4:	4b3a      	ldr	r3, [pc, #232]	; (800a7e0 <__mdiff+0x10c>)
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	f240 2137 	movw	r1, #567	; 0x237
 800a6fc:	4839      	ldr	r0, [pc, #228]	; (800a7e4 <__mdiff+0x110>)
 800a6fe:	f000 faed 	bl	800acdc <__assert_func>
 800a702:	2301      	movs	r3, #1
 800a704:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a708:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70c:	bfa4      	itt	ge
 800a70e:	4643      	movge	r3, r8
 800a710:	46a0      	movge	r8, r4
 800a712:	4630      	mov	r0, r6
 800a714:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a718:	bfa6      	itte	ge
 800a71a:	461c      	movge	r4, r3
 800a71c:	2500      	movge	r5, #0
 800a71e:	2501      	movlt	r5, #1
 800a720:	f7ff fd40 	bl	800a1a4 <_Balloc>
 800a724:	b920      	cbnz	r0, 800a730 <__mdiff+0x5c>
 800a726:	4b2e      	ldr	r3, [pc, #184]	; (800a7e0 <__mdiff+0x10c>)
 800a728:	4602      	mov	r2, r0
 800a72a:	f240 2145 	movw	r1, #581	; 0x245
 800a72e:	e7e5      	b.n	800a6fc <__mdiff+0x28>
 800a730:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a734:	6926      	ldr	r6, [r4, #16]
 800a736:	60c5      	str	r5, [r0, #12]
 800a738:	f104 0914 	add.w	r9, r4, #20
 800a73c:	f108 0514 	add.w	r5, r8, #20
 800a740:	f100 0e14 	add.w	lr, r0, #20
 800a744:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a748:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a74c:	f108 0210 	add.w	r2, r8, #16
 800a750:	46f2      	mov	sl, lr
 800a752:	2100      	movs	r1, #0
 800a754:	f859 3b04 	ldr.w	r3, [r9], #4
 800a758:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a75c:	fa11 f88b 	uxtah	r8, r1, fp
 800a760:	b299      	uxth	r1, r3
 800a762:	0c1b      	lsrs	r3, r3, #16
 800a764:	eba8 0801 	sub.w	r8, r8, r1
 800a768:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a76c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a770:	fa1f f888 	uxth.w	r8, r8
 800a774:	1419      	asrs	r1, r3, #16
 800a776:	454e      	cmp	r6, r9
 800a778:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a77c:	f84a 3b04 	str.w	r3, [sl], #4
 800a780:	d8e8      	bhi.n	800a754 <__mdiff+0x80>
 800a782:	1b33      	subs	r3, r6, r4
 800a784:	3b15      	subs	r3, #21
 800a786:	f023 0303 	bic.w	r3, r3, #3
 800a78a:	3304      	adds	r3, #4
 800a78c:	3415      	adds	r4, #21
 800a78e:	42a6      	cmp	r6, r4
 800a790:	bf38      	it	cc
 800a792:	2304      	movcc	r3, #4
 800a794:	441d      	add	r5, r3
 800a796:	4473      	add	r3, lr
 800a798:	469e      	mov	lr, r3
 800a79a:	462e      	mov	r6, r5
 800a79c:	4566      	cmp	r6, ip
 800a79e:	d30e      	bcc.n	800a7be <__mdiff+0xea>
 800a7a0:	f10c 0203 	add.w	r2, ip, #3
 800a7a4:	1b52      	subs	r2, r2, r5
 800a7a6:	f022 0203 	bic.w	r2, r2, #3
 800a7aa:	3d03      	subs	r5, #3
 800a7ac:	45ac      	cmp	ip, r5
 800a7ae:	bf38      	it	cc
 800a7b0:	2200      	movcc	r2, #0
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a7b8:	b17a      	cbz	r2, 800a7da <__mdiff+0x106>
 800a7ba:	6107      	str	r7, [r0, #16]
 800a7bc:	e7a4      	b.n	800a708 <__mdiff+0x34>
 800a7be:	f856 8b04 	ldr.w	r8, [r6], #4
 800a7c2:	fa11 f288 	uxtah	r2, r1, r8
 800a7c6:	1414      	asrs	r4, r2, #16
 800a7c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a7cc:	b292      	uxth	r2, r2
 800a7ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a7d2:	f84e 2b04 	str.w	r2, [lr], #4
 800a7d6:	1421      	asrs	r1, r4, #16
 800a7d8:	e7e0      	b.n	800a79c <__mdiff+0xc8>
 800a7da:	3f01      	subs	r7, #1
 800a7dc:	e7ea      	b.n	800a7b4 <__mdiff+0xe0>
 800a7de:	bf00      	nop
 800a7e0:	0800b4b0 	.word	0x0800b4b0
 800a7e4:	0800b4c1 	.word	0x0800b4c1

0800a7e8 <__d2b>:
 800a7e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7ec:	460f      	mov	r7, r1
 800a7ee:	2101      	movs	r1, #1
 800a7f0:	ec59 8b10 	vmov	r8, r9, d0
 800a7f4:	4616      	mov	r6, r2
 800a7f6:	f7ff fcd5 	bl	800a1a4 <_Balloc>
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	b930      	cbnz	r0, 800a80c <__d2b+0x24>
 800a7fe:	4602      	mov	r2, r0
 800a800:	4b24      	ldr	r3, [pc, #144]	; (800a894 <__d2b+0xac>)
 800a802:	4825      	ldr	r0, [pc, #148]	; (800a898 <__d2b+0xb0>)
 800a804:	f240 310f 	movw	r1, #783	; 0x30f
 800a808:	f000 fa68 	bl	800acdc <__assert_func>
 800a80c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a810:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a814:	bb2d      	cbnz	r5, 800a862 <__d2b+0x7a>
 800a816:	9301      	str	r3, [sp, #4]
 800a818:	f1b8 0300 	subs.w	r3, r8, #0
 800a81c:	d026      	beq.n	800a86c <__d2b+0x84>
 800a81e:	4668      	mov	r0, sp
 800a820:	9300      	str	r3, [sp, #0]
 800a822:	f7ff fd87 	bl	800a334 <__lo0bits>
 800a826:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a82a:	b1e8      	cbz	r0, 800a868 <__d2b+0x80>
 800a82c:	f1c0 0320 	rsb	r3, r0, #32
 800a830:	fa02 f303 	lsl.w	r3, r2, r3
 800a834:	430b      	orrs	r3, r1
 800a836:	40c2      	lsrs	r2, r0
 800a838:	6163      	str	r3, [r4, #20]
 800a83a:	9201      	str	r2, [sp, #4]
 800a83c:	9b01      	ldr	r3, [sp, #4]
 800a83e:	61a3      	str	r3, [r4, #24]
 800a840:	2b00      	cmp	r3, #0
 800a842:	bf14      	ite	ne
 800a844:	2202      	movne	r2, #2
 800a846:	2201      	moveq	r2, #1
 800a848:	6122      	str	r2, [r4, #16]
 800a84a:	b1bd      	cbz	r5, 800a87c <__d2b+0x94>
 800a84c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a850:	4405      	add	r5, r0
 800a852:	603d      	str	r5, [r7, #0]
 800a854:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a858:	6030      	str	r0, [r6, #0]
 800a85a:	4620      	mov	r0, r4
 800a85c:	b003      	add	sp, #12
 800a85e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a862:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a866:	e7d6      	b.n	800a816 <__d2b+0x2e>
 800a868:	6161      	str	r1, [r4, #20]
 800a86a:	e7e7      	b.n	800a83c <__d2b+0x54>
 800a86c:	a801      	add	r0, sp, #4
 800a86e:	f7ff fd61 	bl	800a334 <__lo0bits>
 800a872:	9b01      	ldr	r3, [sp, #4]
 800a874:	6163      	str	r3, [r4, #20]
 800a876:	3020      	adds	r0, #32
 800a878:	2201      	movs	r2, #1
 800a87a:	e7e5      	b.n	800a848 <__d2b+0x60>
 800a87c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a880:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a884:	6038      	str	r0, [r7, #0]
 800a886:	6918      	ldr	r0, [r3, #16]
 800a888:	f7ff fd34 	bl	800a2f4 <__hi0bits>
 800a88c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a890:	e7e2      	b.n	800a858 <__d2b+0x70>
 800a892:	bf00      	nop
 800a894:	0800b4b0 	.word	0x0800b4b0
 800a898:	0800b4c1 	.word	0x0800b4c1

0800a89c <__ssputs_r>:
 800a89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8a0:	688e      	ldr	r6, [r1, #8]
 800a8a2:	461f      	mov	r7, r3
 800a8a4:	42be      	cmp	r6, r7
 800a8a6:	680b      	ldr	r3, [r1, #0]
 800a8a8:	4682      	mov	sl, r0
 800a8aa:	460c      	mov	r4, r1
 800a8ac:	4690      	mov	r8, r2
 800a8ae:	d82c      	bhi.n	800a90a <__ssputs_r+0x6e>
 800a8b0:	898a      	ldrh	r2, [r1, #12]
 800a8b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8b6:	d026      	beq.n	800a906 <__ssputs_r+0x6a>
 800a8b8:	6965      	ldr	r5, [r4, #20]
 800a8ba:	6909      	ldr	r1, [r1, #16]
 800a8bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8c0:	eba3 0901 	sub.w	r9, r3, r1
 800a8c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a8c8:	1c7b      	adds	r3, r7, #1
 800a8ca:	444b      	add	r3, r9
 800a8cc:	106d      	asrs	r5, r5, #1
 800a8ce:	429d      	cmp	r5, r3
 800a8d0:	bf38      	it	cc
 800a8d2:	461d      	movcc	r5, r3
 800a8d4:	0553      	lsls	r3, r2, #21
 800a8d6:	d527      	bpl.n	800a928 <__ssputs_r+0x8c>
 800a8d8:	4629      	mov	r1, r5
 800a8da:	f7fd fed9 	bl	8008690 <_malloc_r>
 800a8de:	4606      	mov	r6, r0
 800a8e0:	b360      	cbz	r0, 800a93c <__ssputs_r+0xa0>
 800a8e2:	6921      	ldr	r1, [r4, #16]
 800a8e4:	464a      	mov	r2, r9
 800a8e6:	f7fe fd88 	bl	80093fa <memcpy>
 800a8ea:	89a3      	ldrh	r3, [r4, #12]
 800a8ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a8f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8f4:	81a3      	strh	r3, [r4, #12]
 800a8f6:	6126      	str	r6, [r4, #16]
 800a8f8:	6165      	str	r5, [r4, #20]
 800a8fa:	444e      	add	r6, r9
 800a8fc:	eba5 0509 	sub.w	r5, r5, r9
 800a900:	6026      	str	r6, [r4, #0]
 800a902:	60a5      	str	r5, [r4, #8]
 800a904:	463e      	mov	r6, r7
 800a906:	42be      	cmp	r6, r7
 800a908:	d900      	bls.n	800a90c <__ssputs_r+0x70>
 800a90a:	463e      	mov	r6, r7
 800a90c:	6820      	ldr	r0, [r4, #0]
 800a90e:	4632      	mov	r2, r6
 800a910:	4641      	mov	r1, r8
 800a912:	f000 f9c9 	bl	800aca8 <memmove>
 800a916:	68a3      	ldr	r3, [r4, #8]
 800a918:	1b9b      	subs	r3, r3, r6
 800a91a:	60a3      	str	r3, [r4, #8]
 800a91c:	6823      	ldr	r3, [r4, #0]
 800a91e:	4433      	add	r3, r6
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	2000      	movs	r0, #0
 800a924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a928:	462a      	mov	r2, r5
 800a92a:	f000 fa1d 	bl	800ad68 <_realloc_r>
 800a92e:	4606      	mov	r6, r0
 800a930:	2800      	cmp	r0, #0
 800a932:	d1e0      	bne.n	800a8f6 <__ssputs_r+0x5a>
 800a934:	6921      	ldr	r1, [r4, #16]
 800a936:	4650      	mov	r0, sl
 800a938:	f7ff fbe8 	bl	800a10c <_free_r>
 800a93c:	230c      	movs	r3, #12
 800a93e:	f8ca 3000 	str.w	r3, [sl]
 800a942:	89a3      	ldrh	r3, [r4, #12]
 800a944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a948:	81a3      	strh	r3, [r4, #12]
 800a94a:	f04f 30ff 	mov.w	r0, #4294967295
 800a94e:	e7e9      	b.n	800a924 <__ssputs_r+0x88>

0800a950 <_svfiprintf_r>:
 800a950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a954:	4698      	mov	r8, r3
 800a956:	898b      	ldrh	r3, [r1, #12]
 800a958:	061b      	lsls	r3, r3, #24
 800a95a:	b09d      	sub	sp, #116	; 0x74
 800a95c:	4607      	mov	r7, r0
 800a95e:	460d      	mov	r5, r1
 800a960:	4614      	mov	r4, r2
 800a962:	d50e      	bpl.n	800a982 <_svfiprintf_r+0x32>
 800a964:	690b      	ldr	r3, [r1, #16]
 800a966:	b963      	cbnz	r3, 800a982 <_svfiprintf_r+0x32>
 800a968:	2140      	movs	r1, #64	; 0x40
 800a96a:	f7fd fe91 	bl	8008690 <_malloc_r>
 800a96e:	6028      	str	r0, [r5, #0]
 800a970:	6128      	str	r0, [r5, #16]
 800a972:	b920      	cbnz	r0, 800a97e <_svfiprintf_r+0x2e>
 800a974:	230c      	movs	r3, #12
 800a976:	603b      	str	r3, [r7, #0]
 800a978:	f04f 30ff 	mov.w	r0, #4294967295
 800a97c:	e0d0      	b.n	800ab20 <_svfiprintf_r+0x1d0>
 800a97e:	2340      	movs	r3, #64	; 0x40
 800a980:	616b      	str	r3, [r5, #20]
 800a982:	2300      	movs	r3, #0
 800a984:	9309      	str	r3, [sp, #36]	; 0x24
 800a986:	2320      	movs	r3, #32
 800a988:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a98c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a990:	2330      	movs	r3, #48	; 0x30
 800a992:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ab38 <_svfiprintf_r+0x1e8>
 800a996:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a99a:	f04f 0901 	mov.w	r9, #1
 800a99e:	4623      	mov	r3, r4
 800a9a0:	469a      	mov	sl, r3
 800a9a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9a6:	b10a      	cbz	r2, 800a9ac <_svfiprintf_r+0x5c>
 800a9a8:	2a25      	cmp	r2, #37	; 0x25
 800a9aa:	d1f9      	bne.n	800a9a0 <_svfiprintf_r+0x50>
 800a9ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a9b0:	d00b      	beq.n	800a9ca <_svfiprintf_r+0x7a>
 800a9b2:	465b      	mov	r3, fp
 800a9b4:	4622      	mov	r2, r4
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	4638      	mov	r0, r7
 800a9ba:	f7ff ff6f 	bl	800a89c <__ssputs_r>
 800a9be:	3001      	adds	r0, #1
 800a9c0:	f000 80a9 	beq.w	800ab16 <_svfiprintf_r+0x1c6>
 800a9c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9c6:	445a      	add	r2, fp
 800a9c8:	9209      	str	r2, [sp, #36]	; 0x24
 800a9ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	f000 80a1 	beq.w	800ab16 <_svfiprintf_r+0x1c6>
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9de:	f10a 0a01 	add.w	sl, sl, #1
 800a9e2:	9304      	str	r3, [sp, #16]
 800a9e4:	9307      	str	r3, [sp, #28]
 800a9e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9ea:	931a      	str	r3, [sp, #104]	; 0x68
 800a9ec:	4654      	mov	r4, sl
 800a9ee:	2205      	movs	r2, #5
 800a9f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f4:	4850      	ldr	r0, [pc, #320]	; (800ab38 <_svfiprintf_r+0x1e8>)
 800a9f6:	f7f5 fbf3 	bl	80001e0 <memchr>
 800a9fa:	9a04      	ldr	r2, [sp, #16]
 800a9fc:	b9d8      	cbnz	r0, 800aa36 <_svfiprintf_r+0xe6>
 800a9fe:	06d0      	lsls	r0, r2, #27
 800aa00:	bf44      	itt	mi
 800aa02:	2320      	movmi	r3, #32
 800aa04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa08:	0711      	lsls	r1, r2, #28
 800aa0a:	bf44      	itt	mi
 800aa0c:	232b      	movmi	r3, #43	; 0x2b
 800aa0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa12:	f89a 3000 	ldrb.w	r3, [sl]
 800aa16:	2b2a      	cmp	r3, #42	; 0x2a
 800aa18:	d015      	beq.n	800aa46 <_svfiprintf_r+0xf6>
 800aa1a:	9a07      	ldr	r2, [sp, #28]
 800aa1c:	4654      	mov	r4, sl
 800aa1e:	2000      	movs	r0, #0
 800aa20:	f04f 0c0a 	mov.w	ip, #10
 800aa24:	4621      	mov	r1, r4
 800aa26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa2a:	3b30      	subs	r3, #48	; 0x30
 800aa2c:	2b09      	cmp	r3, #9
 800aa2e:	d94d      	bls.n	800aacc <_svfiprintf_r+0x17c>
 800aa30:	b1b0      	cbz	r0, 800aa60 <_svfiprintf_r+0x110>
 800aa32:	9207      	str	r2, [sp, #28]
 800aa34:	e014      	b.n	800aa60 <_svfiprintf_r+0x110>
 800aa36:	eba0 0308 	sub.w	r3, r0, r8
 800aa3a:	fa09 f303 	lsl.w	r3, r9, r3
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	9304      	str	r3, [sp, #16]
 800aa42:	46a2      	mov	sl, r4
 800aa44:	e7d2      	b.n	800a9ec <_svfiprintf_r+0x9c>
 800aa46:	9b03      	ldr	r3, [sp, #12]
 800aa48:	1d19      	adds	r1, r3, #4
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	9103      	str	r1, [sp, #12]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	bfbb      	ittet	lt
 800aa52:	425b      	neglt	r3, r3
 800aa54:	f042 0202 	orrlt.w	r2, r2, #2
 800aa58:	9307      	strge	r3, [sp, #28]
 800aa5a:	9307      	strlt	r3, [sp, #28]
 800aa5c:	bfb8      	it	lt
 800aa5e:	9204      	strlt	r2, [sp, #16]
 800aa60:	7823      	ldrb	r3, [r4, #0]
 800aa62:	2b2e      	cmp	r3, #46	; 0x2e
 800aa64:	d10c      	bne.n	800aa80 <_svfiprintf_r+0x130>
 800aa66:	7863      	ldrb	r3, [r4, #1]
 800aa68:	2b2a      	cmp	r3, #42	; 0x2a
 800aa6a:	d134      	bne.n	800aad6 <_svfiprintf_r+0x186>
 800aa6c:	9b03      	ldr	r3, [sp, #12]
 800aa6e:	1d1a      	adds	r2, r3, #4
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	9203      	str	r2, [sp, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	bfb8      	it	lt
 800aa78:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa7c:	3402      	adds	r4, #2
 800aa7e:	9305      	str	r3, [sp, #20]
 800aa80:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ab48 <_svfiprintf_r+0x1f8>
 800aa84:	7821      	ldrb	r1, [r4, #0]
 800aa86:	2203      	movs	r2, #3
 800aa88:	4650      	mov	r0, sl
 800aa8a:	f7f5 fba9 	bl	80001e0 <memchr>
 800aa8e:	b138      	cbz	r0, 800aaa0 <_svfiprintf_r+0x150>
 800aa90:	9b04      	ldr	r3, [sp, #16]
 800aa92:	eba0 000a 	sub.w	r0, r0, sl
 800aa96:	2240      	movs	r2, #64	; 0x40
 800aa98:	4082      	lsls	r2, r0
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	3401      	adds	r4, #1
 800aa9e:	9304      	str	r3, [sp, #16]
 800aaa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaa4:	4825      	ldr	r0, [pc, #148]	; (800ab3c <_svfiprintf_r+0x1ec>)
 800aaa6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aaaa:	2206      	movs	r2, #6
 800aaac:	f7f5 fb98 	bl	80001e0 <memchr>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	d038      	beq.n	800ab26 <_svfiprintf_r+0x1d6>
 800aab4:	4b22      	ldr	r3, [pc, #136]	; (800ab40 <_svfiprintf_r+0x1f0>)
 800aab6:	bb1b      	cbnz	r3, 800ab00 <_svfiprintf_r+0x1b0>
 800aab8:	9b03      	ldr	r3, [sp, #12]
 800aaba:	3307      	adds	r3, #7
 800aabc:	f023 0307 	bic.w	r3, r3, #7
 800aac0:	3308      	adds	r3, #8
 800aac2:	9303      	str	r3, [sp, #12]
 800aac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aac6:	4433      	add	r3, r6
 800aac8:	9309      	str	r3, [sp, #36]	; 0x24
 800aaca:	e768      	b.n	800a99e <_svfiprintf_r+0x4e>
 800aacc:	fb0c 3202 	mla	r2, ip, r2, r3
 800aad0:	460c      	mov	r4, r1
 800aad2:	2001      	movs	r0, #1
 800aad4:	e7a6      	b.n	800aa24 <_svfiprintf_r+0xd4>
 800aad6:	2300      	movs	r3, #0
 800aad8:	3401      	adds	r4, #1
 800aada:	9305      	str	r3, [sp, #20]
 800aadc:	4619      	mov	r1, r3
 800aade:	f04f 0c0a 	mov.w	ip, #10
 800aae2:	4620      	mov	r0, r4
 800aae4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aae8:	3a30      	subs	r2, #48	; 0x30
 800aaea:	2a09      	cmp	r2, #9
 800aaec:	d903      	bls.n	800aaf6 <_svfiprintf_r+0x1a6>
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d0c6      	beq.n	800aa80 <_svfiprintf_r+0x130>
 800aaf2:	9105      	str	r1, [sp, #20]
 800aaf4:	e7c4      	b.n	800aa80 <_svfiprintf_r+0x130>
 800aaf6:	fb0c 2101 	mla	r1, ip, r1, r2
 800aafa:	4604      	mov	r4, r0
 800aafc:	2301      	movs	r3, #1
 800aafe:	e7f0      	b.n	800aae2 <_svfiprintf_r+0x192>
 800ab00:	ab03      	add	r3, sp, #12
 800ab02:	9300      	str	r3, [sp, #0]
 800ab04:	462a      	mov	r2, r5
 800ab06:	4b0f      	ldr	r3, [pc, #60]	; (800ab44 <_svfiprintf_r+0x1f4>)
 800ab08:	a904      	add	r1, sp, #16
 800ab0a:	4638      	mov	r0, r7
 800ab0c:	f7fd feec 	bl	80088e8 <_printf_float>
 800ab10:	1c42      	adds	r2, r0, #1
 800ab12:	4606      	mov	r6, r0
 800ab14:	d1d6      	bne.n	800aac4 <_svfiprintf_r+0x174>
 800ab16:	89ab      	ldrh	r3, [r5, #12]
 800ab18:	065b      	lsls	r3, r3, #25
 800ab1a:	f53f af2d 	bmi.w	800a978 <_svfiprintf_r+0x28>
 800ab1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab20:	b01d      	add	sp, #116	; 0x74
 800ab22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab26:	ab03      	add	r3, sp, #12
 800ab28:	9300      	str	r3, [sp, #0]
 800ab2a:	462a      	mov	r2, r5
 800ab2c:	4b05      	ldr	r3, [pc, #20]	; (800ab44 <_svfiprintf_r+0x1f4>)
 800ab2e:	a904      	add	r1, sp, #16
 800ab30:	4638      	mov	r0, r7
 800ab32:	f7fe f97d 	bl	8008e30 <_printf_i>
 800ab36:	e7eb      	b.n	800ab10 <_svfiprintf_r+0x1c0>
 800ab38:	0800b61c 	.word	0x0800b61c
 800ab3c:	0800b626 	.word	0x0800b626
 800ab40:	080088e9 	.word	0x080088e9
 800ab44:	0800a89d 	.word	0x0800a89d
 800ab48:	0800b622 	.word	0x0800b622

0800ab4c <__sflush_r>:
 800ab4c:	898a      	ldrh	r2, [r1, #12]
 800ab4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab52:	4605      	mov	r5, r0
 800ab54:	0710      	lsls	r0, r2, #28
 800ab56:	460c      	mov	r4, r1
 800ab58:	d458      	bmi.n	800ac0c <__sflush_r+0xc0>
 800ab5a:	684b      	ldr	r3, [r1, #4]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	dc05      	bgt.n	800ab6c <__sflush_r+0x20>
 800ab60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	dc02      	bgt.n	800ab6c <__sflush_r+0x20>
 800ab66:	2000      	movs	r0, #0
 800ab68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab6e:	2e00      	cmp	r6, #0
 800ab70:	d0f9      	beq.n	800ab66 <__sflush_r+0x1a>
 800ab72:	2300      	movs	r3, #0
 800ab74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ab78:	682f      	ldr	r7, [r5, #0]
 800ab7a:	6a21      	ldr	r1, [r4, #32]
 800ab7c:	602b      	str	r3, [r5, #0]
 800ab7e:	d032      	beq.n	800abe6 <__sflush_r+0x9a>
 800ab80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab82:	89a3      	ldrh	r3, [r4, #12]
 800ab84:	075a      	lsls	r2, r3, #29
 800ab86:	d505      	bpl.n	800ab94 <__sflush_r+0x48>
 800ab88:	6863      	ldr	r3, [r4, #4]
 800ab8a:	1ac0      	subs	r0, r0, r3
 800ab8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab8e:	b10b      	cbz	r3, 800ab94 <__sflush_r+0x48>
 800ab90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab92:	1ac0      	subs	r0, r0, r3
 800ab94:	2300      	movs	r3, #0
 800ab96:	4602      	mov	r2, r0
 800ab98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab9a:	6a21      	ldr	r1, [r4, #32]
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	47b0      	blx	r6
 800aba0:	1c43      	adds	r3, r0, #1
 800aba2:	89a3      	ldrh	r3, [r4, #12]
 800aba4:	d106      	bne.n	800abb4 <__sflush_r+0x68>
 800aba6:	6829      	ldr	r1, [r5, #0]
 800aba8:	291d      	cmp	r1, #29
 800abaa:	d82b      	bhi.n	800ac04 <__sflush_r+0xb8>
 800abac:	4a29      	ldr	r2, [pc, #164]	; (800ac54 <__sflush_r+0x108>)
 800abae:	410a      	asrs	r2, r1
 800abb0:	07d6      	lsls	r6, r2, #31
 800abb2:	d427      	bmi.n	800ac04 <__sflush_r+0xb8>
 800abb4:	2200      	movs	r2, #0
 800abb6:	6062      	str	r2, [r4, #4]
 800abb8:	04d9      	lsls	r1, r3, #19
 800abba:	6922      	ldr	r2, [r4, #16]
 800abbc:	6022      	str	r2, [r4, #0]
 800abbe:	d504      	bpl.n	800abca <__sflush_r+0x7e>
 800abc0:	1c42      	adds	r2, r0, #1
 800abc2:	d101      	bne.n	800abc8 <__sflush_r+0x7c>
 800abc4:	682b      	ldr	r3, [r5, #0]
 800abc6:	b903      	cbnz	r3, 800abca <__sflush_r+0x7e>
 800abc8:	6560      	str	r0, [r4, #84]	; 0x54
 800abca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abcc:	602f      	str	r7, [r5, #0]
 800abce:	2900      	cmp	r1, #0
 800abd0:	d0c9      	beq.n	800ab66 <__sflush_r+0x1a>
 800abd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abd6:	4299      	cmp	r1, r3
 800abd8:	d002      	beq.n	800abe0 <__sflush_r+0x94>
 800abda:	4628      	mov	r0, r5
 800abdc:	f7ff fa96 	bl	800a10c <_free_r>
 800abe0:	2000      	movs	r0, #0
 800abe2:	6360      	str	r0, [r4, #52]	; 0x34
 800abe4:	e7c0      	b.n	800ab68 <__sflush_r+0x1c>
 800abe6:	2301      	movs	r3, #1
 800abe8:	4628      	mov	r0, r5
 800abea:	47b0      	blx	r6
 800abec:	1c41      	adds	r1, r0, #1
 800abee:	d1c8      	bne.n	800ab82 <__sflush_r+0x36>
 800abf0:	682b      	ldr	r3, [r5, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d0c5      	beq.n	800ab82 <__sflush_r+0x36>
 800abf6:	2b1d      	cmp	r3, #29
 800abf8:	d001      	beq.n	800abfe <__sflush_r+0xb2>
 800abfa:	2b16      	cmp	r3, #22
 800abfc:	d101      	bne.n	800ac02 <__sflush_r+0xb6>
 800abfe:	602f      	str	r7, [r5, #0]
 800ac00:	e7b1      	b.n	800ab66 <__sflush_r+0x1a>
 800ac02:	89a3      	ldrh	r3, [r4, #12]
 800ac04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac08:	81a3      	strh	r3, [r4, #12]
 800ac0a:	e7ad      	b.n	800ab68 <__sflush_r+0x1c>
 800ac0c:	690f      	ldr	r7, [r1, #16]
 800ac0e:	2f00      	cmp	r7, #0
 800ac10:	d0a9      	beq.n	800ab66 <__sflush_r+0x1a>
 800ac12:	0793      	lsls	r3, r2, #30
 800ac14:	680e      	ldr	r6, [r1, #0]
 800ac16:	bf08      	it	eq
 800ac18:	694b      	ldreq	r3, [r1, #20]
 800ac1a:	600f      	str	r7, [r1, #0]
 800ac1c:	bf18      	it	ne
 800ac1e:	2300      	movne	r3, #0
 800ac20:	eba6 0807 	sub.w	r8, r6, r7
 800ac24:	608b      	str	r3, [r1, #8]
 800ac26:	f1b8 0f00 	cmp.w	r8, #0
 800ac2a:	dd9c      	ble.n	800ab66 <__sflush_r+0x1a>
 800ac2c:	6a21      	ldr	r1, [r4, #32]
 800ac2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac30:	4643      	mov	r3, r8
 800ac32:	463a      	mov	r2, r7
 800ac34:	4628      	mov	r0, r5
 800ac36:	47b0      	blx	r6
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	dc06      	bgt.n	800ac4a <__sflush_r+0xfe>
 800ac3c:	89a3      	ldrh	r3, [r4, #12]
 800ac3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac42:	81a3      	strh	r3, [r4, #12]
 800ac44:	f04f 30ff 	mov.w	r0, #4294967295
 800ac48:	e78e      	b.n	800ab68 <__sflush_r+0x1c>
 800ac4a:	4407      	add	r7, r0
 800ac4c:	eba8 0800 	sub.w	r8, r8, r0
 800ac50:	e7e9      	b.n	800ac26 <__sflush_r+0xda>
 800ac52:	bf00      	nop
 800ac54:	dfbffffe 	.word	0xdfbffffe

0800ac58 <_fflush_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	690b      	ldr	r3, [r1, #16]
 800ac5c:	4605      	mov	r5, r0
 800ac5e:	460c      	mov	r4, r1
 800ac60:	b913      	cbnz	r3, 800ac68 <_fflush_r+0x10>
 800ac62:	2500      	movs	r5, #0
 800ac64:	4628      	mov	r0, r5
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	b118      	cbz	r0, 800ac72 <_fflush_r+0x1a>
 800ac6a:	6a03      	ldr	r3, [r0, #32]
 800ac6c:	b90b      	cbnz	r3, 800ac72 <_fflush_r+0x1a>
 800ac6e:	f7fe fa8d 	bl	800918c <__sinit>
 800ac72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d0f3      	beq.n	800ac62 <_fflush_r+0xa>
 800ac7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac7c:	07d0      	lsls	r0, r2, #31
 800ac7e:	d404      	bmi.n	800ac8a <_fflush_r+0x32>
 800ac80:	0599      	lsls	r1, r3, #22
 800ac82:	d402      	bmi.n	800ac8a <_fflush_r+0x32>
 800ac84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac86:	f7fe fbb6 	bl	80093f6 <__retarget_lock_acquire_recursive>
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	4621      	mov	r1, r4
 800ac8e:	f7ff ff5d 	bl	800ab4c <__sflush_r>
 800ac92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac94:	07da      	lsls	r2, r3, #31
 800ac96:	4605      	mov	r5, r0
 800ac98:	d4e4      	bmi.n	800ac64 <_fflush_r+0xc>
 800ac9a:	89a3      	ldrh	r3, [r4, #12]
 800ac9c:	059b      	lsls	r3, r3, #22
 800ac9e:	d4e1      	bmi.n	800ac64 <_fflush_r+0xc>
 800aca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aca2:	f7fe fba9 	bl	80093f8 <__retarget_lock_release_recursive>
 800aca6:	e7dd      	b.n	800ac64 <_fflush_r+0xc>

0800aca8 <memmove>:
 800aca8:	4288      	cmp	r0, r1
 800acaa:	b510      	push	{r4, lr}
 800acac:	eb01 0402 	add.w	r4, r1, r2
 800acb0:	d902      	bls.n	800acb8 <memmove+0x10>
 800acb2:	4284      	cmp	r4, r0
 800acb4:	4623      	mov	r3, r4
 800acb6:	d807      	bhi.n	800acc8 <memmove+0x20>
 800acb8:	1e43      	subs	r3, r0, #1
 800acba:	42a1      	cmp	r1, r4
 800acbc:	d008      	beq.n	800acd0 <memmove+0x28>
 800acbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800acc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800acc6:	e7f8      	b.n	800acba <memmove+0x12>
 800acc8:	4402      	add	r2, r0
 800acca:	4601      	mov	r1, r0
 800accc:	428a      	cmp	r2, r1
 800acce:	d100      	bne.n	800acd2 <memmove+0x2a>
 800acd0:	bd10      	pop	{r4, pc}
 800acd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acda:	e7f7      	b.n	800accc <memmove+0x24>

0800acdc <__assert_func>:
 800acdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800acde:	4614      	mov	r4, r2
 800ace0:	461a      	mov	r2, r3
 800ace2:	4b09      	ldr	r3, [pc, #36]	; (800ad08 <__assert_func+0x2c>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	4605      	mov	r5, r0
 800ace8:	68d8      	ldr	r0, [r3, #12]
 800acea:	b14c      	cbz	r4, 800ad00 <__assert_func+0x24>
 800acec:	4b07      	ldr	r3, [pc, #28]	; (800ad0c <__assert_func+0x30>)
 800acee:	9100      	str	r1, [sp, #0]
 800acf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800acf4:	4906      	ldr	r1, [pc, #24]	; (800ad10 <__assert_func+0x34>)
 800acf6:	462b      	mov	r3, r5
 800acf8:	f000 f872 	bl	800ade0 <fiprintf>
 800acfc:	f000 f882 	bl	800ae04 <abort>
 800ad00:	4b04      	ldr	r3, [pc, #16]	; (800ad14 <__assert_func+0x38>)
 800ad02:	461c      	mov	r4, r3
 800ad04:	e7f3      	b.n	800acee <__assert_func+0x12>
 800ad06:	bf00      	nop
 800ad08:	20000068 	.word	0x20000068
 800ad0c:	0800b637 	.word	0x0800b637
 800ad10:	0800b644 	.word	0x0800b644
 800ad14:	0800b672 	.word	0x0800b672

0800ad18 <_calloc_r>:
 800ad18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad1a:	fba1 2402 	umull	r2, r4, r1, r2
 800ad1e:	b94c      	cbnz	r4, 800ad34 <_calloc_r+0x1c>
 800ad20:	4611      	mov	r1, r2
 800ad22:	9201      	str	r2, [sp, #4]
 800ad24:	f7fd fcb4 	bl	8008690 <_malloc_r>
 800ad28:	9a01      	ldr	r2, [sp, #4]
 800ad2a:	4605      	mov	r5, r0
 800ad2c:	b930      	cbnz	r0, 800ad3c <_calloc_r+0x24>
 800ad2e:	4628      	mov	r0, r5
 800ad30:	b003      	add	sp, #12
 800ad32:	bd30      	pop	{r4, r5, pc}
 800ad34:	220c      	movs	r2, #12
 800ad36:	6002      	str	r2, [r0, #0]
 800ad38:	2500      	movs	r5, #0
 800ad3a:	e7f8      	b.n	800ad2e <_calloc_r+0x16>
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	f7fe fabe 	bl	80092be <memset>
 800ad42:	e7f4      	b.n	800ad2e <_calloc_r+0x16>

0800ad44 <__ascii_mbtowc>:
 800ad44:	b082      	sub	sp, #8
 800ad46:	b901      	cbnz	r1, 800ad4a <__ascii_mbtowc+0x6>
 800ad48:	a901      	add	r1, sp, #4
 800ad4a:	b142      	cbz	r2, 800ad5e <__ascii_mbtowc+0x1a>
 800ad4c:	b14b      	cbz	r3, 800ad62 <__ascii_mbtowc+0x1e>
 800ad4e:	7813      	ldrb	r3, [r2, #0]
 800ad50:	600b      	str	r3, [r1, #0]
 800ad52:	7812      	ldrb	r2, [r2, #0]
 800ad54:	1e10      	subs	r0, r2, #0
 800ad56:	bf18      	it	ne
 800ad58:	2001      	movne	r0, #1
 800ad5a:	b002      	add	sp, #8
 800ad5c:	4770      	bx	lr
 800ad5e:	4610      	mov	r0, r2
 800ad60:	e7fb      	b.n	800ad5a <__ascii_mbtowc+0x16>
 800ad62:	f06f 0001 	mvn.w	r0, #1
 800ad66:	e7f8      	b.n	800ad5a <__ascii_mbtowc+0x16>

0800ad68 <_realloc_r>:
 800ad68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad6c:	4680      	mov	r8, r0
 800ad6e:	4614      	mov	r4, r2
 800ad70:	460e      	mov	r6, r1
 800ad72:	b921      	cbnz	r1, 800ad7e <_realloc_r+0x16>
 800ad74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad78:	4611      	mov	r1, r2
 800ad7a:	f7fd bc89 	b.w	8008690 <_malloc_r>
 800ad7e:	b92a      	cbnz	r2, 800ad8c <_realloc_r+0x24>
 800ad80:	f7ff f9c4 	bl	800a10c <_free_r>
 800ad84:	4625      	mov	r5, r4
 800ad86:	4628      	mov	r0, r5
 800ad88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad8c:	f000 f841 	bl	800ae12 <_malloc_usable_size_r>
 800ad90:	4284      	cmp	r4, r0
 800ad92:	4607      	mov	r7, r0
 800ad94:	d802      	bhi.n	800ad9c <_realloc_r+0x34>
 800ad96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad9a:	d812      	bhi.n	800adc2 <_realloc_r+0x5a>
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	4640      	mov	r0, r8
 800ada0:	f7fd fc76 	bl	8008690 <_malloc_r>
 800ada4:	4605      	mov	r5, r0
 800ada6:	2800      	cmp	r0, #0
 800ada8:	d0ed      	beq.n	800ad86 <_realloc_r+0x1e>
 800adaa:	42bc      	cmp	r4, r7
 800adac:	4622      	mov	r2, r4
 800adae:	4631      	mov	r1, r6
 800adb0:	bf28      	it	cs
 800adb2:	463a      	movcs	r2, r7
 800adb4:	f7fe fb21 	bl	80093fa <memcpy>
 800adb8:	4631      	mov	r1, r6
 800adba:	4640      	mov	r0, r8
 800adbc:	f7ff f9a6 	bl	800a10c <_free_r>
 800adc0:	e7e1      	b.n	800ad86 <_realloc_r+0x1e>
 800adc2:	4635      	mov	r5, r6
 800adc4:	e7df      	b.n	800ad86 <_realloc_r+0x1e>

0800adc6 <__ascii_wctomb>:
 800adc6:	b149      	cbz	r1, 800addc <__ascii_wctomb+0x16>
 800adc8:	2aff      	cmp	r2, #255	; 0xff
 800adca:	bf85      	ittet	hi
 800adcc:	238a      	movhi	r3, #138	; 0x8a
 800adce:	6003      	strhi	r3, [r0, #0]
 800add0:	700a      	strbls	r2, [r1, #0]
 800add2:	f04f 30ff 	movhi.w	r0, #4294967295
 800add6:	bf98      	it	ls
 800add8:	2001      	movls	r0, #1
 800adda:	4770      	bx	lr
 800addc:	4608      	mov	r0, r1
 800adde:	4770      	bx	lr

0800ade0 <fiprintf>:
 800ade0:	b40e      	push	{r1, r2, r3}
 800ade2:	b503      	push	{r0, r1, lr}
 800ade4:	4601      	mov	r1, r0
 800ade6:	ab03      	add	r3, sp, #12
 800ade8:	4805      	ldr	r0, [pc, #20]	; (800ae00 <fiprintf+0x20>)
 800adea:	f853 2b04 	ldr.w	r2, [r3], #4
 800adee:	6800      	ldr	r0, [r0, #0]
 800adf0:	9301      	str	r3, [sp, #4]
 800adf2:	f000 f83f 	bl	800ae74 <_vfiprintf_r>
 800adf6:	b002      	add	sp, #8
 800adf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800adfc:	b003      	add	sp, #12
 800adfe:	4770      	bx	lr
 800ae00:	20000068 	.word	0x20000068

0800ae04 <abort>:
 800ae04:	b508      	push	{r3, lr}
 800ae06:	2006      	movs	r0, #6
 800ae08:	f000 fa0c 	bl	800b224 <raise>
 800ae0c:	2001      	movs	r0, #1
 800ae0e:	f7f8 fbaf 	bl	8003570 <_exit>

0800ae12 <_malloc_usable_size_r>:
 800ae12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae16:	1f18      	subs	r0, r3, #4
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	bfbc      	itt	lt
 800ae1c:	580b      	ldrlt	r3, [r1, r0]
 800ae1e:	18c0      	addlt	r0, r0, r3
 800ae20:	4770      	bx	lr

0800ae22 <__sfputc_r>:
 800ae22:	6893      	ldr	r3, [r2, #8]
 800ae24:	3b01      	subs	r3, #1
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	b410      	push	{r4}
 800ae2a:	6093      	str	r3, [r2, #8]
 800ae2c:	da08      	bge.n	800ae40 <__sfputc_r+0x1e>
 800ae2e:	6994      	ldr	r4, [r2, #24]
 800ae30:	42a3      	cmp	r3, r4
 800ae32:	db01      	blt.n	800ae38 <__sfputc_r+0x16>
 800ae34:	290a      	cmp	r1, #10
 800ae36:	d103      	bne.n	800ae40 <__sfputc_r+0x1e>
 800ae38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae3c:	f000 b934 	b.w	800b0a8 <__swbuf_r>
 800ae40:	6813      	ldr	r3, [r2, #0]
 800ae42:	1c58      	adds	r0, r3, #1
 800ae44:	6010      	str	r0, [r2, #0]
 800ae46:	7019      	strb	r1, [r3, #0]
 800ae48:	4608      	mov	r0, r1
 800ae4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <__sfputs_r>:
 800ae50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae52:	4606      	mov	r6, r0
 800ae54:	460f      	mov	r7, r1
 800ae56:	4614      	mov	r4, r2
 800ae58:	18d5      	adds	r5, r2, r3
 800ae5a:	42ac      	cmp	r4, r5
 800ae5c:	d101      	bne.n	800ae62 <__sfputs_r+0x12>
 800ae5e:	2000      	movs	r0, #0
 800ae60:	e007      	b.n	800ae72 <__sfputs_r+0x22>
 800ae62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae66:	463a      	mov	r2, r7
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f7ff ffda 	bl	800ae22 <__sfputc_r>
 800ae6e:	1c43      	adds	r3, r0, #1
 800ae70:	d1f3      	bne.n	800ae5a <__sfputs_r+0xa>
 800ae72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae74 <_vfiprintf_r>:
 800ae74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae78:	460d      	mov	r5, r1
 800ae7a:	b09d      	sub	sp, #116	; 0x74
 800ae7c:	4614      	mov	r4, r2
 800ae7e:	4698      	mov	r8, r3
 800ae80:	4606      	mov	r6, r0
 800ae82:	b118      	cbz	r0, 800ae8c <_vfiprintf_r+0x18>
 800ae84:	6a03      	ldr	r3, [r0, #32]
 800ae86:	b90b      	cbnz	r3, 800ae8c <_vfiprintf_r+0x18>
 800ae88:	f7fe f980 	bl	800918c <__sinit>
 800ae8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae8e:	07d9      	lsls	r1, r3, #31
 800ae90:	d405      	bmi.n	800ae9e <_vfiprintf_r+0x2a>
 800ae92:	89ab      	ldrh	r3, [r5, #12]
 800ae94:	059a      	lsls	r2, r3, #22
 800ae96:	d402      	bmi.n	800ae9e <_vfiprintf_r+0x2a>
 800ae98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae9a:	f7fe faac 	bl	80093f6 <__retarget_lock_acquire_recursive>
 800ae9e:	89ab      	ldrh	r3, [r5, #12]
 800aea0:	071b      	lsls	r3, r3, #28
 800aea2:	d501      	bpl.n	800aea8 <_vfiprintf_r+0x34>
 800aea4:	692b      	ldr	r3, [r5, #16]
 800aea6:	b99b      	cbnz	r3, 800aed0 <_vfiprintf_r+0x5c>
 800aea8:	4629      	mov	r1, r5
 800aeaa:	4630      	mov	r0, r6
 800aeac:	f000 f93a 	bl	800b124 <__swsetup_r>
 800aeb0:	b170      	cbz	r0, 800aed0 <_vfiprintf_r+0x5c>
 800aeb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aeb4:	07dc      	lsls	r4, r3, #31
 800aeb6:	d504      	bpl.n	800aec2 <_vfiprintf_r+0x4e>
 800aeb8:	f04f 30ff 	mov.w	r0, #4294967295
 800aebc:	b01d      	add	sp, #116	; 0x74
 800aebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec2:	89ab      	ldrh	r3, [r5, #12]
 800aec4:	0598      	lsls	r0, r3, #22
 800aec6:	d4f7      	bmi.n	800aeb8 <_vfiprintf_r+0x44>
 800aec8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeca:	f7fe fa95 	bl	80093f8 <__retarget_lock_release_recursive>
 800aece:	e7f3      	b.n	800aeb8 <_vfiprintf_r+0x44>
 800aed0:	2300      	movs	r3, #0
 800aed2:	9309      	str	r3, [sp, #36]	; 0x24
 800aed4:	2320      	movs	r3, #32
 800aed6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeda:	f8cd 800c 	str.w	r8, [sp, #12]
 800aede:	2330      	movs	r3, #48	; 0x30
 800aee0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b094 <_vfiprintf_r+0x220>
 800aee4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aee8:	f04f 0901 	mov.w	r9, #1
 800aeec:	4623      	mov	r3, r4
 800aeee:	469a      	mov	sl, r3
 800aef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aef4:	b10a      	cbz	r2, 800aefa <_vfiprintf_r+0x86>
 800aef6:	2a25      	cmp	r2, #37	; 0x25
 800aef8:	d1f9      	bne.n	800aeee <_vfiprintf_r+0x7a>
 800aefa:	ebba 0b04 	subs.w	fp, sl, r4
 800aefe:	d00b      	beq.n	800af18 <_vfiprintf_r+0xa4>
 800af00:	465b      	mov	r3, fp
 800af02:	4622      	mov	r2, r4
 800af04:	4629      	mov	r1, r5
 800af06:	4630      	mov	r0, r6
 800af08:	f7ff ffa2 	bl	800ae50 <__sfputs_r>
 800af0c:	3001      	adds	r0, #1
 800af0e:	f000 80a9 	beq.w	800b064 <_vfiprintf_r+0x1f0>
 800af12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af14:	445a      	add	r2, fp
 800af16:	9209      	str	r2, [sp, #36]	; 0x24
 800af18:	f89a 3000 	ldrb.w	r3, [sl]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f000 80a1 	beq.w	800b064 <_vfiprintf_r+0x1f0>
 800af22:	2300      	movs	r3, #0
 800af24:	f04f 32ff 	mov.w	r2, #4294967295
 800af28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af2c:	f10a 0a01 	add.w	sl, sl, #1
 800af30:	9304      	str	r3, [sp, #16]
 800af32:	9307      	str	r3, [sp, #28]
 800af34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af38:	931a      	str	r3, [sp, #104]	; 0x68
 800af3a:	4654      	mov	r4, sl
 800af3c:	2205      	movs	r2, #5
 800af3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af42:	4854      	ldr	r0, [pc, #336]	; (800b094 <_vfiprintf_r+0x220>)
 800af44:	f7f5 f94c 	bl	80001e0 <memchr>
 800af48:	9a04      	ldr	r2, [sp, #16]
 800af4a:	b9d8      	cbnz	r0, 800af84 <_vfiprintf_r+0x110>
 800af4c:	06d1      	lsls	r1, r2, #27
 800af4e:	bf44      	itt	mi
 800af50:	2320      	movmi	r3, #32
 800af52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af56:	0713      	lsls	r3, r2, #28
 800af58:	bf44      	itt	mi
 800af5a:	232b      	movmi	r3, #43	; 0x2b
 800af5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af60:	f89a 3000 	ldrb.w	r3, [sl]
 800af64:	2b2a      	cmp	r3, #42	; 0x2a
 800af66:	d015      	beq.n	800af94 <_vfiprintf_r+0x120>
 800af68:	9a07      	ldr	r2, [sp, #28]
 800af6a:	4654      	mov	r4, sl
 800af6c:	2000      	movs	r0, #0
 800af6e:	f04f 0c0a 	mov.w	ip, #10
 800af72:	4621      	mov	r1, r4
 800af74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af78:	3b30      	subs	r3, #48	; 0x30
 800af7a:	2b09      	cmp	r3, #9
 800af7c:	d94d      	bls.n	800b01a <_vfiprintf_r+0x1a6>
 800af7e:	b1b0      	cbz	r0, 800afae <_vfiprintf_r+0x13a>
 800af80:	9207      	str	r2, [sp, #28]
 800af82:	e014      	b.n	800afae <_vfiprintf_r+0x13a>
 800af84:	eba0 0308 	sub.w	r3, r0, r8
 800af88:	fa09 f303 	lsl.w	r3, r9, r3
 800af8c:	4313      	orrs	r3, r2
 800af8e:	9304      	str	r3, [sp, #16]
 800af90:	46a2      	mov	sl, r4
 800af92:	e7d2      	b.n	800af3a <_vfiprintf_r+0xc6>
 800af94:	9b03      	ldr	r3, [sp, #12]
 800af96:	1d19      	adds	r1, r3, #4
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	9103      	str	r1, [sp, #12]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	bfbb      	ittet	lt
 800afa0:	425b      	neglt	r3, r3
 800afa2:	f042 0202 	orrlt.w	r2, r2, #2
 800afa6:	9307      	strge	r3, [sp, #28]
 800afa8:	9307      	strlt	r3, [sp, #28]
 800afaa:	bfb8      	it	lt
 800afac:	9204      	strlt	r2, [sp, #16]
 800afae:	7823      	ldrb	r3, [r4, #0]
 800afb0:	2b2e      	cmp	r3, #46	; 0x2e
 800afb2:	d10c      	bne.n	800afce <_vfiprintf_r+0x15a>
 800afb4:	7863      	ldrb	r3, [r4, #1]
 800afb6:	2b2a      	cmp	r3, #42	; 0x2a
 800afb8:	d134      	bne.n	800b024 <_vfiprintf_r+0x1b0>
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	1d1a      	adds	r2, r3, #4
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	9203      	str	r2, [sp, #12]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	bfb8      	it	lt
 800afc6:	f04f 33ff 	movlt.w	r3, #4294967295
 800afca:	3402      	adds	r4, #2
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b0a4 <_vfiprintf_r+0x230>
 800afd2:	7821      	ldrb	r1, [r4, #0]
 800afd4:	2203      	movs	r2, #3
 800afd6:	4650      	mov	r0, sl
 800afd8:	f7f5 f902 	bl	80001e0 <memchr>
 800afdc:	b138      	cbz	r0, 800afee <_vfiprintf_r+0x17a>
 800afde:	9b04      	ldr	r3, [sp, #16]
 800afe0:	eba0 000a 	sub.w	r0, r0, sl
 800afe4:	2240      	movs	r2, #64	; 0x40
 800afe6:	4082      	lsls	r2, r0
 800afe8:	4313      	orrs	r3, r2
 800afea:	3401      	adds	r4, #1
 800afec:	9304      	str	r3, [sp, #16]
 800afee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aff2:	4829      	ldr	r0, [pc, #164]	; (800b098 <_vfiprintf_r+0x224>)
 800aff4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aff8:	2206      	movs	r2, #6
 800affa:	f7f5 f8f1 	bl	80001e0 <memchr>
 800affe:	2800      	cmp	r0, #0
 800b000:	d03f      	beq.n	800b082 <_vfiprintf_r+0x20e>
 800b002:	4b26      	ldr	r3, [pc, #152]	; (800b09c <_vfiprintf_r+0x228>)
 800b004:	bb1b      	cbnz	r3, 800b04e <_vfiprintf_r+0x1da>
 800b006:	9b03      	ldr	r3, [sp, #12]
 800b008:	3307      	adds	r3, #7
 800b00a:	f023 0307 	bic.w	r3, r3, #7
 800b00e:	3308      	adds	r3, #8
 800b010:	9303      	str	r3, [sp, #12]
 800b012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b014:	443b      	add	r3, r7
 800b016:	9309      	str	r3, [sp, #36]	; 0x24
 800b018:	e768      	b.n	800aeec <_vfiprintf_r+0x78>
 800b01a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b01e:	460c      	mov	r4, r1
 800b020:	2001      	movs	r0, #1
 800b022:	e7a6      	b.n	800af72 <_vfiprintf_r+0xfe>
 800b024:	2300      	movs	r3, #0
 800b026:	3401      	adds	r4, #1
 800b028:	9305      	str	r3, [sp, #20]
 800b02a:	4619      	mov	r1, r3
 800b02c:	f04f 0c0a 	mov.w	ip, #10
 800b030:	4620      	mov	r0, r4
 800b032:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b036:	3a30      	subs	r2, #48	; 0x30
 800b038:	2a09      	cmp	r2, #9
 800b03a:	d903      	bls.n	800b044 <_vfiprintf_r+0x1d0>
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d0c6      	beq.n	800afce <_vfiprintf_r+0x15a>
 800b040:	9105      	str	r1, [sp, #20]
 800b042:	e7c4      	b.n	800afce <_vfiprintf_r+0x15a>
 800b044:	fb0c 2101 	mla	r1, ip, r1, r2
 800b048:	4604      	mov	r4, r0
 800b04a:	2301      	movs	r3, #1
 800b04c:	e7f0      	b.n	800b030 <_vfiprintf_r+0x1bc>
 800b04e:	ab03      	add	r3, sp, #12
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	462a      	mov	r2, r5
 800b054:	4b12      	ldr	r3, [pc, #72]	; (800b0a0 <_vfiprintf_r+0x22c>)
 800b056:	a904      	add	r1, sp, #16
 800b058:	4630      	mov	r0, r6
 800b05a:	f7fd fc45 	bl	80088e8 <_printf_float>
 800b05e:	4607      	mov	r7, r0
 800b060:	1c78      	adds	r0, r7, #1
 800b062:	d1d6      	bne.n	800b012 <_vfiprintf_r+0x19e>
 800b064:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b066:	07d9      	lsls	r1, r3, #31
 800b068:	d405      	bmi.n	800b076 <_vfiprintf_r+0x202>
 800b06a:	89ab      	ldrh	r3, [r5, #12]
 800b06c:	059a      	lsls	r2, r3, #22
 800b06e:	d402      	bmi.n	800b076 <_vfiprintf_r+0x202>
 800b070:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b072:	f7fe f9c1 	bl	80093f8 <__retarget_lock_release_recursive>
 800b076:	89ab      	ldrh	r3, [r5, #12]
 800b078:	065b      	lsls	r3, r3, #25
 800b07a:	f53f af1d 	bmi.w	800aeb8 <_vfiprintf_r+0x44>
 800b07e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b080:	e71c      	b.n	800aebc <_vfiprintf_r+0x48>
 800b082:	ab03      	add	r3, sp, #12
 800b084:	9300      	str	r3, [sp, #0]
 800b086:	462a      	mov	r2, r5
 800b088:	4b05      	ldr	r3, [pc, #20]	; (800b0a0 <_vfiprintf_r+0x22c>)
 800b08a:	a904      	add	r1, sp, #16
 800b08c:	4630      	mov	r0, r6
 800b08e:	f7fd fecf 	bl	8008e30 <_printf_i>
 800b092:	e7e4      	b.n	800b05e <_vfiprintf_r+0x1ea>
 800b094:	0800b61c 	.word	0x0800b61c
 800b098:	0800b626 	.word	0x0800b626
 800b09c:	080088e9 	.word	0x080088e9
 800b0a0:	0800ae51 	.word	0x0800ae51
 800b0a4:	0800b622 	.word	0x0800b622

0800b0a8 <__swbuf_r>:
 800b0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0aa:	460e      	mov	r6, r1
 800b0ac:	4614      	mov	r4, r2
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	b118      	cbz	r0, 800b0ba <__swbuf_r+0x12>
 800b0b2:	6a03      	ldr	r3, [r0, #32]
 800b0b4:	b90b      	cbnz	r3, 800b0ba <__swbuf_r+0x12>
 800b0b6:	f7fe f869 	bl	800918c <__sinit>
 800b0ba:	69a3      	ldr	r3, [r4, #24]
 800b0bc:	60a3      	str	r3, [r4, #8]
 800b0be:	89a3      	ldrh	r3, [r4, #12]
 800b0c0:	071a      	lsls	r2, r3, #28
 800b0c2:	d525      	bpl.n	800b110 <__swbuf_r+0x68>
 800b0c4:	6923      	ldr	r3, [r4, #16]
 800b0c6:	b31b      	cbz	r3, 800b110 <__swbuf_r+0x68>
 800b0c8:	6823      	ldr	r3, [r4, #0]
 800b0ca:	6922      	ldr	r2, [r4, #16]
 800b0cc:	1a98      	subs	r0, r3, r2
 800b0ce:	6963      	ldr	r3, [r4, #20]
 800b0d0:	b2f6      	uxtb	r6, r6
 800b0d2:	4283      	cmp	r3, r0
 800b0d4:	4637      	mov	r7, r6
 800b0d6:	dc04      	bgt.n	800b0e2 <__swbuf_r+0x3a>
 800b0d8:	4621      	mov	r1, r4
 800b0da:	4628      	mov	r0, r5
 800b0dc:	f7ff fdbc 	bl	800ac58 <_fflush_r>
 800b0e0:	b9e0      	cbnz	r0, 800b11c <__swbuf_r+0x74>
 800b0e2:	68a3      	ldr	r3, [r4, #8]
 800b0e4:	3b01      	subs	r3, #1
 800b0e6:	60a3      	str	r3, [r4, #8]
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	1c5a      	adds	r2, r3, #1
 800b0ec:	6022      	str	r2, [r4, #0]
 800b0ee:	701e      	strb	r6, [r3, #0]
 800b0f0:	6962      	ldr	r2, [r4, #20]
 800b0f2:	1c43      	adds	r3, r0, #1
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d004      	beq.n	800b102 <__swbuf_r+0x5a>
 800b0f8:	89a3      	ldrh	r3, [r4, #12]
 800b0fa:	07db      	lsls	r3, r3, #31
 800b0fc:	d506      	bpl.n	800b10c <__swbuf_r+0x64>
 800b0fe:	2e0a      	cmp	r6, #10
 800b100:	d104      	bne.n	800b10c <__swbuf_r+0x64>
 800b102:	4621      	mov	r1, r4
 800b104:	4628      	mov	r0, r5
 800b106:	f7ff fda7 	bl	800ac58 <_fflush_r>
 800b10a:	b938      	cbnz	r0, 800b11c <__swbuf_r+0x74>
 800b10c:	4638      	mov	r0, r7
 800b10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b110:	4621      	mov	r1, r4
 800b112:	4628      	mov	r0, r5
 800b114:	f000 f806 	bl	800b124 <__swsetup_r>
 800b118:	2800      	cmp	r0, #0
 800b11a:	d0d5      	beq.n	800b0c8 <__swbuf_r+0x20>
 800b11c:	f04f 37ff 	mov.w	r7, #4294967295
 800b120:	e7f4      	b.n	800b10c <__swbuf_r+0x64>
	...

0800b124 <__swsetup_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	4b2a      	ldr	r3, [pc, #168]	; (800b1d0 <__swsetup_r+0xac>)
 800b128:	4605      	mov	r5, r0
 800b12a:	6818      	ldr	r0, [r3, #0]
 800b12c:	460c      	mov	r4, r1
 800b12e:	b118      	cbz	r0, 800b138 <__swsetup_r+0x14>
 800b130:	6a03      	ldr	r3, [r0, #32]
 800b132:	b90b      	cbnz	r3, 800b138 <__swsetup_r+0x14>
 800b134:	f7fe f82a 	bl	800918c <__sinit>
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b13e:	0718      	lsls	r0, r3, #28
 800b140:	d422      	bmi.n	800b188 <__swsetup_r+0x64>
 800b142:	06d9      	lsls	r1, r3, #27
 800b144:	d407      	bmi.n	800b156 <__swsetup_r+0x32>
 800b146:	2309      	movs	r3, #9
 800b148:	602b      	str	r3, [r5, #0]
 800b14a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b14e:	81a3      	strh	r3, [r4, #12]
 800b150:	f04f 30ff 	mov.w	r0, #4294967295
 800b154:	e034      	b.n	800b1c0 <__swsetup_r+0x9c>
 800b156:	0758      	lsls	r0, r3, #29
 800b158:	d512      	bpl.n	800b180 <__swsetup_r+0x5c>
 800b15a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b15c:	b141      	cbz	r1, 800b170 <__swsetup_r+0x4c>
 800b15e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b162:	4299      	cmp	r1, r3
 800b164:	d002      	beq.n	800b16c <__swsetup_r+0x48>
 800b166:	4628      	mov	r0, r5
 800b168:	f7fe ffd0 	bl	800a10c <_free_r>
 800b16c:	2300      	movs	r3, #0
 800b16e:	6363      	str	r3, [r4, #52]	; 0x34
 800b170:	89a3      	ldrh	r3, [r4, #12]
 800b172:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b176:	81a3      	strh	r3, [r4, #12]
 800b178:	2300      	movs	r3, #0
 800b17a:	6063      	str	r3, [r4, #4]
 800b17c:	6923      	ldr	r3, [r4, #16]
 800b17e:	6023      	str	r3, [r4, #0]
 800b180:	89a3      	ldrh	r3, [r4, #12]
 800b182:	f043 0308 	orr.w	r3, r3, #8
 800b186:	81a3      	strh	r3, [r4, #12]
 800b188:	6923      	ldr	r3, [r4, #16]
 800b18a:	b94b      	cbnz	r3, 800b1a0 <__swsetup_r+0x7c>
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b192:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b196:	d003      	beq.n	800b1a0 <__swsetup_r+0x7c>
 800b198:	4621      	mov	r1, r4
 800b19a:	4628      	mov	r0, r5
 800b19c:	f000 f884 	bl	800b2a8 <__smakebuf_r>
 800b1a0:	89a0      	ldrh	r0, [r4, #12]
 800b1a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b1a6:	f010 0301 	ands.w	r3, r0, #1
 800b1aa:	d00a      	beq.n	800b1c2 <__swsetup_r+0x9e>
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	60a3      	str	r3, [r4, #8]
 800b1b0:	6963      	ldr	r3, [r4, #20]
 800b1b2:	425b      	negs	r3, r3
 800b1b4:	61a3      	str	r3, [r4, #24]
 800b1b6:	6923      	ldr	r3, [r4, #16]
 800b1b8:	b943      	cbnz	r3, 800b1cc <__swsetup_r+0xa8>
 800b1ba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b1be:	d1c4      	bne.n	800b14a <__swsetup_r+0x26>
 800b1c0:	bd38      	pop	{r3, r4, r5, pc}
 800b1c2:	0781      	lsls	r1, r0, #30
 800b1c4:	bf58      	it	pl
 800b1c6:	6963      	ldrpl	r3, [r4, #20]
 800b1c8:	60a3      	str	r3, [r4, #8]
 800b1ca:	e7f4      	b.n	800b1b6 <__swsetup_r+0x92>
 800b1cc:	2000      	movs	r0, #0
 800b1ce:	e7f7      	b.n	800b1c0 <__swsetup_r+0x9c>
 800b1d0:	20000068 	.word	0x20000068

0800b1d4 <_raise_r>:
 800b1d4:	291f      	cmp	r1, #31
 800b1d6:	b538      	push	{r3, r4, r5, lr}
 800b1d8:	4604      	mov	r4, r0
 800b1da:	460d      	mov	r5, r1
 800b1dc:	d904      	bls.n	800b1e8 <_raise_r+0x14>
 800b1de:	2316      	movs	r3, #22
 800b1e0:	6003      	str	r3, [r0, #0]
 800b1e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e6:	bd38      	pop	{r3, r4, r5, pc}
 800b1e8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1ea:	b112      	cbz	r2, 800b1f2 <_raise_r+0x1e>
 800b1ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1f0:	b94b      	cbnz	r3, 800b206 <_raise_r+0x32>
 800b1f2:	4620      	mov	r0, r4
 800b1f4:	f000 f830 	bl	800b258 <_getpid_r>
 800b1f8:	462a      	mov	r2, r5
 800b1fa:	4601      	mov	r1, r0
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b202:	f000 b817 	b.w	800b234 <_kill_r>
 800b206:	2b01      	cmp	r3, #1
 800b208:	d00a      	beq.n	800b220 <_raise_r+0x4c>
 800b20a:	1c59      	adds	r1, r3, #1
 800b20c:	d103      	bne.n	800b216 <_raise_r+0x42>
 800b20e:	2316      	movs	r3, #22
 800b210:	6003      	str	r3, [r0, #0]
 800b212:	2001      	movs	r0, #1
 800b214:	e7e7      	b.n	800b1e6 <_raise_r+0x12>
 800b216:	2400      	movs	r4, #0
 800b218:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b21c:	4628      	mov	r0, r5
 800b21e:	4798      	blx	r3
 800b220:	2000      	movs	r0, #0
 800b222:	e7e0      	b.n	800b1e6 <_raise_r+0x12>

0800b224 <raise>:
 800b224:	4b02      	ldr	r3, [pc, #8]	; (800b230 <raise+0xc>)
 800b226:	4601      	mov	r1, r0
 800b228:	6818      	ldr	r0, [r3, #0]
 800b22a:	f7ff bfd3 	b.w	800b1d4 <_raise_r>
 800b22e:	bf00      	nop
 800b230:	20000068 	.word	0x20000068

0800b234 <_kill_r>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	4d07      	ldr	r5, [pc, #28]	; (800b254 <_kill_r+0x20>)
 800b238:	2300      	movs	r3, #0
 800b23a:	4604      	mov	r4, r0
 800b23c:	4608      	mov	r0, r1
 800b23e:	4611      	mov	r1, r2
 800b240:	602b      	str	r3, [r5, #0]
 800b242:	f7f8 f985 	bl	8003550 <_kill>
 800b246:	1c43      	adds	r3, r0, #1
 800b248:	d102      	bne.n	800b250 <_kill_r+0x1c>
 800b24a:	682b      	ldr	r3, [r5, #0]
 800b24c:	b103      	cbz	r3, 800b250 <_kill_r+0x1c>
 800b24e:	6023      	str	r3, [r4, #0]
 800b250:	bd38      	pop	{r3, r4, r5, pc}
 800b252:	bf00      	nop
 800b254:	200004f4 	.word	0x200004f4

0800b258 <_getpid_r>:
 800b258:	f7f8 b972 	b.w	8003540 <_getpid>

0800b25c <__swhatbuf_r>:
 800b25c:	b570      	push	{r4, r5, r6, lr}
 800b25e:	460c      	mov	r4, r1
 800b260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b264:	2900      	cmp	r1, #0
 800b266:	b096      	sub	sp, #88	; 0x58
 800b268:	4615      	mov	r5, r2
 800b26a:	461e      	mov	r6, r3
 800b26c:	da0d      	bge.n	800b28a <__swhatbuf_r+0x2e>
 800b26e:	89a3      	ldrh	r3, [r4, #12]
 800b270:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b274:	f04f 0100 	mov.w	r1, #0
 800b278:	bf0c      	ite	eq
 800b27a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b27e:	2340      	movne	r3, #64	; 0x40
 800b280:	2000      	movs	r0, #0
 800b282:	6031      	str	r1, [r6, #0]
 800b284:	602b      	str	r3, [r5, #0]
 800b286:	b016      	add	sp, #88	; 0x58
 800b288:	bd70      	pop	{r4, r5, r6, pc}
 800b28a:	466a      	mov	r2, sp
 800b28c:	f000 f848 	bl	800b320 <_fstat_r>
 800b290:	2800      	cmp	r0, #0
 800b292:	dbec      	blt.n	800b26e <__swhatbuf_r+0x12>
 800b294:	9901      	ldr	r1, [sp, #4]
 800b296:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b29a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b29e:	4259      	negs	r1, r3
 800b2a0:	4159      	adcs	r1, r3
 800b2a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2a6:	e7eb      	b.n	800b280 <__swhatbuf_r+0x24>

0800b2a8 <__smakebuf_r>:
 800b2a8:	898b      	ldrh	r3, [r1, #12]
 800b2aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2ac:	079d      	lsls	r5, r3, #30
 800b2ae:	4606      	mov	r6, r0
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	d507      	bpl.n	800b2c4 <__smakebuf_r+0x1c>
 800b2b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2b8:	6023      	str	r3, [r4, #0]
 800b2ba:	6123      	str	r3, [r4, #16]
 800b2bc:	2301      	movs	r3, #1
 800b2be:	6163      	str	r3, [r4, #20]
 800b2c0:	b002      	add	sp, #8
 800b2c2:	bd70      	pop	{r4, r5, r6, pc}
 800b2c4:	ab01      	add	r3, sp, #4
 800b2c6:	466a      	mov	r2, sp
 800b2c8:	f7ff ffc8 	bl	800b25c <__swhatbuf_r>
 800b2cc:	9900      	ldr	r1, [sp, #0]
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	f7fd f9dd 	bl	8008690 <_malloc_r>
 800b2d6:	b948      	cbnz	r0, 800b2ec <__smakebuf_r+0x44>
 800b2d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2dc:	059a      	lsls	r2, r3, #22
 800b2de:	d4ef      	bmi.n	800b2c0 <__smakebuf_r+0x18>
 800b2e0:	f023 0303 	bic.w	r3, r3, #3
 800b2e4:	f043 0302 	orr.w	r3, r3, #2
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	e7e3      	b.n	800b2b4 <__smakebuf_r+0xc>
 800b2ec:	89a3      	ldrh	r3, [r4, #12]
 800b2ee:	6020      	str	r0, [r4, #0]
 800b2f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2f4:	81a3      	strh	r3, [r4, #12]
 800b2f6:	9b00      	ldr	r3, [sp, #0]
 800b2f8:	6163      	str	r3, [r4, #20]
 800b2fa:	9b01      	ldr	r3, [sp, #4]
 800b2fc:	6120      	str	r0, [r4, #16]
 800b2fe:	b15b      	cbz	r3, 800b318 <__smakebuf_r+0x70>
 800b300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b304:	4630      	mov	r0, r6
 800b306:	f000 f81d 	bl	800b344 <_isatty_r>
 800b30a:	b128      	cbz	r0, 800b318 <__smakebuf_r+0x70>
 800b30c:	89a3      	ldrh	r3, [r4, #12]
 800b30e:	f023 0303 	bic.w	r3, r3, #3
 800b312:	f043 0301 	orr.w	r3, r3, #1
 800b316:	81a3      	strh	r3, [r4, #12]
 800b318:	89a3      	ldrh	r3, [r4, #12]
 800b31a:	431d      	orrs	r5, r3
 800b31c:	81a5      	strh	r5, [r4, #12]
 800b31e:	e7cf      	b.n	800b2c0 <__smakebuf_r+0x18>

0800b320 <_fstat_r>:
 800b320:	b538      	push	{r3, r4, r5, lr}
 800b322:	4d07      	ldr	r5, [pc, #28]	; (800b340 <_fstat_r+0x20>)
 800b324:	2300      	movs	r3, #0
 800b326:	4604      	mov	r4, r0
 800b328:	4608      	mov	r0, r1
 800b32a:	4611      	mov	r1, r2
 800b32c:	602b      	str	r3, [r5, #0]
 800b32e:	f7f8 f96e 	bl	800360e <_fstat>
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	d102      	bne.n	800b33c <_fstat_r+0x1c>
 800b336:	682b      	ldr	r3, [r5, #0]
 800b338:	b103      	cbz	r3, 800b33c <_fstat_r+0x1c>
 800b33a:	6023      	str	r3, [r4, #0]
 800b33c:	bd38      	pop	{r3, r4, r5, pc}
 800b33e:	bf00      	nop
 800b340:	200004f4 	.word	0x200004f4

0800b344 <_isatty_r>:
 800b344:	b538      	push	{r3, r4, r5, lr}
 800b346:	4d06      	ldr	r5, [pc, #24]	; (800b360 <_isatty_r+0x1c>)
 800b348:	2300      	movs	r3, #0
 800b34a:	4604      	mov	r4, r0
 800b34c:	4608      	mov	r0, r1
 800b34e:	602b      	str	r3, [r5, #0]
 800b350:	f7f8 f96d 	bl	800362e <_isatty>
 800b354:	1c43      	adds	r3, r0, #1
 800b356:	d102      	bne.n	800b35e <_isatty_r+0x1a>
 800b358:	682b      	ldr	r3, [r5, #0]
 800b35a:	b103      	cbz	r3, 800b35e <_isatty_r+0x1a>
 800b35c:	6023      	str	r3, [r4, #0]
 800b35e:	bd38      	pop	{r3, r4, r5, pc}
 800b360:	200004f4 	.word	0x200004f4

0800b364 <_init>:
 800b364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b366:	bf00      	nop
 800b368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b36a:	bc08      	pop	{r3}
 800b36c:	469e      	mov	lr, r3
 800b36e:	4770      	bx	lr

0800b370 <_fini>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr
