#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 14 14:24:11 2024
# Process ID: 19704
# Current directory: C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.runs/synth_1
# Command line: vivado.exe -log adder_on_seven_seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_on_seven_seg.tcl
# Log file: C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.runs/synth_1/adder_on_seven_seg.vds
# Journal file: C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.runs/synth_1\vivado.jou
# Running On: LAPTOP-59TOG2H2, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
source adder_on_seven_seg.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 470.621 ; gain = 184.984
Command: synth_design -top adder_on_seven_seg -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.133 ; gain = 439.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_on_seven_seg' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:61]
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:36]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:32]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:32]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:36]
INFO: [Synth 8-6157] synthesizing module 'binary_to_decimal' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_decimal' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:22]
WARNING: [Synth 8-689] width (4) of port connection 'decimal' does not match port width (5) of module 'binary_to_decimal' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:65]
INFO: [Synth 8-6157] synthesizing module 'display_adder' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:56]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_seven_segment' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:44]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_seven_segment' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:44]
INFO: [Synth 8-6155] done synthesizing module 'display_adder' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:56]
INFO: [Synth 8-6155] done synthesizing module 'adder_on_seven_seg' (0#1) [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/sources_1/new/decimal_on_seven_seg.v:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.844 ; gain = 545.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.844 ; gain = 545.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.844 ; gain = 545.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/adder_on_seven_seg.xdc]
Finished Parsing XDC File [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/adder_on_seven_seg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/adder_on_seven_seg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_on_seven_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_on_seven_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/rpi_addon.xdc]
Finished Parsing XDC File [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/rpi_addon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.srcs/constrs_1/new/rpi_addon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_on_seven_seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_on_seven_seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1534.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    2 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     1|
|4     |LUT6 |    13|
|5     |IBUF |     8|
|6     |OBUF |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1534.527 ; gain = 545.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1534.527 ; gain = 638.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fd861447
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1534.527 ; gain = 1063.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1534.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/SQREAM/Desktop/sem4/DigitalDesign/decimal_on_seven_segment/decimal_on_seven_segment.runs/synth_1/adder_on_seven_seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_on_seven_seg_utilization_synth.rpt -pb adder_on_seven_seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 14:24:53 2024...
