$comment
	File created using the following command:
		vcd file adc.msim.vcd -direction
$end
$date
	Mon Dec 05 22:13:30 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Block1_vlg_vec_tst $end
$var reg 1 ! areset $end
$var reg 1 " inclk0 $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$var wire 1 % c0 $end
$var wire 1 & led1 $end
$var wire 1 ' led2 $end
$var wire 1 ( led3 $end
$var wire 1 ) locked $end
$var wire 1 * s1 $end
$var wire 1 + s2 $end
$var wire 1 , s3 $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk $end
$var wire 1 5 x~input_o $end
$var wire 1 6 reset~input_o $end
$var wire 1 7 b2v_inst|reg_fstate.state7~0_combout $end
$var wire 1 8 b2v_inst|fstate.state7~q $end
$var wire 1 9 b2v_inst|Selector11~0_combout $end
$var wire 1 : b2v_inst|fstate.state15~q $end
$var wire 1 ; b2v_inst|Selector12~0_combout $end
$var wire 1 < b2v_inst|fstate.state14~q $end
$var wire 1 = b2v_inst|reg_fstate.state6~0_combout $end
$var wire 1 > b2v_inst|fstate.state6~q $end
$var wire 1 ? b2v_inst|Selector14~0_combout $end
$var wire 1 @ b2v_inst|fstate.state12~q $end
$var wire 1 A b2v_inst|reg_fstate.state1~0_combout $end
$var wire 1 B b2v_inst|reg_fstate.state1~1_combout $end
$var wire 1 C b2v_inst|reg_fstate.state1~2_combout $end
$var wire 1 D b2v_inst|fstate.state1~q $end
$var wire 1 E b2v_inst|reg_fstate.state2~0_combout $end
$var wire 1 F b2v_inst|fstate.state2~q $end
$var wire 1 G b2v_inst|reg_fstate.state4~0_combout $end
$var wire 1 H b2v_inst|fstate.state4~q $end
$var wire 1 I b2v_inst|Selector8~0_combout $end
$var wire 1 J b2v_inst|fstate.state8~q $end
$var wire 1 K b2v_inst|reg_fstate.state5~0_combout $end
$var wire 1 L b2v_inst|fstate.state5~q $end
$var wire 1 M b2v_inst|Selector9~0_combout $end
$var wire 1 N b2v_inst|fstate.state10~q $end
$var wire 1 O b2v_inst|Selector7~0_combout $end
$var wire 1 P b2v_inst|fstate.state9~q $end
$var wire 1 Q b2v_inst|s1~0_combout $end
$var wire 1 R b2v_inst|s1~1_combout $end
$var wire 1 S b2v_inst|s1~2_combout $end
$var wire 1 T b2v_inst|reg_fstate.state3~0_combout $end
$var wire 1 U b2v_inst|fstate.state3~q $end
$var wire 1 V b2v_inst|s2~0_combout $end
$var wire 1 W b2v_inst|s2~1_combout $end
$var wire 1 X b2v_inst|s2~2_combout $end
$var wire 1 Y b2v_inst|Selector13~0_combout $end
$var wire 1 Z b2v_inst|fstate.state13~q $end
$var wire 1 [ b2v_inst|Selector10~0_combout $end
$var wire 1 \ b2v_inst|fstate.state11~q $end
$var wire 1 ] b2v_inst|s3~0_combout $end
$var wire 1 ^ b2v_inst|s3~1_combout $end
$var wire 1 _ inclk0~input_o $end
$var wire 1 ` b2v_inst4|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 a b2v_inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_c0_outclk $end
$var wire 1 b b2v_inst4|altpll_component|auto_generated|pll_lock_sync~feeder_combout $end
$var wire 1 c areset~input_o $end
$var wire 1 d areset~inputclkctrl_outclk $end
$var wire 1 e b2v_inst4|altpll_component|auto_generated|pll_lock_sync~q $end
$var wire 1 f b2v_inst4|altpll_component|auto_generated|wire_pll1_locked $end
$var wire 1 g b2v_inst4|altpll_component|auto_generated|locked~combout $end
$var wire 1 h b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 i b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 j b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 k b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 l b2v_inst4|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 m b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 n b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 o b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 p b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 q b2v_inst4|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
1&
0'
0(
0)
1*
0+
0,
x-
0.
1/
x0
11
12
13
x4
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
x`
xa
1b
0c
0d
0e
0f
0g
xl
xk
xj
xi
xh
xq
xp
xo
xn
xm
$end
#833
1`
#10000
1"
0-
1_
#10833
0`
#20000
0"
1-
0_
#20833
1`
#30000
1"
0-
1_
#30833
0`
#40000
0"
1-
0_
#40833
1`
#50000
1"
0-
1_
#50833
0`
#60000
0"
1-
0_
#60833
1`
#70000
1"
0-
1_
#75416
0`
#80000
0"
1-
0_
#90000
1"
0-
1_
1`
1f
0m
0n
0o
0p
1q
0h
0i
0j
0k
1l
14
1a
1%
1e
1g
1T
1C
1)
#100000
0"
1-
0_
0q
0l
04
0a
0`
0%
#110000
1"
0-
1_
1q
1l
14
1a
1`
1%
1U
1D
1V
17
0T
0A
0B
1X
1'
1+
#120000
0"
1-
0_
0q
0l
04
0a
0`
0%
#130000
1"
0-
1_
1q
1l
14
1a
1`
1%
0U
18
0V
07
1W
19
#140000
0"
1-
0_
0q
0l
04
0a
0`
0%
#150000
1"
0-
1_
1q
1l
14
1a
1`
1%
1:
08
1]
1V
1B
0W
1^
1(
1,
#160000
0"
1-
0_
0q
0l
04
0a
0`
0%
#170000
1"
0-
1_
1q
1l
14
1a
1`
1%
#180000
0"
1-
0_
0q
0l
04
0a
0`
0%
#190000
1"
0-
1_
1q
1l
14
1a
1`
1%
#200000
1!
0"
1c
1-
1d
0_
0e
0q
0l
04
0a
0`
0%
0g
0C
09
0)
#210000
1"
0-
1_
#220000
0"
1-
0_
#230000
1"
0-
1_
#240000
0"
1-
0_
#250000
1"
0-
1_
#260000
0!
0"
0c
1-
0d
0_
0f
xm
xn
xo
xp
xq
xh
xi
xj
xk
xl
x4
xa
x%
#260833
1`
#270000
1"
0-
1_
#270833
0`
#280000
0"
1-
0_
#280833
1`
#290000
1"
0-
1_
#290833
0`
#300000
0"
1-
0_
#300833
1`
#310000
1"
0-
1_
#310833
0`
#320000
0"
1-
0_
#320833
1`
#330000
1"
0-
1_
#335416
0`
#340000
0"
1-
0_
#350000
1"
0-
1_
1`
1f
0m
0n
0o
0p
1q
0h
0i
0j
0k
1l
14
1a
1%
1e
1g
1C
19
1)
#360000
0"
1-
0_
0q
0l
04
0a
0`
0%
#370000
1"
0-
1_
1q
1l
14
1a
1`
1%
#380000
0"
1-
0_
0q
0l
04
0a
0`
0%
#390000
1"
0-
1_
1q
1l
14
1a
1`
1%
#400000
0"
1-
0_
0q
0l
04
0a
0`
0%
#410000
1"
0-
1_
1q
1l
14
1a
1`
1%
#420000
0"
1-
0_
0q
0l
04
0a
0`
0%
#430000
1"
0-
1_
1q
1l
14
1a
1`
1%
#440000
0"
1-
0_
0q
0l
04
0a
0`
0%
#450000
1"
0-
1_
1q
1l
14
1a
1`
1%
#460000
0"
1-
0_
0q
0l
04
0a
0`
0%
#470000
1"
0-
1_
1q
1l
14
1a
1`
1%
#480000
0"
1-
0_
0q
0l
04
0a
0`
0%
#490000
1"
0-
1_
1q
1l
14
1a
1`
1%
#500000
