
mpu_test_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  00000000  00000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b38  10000000  10000000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .startup_copro_fw.Reset_Handler 00000050  10007b38  10007b38  00009b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000003b8  10007b88  10007b88  00009b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  10007f40  10007f40  0000a1ac  2**0
                  CONTENTS
  5 .ARM          00000008  10007f40  10007f40  00009f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  10007f48  10007f48  0000a1ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  10007f48  10007f48  00009f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  10007f4c  10007f4c  00009f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000120  10020000  10007f50  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .resource_table 0000008c  10020120  10008070  0000a120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .bss          0000027c  100201ac  100080fc  0000a1ac  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  10020428  10008378  0000a1ac  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000a1ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00016044  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000039d0  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e70  00000000  00000000  00023bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a91  00000000  00000000  00024a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000491ed  00000000  00000000  000254f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001616a  00000000  00000000  0006e6de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001c7720  00000000  00000000  00084848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0024bf68  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000406c  00000000  00000000  0024bfac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000068  00000000  00000000  00250018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

10000000 <__do_global_dtors_aux>:
10000000:	b510      	push	{r4, lr}
10000002:	4c05      	ldr	r4, [pc, #20]	@ (10000018 <__do_global_dtors_aux+0x18>)
10000004:	7823      	ldrb	r3, [r4, #0]
10000006:	b933      	cbnz	r3, 10000016 <__do_global_dtors_aux+0x16>
10000008:	4b04      	ldr	r3, [pc, #16]	@ (1000001c <__do_global_dtors_aux+0x1c>)
1000000a:	b113      	cbz	r3, 10000012 <__do_global_dtors_aux+0x12>
1000000c:	4804      	ldr	r0, [pc, #16]	@ (10000020 <__do_global_dtors_aux+0x20>)
1000000e:	f3af 8000 	nop.w
10000012:	2301      	movs	r3, #1
10000014:	7023      	strb	r3, [r4, #0]
10000016:	bd10      	pop	{r4, pc}
10000018:	100201ac 	.word	0x100201ac
1000001c:	00000000 	.word	0x00000000
10000020:	10007b20 	.word	0x10007b20

10000024 <frame_dummy>:
10000024:	b508      	push	{r3, lr}
10000026:	4b03      	ldr	r3, [pc, #12]	@ (10000034 <frame_dummy+0x10>)
10000028:	b11b      	cbz	r3, 10000032 <frame_dummy+0xe>
1000002a:	4903      	ldr	r1, [pc, #12]	@ (10000038 <frame_dummy+0x14>)
1000002c:	4803      	ldr	r0, [pc, #12]	@ (1000003c <frame_dummy+0x18>)
1000002e:	f3af 8000 	nop.w
10000032:	bd08      	pop	{r3, pc}
10000034:	00000000 	.word	0x00000000
10000038:	100201b0 	.word	0x100201b0
1000003c:	10007b20 	.word	0x10007b20

10000040 <strcmp>:
10000040:	f810 2b01 	ldrb.w	r2, [r0], #1
10000044:	f811 3b01 	ldrb.w	r3, [r1], #1
10000048:	2a01      	cmp	r2, #1
1000004a:	bf28      	it	cs
1000004c:	429a      	cmpcs	r2, r3
1000004e:	d0f7      	beq.n	10000040 <strcmp>
10000050:	1ad0      	subs	r0, r2, r3
10000052:	4770      	bx	lr
	...

10000060 <memchr>:
10000060:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
10000064:	2a10      	cmp	r2, #16
10000066:	db2b      	blt.n	100000c0 <memchr+0x60>
10000068:	f010 0f07 	tst.w	r0, #7
1000006c:	d008      	beq.n	10000080 <memchr+0x20>
1000006e:	f810 3b01 	ldrb.w	r3, [r0], #1
10000072:	3a01      	subs	r2, #1
10000074:	428b      	cmp	r3, r1
10000076:	d02d      	beq.n	100000d4 <memchr+0x74>
10000078:	f010 0f07 	tst.w	r0, #7
1000007c:	b342      	cbz	r2, 100000d0 <memchr+0x70>
1000007e:	d1f6      	bne.n	1000006e <memchr+0xe>
10000080:	b4f0      	push	{r4, r5, r6, r7}
10000082:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
10000086:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1000008a:	f022 0407 	bic.w	r4, r2, #7
1000008e:	f07f 0700 	mvns.w	r7, #0
10000092:	2300      	movs	r3, #0
10000094:	e8f0 5602 	ldrd	r5, r6, [r0], #8
10000098:	3c08      	subs	r4, #8
1000009a:	ea85 0501 	eor.w	r5, r5, r1
1000009e:	ea86 0601 	eor.w	r6, r6, r1
100000a2:	fa85 f547 	uadd8	r5, r5, r7
100000a6:	faa3 f587 	sel	r5, r3, r7
100000aa:	fa86 f647 	uadd8	r6, r6, r7
100000ae:	faa5 f687 	sel	r6, r5, r7
100000b2:	b98e      	cbnz	r6, 100000d8 <memchr+0x78>
100000b4:	d1ee      	bne.n	10000094 <memchr+0x34>
100000b6:	bcf0      	pop	{r4, r5, r6, r7}
100000b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
100000bc:	f002 0207 	and.w	r2, r2, #7
100000c0:	b132      	cbz	r2, 100000d0 <memchr+0x70>
100000c2:	f810 3b01 	ldrb.w	r3, [r0], #1
100000c6:	3a01      	subs	r2, #1
100000c8:	ea83 0301 	eor.w	r3, r3, r1
100000cc:	b113      	cbz	r3, 100000d4 <memchr+0x74>
100000ce:	d1f8      	bne.n	100000c2 <memchr+0x62>
100000d0:	2000      	movs	r0, #0
100000d2:	4770      	bx	lr
100000d4:	3801      	subs	r0, #1
100000d6:	4770      	bx	lr
100000d8:	2d00      	cmp	r5, #0
100000da:	bf06      	itte	eq
100000dc:	4635      	moveq	r5, r6
100000de:	3803      	subeq	r0, #3
100000e0:	3807      	subne	r0, #7
100000e2:	f015 0f01 	tst.w	r5, #1
100000e6:	d107      	bne.n	100000f8 <memchr+0x98>
100000e8:	3001      	adds	r0, #1
100000ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
100000ee:	bf02      	ittt	eq
100000f0:	3001      	addeq	r0, #1
100000f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
100000f6:	3001      	addeq	r0, #1
100000f8:	bcf0      	pop	{r4, r5, r6, r7}
100000fa:	3801      	subs	r0, #1
100000fc:	4770      	bx	lr
100000fe:	bf00      	nop

10000100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
10000100:	b480      	push	{r7}
10000102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if defined (CORE_CM4)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
10000104:	4b0f      	ldr	r3, [pc, #60]	@ (10000144 <SystemInit+0x44>)
10000106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
1000010a:	4a0e      	ldr	r2, [pc, #56]	@ (10000144 <SystemInit+0x44>)
1000010c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
10000110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (VECT_TAB_SRAM)
  SCB->VTOR = MCU_AHB_SRAM | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif
  /* Disable all interrupts and events */
  CLEAR_REG(EXTI_C2->IMR1);
10000114:	4b0c      	ldr	r3, [pc, #48]	@ (10000148 <SystemInit+0x48>)
10000116:	2200      	movs	r2, #0
10000118:	601a      	str	r2, [r3, #0]
  CLEAR_REG(EXTI_C2->IMR2);
1000011a:	4b0b      	ldr	r3, [pc, #44]	@ (10000148 <SystemInit+0x48>)
1000011c:	2200      	movs	r2, #0
1000011e:	611a      	str	r2, [r3, #16]
  CLEAR_REG(EXTI_C2->IMR3);
10000120:	4b09      	ldr	r3, [pc, #36]	@ (10000148 <SystemInit+0x48>)
10000122:	2200      	movs	r2, #0
10000124:	621a      	str	r2, [r3, #32]
  CLEAR_REG(EXTI_C2->EMR1);
10000126:	4b08      	ldr	r3, [pc, #32]	@ (10000148 <SystemInit+0x48>)
10000128:	2200      	movs	r2, #0
1000012a:	605a      	str	r2, [r3, #4]
  CLEAR_REG(EXTI_C2->EMR2);
1000012c:	4b06      	ldr	r3, [pc, #24]	@ (10000148 <SystemInit+0x48>)
1000012e:	2200      	movs	r2, #0
10000130:	615a      	str	r2, [r3, #20]
  CLEAR_REG(EXTI_C2->EMR3);
10000132:	4b05      	ldr	r3, [pc, #20]	@ (10000148 <SystemInit+0x48>)
10000134:	2200      	movs	r2, #0
10000136:	625a      	str	r2, [r3, #36]	@ 0x24
#else
#error Please #define CORE_CM4
#endif	                         
}
10000138:	bf00      	nop
1000013a:	46bd      	mov	sp, r7
1000013c:	f85d 7b04 	ldr.w	r7, [sp], #4
10000140:	4770      	bx	lr
10000142:	bf00      	nop
10000144:	e000ed00 	.word	0xe000ed00
10000148:	5000d0c0 	.word	0x5000d0c0

1000014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
1000014c:	b580      	push	{r7, lr}
1000014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10000150:	f000 fb6e 	bl	10000830 <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  if(IS_ENGINEERING_BOOT_MODE())
10000154:	4b0e      	ldr	r3, [pc, #56]	@ (10000190 <main+0x44>)
10000156:	681b      	ldr	r3, [r3, #0]
10000158:	f003 0307 	and.w	r3, r3, #7
1000015c:	2b04      	cmp	r3, #4
1000015e:	d101      	bne.n	10000164 <main+0x18>
  {
    /* Configure the system clock */
    SystemClock_Config();
10000160:	f000 f818 	bl	10000194 <SystemClock_Config>
  }

  if(IS_ENGINEERING_BOOT_MODE())
10000164:	4b0a      	ldr	r3, [pc, #40]	@ (10000190 <main+0x44>)
10000166:	681b      	ldr	r3, [r3, #0]
10000168:	f003 0307 	and.w	r3, r3, #7
1000016c:	2b04      	cmp	r3, #4
1000016e:	d102      	bne.n	10000176 <main+0x2a>
  {
    /* Configure the peripherals common clocks */
    PeriphCommonClock_Config();
10000170:	f000 f986 	bl	10000480 <PeriphCommonClock_Config>
10000174:	e005      	b.n	10000182 <main+0x36>
  }
  else
  {
    /* IPCC initialisation */
    MX_IPCC_Init();
10000176:	f000 f9b1 	bl	100004dc <MX_IPCC_Init>
    /* OpenAmp initialisation ---------------------------------*/
    MX_OPENAMP_Init(RPMSG_REMOTE, NULL);
1000017a:	2100      	movs	r1, #0
1000017c:	2001      	movs	r0, #1
1000017e:	f006 fc4d 	bl	10006a1c <MX_OPENAMP_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
10000182:	f000 f9d0 	bl	10000526 <MX_GPIO_Init>
  MX_DMA_Init();
10000186:	f000 f9bd 	bl	10000504 <MX_DMA_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
1000018a:	bf00      	nop
1000018c:	e7fd      	b.n	1000018a <main+0x3e>
1000018e:	bf00      	nop
10000190:	50020000 	.word	0x50020000

10000194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
10000194:	b580      	push	{r7, lr}
10000196:	b0d2      	sub	sp, #328	@ 0x148
10000198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
1000019a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000019e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100001a2:	4618      	mov	r0, r3
100001a4:	f44f 738a 	mov.w	r3, #276	@ 0x114
100001a8:	461a      	mov	r2, r3
100001aa:	2100      	movs	r1, #0
100001ac:	f006 fed1 	bl	10006f52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
100001b0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100001b4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
100001b8:	4618      	mov	r0, r3
100001ba:	2330      	movs	r3, #48	@ 0x30
100001bc:	461a      	mov	r2, r3
100001be:	2100      	movs	r1, #0
100001c0:	f006 fec7 	bl	10006f52 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
100001c4:	f000 fecc 	bl	10000f60 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
100001c8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100001cc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100001d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
100001d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100001d8:	f043 0320 	orr.w	r3, r3, #32
100001dc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSI
100001e0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100001e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100001e8:	2217      	movs	r2, #23
100001ea:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIG;
100001ec:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100001f0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100001f4:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
100001f8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
100001fa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100001fe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000202:	2201      	movs	r2, #1
10000204:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
10000206:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000020a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000020e:	2201      	movs	r2, #1
10000210:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDivValue = RCC_HSI_DIV1;
10000212:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000216:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000021a:	2200      	movs	r2, #0
1000021c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
1000021e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000222:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000226:	2210      	movs	r2, #16
10000228:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
1000022a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000022e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000232:	2200      	movs	r2, #0
10000234:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
10000236:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000023a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000023e:	2202      	movs	r2, #2
10000240:	661a      	str	r2, [r3, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLL12SOURCE_HSE;
10000242:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000246:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000024a:	2201      	movs	r2, #1
1000024c:	665a      	str	r2, [r3, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLLM = 3;
1000024e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000252:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000256:	2203      	movs	r2, #3
10000258:	669a      	str	r2, [r3, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLN = 66;
1000025a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000025e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000262:	2242      	movs	r2, #66	@ 0x42
10000264:	66da      	str	r2, [r3, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLP = 2;
10000266:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000026a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000026e:	2202      	movs	r2, #2
10000270:	671a      	str	r2, [r3, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLQ = 1;
10000272:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000276:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000027a:	2201      	movs	r2, #1
1000027c:	675a      	str	r2, [r3, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLR = 1;
1000027e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000282:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000286:	2201      	movs	r2, #1
10000288:	679a      	str	r2, [r3, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLFRACV = 0x1400;
1000028a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000028e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000292:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
10000296:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLMODE = RCC_PLL_FRACTIONAL;
1000029a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000029e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002a2:	2201      	movs	r2, #1
100002a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
100002a8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002ac:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002b0:	2202      	movs	r2, #2
100002b2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLL3SOURCE_HSE;
100002b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002be:	2201      	movs	r2, #1
100002c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  RCC_OscInitStruct.PLL3.PLLM = 2;
100002c4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002c8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002cc:	2202      	movs	r2, #2
100002ce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLN = 34;
100002d2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002da:	2222      	movs	r2, #34	@ 0x22
100002dc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  RCC_OscInitStruct.PLL3.PLLP = 2;
100002e0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002e8:	2202      	movs	r2, #2
100002ea:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLQ = 17;
100002ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100002f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100002f6:	2211      	movs	r2, #17
100002f8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  RCC_OscInitStruct.PLL3.PLLR = 37;
100002fc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000300:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000304:	2225      	movs	r2, #37	@ 0x25
10000306:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  RCC_OscInitStruct.PLL3.PLLRGE = RCC_PLL3IFRANGE_1;
1000030a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000030e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000312:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
10000316:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  RCC_OscInitStruct.PLL3.PLLFRACV = 6660;
1000031a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000031e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000322:	f641 2204 	movw	r2, #6660	@ 0x1a04
10000326:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  RCC_OscInitStruct.PLL3.PLLMODE = RCC_PLL_FRACTIONAL;
1000032a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000032e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000332:	2201      	movs	r2, #1
10000334:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
10000338:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000033c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000340:	2202      	movs	r2, #2
10000342:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLL4SOURCE_HSE;
10000346:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000034a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000034e:	2201      	movs	r2, #1
10000350:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  RCC_OscInitStruct.PLL4.PLLM = 4;
10000354:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000358:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000035c:	2204      	movs	r2, #4
1000035e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  RCC_OscInitStruct.PLL4.PLLN = 99;
10000362:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000366:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
1000036a:	2263      	movs	r2, #99	@ 0x63
1000036c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  RCC_OscInitStruct.PLL4.PLLP = 6;
10000370:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000374:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000378:	2206      	movs	r2, #6
1000037a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  RCC_OscInitStruct.PLL4.PLLQ = 8;
1000037e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000382:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000386:	2208      	movs	r2, #8
10000388:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  RCC_OscInitStruct.PLL4.PLLR = 8;
1000038c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000390:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
10000394:	2208      	movs	r2, #8
10000396:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  RCC_OscInitStruct.PLL4.PLLRGE = RCC_PLL4IFRANGE_0;
1000039a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000039e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100003a2:	2200      	movs	r2, #0
100003a4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  RCC_OscInitStruct.PLL4.PLLFRACV = 0;
100003a8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100003ac:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100003b0:	2200      	movs	r2, #0
100003b2:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
  RCC_OscInitStruct.PLL4.PLLMODE = RCC_PLL_INTEGER;
100003b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100003ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
100003be:	2200      	movs	r2, #0
100003c0:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
100003c4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
100003c8:	4618      	mov	r0, r3
100003ca:	f000 fdd9 	bl	10000f80 <HAL_RCC_OscConfig>
100003ce:	4603      	mov	r3, r0
100003d0:	2b00      	cmp	r3, #0
100003d2:	d001      	beq.n	100003d8 <SystemClock_Config+0x244>
  {
    Error_Handler();
100003d4:	f000 f8b8 	bl	10000548 <Error_Handler>
  }

  /** RCC Clock Config
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_ACLK
100003d8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100003dc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
100003e0:	22fe      	movs	r2, #254	@ 0xfe
100003e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3|RCC_CLOCKTYPE_PCLK4
                              |RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.AXISSInit.AXI_Clock = RCC_AXISSOURCE_PLL2;
100003e4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100003e8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
100003ec:	2202      	movs	r2, #2
100003ee:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.AXISSInit.AXI_Div = RCC_AXI_DIV1;
100003f0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
100003f4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
100003f8:	2200      	movs	r2, #0
100003fa:	611a      	str	r2, [r3, #16]
  RCC_ClkInitStruct.MCUInit.MCU_Clock = RCC_MCUSSOURCE_PLL3;
100003fc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000400:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
10000404:	2203      	movs	r2, #3
10000406:	615a      	str	r2, [r3, #20]
  RCC_ClkInitStruct.MCUInit.MCU_Div = RCC_MCU_DIV1;
10000408:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000040c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
10000410:	2200      	movs	r2, #0
10000412:	619a      	str	r2, [r3, #24]
  RCC_ClkInitStruct.APB4_Div = RCC_APB4_DIV2;
10000414:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000418:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
1000041c:	2201      	movs	r2, #1
1000041e:	61da      	str	r2, [r3, #28]
  RCC_ClkInitStruct.APB5_Div = RCC_APB5_DIV4;
10000420:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000424:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
10000428:	2202      	movs	r2, #2
1000042a:	621a      	str	r2, [r3, #32]
  RCC_ClkInitStruct.APB1_Div = RCC_APB1_DIV2;
1000042c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000430:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
10000434:	2201      	movs	r2, #1
10000436:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_ClkInitStruct.APB2_Div = RCC_APB2_DIV2;
10000438:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
1000043c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
10000440:	2201      	movs	r2, #1
10000442:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_ClkInitStruct.APB3_Div = RCC_APB3_DIV2;
10000444:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
10000448:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
1000044c:	2201      	movs	r2, #1
1000044e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
10000450:	1d3b      	adds	r3, r7, #4
10000452:	4618      	mov	r0, r3
10000454:	f001 fb32 	bl	10001abc <HAL_RCC_ClockConfig>
10000458:	4603      	mov	r3, r0
1000045a:	2b00      	cmp	r3, #0
1000045c:	d001      	beq.n	10000462 <SystemClock_Config+0x2ce>
  {
    Error_Handler();
1000045e:	f000 f873 	bl	10000548 <Error_Handler>
  }

  /** Set the HSE division factor for RTC clock
  */
  __HAL_RCC_RTC_HSEDIV(24);
10000462:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
10000468:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
1000046c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10000470:	f043 0317 	orr.w	r3, r3, #23
10000474:	6453      	str	r3, [r2, #68]	@ 0x44
}
10000476:	bf00      	nop
10000478:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
1000047c:	46bd      	mov	sp, r7
1000047e:	bd80      	pop	{r7, pc}

10000480 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
10000480:	b580      	push	{r7, lr}
10000482:	b0d6      	sub	sp, #344	@ 0x158
10000484:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
10000486:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
1000048a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
1000048e:	4618      	mov	r0, r3
10000490:	f44f 73ac 	mov.w	r3, #344	@ 0x158
10000494:	461a      	mov	r2, r3
10000496:	2100      	movs	r1, #0
10000498:	f006 fd5b 	bl	10006f52 <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
1000049c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
100004a0:	f5a3 71ac 	sub.w	r1, r3, #344	@ 0x158
100004a4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
100004a8:	f04f 0300 	mov.w	r3, #0
100004ac:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInit.CkperClockSelection = RCC_CKPERCLKSOURCE_HSE;
100004b0:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
100004b4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
100004b8:	2202      	movs	r2, #2
100004ba:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
100004be:	463b      	mov	r3, r7
100004c0:	4618      	mov	r0, r3
100004c2:	f002 fb79 	bl	10002bb8 <HAL_RCCEx_PeriphCLKConfig>
100004c6:	4603      	mov	r3, r0
100004c8:	2b00      	cmp	r3, #0
100004ca:	d001      	beq.n	100004d0 <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
100004cc:	f000 f83c 	bl	10000548 <Error_Handler>
  }
}
100004d0:	bf00      	nop
100004d2:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
100004d6:	46bd      	mov	sp, r7
100004d8:	bd80      	pop	{r7, pc}
	...

100004dc <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
100004dc:	b580      	push	{r7, lr}
100004de:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
100004e0:	4b06      	ldr	r3, [pc, #24]	@ (100004fc <MX_IPCC_Init+0x20>)
100004e2:	4a07      	ldr	r2, [pc, #28]	@ (10000500 <MX_IPCC_Init+0x24>)
100004e4:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
100004e6:	4805      	ldr	r0, [pc, #20]	@ (100004fc <MX_IPCC_Init+0x20>)
100004e8:	f000 fb24 	bl	10000b34 <HAL_IPCC_Init>
100004ec:	4603      	mov	r3, r0
100004ee:	2b00      	cmp	r3, #0
100004f0:	d001      	beq.n	100004f6 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
100004f2:	f000 f829 	bl	10000548 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
100004f6:	bf00      	nop
100004f8:	bd80      	pop	{r7, pc}
100004fa:	bf00      	nop
100004fc:	100201c8 	.word	0x100201c8
10000500:	4c001000 	.word	0x4c001000

10000504 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
10000504:	b480      	push	{r7}
10000506:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX_CLK_ENABLE();
10000508:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000050c:	2204      	movs	r2, #4
1000050e:	f8c3 2a98 	str.w	r2, [r3, #2712]	@ 0xa98
  __HAL_RCC_DMA1_CLK_ENABLE();
10000512:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000516:	2201      	movs	r2, #1
10000518:	f8c3 2a98 	str.w	r2, [r3, #2712]	@ 0xa98

}
1000051c:	bf00      	nop
1000051e:	46bd      	mov	sp, r7
10000520:	f85d 7b04 	ldr.w	r7, [sp], #4
10000524:	4770      	bx	lr

10000526 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
10000526:	b480      	push	{r7}
10000528:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
1000052a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000052e:	2204      	movs	r2, #4
10000530:	f8c3 2aa8 	str.w	r2, [r3, #2728]	@ 0xaa8
  __HAL_RCC_GPIOH_CLK_ENABLE();
10000534:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000538:	2280      	movs	r2, #128	@ 0x80
1000053a:	f8c3 2aa8 	str.w	r2, [r3, #2728]	@ 0xaa8

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
1000053e:	bf00      	nop
10000540:	46bd      	mov	sp, r7
10000542:	f85d 7b04 	ldr.w	r7, [sp], #4
10000546:	4770      	bx	lr

10000548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
10000548:	b480      	push	{r7}
1000054a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000054c:	b672      	cpsid	i
}
1000054e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
10000550:	bf00      	nop
10000552:	e7fd      	b.n	10000550 <Error_Handler+0x8>

10000554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10000554:	b580      	push	{r7, lr}
10000556:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
10000558:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000055c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
10000560:	f8c3 2aa0 	str.w	r2, [r3, #2720]	@ 0xaa0

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
10000564:	2200      	movs	r2, #0
10000566:	2101      	movs	r1, #1
10000568:	f06f 000b 	mvn.w	r0, #11
1000056c:	f000 faab 	bl	10000ac6 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
10000570:	2200      	movs	r2, #0
10000572:	2101      	movs	r1, #1
10000574:	f06f 000a 	mvn.w	r0, #10
10000578:	f000 faa5 	bl	10000ac6 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
1000057c:	2200      	movs	r2, #0
1000057e:	2101      	movs	r1, #1
10000580:	f06f 0009 	mvn.w	r0, #9
10000584:	f000 fa9f 	bl	10000ac6 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
10000588:	2200      	movs	r2, #0
1000058a:	2101      	movs	r1, #1
1000058c:	f06f 0004 	mvn.w	r0, #4
10000590:	f000 fa99 	bl	10000ac6 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
10000594:	2200      	movs	r2, #0
10000596:	2101      	movs	r1, #1
10000598:	f06f 0003 	mvn.w	r0, #3
1000059c:	f000 fa93 	bl	10000ac6 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
100005a0:	2200      	movs	r2, #0
100005a2:	2101      	movs	r1, #1
100005a4:	f06f 0001 	mvn.w	r0, #1
100005a8:	f000 fa8d 	bl	10000ac6 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_WAKEUP_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_WAKEUP_IRQn, 0, 0);
100005ac:	2200      	movs	r2, #0
100005ae:	2100      	movs	r1, #0
100005b0:	2091      	movs	r0, #145	@ 0x91
100005b2:	f000 fa88 	bl	10000ac6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_WAKEUP_IRQn);
100005b6:	2091      	movs	r0, #145	@ 0x91
100005b8:	f000 faa1 	bl	10000afe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
100005bc:	bf00      	nop
100005be:	bd80      	pop	{r7, pc}

100005c0 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
100005c0:	b580      	push	{r7, lr}
100005c2:	b082      	sub	sp, #8
100005c4:	af00      	add	r7, sp, #0
100005c6:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
100005c8:	687b      	ldr	r3, [r7, #4]
100005ca:	681b      	ldr	r3, [r3, #0]
100005cc:	4a0e      	ldr	r2, [pc, #56]	@ (10000608 <HAL_IPCC_MspInit+0x48>)
100005ce:	4293      	cmp	r3, r2
100005d0:	d115      	bne.n	100005fe <HAL_IPCC_MspInit+0x3e>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
100005d2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100005d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
100005da:	f8c3 2aa0 	str.w	r2, [r3, #2720]	@ 0xaa0
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_RX1_IRQn, 1, 0);
100005de:	2200      	movs	r2, #0
100005e0:	2101      	movs	r1, #1
100005e2:	2067      	movs	r0, #103	@ 0x67
100005e4:	f000 fa6f 	bl	10000ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_RX1_IRQn);
100005e8:	2067      	movs	r0, #103	@ 0x67
100005ea:	f000 fa88 	bl	10000afe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_TX1_IRQn, 1, 0);
100005ee:	2200      	movs	r2, #0
100005f0:	2101      	movs	r1, #1
100005f2:	2068      	movs	r0, #104	@ 0x68
100005f4:	f000 fa67 	bl	10000ac6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_TX1_IRQn);
100005f8:	2068      	movs	r0, #104	@ 0x68
100005fa:	f000 fa80 	bl	10000afe <HAL_NVIC_EnableIRQ>

  /* USER CODE END IPCC_MspInit 1 */

  }

}
100005fe:	bf00      	nop
10000600:	3708      	adds	r7, #8
10000602:	46bd      	mov	sp, r7
10000604:	bd80      	pop	{r7, pc}
10000606:	bf00      	nop
10000608:	4c001000 	.word	0x4c001000

1000060c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
1000060c:	b480      	push	{r7}
1000060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
10000610:	bf00      	nop
10000612:	e7fd      	b.n	10000610 <NMI_Handler+0x4>

10000614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
10000614:	b480      	push	{r7}
10000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
10000618:	bf00      	nop
1000061a:	e7fd      	b.n	10000618 <HardFault_Handler+0x4>

1000061c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
1000061c:	b480      	push	{r7}
1000061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
10000620:	bf00      	nop
10000622:	e7fd      	b.n	10000620 <MemManage_Handler+0x4>

10000624 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
10000624:	b480      	push	{r7}
10000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
10000628:	bf00      	nop
1000062a:	e7fd      	b.n	10000628 <BusFault_Handler+0x4>

1000062c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
1000062c:	b480      	push	{r7}
1000062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
10000630:	bf00      	nop
10000632:	e7fd      	b.n	10000630 <UsageFault_Handler+0x4>

10000634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
10000634:	b480      	push	{r7}
10000636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
10000638:	bf00      	nop
1000063a:	46bd      	mov	sp, r7
1000063c:	f85d 7b04 	ldr.w	r7, [sp], #4
10000640:	4770      	bx	lr

10000642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
10000642:	b480      	push	{r7}
10000644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
10000646:	bf00      	nop
10000648:	46bd      	mov	sp, r7
1000064a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000064e:	4770      	bx	lr

10000650 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
10000650:	b480      	push	{r7}
10000652:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10000654:	bf00      	nop
10000656:	46bd      	mov	sp, r7
10000658:	f85d 7b04 	ldr.w	r7, [sp], #4
1000065c:	4770      	bx	lr

1000065e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
1000065e:	b580      	push	{r7, lr}
10000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10000662:	f000 f935 	bl	100008d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10000666:	bf00      	nop
10000668:	bd80      	pop	{r7, pc}
	...

1000066c <IPCC_RX1_IRQHandler>:

/**
  * @brief This function handles IPCC RX1 occupied interrupt.
  */
void IPCC_RX1_IRQHandler(void)
{
1000066c:	b580      	push	{r7, lr}
1000066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_RX1_IRQn 0 */

  /* USER CODE END IPCC_RX1_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
10000670:	4802      	ldr	r0, [pc, #8]	@ (1000067c <IPCC_RX1_IRQHandler+0x10>)
10000672:	f000 fba7 	bl	10000dc4 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_RX1_IRQn 1 */

  /* USER CODE END IPCC_RX1_IRQn 1 */
}
10000676:	bf00      	nop
10000678:	bd80      	pop	{r7, pc}
1000067a:	bf00      	nop
1000067c:	100201c8 	.word	0x100201c8

10000680 <IPCC_TX1_IRQHandler>:

/**
  * @brief This function handles IPCC TX1 free interrupt.
  */
void IPCC_TX1_IRQHandler(void)
{
10000680:	b580      	push	{r7, lr}
10000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_TX1_IRQn 0 */

  /* USER CODE END IPCC_TX1_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
10000684:	4802      	ldr	r0, [pc, #8]	@ (10000690 <IPCC_TX1_IRQHandler+0x10>)
10000686:	f000 fb4f 	bl	10000d28 <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_TX1_IRQn 1 */

  /* USER CODE END IPCC_TX1_IRQn 1 */
}
1000068a:	bf00      	nop
1000068c:	bd80      	pop	{r7, pc}
1000068e:	bf00      	nop
10000690:	100201c8 	.word	0x100201c8

10000694 <RCC_WAKEUP_IRQHandler>:

/**
  * @brief This function handles RCC wake-up interrupt.
  */
void RCC_WAKEUP_IRQHandler(void)
{
10000694:	b580      	push	{r7, lr}
10000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 0 */

  /* USER CODE END RCC_WAKEUP_IRQn 0 */
  HAL_RCC_WAKEUP_IRQHandler();
10000698:	f001 fe2e 	bl	100022f8 <HAL_RCC_WAKEUP_IRQHandler>
  /* USER CODE BEGIN RCC_WAKEUP_IRQn 1 */

  /* USER CODE END RCC_WAKEUP_IRQn 1 */
}
1000069c:	bf00      	nop
1000069e:	bd80      	pop	{r7, pc}

100006a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
100006a0:	b480      	push	{r7}
100006a2:	af00      	add	r7, sp, #0
  return 1;
100006a4:	2301      	movs	r3, #1
}
100006a6:	4618      	mov	r0, r3
100006a8:	46bd      	mov	sp, r7
100006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
100006ae:	4770      	bx	lr

100006b0 <_kill>:

int _kill(int pid, int sig)
{
100006b0:	b580      	push	{r7, lr}
100006b2:	b082      	sub	sp, #8
100006b4:	af00      	add	r7, sp, #0
100006b6:	6078      	str	r0, [r7, #4]
100006b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
100006ba:	f006 fccd 	bl	10007058 <__errno>
100006be:	4603      	mov	r3, r0
100006c0:	2216      	movs	r2, #22
100006c2:	601a      	str	r2, [r3, #0]
  return -1;
100006c4:	f04f 33ff 	mov.w	r3, #4294967295
}
100006c8:	4618      	mov	r0, r3
100006ca:	3708      	adds	r7, #8
100006cc:	46bd      	mov	sp, r7
100006ce:	bd80      	pop	{r7, pc}

100006d0 <_exit>:

void _exit (int status)
{
100006d0:	b580      	push	{r7, lr}
100006d2:	b082      	sub	sp, #8
100006d4:	af00      	add	r7, sp, #0
100006d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
100006d8:	f04f 31ff 	mov.w	r1, #4294967295
100006dc:	6878      	ldr	r0, [r7, #4]
100006de:	f7ff ffe7 	bl	100006b0 <_kill>
  while (1) {}    /* Make sure we hang here */
100006e2:	bf00      	nop
100006e4:	e7fd      	b.n	100006e2 <_exit+0x12>

100006e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
100006e6:	b580      	push	{r7, lr}
100006e8:	b086      	sub	sp, #24
100006ea:	af00      	add	r7, sp, #0
100006ec:	60f8      	str	r0, [r7, #12]
100006ee:	60b9      	str	r1, [r7, #8]
100006f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
100006f2:	2300      	movs	r3, #0
100006f4:	617b      	str	r3, [r7, #20]
100006f6:	e00a      	b.n	1000070e <_read+0x28>
  {
    *ptr++ = __io_getchar();
100006f8:	f3af 8000 	nop.w
100006fc:	4601      	mov	r1, r0
100006fe:	68bb      	ldr	r3, [r7, #8]
10000700:	1c5a      	adds	r2, r3, #1
10000702:	60ba      	str	r2, [r7, #8]
10000704:	b2ca      	uxtb	r2, r1
10000706:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
10000708:	697b      	ldr	r3, [r7, #20]
1000070a:	3301      	adds	r3, #1
1000070c:	617b      	str	r3, [r7, #20]
1000070e:	697a      	ldr	r2, [r7, #20]
10000710:	687b      	ldr	r3, [r7, #4]
10000712:	429a      	cmp	r2, r3
10000714:	dbf0      	blt.n	100006f8 <_read+0x12>
  }

  return len;
10000716:	687b      	ldr	r3, [r7, #4]
}
10000718:	4618      	mov	r0, r3
1000071a:	3718      	adds	r7, #24
1000071c:	46bd      	mov	sp, r7
1000071e:	bd80      	pop	{r7, pc}

10000720 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
10000720:	b580      	push	{r7, lr}
10000722:	b086      	sub	sp, #24
10000724:	af00      	add	r7, sp, #0
10000726:	60f8      	str	r0, [r7, #12]
10000728:	60b9      	str	r1, [r7, #8]
1000072a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
1000072c:	2300      	movs	r3, #0
1000072e:	617b      	str	r3, [r7, #20]
10000730:	e009      	b.n	10000746 <_write+0x26>
  {
    __io_putchar(*ptr++);
10000732:	68bb      	ldr	r3, [r7, #8]
10000734:	1c5a      	adds	r2, r3, #1
10000736:	60ba      	str	r2, [r7, #8]
10000738:	781b      	ldrb	r3, [r3, #0]
1000073a:	4618      	mov	r0, r3
1000073c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
10000740:	697b      	ldr	r3, [r7, #20]
10000742:	3301      	adds	r3, #1
10000744:	617b      	str	r3, [r7, #20]
10000746:	697a      	ldr	r2, [r7, #20]
10000748:	687b      	ldr	r3, [r7, #4]
1000074a:	429a      	cmp	r2, r3
1000074c:	dbf1      	blt.n	10000732 <_write+0x12>
  }
  return len;
1000074e:	687b      	ldr	r3, [r7, #4]
}
10000750:	4618      	mov	r0, r3
10000752:	3718      	adds	r7, #24
10000754:	46bd      	mov	sp, r7
10000756:	bd80      	pop	{r7, pc}

10000758 <_close>:

int _close(int file)
{
10000758:	b480      	push	{r7}
1000075a:	b083      	sub	sp, #12
1000075c:	af00      	add	r7, sp, #0
1000075e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
10000760:	f04f 33ff 	mov.w	r3, #4294967295
}
10000764:	4618      	mov	r0, r3
10000766:	370c      	adds	r7, #12
10000768:	46bd      	mov	sp, r7
1000076a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000076e:	4770      	bx	lr

10000770 <_fstat>:


int _fstat(int file, struct stat *st)
{
10000770:	b480      	push	{r7}
10000772:	b083      	sub	sp, #12
10000774:	af00      	add	r7, sp, #0
10000776:	6078      	str	r0, [r7, #4]
10000778:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
1000077a:	683b      	ldr	r3, [r7, #0]
1000077c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
10000780:	605a      	str	r2, [r3, #4]
  return 0;
10000782:	2300      	movs	r3, #0
}
10000784:	4618      	mov	r0, r3
10000786:	370c      	adds	r7, #12
10000788:	46bd      	mov	sp, r7
1000078a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000078e:	4770      	bx	lr

10000790 <_isatty>:

int _isatty(int file)
{
10000790:	b480      	push	{r7}
10000792:	b083      	sub	sp, #12
10000794:	af00      	add	r7, sp, #0
10000796:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
10000798:	2301      	movs	r3, #1
}
1000079a:	4618      	mov	r0, r3
1000079c:	370c      	adds	r7, #12
1000079e:	46bd      	mov	sp, r7
100007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
100007a4:	4770      	bx	lr

100007a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
100007a6:	b480      	push	{r7}
100007a8:	b085      	sub	sp, #20
100007aa:	af00      	add	r7, sp, #0
100007ac:	60f8      	str	r0, [r7, #12]
100007ae:	60b9      	str	r1, [r7, #8]
100007b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
100007b2:	2300      	movs	r3, #0
}
100007b4:	4618      	mov	r0, r3
100007b6:	3714      	adds	r7, #20
100007b8:	46bd      	mov	sp, r7
100007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
100007be:	4770      	bx	lr

100007c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
100007c0:	b580      	push	{r7, lr}
100007c2:	b086      	sub	sp, #24
100007c4:	af00      	add	r7, sp, #0
100007c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
100007c8:	4a14      	ldr	r2, [pc, #80]	@ (1000081c <_sbrk+0x5c>)
100007ca:	4b15      	ldr	r3, [pc, #84]	@ (10000820 <_sbrk+0x60>)
100007cc:	1ad3      	subs	r3, r2, r3
100007ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
100007d0:	697b      	ldr	r3, [r7, #20]
100007d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
100007d4:	4b13      	ldr	r3, [pc, #76]	@ (10000824 <_sbrk+0x64>)
100007d6:	681b      	ldr	r3, [r3, #0]
100007d8:	2b00      	cmp	r3, #0
100007da:	d102      	bne.n	100007e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
100007dc:	4b11      	ldr	r3, [pc, #68]	@ (10000824 <_sbrk+0x64>)
100007de:	4a12      	ldr	r2, [pc, #72]	@ (10000828 <_sbrk+0x68>)
100007e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
100007e2:	4b10      	ldr	r3, [pc, #64]	@ (10000824 <_sbrk+0x64>)
100007e4:	681a      	ldr	r2, [r3, #0]
100007e6:	687b      	ldr	r3, [r7, #4]
100007e8:	4413      	add	r3, r2
100007ea:	693a      	ldr	r2, [r7, #16]
100007ec:	429a      	cmp	r2, r3
100007ee:	d207      	bcs.n	10000800 <_sbrk+0x40>
  {
    errno = ENOMEM;
100007f0:	f006 fc32 	bl	10007058 <__errno>
100007f4:	4603      	mov	r3, r0
100007f6:	220c      	movs	r2, #12
100007f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
100007fa:	f04f 33ff 	mov.w	r3, #4294967295
100007fe:	e009      	b.n	10000814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
10000800:	4b08      	ldr	r3, [pc, #32]	@ (10000824 <_sbrk+0x64>)
10000802:	681b      	ldr	r3, [r3, #0]
10000804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
10000806:	4b07      	ldr	r3, [pc, #28]	@ (10000824 <_sbrk+0x64>)
10000808:	681a      	ldr	r2, [r3, #0]
1000080a:	687b      	ldr	r3, [r7, #4]
1000080c:	4413      	add	r3, r2
1000080e:	4a05      	ldr	r2, [pc, #20]	@ (10000824 <_sbrk+0x64>)
10000810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
10000812:	68fb      	ldr	r3, [r7, #12]
}
10000814:	4618      	mov	r0, r3
10000816:	3718      	adds	r7, #24
10000818:	46bd      	mov	sp, r7
1000081a:	bd80      	pop	{r7, pc}
1000081c:	10040000 	.word	0x10040000
10000820:	00000400 	.word	0x00000400
10000824:	10020204 	.word	0x10020204
10000828:	10020428 	.word	0x10020428

1000082c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
1000082c:	e7fe      	b.n	1000082c <ADC1_IRQHandler>
	...

10000830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10000830:	b580      	push	{r7, lr}
10000832:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
#if defined (CORE_CM4)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
10000834:	2003      	movs	r0, #3
10000836:	f000 f93b 	bl	10000ab0 <HAL_NVIC_SetPriorityGrouping>
#endif

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
1000083a:	f001 fd1c 	bl	10002276 <HAL_RCC_GetSystemCoreClockFreq>
1000083e:	4603      	mov	r3, r0
10000840:	4a07      	ldr	r2, [pc, #28]	@ (10000860 <HAL_Init+0x30>)
10000842:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10000844:	2001      	movs	r0, #1
10000846:	f000 f80d 	bl	10000864 <HAL_InitTick>
1000084a:	4603      	mov	r3, r0
1000084c:	2b00      	cmp	r3, #0
1000084e:	d001      	beq.n	10000854 <HAL_Init+0x24>
  {
    return HAL_ERROR;
10000850:	2301      	movs	r3, #1
10000852:	e002      	b.n	1000085a <HAL_Init+0x2a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
10000854:	f7ff fe7e 	bl	10000554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
10000858:	2300      	movs	r3, #0
}
1000085a:	4618      	mov	r0, r3
1000085c:	bd80      	pop	{r7, pc}
1000085e:	bf00      	nop
10000860:	10020000 	.word	0x10020000

10000864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
10000864:	b580      	push	{r7, lr}
10000866:	b082      	sub	sp, #8
10000868:	af00      	add	r7, sp, #0
1000086a:	6078      	str	r0, [r7, #4]

#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  if ((uint32_t)uwTickFreq == 0U)
1000086c:	4b15      	ldr	r3, [pc, #84]	@ (100008c4 <HAL_InitTick+0x60>)
1000086e:	781b      	ldrb	r3, [r3, #0]
10000870:	2b00      	cmp	r3, #0
10000872:	d101      	bne.n	10000878 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
10000874:	2301      	movs	r3, #1
10000876:	e021      	b.n	100008bc <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock /(1000U / uwTickFreq)) > 0U)
10000878:	4b13      	ldr	r3, [pc, #76]	@ (100008c8 <HAL_InitTick+0x64>)
1000087a:	681a      	ldr	r2, [r3, #0]
1000087c:	4b11      	ldr	r3, [pc, #68]	@ (100008c4 <HAL_InitTick+0x60>)
1000087e:	781b      	ldrb	r3, [r3, #0]
10000880:	4619      	mov	r1, r3
10000882:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
10000886:	fbb3 f3f1 	udiv	r3, r3, r1
1000088a:	fbb2 f3f3 	udiv	r3, r2, r3
1000088e:	4618      	mov	r0, r3
10000890:	f000 f943 	bl	10000b1a <HAL_SYSTICK_Config>
10000894:	4603      	mov	r3, r0
10000896:	2b00      	cmp	r3, #0
10000898:	d001      	beq.n	1000089e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
1000089a:	2301      	movs	r3, #1
1000089c:	e00e      	b.n	100008bc <HAL_InitTick+0x58>
  }
  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
1000089e:	687b      	ldr	r3, [r7, #4]
100008a0:	2b0f      	cmp	r3, #15
100008a2:	d80a      	bhi.n	100008ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
100008a4:	2200      	movs	r2, #0
100008a6:	6879      	ldr	r1, [r7, #4]
100008a8:	f04f 30ff 	mov.w	r0, #4294967295
100008ac:	f000 f90b 	bl	10000ac6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
100008b0:	4a06      	ldr	r2, [pc, #24]	@ (100008cc <HAL_InitTick+0x68>)
100008b2:	687b      	ldr	r3, [r7, #4]
100008b4:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM4 */



  /* Return function status */
  return HAL_OK;
100008b6:	2300      	movs	r3, #0
100008b8:	e000      	b.n	100008bc <HAL_InitTick+0x58>
    return HAL_ERROR;
100008ba:	2301      	movs	r3, #1
}
100008bc:	4618      	mov	r0, r3
100008be:	3708      	adds	r7, #8
100008c0:	46bd      	mov	sp, r7
100008c2:	bd80      	pop	{r7, pc}
100008c4:	10020008 	.word	0x10020008
100008c8:	10020000 	.word	0x10020000
100008cc:	10020004 	.word	0x10020004

100008d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
100008d0:	b480      	push	{r7}
100008d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
100008d4:	4b06      	ldr	r3, [pc, #24]	@ (100008f0 <HAL_IncTick+0x20>)
100008d6:	781b      	ldrb	r3, [r3, #0]
100008d8:	461a      	mov	r2, r3
100008da:	4b06      	ldr	r3, [pc, #24]	@ (100008f4 <HAL_IncTick+0x24>)
100008dc:	681b      	ldr	r3, [r3, #0]
100008de:	4413      	add	r3, r2
100008e0:	4a04      	ldr	r2, [pc, #16]	@ (100008f4 <HAL_IncTick+0x24>)
100008e2:	6013      	str	r3, [r2, #0]
}
100008e4:	bf00      	nop
100008e6:	46bd      	mov	sp, r7
100008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
100008ec:	4770      	bx	lr
100008ee:	bf00      	nop
100008f0:	10020008 	.word	0x10020008
100008f4:	10020208 	.word	0x10020208

100008f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
100008f8:	b480      	push	{r7}
100008fa:	af00      	add	r7, sp, #0
#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  /* tick is incremented in systick handler */
  return uwTick;
100008fc:	4b03      	ldr	r3, [pc, #12]	@ (1000090c <HAL_GetTick+0x14>)
100008fe:	681b      	ldr	r3, [r3, #0]
#endif /* CORE_CM4 */

}
10000900:	4618      	mov	r0, r3
10000902:	46bd      	mov	sp, r7
10000904:	f85d 7b04 	ldr.w	r7, [sp], #4
10000908:	4770      	bx	lr
1000090a:	bf00      	nop
1000090c:	10020208 	.word	0x10020208

10000910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10000910:	b480      	push	{r7}
10000912:	b085      	sub	sp, #20
10000914:	af00      	add	r7, sp, #0
10000916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
10000918:	687b      	ldr	r3, [r7, #4]
1000091a:	f003 0307 	and.w	r3, r3, #7
1000091e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
10000920:	4b0c      	ldr	r3, [pc, #48]	@ (10000954 <__NVIC_SetPriorityGrouping+0x44>)
10000922:	68db      	ldr	r3, [r3, #12]
10000924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
10000926:	68ba      	ldr	r2, [r7, #8]
10000928:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
1000092c:	4013      	ands	r3, r2
1000092e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
10000930:	68fb      	ldr	r3, [r7, #12]
10000932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
10000934:	68bb      	ldr	r3, [r7, #8]
10000936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
10000938:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
1000093c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
10000940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
10000942:	4a04      	ldr	r2, [pc, #16]	@ (10000954 <__NVIC_SetPriorityGrouping+0x44>)
10000944:	68bb      	ldr	r3, [r7, #8]
10000946:	60d3      	str	r3, [r2, #12]
}
10000948:	bf00      	nop
1000094a:	3714      	adds	r7, #20
1000094c:	46bd      	mov	sp, r7
1000094e:	f85d 7b04 	ldr.w	r7, [sp], #4
10000952:	4770      	bx	lr
10000954:	e000ed00 	.word	0xe000ed00

10000958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
10000958:	b480      	push	{r7}
1000095a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1000095c:	4b04      	ldr	r3, [pc, #16]	@ (10000970 <__NVIC_GetPriorityGrouping+0x18>)
1000095e:	68db      	ldr	r3, [r3, #12]
10000960:	0a1b      	lsrs	r3, r3, #8
10000962:	f003 0307 	and.w	r3, r3, #7
}
10000966:	4618      	mov	r0, r3
10000968:	46bd      	mov	sp, r7
1000096a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000096e:	4770      	bx	lr
10000970:	e000ed00 	.word	0xe000ed00

10000974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10000974:	b480      	push	{r7}
10000976:	b083      	sub	sp, #12
10000978:	af00      	add	r7, sp, #0
1000097a:	4603      	mov	r3, r0
1000097c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
1000097e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10000982:	2b00      	cmp	r3, #0
10000984:	db0b      	blt.n	1000099e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10000986:	88fb      	ldrh	r3, [r7, #6]
10000988:	f003 021f 	and.w	r2, r3, #31
1000098c:	4907      	ldr	r1, [pc, #28]	@ (100009ac <__NVIC_EnableIRQ+0x38>)
1000098e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10000992:	095b      	lsrs	r3, r3, #5
10000994:	2001      	movs	r0, #1
10000996:	fa00 f202 	lsl.w	r2, r0, r2
1000099a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
1000099e:	bf00      	nop
100009a0:	370c      	adds	r7, #12
100009a2:	46bd      	mov	sp, r7
100009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
100009a8:	4770      	bx	lr
100009aa:	bf00      	nop
100009ac:	e000e100 	.word	0xe000e100

100009b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100009b0:	b480      	push	{r7}
100009b2:	b083      	sub	sp, #12
100009b4:	af00      	add	r7, sp, #0
100009b6:	4603      	mov	r3, r0
100009b8:	6039      	str	r1, [r7, #0]
100009ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
100009bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
100009c0:	2b00      	cmp	r3, #0
100009c2:	db0a      	blt.n	100009da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
100009c4:	683b      	ldr	r3, [r7, #0]
100009c6:	b2da      	uxtb	r2, r3
100009c8:	490c      	ldr	r1, [pc, #48]	@ (100009fc <__NVIC_SetPriority+0x4c>)
100009ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
100009ce:	0112      	lsls	r2, r2, #4
100009d0:	b2d2      	uxtb	r2, r2
100009d2:	440b      	add	r3, r1
100009d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
100009d8:	e00a      	b.n	100009f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
100009da:	683b      	ldr	r3, [r7, #0]
100009dc:	b2da      	uxtb	r2, r3
100009de:	4908      	ldr	r1, [pc, #32]	@ (10000a00 <__NVIC_SetPriority+0x50>)
100009e0:	88fb      	ldrh	r3, [r7, #6]
100009e2:	f003 030f 	and.w	r3, r3, #15
100009e6:	3b04      	subs	r3, #4
100009e8:	0112      	lsls	r2, r2, #4
100009ea:	b2d2      	uxtb	r2, r2
100009ec:	440b      	add	r3, r1
100009ee:	761a      	strb	r2, [r3, #24]
}
100009f0:	bf00      	nop
100009f2:	370c      	adds	r7, #12
100009f4:	46bd      	mov	sp, r7
100009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
100009fa:	4770      	bx	lr
100009fc:	e000e100 	.word	0xe000e100
10000a00:	e000ed00 	.word	0xe000ed00

10000a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
10000a04:	b480      	push	{r7}
10000a06:	b089      	sub	sp, #36	@ 0x24
10000a08:	af00      	add	r7, sp, #0
10000a0a:	60f8      	str	r0, [r7, #12]
10000a0c:	60b9      	str	r1, [r7, #8]
10000a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
10000a10:	68fb      	ldr	r3, [r7, #12]
10000a12:	f003 0307 	and.w	r3, r3, #7
10000a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
10000a18:	69fb      	ldr	r3, [r7, #28]
10000a1a:	f1c3 0307 	rsb	r3, r3, #7
10000a1e:	2b04      	cmp	r3, #4
10000a20:	bf28      	it	cs
10000a22:	2304      	movcs	r3, #4
10000a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
10000a26:	69fb      	ldr	r3, [r7, #28]
10000a28:	3304      	adds	r3, #4
10000a2a:	2b06      	cmp	r3, #6
10000a2c:	d902      	bls.n	10000a34 <NVIC_EncodePriority+0x30>
10000a2e:	69fb      	ldr	r3, [r7, #28]
10000a30:	3b03      	subs	r3, #3
10000a32:	e000      	b.n	10000a36 <NVIC_EncodePriority+0x32>
10000a34:	2300      	movs	r3, #0
10000a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10000a38:	f04f 32ff 	mov.w	r2, #4294967295
10000a3c:	69bb      	ldr	r3, [r7, #24]
10000a3e:	fa02 f303 	lsl.w	r3, r2, r3
10000a42:	43da      	mvns	r2, r3
10000a44:	68bb      	ldr	r3, [r7, #8]
10000a46:	401a      	ands	r2, r3
10000a48:	697b      	ldr	r3, [r7, #20]
10000a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
10000a4c:	f04f 31ff 	mov.w	r1, #4294967295
10000a50:	697b      	ldr	r3, [r7, #20]
10000a52:	fa01 f303 	lsl.w	r3, r1, r3
10000a56:	43d9      	mvns	r1, r3
10000a58:	687b      	ldr	r3, [r7, #4]
10000a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10000a5c:	4313      	orrs	r3, r2
         );
}
10000a5e:	4618      	mov	r0, r3
10000a60:	3724      	adds	r7, #36	@ 0x24
10000a62:	46bd      	mov	sp, r7
10000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
10000a68:	4770      	bx	lr
	...

10000a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10000a6c:	b580      	push	{r7, lr}
10000a6e:	b082      	sub	sp, #8
10000a70:	af00      	add	r7, sp, #0
10000a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10000a74:	687b      	ldr	r3, [r7, #4]
10000a76:	3b01      	subs	r3, #1
10000a78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
10000a7c:	d301      	bcc.n	10000a82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
10000a7e:	2301      	movs	r3, #1
10000a80:	e00f      	b.n	10000aa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10000a82:	4a0a      	ldr	r2, [pc, #40]	@ (10000aac <SysTick_Config+0x40>)
10000a84:	687b      	ldr	r3, [r7, #4]
10000a86:	3b01      	subs	r3, #1
10000a88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
10000a8a:	210f      	movs	r1, #15
10000a8c:	f04f 30ff 	mov.w	r0, #4294967295
10000a90:	f7ff ff8e 	bl	100009b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
10000a94:	4b05      	ldr	r3, [pc, #20]	@ (10000aac <SysTick_Config+0x40>)
10000a96:	2200      	movs	r2, #0
10000a98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10000a9a:	4b04      	ldr	r3, [pc, #16]	@ (10000aac <SysTick_Config+0x40>)
10000a9c:	2207      	movs	r2, #7
10000a9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
10000aa0:	2300      	movs	r3, #0
}
10000aa2:	4618      	mov	r0, r3
10000aa4:	3708      	adds	r7, #8
10000aa6:	46bd      	mov	sp, r7
10000aa8:	bd80      	pop	{r7, pc}
10000aaa:	bf00      	nop
10000aac:	e000e010 	.word	0xe000e010

10000ab0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10000ab0:	b580      	push	{r7, lr}
10000ab2:	b082      	sub	sp, #8
10000ab4:	af00      	add	r7, sp, #0
10000ab6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
10000ab8:	6878      	ldr	r0, [r7, #4]
10000aba:	f7ff ff29 	bl	10000910 <__NVIC_SetPriorityGrouping>
}
10000abe:	bf00      	nop
10000ac0:	3708      	adds	r7, #8
10000ac2:	46bd      	mov	sp, r7
10000ac4:	bd80      	pop	{r7, pc}

10000ac6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
10000ac6:	b580      	push	{r7, lr}
10000ac8:	b086      	sub	sp, #24
10000aca:	af00      	add	r7, sp, #0
10000acc:	4603      	mov	r3, r0
10000ace:	60b9      	str	r1, [r7, #8]
10000ad0:	607a      	str	r2, [r7, #4]
10000ad2:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup = 0x00;
10000ad4:	2300      	movs	r3, #0
10000ad6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
10000ad8:	f7ff ff3e 	bl	10000958 <__NVIC_GetPriorityGrouping>
10000adc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
10000ade:	687a      	ldr	r2, [r7, #4]
10000ae0:	68b9      	ldr	r1, [r7, #8]
10000ae2:	6978      	ldr	r0, [r7, #20]
10000ae4:	f7ff ff8e 	bl	10000a04 <NVIC_EncodePriority>
10000ae8:	4602      	mov	r2, r0
10000aea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
10000aee:	4611      	mov	r1, r2
10000af0:	4618      	mov	r0, r3
10000af2:	f7ff ff5d 	bl	100009b0 <__NVIC_SetPriority>
}
10000af6:	bf00      	nop
10000af8:	3718      	adds	r7, #24
10000afa:	46bd      	mov	sp, r7
10000afc:	bd80      	pop	{r7, pc}

10000afe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32mp1xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
10000afe:	b580      	push	{r7, lr}
10000b00:	b082      	sub	sp, #8
10000b02:	af00      	add	r7, sp, #0
10000b04:	4603      	mov	r3, r0
10000b06:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
10000b08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10000b0c:	4618      	mov	r0, r3
10000b0e:	f7ff ff31 	bl	10000974 <__NVIC_EnableIRQ>
}
10000b12:	bf00      	nop
10000b14:	3708      	adds	r7, #8
10000b16:	46bd      	mov	sp, r7
10000b18:	bd80      	pop	{r7, pc}

10000b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
10000b1a:	b580      	push	{r7, lr}
10000b1c:	b082      	sub	sp, #8
10000b1e:	af00      	add	r7, sp, #0
10000b20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
10000b22:	6878      	ldr	r0, [r7, #4]
10000b24:	f7ff ffa2 	bl	10000a6c <SysTick_Config>
10000b28:	4603      	mov	r3, r0
}
10000b2a:	4618      	mov	r0, r3
10000b2c:	3708      	adds	r7, #8
10000b2e:	46bd      	mov	sp, r7
10000b30:	bd80      	pop	{r7, pc}
	...

10000b34 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
10000b34:	b580      	push	{r7, lr}
10000b36:	b084      	sub	sp, #16
10000b38:	af00      	add	r7, sp, #0
10000b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
10000b3c:	2300      	movs	r3, #0
10000b3e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10000b40:	687b      	ldr	r3, [r7, #4]
10000b42:	2b00      	cmp	r3, #0
10000b44:	d01e      	beq.n	10000b84 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

#if defined(CORE_CM4)
    IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000b46:	4b13      	ldr	r3, [pc, #76]	@ (10000b94 <HAL_IPCC_Init+0x60>)
10000b48:	60bb      	str	r3, [r7, #8]
#else
    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

    if (hipcc->State == HAL_IPCC_STATE_RESET)
10000b4a:	687b      	ldr	r3, [r7, #4]
10000b4c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
10000b50:	b2db      	uxtb	r3, r3
10000b52:	2b00      	cmp	r3, #0
10000b54:	d102      	bne.n	10000b5c <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
10000b56:	6878      	ldr	r0, [r7, #4]
10000b58:	f7ff fd32 	bl	100005c0 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
10000b5c:	68b8      	ldr	r0, [r7, #8]
10000b5e:	f000 f9eb 	bl	10000f38 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
10000b62:	68bb      	ldr	r3, [r7, #8]
10000b64:	681b      	ldr	r3, [r3, #0]
10000b66:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
10000b6a:	68bb      	ldr	r3, [r7, #8]
10000b6c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
10000b6e:	6878      	ldr	r0, [r7, #4]
10000b70:	f000 f9bc 	bl	10000eec <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
10000b74:	687b      	ldr	r3, [r7, #4]
10000b76:	2200      	movs	r2, #0
10000b78:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
10000b7a:	687b      	ldr	r3, [r7, #4]
10000b7c:	2201      	movs	r2, #1
10000b7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
10000b82:	e001      	b.n	10000b88 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
10000b84:	2301      	movs	r3, #1
10000b86:	73fb      	strb	r3, [r7, #15]
  }

  return err;
10000b88:	7bfb      	ldrb	r3, [r7, #15]
}
10000b8a:	4618      	mov	r0, r3
10000b8c:	3710      	adds	r7, #16
10000b8e:	46bd      	mov	sp, r7
10000b90:	bd80      	pop	{r7, pc}
10000b92:	bf00      	nop
10000b94:	4c001010 	.word	0x4c001010

10000b98 <HAL_IPCC_ActivateNotification>:
  * @param  ChannelDir Channel direction
  * @param  cb Interrupt callback
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb)
{
10000b98:	b580      	push	{r7, lr}
10000b9a:	b086      	sub	sp, #24
10000b9c:	af00      	add	r7, sp, #0
10000b9e:	60f8      	str	r0, [r7, #12]
10000ba0:	60b9      	str	r1, [r7, #8]
10000ba2:	603b      	str	r3, [r7, #0]
10000ba4:	4613      	mov	r3, r2
10000ba6:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
10000ba8:	2300      	movs	r3, #0
10000baa:	75fb      	strb	r3, [r7, #23]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10000bac:	68fb      	ldr	r3, [r7, #12]
10000bae:	2b00      	cmp	r3, #0
10000bb0:	d039      	beq.n	10000c26 <HAL_IPCC_ActivateNotification+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    /* Check IPCC state */
    if (hipcc->State == HAL_IPCC_STATE_READY)
10000bb2:	68fb      	ldr	r3, [r7, #12]
10000bb4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
10000bb8:	b2db      	uxtb	r3, r3
10000bba:	2b01      	cmp	r3, #1
10000bbc:	d130      	bne.n	10000c20 <HAL_IPCC_ActivateNotification+0x88>
    {
      /* Set callback and register masking information */
      if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10000bbe:	79fb      	ldrb	r3, [r7, #7]
10000bc0:	2b00      	cmp	r3, #0
10000bc2:	d113      	bne.n	10000bec <HAL_IPCC_ActivateNotification+0x54>
      {
        hipcc->ChannelCallbackTx[ChannelIndex] = cb;
10000bc4:	68fa      	ldr	r2, [r7, #12]
10000bc6:	68bb      	ldr	r3, [r7, #8]
10000bc8:	3306      	adds	r3, #6
10000bca:	009b      	lsls	r3, r3, #2
10000bcc:	4413      	add	r3, r2
10000bce:	683a      	ldr	r2, [r7, #0]
10000bd0:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000bd2:	68fb      	ldr	r3, [r7, #12]
10000bd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10000bd6:	68bb      	ldr	r3, [r7, #8]
10000bd8:	f003 030f 	and.w	r3, r3, #15
10000bdc:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
10000be0:	fa01 f303 	lsl.w	r3, r1, r3
10000be4:	431a      	orrs	r2, r3
10000be6:	68fb      	ldr	r3, [r7, #12]
10000be8:	635a      	str	r2, [r3, #52]	@ 0x34
10000bea:	e010      	b.n	10000c0e <HAL_IPCC_ActivateNotification+0x76>
      }
      else
      {
        hipcc->ChannelCallbackRx[ChannelIndex] = cb;
10000bec:	68fa      	ldr	r2, [r7, #12]
10000bee:	68bb      	ldr	r3, [r7, #8]
10000bf0:	009b      	lsls	r3, r3, #2
10000bf2:	4413      	add	r3, r2
10000bf4:	683a      	ldr	r2, [r7, #0]
10000bf6:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000bf8:	68fb      	ldr	r3, [r7, #12]
10000bfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10000bfc:	68bb      	ldr	r3, [r7, #8]
10000bfe:	f003 030f 	and.w	r3, r3, #15
10000c02:	2101      	movs	r1, #1
10000c04:	fa01 f303 	lsl.w	r3, r1, r3
10000c08:	431a      	orrs	r2, r3
10000c0a:	68fb      	ldr	r3, [r7, #12]
10000c0c:	635a      	str	r2, [r3, #52]	@ 0x34
      }

      /* Unmask only the channels in reception (Transmission channel mask/unmask is done in HAL_IPCC_NotifyCPU) */
      if (ChannelDir == IPCC_CHANNEL_DIR_RX)
10000c0e:	79fb      	ldrb	r3, [r7, #7]
10000c10:	2b01      	cmp	r3, #1
10000c12:	d10a      	bne.n	10000c2a <HAL_IPCC_ActivateNotification+0x92>
      {
        IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
10000c14:	79fb      	ldrb	r3, [r7, #7]
10000c16:	4619      	mov	r1, r3
10000c18:	68b8      	ldr	r0, [r7, #8]
10000c1a:	f000 f939 	bl	10000e90 <IPCC_UnmaskInterrupt>
10000c1e:	e004      	b.n	10000c2a <HAL_IPCC_ActivateNotification+0x92>
      }
    }
    else
    {
      err = HAL_ERROR;
10000c20:	2301      	movs	r3, #1
10000c22:	75fb      	strb	r3, [r7, #23]
10000c24:	e001      	b.n	10000c2a <HAL_IPCC_ActivateNotification+0x92>
    }
  }
  else
  {
    err = HAL_ERROR;
10000c26:	2301      	movs	r3, #1
10000c28:	75fb      	strb	r3, [r7, #23]
  }
  return err;
10000c2a:	7dfb      	ldrb	r3, [r7, #23]
}
10000c2c:	4618      	mov	r0, r3
10000c2e:	3718      	adds	r7, #24
10000c30:	46bd      	mov	sp, r7
10000c32:	bd80      	pop	{r7, pc}

10000c34 <HAL_IPCC_GetChannelStatus>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval Channel status
  */
IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000c34:	b480      	push	{r7}
10000c36:	b089      	sub	sp, #36	@ 0x24
10000c38:	af00      	add	r7, sp, #0
10000c3a:	60f8      	str	r0, [r7, #12]
10000c3c:	60b9      	str	r1, [r7, #8]
10000c3e:	4613      	mov	r3, r2
10000c40:	71fb      	strb	r3, [r7, #7]
  uint32_t channel_state;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000c42:	4b14      	ldr	r3, [pc, #80]	@ (10000c94 <HAL_IPCC_GetChannelStatus+0x60>)
10000c44:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
10000c46:	4b14      	ldr	r3, [pc, #80]	@ (10000c98 <HAL_IPCC_GetChannelStatus+0x64>)
10000c48:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Read corresponding channel depending of the MCU and the direction */
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10000c4a:	79fb      	ldrb	r3, [r7, #7]
10000c4c:	2b00      	cmp	r3, #0
10000c4e:	d10a      	bne.n	10000c66 <HAL_IPCC_GetChannelStatus+0x32>
  {
    channel_state = (currentInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000c50:	69bb      	ldr	r3, [r7, #24]
10000c52:	68da      	ldr	r2, [r3, #12]
10000c54:	68bb      	ldr	r3, [r7, #8]
10000c56:	f003 030f 	and.w	r3, r3, #15
10000c5a:	2101      	movs	r1, #1
10000c5c:	fa01 f303 	lsl.w	r3, r1, r3
10000c60:	4013      	ands	r3, r2
10000c62:	61fb      	str	r3, [r7, #28]
10000c64:	e009      	b.n	10000c7a <HAL_IPCC_GetChannelStatus+0x46>
  }
  else
  {
    channel_state = (otherInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000c66:	697b      	ldr	r3, [r7, #20]
10000c68:	68da      	ldr	r2, [r3, #12]
10000c6a:	68bb      	ldr	r3, [r7, #8]
10000c6c:	f003 030f 	and.w	r3, r3, #15
10000c70:	2101      	movs	r1, #1
10000c72:	fa01 f303 	lsl.w	r3, r1, r3
10000c76:	4013      	ands	r3, r2
10000c78:	61fb      	str	r3, [r7, #28]
  }

  return (channel_state == 0UL) ? IPCC_CHANNEL_STATUS_FREE : IPCC_CHANNEL_STATUS_OCCUPIED ;
10000c7a:	69fb      	ldr	r3, [r7, #28]
10000c7c:	2b00      	cmp	r3, #0
10000c7e:	bf14      	ite	ne
10000c80:	2301      	movne	r3, #1
10000c82:	2300      	moveq	r3, #0
10000c84:	b2db      	uxtb	r3, r3
}
10000c86:	4618      	mov	r0, r3
10000c88:	3724      	adds	r7, #36	@ 0x24
10000c8a:	46bd      	mov	sp, r7
10000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
10000c90:	4770      	bx	lr
10000c92:	bf00      	nop
10000c94:	4c001010 	.word	0x4c001010
10000c98:	4c001000 	.word	0x4c001000

10000c9c <HAL_IPCC_NotifyCPU>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000c9c:	b580      	push	{r7, lr}
10000c9e:	b088      	sub	sp, #32
10000ca0:	af00      	add	r7, sp, #0
10000ca2:	60f8      	str	r0, [r7, #12]
10000ca4:	60b9      	str	r1, [r7, #8]
10000ca6:	4613      	mov	r3, r2
10000ca8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
10000caa:	2300      	movs	r3, #0
10000cac:	77fb      	strb	r3, [r7, #31]
  uint32_t mask;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000cae:	4b1d      	ldr	r3, [pc, #116]	@ (10000d24 <HAL_IPCC_NotifyCPU+0x88>)
10000cb0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Check if IPCC is initiliased */
  if (hipcc->State == HAL_IPCC_STATE_READY)
10000cb2:	68fb      	ldr	r3, [r7, #12]
10000cb4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
10000cb8:	b2db      	uxtb	r3, r3
10000cba:	2b01      	cmp	r3, #1
10000cbc:	d12a      	bne.n	10000d14 <HAL_IPCC_NotifyCPU+0x78>
  {
    /* For IPCC_CHANNEL_DIR_TX, set the status. For IPCC_CHANNEL_DIR_RX, clear the status */
    currentInstance->SCR |= ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_SCR_CH1S : IPCC_SCR_CH1C) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10000cbe:	69bb      	ldr	r3, [r7, #24]
10000cc0:	689a      	ldr	r2, [r3, #8]
10000cc2:	79fb      	ldrb	r3, [r7, #7]
10000cc4:	2b00      	cmp	r3, #0
10000cc6:	d102      	bne.n	10000cce <HAL_IPCC_NotifyCPU+0x32>
10000cc8:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
10000ccc:	e000      	b.n	10000cd0 <HAL_IPCC_NotifyCPU+0x34>
10000cce:	2101      	movs	r1, #1
10000cd0:	68bb      	ldr	r3, [r7, #8]
10000cd2:	f003 030f 	and.w	r3, r3, #15
10000cd6:	fa01 f303 	lsl.w	r3, r1, r3
10000cda:	431a      	orrs	r2, r3
10000cdc:	69bb      	ldr	r3, [r7, #24]
10000cde:	609a      	str	r2, [r3, #8]

    /* Unmask interrupt if the callback is requested */
    mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10000ce0:	79fb      	ldrb	r3, [r7, #7]
10000ce2:	2b00      	cmp	r3, #0
10000ce4:	d102      	bne.n	10000cec <HAL_IPCC_NotifyCPU+0x50>
10000ce6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
10000cea:	e000      	b.n	10000cee <HAL_IPCC_NotifyCPU+0x52>
10000cec:	2201      	movs	r2, #1
10000cee:	68bb      	ldr	r3, [r7, #8]
10000cf0:	f003 030f 	and.w	r3, r3, #15
10000cf4:	fa02 f303 	lsl.w	r3, r2, r3
10000cf8:	617b      	str	r3, [r7, #20]
    if ((hipcc->callbackRequest & mask) == mask)
10000cfa:	68fb      	ldr	r3, [r7, #12]
10000cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10000cfe:	697b      	ldr	r3, [r7, #20]
10000d00:	4013      	ands	r3, r2
10000d02:	697a      	ldr	r2, [r7, #20]
10000d04:	429a      	cmp	r2, r3
10000d06:	d107      	bne.n	10000d18 <HAL_IPCC_NotifyCPU+0x7c>
    {
      IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
10000d08:	79fb      	ldrb	r3, [r7, #7]
10000d0a:	4619      	mov	r1, r3
10000d0c:	68b8      	ldr	r0, [r7, #8]
10000d0e:	f000 f8bf 	bl	10000e90 <IPCC_UnmaskInterrupt>
10000d12:	e001      	b.n	10000d18 <HAL_IPCC_NotifyCPU+0x7c>
    }
  }
  else
  {
    err = HAL_ERROR;
10000d14:	2301      	movs	r3, #1
10000d16:	77fb      	strb	r3, [r7, #31]
  }

  return err;
10000d18:	7ffb      	ldrb	r3, [r7, #31]
}
10000d1a:	4618      	mov	r0, r3
10000d1c:	3720      	adds	r7, #32
10000d1e:	46bd      	mov	sp, r7
10000d20:	bd80      	pop	{r7, pc}
10000d22:	bf00      	nop
10000d24:	4c001010 	.word	0x4c001010

10000d28 <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
10000d28:	b580      	push	{r7, lr}
10000d2a:	b086      	sub	sp, #24
10000d2c:	af00      	add	r7, sp, #0
10000d2e:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10000d30:	2300      	movs	r3, #0
10000d32:	613b      	str	r3, [r7, #16]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000d34:	4b22      	ldr	r3, [pc, #136]	@ (10000dc0 <HAL_IPCC_TX_IRQHandler+0x98>)
10000d36:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
10000d38:	68fb      	ldr	r3, [r7, #12]
10000d3a:	685b      	ldr	r3, [r3, #4]
10000d3c:	43db      	mvns	r3, r3
10000d3e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
10000d42:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
10000d44:	68fb      	ldr	r3, [r7, #12]
10000d46:	68db      	ldr	r3, [r3, #12]
10000d48:	041b      	lsls	r3, r3, #16
10000d4a:	43db      	mvns	r3, r3
10000d4c:	697a      	ldr	r2, [r7, #20]
10000d4e:	4013      	ands	r3, r2
10000d50:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10000d52:	e02c      	b.n	10000dae <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_Msk));
10000d54:	693b      	ldr	r3, [r7, #16]
10000d56:	f003 030f 	and.w	r3, r3, #15
10000d5a:	3310      	adds	r3, #16
10000d5c:	2201      	movs	r2, #1
10000d5e:	fa02 f303 	lsl.w	r3, r2, r3
10000d62:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
10000d64:	697a      	ldr	r2, [r7, #20]
10000d66:	68bb      	ldr	r3, [r7, #8]
10000d68:	4013      	ands	r3, r2
10000d6a:	2b00      	cmp	r3, #0
10000d6c:	d01c      	beq.n	10000da8 <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
10000d6e:	68fb      	ldr	r3, [r7, #12]
10000d70:	685a      	ldr	r2, [r3, #4]
10000d72:	68bb      	ldr	r3, [r7, #8]
10000d74:	431a      	orrs	r2, r3
10000d76:	68fb      	ldr	r3, [r7, #12]
10000d78:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
10000d7a:	687a      	ldr	r2, [r7, #4]
10000d7c:	693b      	ldr	r3, [r7, #16]
10000d7e:	3306      	adds	r3, #6
10000d80:	009b      	lsls	r3, r3, #2
10000d82:	4413      	add	r3, r2
10000d84:	685b      	ldr	r3, [r3, #4]
10000d86:	2b00      	cmp	r3, #0
10000d88:	d009      	beq.n	10000d9e <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
10000d8a:	687a      	ldr	r2, [r7, #4]
10000d8c:	693b      	ldr	r3, [r7, #16]
10000d8e:	3306      	adds	r3, #6
10000d90:	009b      	lsls	r3, r3, #2
10000d92:	4413      	add	r3, r2
10000d94:	685b      	ldr	r3, [r3, #4]
10000d96:	2200      	movs	r2, #0
10000d98:	6939      	ldr	r1, [r7, #16]
10000d9a:	6878      	ldr	r0, [r7, #4]
10000d9c:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
10000d9e:	68bb      	ldr	r3, [r7, #8]
10000da0:	43db      	mvns	r3, r3
10000da2:	697a      	ldr	r2, [r7, #20]
10000da4:	4013      	ands	r3, r2
10000da6:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
10000da8:	693b      	ldr	r3, [r7, #16]
10000daa:	3301      	adds	r3, #1
10000dac:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10000dae:	697b      	ldr	r3, [r7, #20]
10000db0:	2b00      	cmp	r3, #0
10000db2:	d1cf      	bne.n	10000d54 <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
10000db4:	bf00      	nop
10000db6:	bf00      	nop
10000db8:	3718      	adds	r7, #24
10000dba:	46bd      	mov	sp, r7
10000dbc:	bd80      	pop	{r7, pc}
10000dbe:	bf00      	nop
10000dc0:	4c001010 	.word	0x4c001010

10000dc4 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
10000dc4:	b580      	push	{r7, lr}
10000dc6:	b088      	sub	sp, #32
10000dc8:	af00      	add	r7, sp, #0
10000dca:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10000dcc:	2300      	movs	r3, #0
10000dce:	61bb      	str	r3, [r7, #24]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000dd0:	4b20      	ldr	r3, [pc, #128]	@ (10000e54 <HAL_IPCC_RX_IRQHandler+0x90>)
10000dd2:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
10000dd4:	4b20      	ldr	r3, [pc, #128]	@ (10000e58 <HAL_IPCC_RX_IRQHandler+0x94>)
10000dd6:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
#endif

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
10000dd8:	697b      	ldr	r3, [r7, #20]
10000dda:	685b      	ldr	r3, [r3, #4]
10000ddc:	43db      	mvns	r3, r3
10000dde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
10000de2:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
10000de4:	693b      	ldr	r3, [r7, #16]
10000de6:	68db      	ldr	r3, [r3, #12]
10000de8:	69fa      	ldr	r2, [r7, #28]
10000dea:	4013      	ands	r3, r2
10000dec:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10000dee:	e029      	b.n	10000e44 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk);
10000df0:	69bb      	ldr	r3, [r7, #24]
10000df2:	f003 030f 	and.w	r3, r3, #15
10000df6:	2201      	movs	r2, #1
10000df8:	fa02 f303 	lsl.w	r3, r2, r3
10000dfc:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
10000dfe:	69fa      	ldr	r2, [r7, #28]
10000e00:	68fb      	ldr	r3, [r7, #12]
10000e02:	4013      	ands	r3, r2
10000e04:	2b00      	cmp	r3, #0
10000e06:	d01a      	beq.n	10000e3e <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
10000e08:	697b      	ldr	r3, [r7, #20]
10000e0a:	685a      	ldr	r2, [r3, #4]
10000e0c:	68fb      	ldr	r3, [r7, #12]
10000e0e:	431a      	orrs	r2, r3
10000e10:	697b      	ldr	r3, [r7, #20]
10000e12:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
10000e14:	687a      	ldr	r2, [r7, #4]
10000e16:	69bb      	ldr	r3, [r7, #24]
10000e18:	009b      	lsls	r3, r3, #2
10000e1a:	4413      	add	r3, r2
10000e1c:	685b      	ldr	r3, [r3, #4]
10000e1e:	2b00      	cmp	r3, #0
10000e20:	d008      	beq.n	10000e34 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
10000e22:	687a      	ldr	r2, [r7, #4]
10000e24:	69bb      	ldr	r3, [r7, #24]
10000e26:	009b      	lsls	r3, r3, #2
10000e28:	4413      	add	r3, r2
10000e2a:	685b      	ldr	r3, [r3, #4]
10000e2c:	2201      	movs	r2, #1
10000e2e:	69b9      	ldr	r1, [r7, #24]
10000e30:	6878      	ldr	r0, [r7, #4]
10000e32:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
10000e34:	68fb      	ldr	r3, [r7, #12]
10000e36:	43db      	mvns	r3, r3
10000e38:	69fa      	ldr	r2, [r7, #28]
10000e3a:	4013      	ands	r3, r2
10000e3c:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
10000e3e:	69bb      	ldr	r3, [r7, #24]
10000e40:	3301      	adds	r3, #1
10000e42:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10000e44:	69fb      	ldr	r3, [r7, #28]
10000e46:	2b00      	cmp	r3, #0
10000e48:	d1d2      	bne.n	10000df0 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
10000e4a:	bf00      	nop
10000e4c:	bf00      	nop
10000e4e:	3720      	adds	r7, #32
10000e50:	46bd      	mov	sp, r7
10000e52:	bd80      	pop	{r7, pc}
10000e54:	4c001010 	.word	0x4c001010
10000e58:	4c001000 	.word	0x4c001000

10000e5c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000e5c:	b480      	push	{r7}
10000e5e:	b085      	sub	sp, #20
10000e60:	af00      	add	r7, sp, #0
10000e62:	60f8      	str	r0, [r7, #12]
10000e64:	60b9      	str	r1, [r7, #8]
10000e66:	4613      	mov	r3, r2
10000e68:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
10000e6a:	bf00      	nop
10000e6c:	3714      	adds	r7, #20
10000e6e:	46bd      	mov	sp, r7
10000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
10000e74:	4770      	bx	lr

10000e76 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000e76:	b480      	push	{r7}
10000e78:	b085      	sub	sp, #20
10000e7a:	af00      	add	r7, sp, #0
10000e7c:	60f8      	str	r0, [r7, #12]
10000e7e:	60b9      	str	r1, [r7, #8]
10000e80:	4613      	mov	r3, r2
10000e82:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
10000e84:	bf00      	nop
10000e86:	3714      	adds	r7, #20
10000e88:	46bd      	mov	sp, r7
10000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
10000e8e:	4770      	bx	lr

10000e90 <IPCC_UnmaskInterrupt>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  */
void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000e90:	b480      	push	{r7}
10000e92:	b085      	sub	sp, #20
10000e94:	af00      	add	r7, sp, #0
10000e96:	6078      	str	r0, [r7, #4]
10000e98:	460b      	mov	r3, r1
10000e9a:	70fb      	strb	r3, [r7, #3]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10000e9c:	4b12      	ldr	r3, [pc, #72]	@ (10000ee8 <IPCC_UnmaskInterrupt+0x58>)
10000e9e:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10000ea0:	78fb      	ldrb	r3, [r7, #3]
10000ea2:	2b00      	cmp	r3, #0
10000ea4:	d10d      	bne.n	10000ec2 <IPCC_UnmaskInterrupt+0x32>
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000ea6:	68fb      	ldr	r3, [r7, #12]
10000ea8:	685a      	ldr	r2, [r3, #4]
10000eaa:	687b      	ldr	r3, [r7, #4]
10000eac:	f003 030f 	and.w	r3, r3, #15
10000eb0:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
10000eb4:	fa01 f303 	lsl.w	r3, r1, r3
10000eb8:	43db      	mvns	r3, r3
10000eba:	401a      	ands	r2, r3
10000ebc:	68fb      	ldr	r3, [r7, #12]
10000ebe:	605a      	str	r2, [r3, #4]
  else
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
  }
}
10000ec0:	e00b      	b.n	10000eda <IPCC_UnmaskInterrupt+0x4a>
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10000ec2:	68fb      	ldr	r3, [r7, #12]
10000ec4:	685a      	ldr	r2, [r3, #4]
10000ec6:	687b      	ldr	r3, [r7, #4]
10000ec8:	f003 030f 	and.w	r3, r3, #15
10000ecc:	2101      	movs	r1, #1
10000ece:	fa01 f303 	lsl.w	r3, r1, r3
10000ed2:	43db      	mvns	r3, r3
10000ed4:	401a      	ands	r2, r3
10000ed6:	68fb      	ldr	r3, [r7, #12]
10000ed8:	605a      	str	r2, [r3, #4]
}
10000eda:	bf00      	nop
10000edc:	3714      	adds	r7, #20
10000ede:	46bd      	mov	sp, r7
10000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
10000ee4:	4770      	bx	lr
10000ee6:	bf00      	nop
10000ee8:	4c001010 	.word	0x4c001010

10000eec <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
10000eec:	b480      	push	{r7}
10000eee:	b085      	sub	sp, #20
10000ef0:	af00      	add	r7, sp, #0
10000ef2:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
10000ef4:	2300      	movs	r3, #0
10000ef6:	60fb      	str	r3, [r7, #12]
10000ef8:	e00f      	b.n	10000f1a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
10000efa:	687a      	ldr	r2, [r7, #4]
10000efc:	68fb      	ldr	r3, [r7, #12]
10000efe:	009b      	lsls	r3, r3, #2
10000f00:	4413      	add	r3, r2
10000f02:	4a0b      	ldr	r2, [pc, #44]	@ (10000f30 <IPCC_SetDefaultCallbacks+0x44>)
10000f04:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
10000f06:	687a      	ldr	r2, [r7, #4]
10000f08:	68fb      	ldr	r3, [r7, #12]
10000f0a:	3306      	adds	r3, #6
10000f0c:	009b      	lsls	r3, r3, #2
10000f0e:	4413      	add	r3, r2
10000f10:	4a08      	ldr	r2, [pc, #32]	@ (10000f34 <IPCC_SetDefaultCallbacks+0x48>)
10000f12:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
10000f14:	68fb      	ldr	r3, [r7, #12]
10000f16:	3301      	adds	r3, #1
10000f18:	60fb      	str	r3, [r7, #12]
10000f1a:	68fb      	ldr	r3, [r7, #12]
10000f1c:	2b05      	cmp	r3, #5
10000f1e:	d9ec      	bls.n	10000efa <IPCC_SetDefaultCallbacks+0xe>
  }
}
10000f20:	bf00      	nop
10000f22:	bf00      	nop
10000f24:	3714      	adds	r7, #20
10000f26:	46bd      	mov	sp, r7
10000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
10000f2c:	4770      	bx	lr
10000f2e:	bf00      	nop
10000f30:	10000e5d 	.word	0x10000e5d
10000f34:	10000e77 	.word	0x10000e77

10000f38 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
10000f38:	b480      	push	{r7}
10000f3a:	b083      	sub	sp, #12
10000f3c:	af00      	add	r7, sp, #0
10000f3e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
10000f40:	687b      	ldr	r3, [r7, #4]
10000f42:	2200      	movs	r2, #0
10000f44:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
10000f46:	687b      	ldr	r3, [r7, #4]
10000f48:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
10000f4c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
10000f4e:	687b      	ldr	r3, [r7, #4]
10000f50:	223f      	movs	r2, #63	@ 0x3f
10000f52:	609a      	str	r2, [r3, #8]
}
10000f54:	bf00      	nop
10000f56:	370c      	adds	r7, #12
10000f58:	46bd      	mov	sp, r7
10000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
10000f5e:	4770      	bx	lr

10000f60 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
10000f60:	b480      	push	{r7}
10000f62:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
10000f64:	4b05      	ldr	r3, [pc, #20]	@ (10000f7c <HAL_PWR_EnableBkUpAccess+0x1c>)
10000f66:	681b      	ldr	r3, [r3, #0]
10000f68:	4a04      	ldr	r2, [pc, #16]	@ (10000f7c <HAL_PWR_EnableBkUpAccess+0x1c>)
10000f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
10000f6e:	6013      	str	r3, [r2, #0]
}
10000f70:	bf00      	nop
10000f72:	46bd      	mov	sp, r7
10000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
10000f78:	4770      	bx	lr
10000f7a:	bf00      	nop
10000f7c:	50001000 	.word	0x50001000

10000f80 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10000f80:	b580      	push	{r7, lr}
10000f82:	b084      	sub	sp, #16
10000f84:	af00      	add	r7, sp, #0
10000f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef result = HAL_OK;
10000f88:	2300      	movs	r3, #0
10000f8a:	73fb      	strb	r3, [r7, #15]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
10000f8c:	687b      	ldr	r3, [r7, #4]
10000f8e:	2b00      	cmp	r3, #0
10000f90:	d101      	bne.n	10000f96 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
10000f92:	2301      	movs	r3, #1
10000f94:	e320      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10000f96:	687b      	ldr	r3, [r7, #4]
10000f98:	681b      	ldr	r3, [r3, #0]
10000f9a:	f003 0301 	and.w	r3, r3, #1
10000f9e:	2b00      	cmp	r3, #0
10000fa0:	f000 8081 	beq.w	100010a6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used somewhere in the system it will not be disabled */
    if (IS_HSE_IN_USE())
10000fa4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000fa8:	6a1b      	ldr	r3, [r3, #32]
10000faa:	f003 0303 	and.w	r3, r3, #3
10000fae:	2b01      	cmp	r3, #1
10000fb0:	d107      	bne.n	10000fc2 <HAL_RCC_OscConfig+0x42>
10000fb2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000fb6:	6a1b      	ldr	r3, [r3, #32]
10000fb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10000fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10000fc0:	d054      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
10000fc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10000fc8:	f003 0307 	and.w	r3, r3, #7
10000fcc:	2b01      	cmp	r3, #1
10000fce:	d107      	bne.n	10000fe0 <HAL_RCC_OscConfig+0x60>
10000fd0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10000fd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10000fda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10000fde:	d045      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
10000fe0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10000fe6:	f003 0303 	and.w	r3, r3, #3
10000fea:	2b01      	cmp	r3, #1
10000fec:	d107      	bne.n	10000ffe <HAL_RCC_OscConfig+0x7e>
10000fee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10000ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10000ff4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10000ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10000ffc:	d036      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
10000ffe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10001004:	f003 0303 	and.w	r3, r3, #3
10001008:	2b01      	cmp	r3, #1
1000100a:	d10f      	bne.n	1000102c <HAL_RCC_OscConfig+0xac>
1000100c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001014:	f003 0302 	and.w	r3, r3, #2
10001018:	2b02      	cmp	r3, #2
1000101a:	d027      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
1000101c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10001024:	f003 0302 	and.w	r3, r3, #2
10001028:	2b02      	cmp	r3, #2
1000102a:	d01f      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
1000102c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001030:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
10001034:	f003 0303 	and.w	r3, r3, #3
10001038:	2b01      	cmp	r3, #1
1000103a:	d107      	bne.n	1000104c <HAL_RCC_OscConfig+0xcc>
1000103c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001040:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10001044:	f003 0302 	and.w	r3, r3, #2
10001048:	2b02      	cmp	r3, #2
1000104a:	d00f      	beq.n	1000106c <HAL_RCC_OscConfig+0xec>
1000104c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001050:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
10001054:	f003 0303 	and.w	r3, r3, #3
10001058:	2b01      	cmp	r3, #1
1000105a:	d117      	bne.n	1000108c <HAL_RCC_OscConfig+0x10c>
1000105c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001060:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10001064:	f003 0302 	and.w	r3, r3, #2
10001068:	2b02      	cmp	r3, #2
1000106a:	d10f      	bne.n	1000108c <HAL_RCC_OscConfig+0x10c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
1000106c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001070:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
10001078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
1000107c:	d112      	bne.n	100010a4 <HAL_RCC_OscConfig+0x124>
1000107e:	687b      	ldr	r3, [r7, #4]
10001080:	685b      	ldr	r3, [r3, #4]
10001082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10001086:	d00d      	beq.n	100010a4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
10001088:	2301      	movs	r3, #1
1000108a:	e2a5      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Configure HSE oscillator */
      result = HAL_RCC_HSEConfig(RCC_OscInitStruct->HSEState);
1000108c:	687b      	ldr	r3, [r7, #4]
1000108e:	685b      	ldr	r3, [r3, #4]
10001090:	4618      	mov	r0, r3
10001092:	f000 faa7 	bl	100015e4 <HAL_RCC_HSEConfig>
10001096:	4603      	mov	r3, r0
10001098:	73fb      	strb	r3, [r7, #15]
      if (result != HAL_OK)
1000109a:	7bfb      	ldrb	r3, [r7, #15]
1000109c:	2b00      	cmp	r3, #0
1000109e:	d002      	beq.n	100010a6 <HAL_RCC_OscConfig+0x126>
      {
        return result;
100010a0:	7bfb      	ldrb	r3, [r7, #15]
100010a2:	e299      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
100010a4:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
100010a6:	687b      	ldr	r3, [r7, #4]
100010a8:	681b      	ldr	r3, [r3, #0]
100010aa:	f003 0302 	and.w	r3, r3, #2
100010ae:	2b00      	cmp	r3, #0
100010b0:	f000 814e 	beq.w	10001350 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDivValue));

    /* When the HSI is used as system clock it will not disabled */
    if (IS_HSI_IN_USE())
100010b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100010b8:	6a1b      	ldr	r3, [r3, #32]
100010ba:	f003 0303 	and.w	r3, r3, #3
100010be:	2b00      	cmp	r3, #0
100010c0:	d107      	bne.n	100010d2 <HAL_RCC_OscConfig+0x152>
100010c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100010c6:	6a1b      	ldr	r3, [r3, #32]
100010c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100010cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100010d0:	d055      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
100010d2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100010d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100010d8:	f003 0307 	and.w	r3, r3, #7
100010dc:	2b00      	cmp	r3, #0
100010de:	d107      	bne.n	100010f0 <HAL_RCC_OscConfig+0x170>
100010e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100010e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100010e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100010ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100010ee:	d046      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
100010f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100010f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
100010f6:	f003 0303 	and.w	r3, r3, #3
100010fa:	2b00      	cmp	r3, #0
100010fc:	d107      	bne.n	1000110e <HAL_RCC_OscConfig+0x18e>
100010fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001102:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10001104:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001108:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
1000110c:	d037      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
1000110e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10001114:	f003 0303 	and.w	r3, r3, #3
10001118:	2b00      	cmp	r3, #0
1000111a:	d10f      	bne.n	1000113c <HAL_RCC_OscConfig+0x1bc>
1000111c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001124:	f003 0302 	and.w	r3, r3, #2
10001128:	2b02      	cmp	r3, #2
1000112a:	d028      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
1000112c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10001134:	f003 0302 	and.w	r3, r3, #2
10001138:	2b02      	cmp	r3, #2
1000113a:	d020      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
1000113c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001140:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
10001144:	f003 0303 	and.w	r3, r3, #3
10001148:	2b00      	cmp	r3, #0
1000114a:	d107      	bne.n	1000115c <HAL_RCC_OscConfig+0x1dc>
1000114c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001150:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10001154:	f003 0302 	and.w	r3, r3, #2
10001158:	2b02      	cmp	r3, #2
1000115a:	d010      	beq.n	1000117e <HAL_RCC_OscConfig+0x1fe>
1000115c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001160:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
10001164:	f003 0303 	and.w	r3, r3, #3
10001168:	2b00      	cmp	r3, #0
1000116a:	f040 8088 	bne.w	1000127e <HAL_RCC_OscConfig+0x2fe>
1000116e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001172:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10001176:	f003 0302 	and.w	r3, r3, #2
1000117a:	2b02      	cmp	r3, #2
1000117c:	d17f      	bne.n	1000127e <HAL_RCC_OscConfig+0x2fe>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
1000117e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001182:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001186:	f003 0301 	and.w	r3, r3, #1
1000118a:	2b01      	cmp	r3, #1
1000118c:	d105      	bne.n	1000119a <HAL_RCC_OscConfig+0x21a>
1000118e:	687b      	ldr	r3, [r7, #4]
10001190:	68db      	ldr	r3, [r3, #12]
10001192:	2b01      	cmp	r3, #1
10001194:	d001      	beq.n	1000119a <HAL_RCC_OscConfig+0x21a>
      {
        return HAL_ERROR;
10001196:	2301      	movs	r3, #1
10001198:	e21e      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
1000119a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000119e:	699b      	ldr	r3, [r3, #24]
100011a0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
100011a4:	687b      	ldr	r3, [r7, #4]
100011a6:	691b      	ldr	r3, [r3, #16]
100011a8:	021b      	lsls	r3, r3, #8
100011aa:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100011ae:	4313      	orrs	r3, r2
100011b0:	618b      	str	r3, [r1, #24]

        /* It is not allowed to change HSIDIV if HSI is currently used as
         * reference clock for a PLL
         */
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
100011b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100011b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100011b8:	f003 0303 	and.w	r3, r3, #3
100011bc:	2b00      	cmp	r3, #0
100011be:	d10f      	bne.n	100011e0 <HAL_RCC_OscConfig+0x260>
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
100011c0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100011c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
100011c8:	f003 0302 	and.w	r3, r3, #2
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
100011cc:	2b02      	cmp	r3, #2
100011ce:	d047      	beq.n	10001260 <HAL_RCC_OscConfig+0x2e0>
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
100011d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100011d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100011d8:	f003 0302 	and.w	r3, r3, #2
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
100011dc:	2b02      	cmp	r3, #2
100011de:	d03f      	beq.n	10001260 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
100011e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100011e4:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
100011e8:	f003 0303 	and.w	r3, r3, #3
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
100011ec:	2b00      	cmp	r3, #0
100011ee:	d107      	bne.n	10001200 <HAL_RCC_OscConfig+0x280>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
100011f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100011f4:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100011f8:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
100011fc:	2b02      	cmp	r3, #2
100011fe:	d02f      	beq.n	10001260 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
10001200:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001204:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
10001208:	f003 0303 	and.w	r3, r3, #3
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
1000120c:	2b00      	cmp	r3, #0
1000120e:	d107      	bne.n	10001220 <HAL_RCC_OscConfig+0x2a0>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY))))
10001210:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001214:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10001218:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
1000121c:	2b02      	cmp	r3, #2
1000121e:	d01f      	beq.n	10001260 <HAL_RCC_OscConfig+0x2e0>
        {
          /* Update HSIDIV value */
          __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10001220:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001224:	699b      	ldr	r3, [r3, #24]
10001226:	f023 0203 	bic.w	r2, r3, #3
1000122a:	687b      	ldr	r3, [r7, #4]
1000122c:	695b      	ldr	r3, [r3, #20]
1000122e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001232:	4313      	orrs	r3, r2
10001234:	618b      	str	r3, [r1, #24]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
10001236:	f7ff fb5f 	bl	100008f8 <HAL_GetTick>
1000123a:	60b8      	str	r0, [r7, #8]

          /* Wait till HSIDIV is ready */
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
1000123c:	e008      	b.n	10001250 <HAL_RCC_OscConfig+0x2d0>
          {
            if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
1000123e:	f7ff fb5b 	bl	100008f8 <HAL_GetTick>
10001242:	4602      	mov	r2, r0
10001244:	68bb      	ldr	r3, [r7, #8]
10001246:	1ad3      	subs	r3, r2, r3
10001248:	2b64      	cmp	r3, #100	@ 0x64
1000124a:	d901      	bls.n	10001250 <HAL_RCC_OscConfig+0x2d0>
            {
              return HAL_TIMEOUT;
1000124c:	2303      	movs	r3, #3
1000124e:	e1c3      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10001250:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001254:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001258:	f003 0304 	and.w	r3, r3, #4
1000125c:	2b04      	cmp	r3, #4
1000125e:	d1ee      	bne.n	1000123e <HAL_RCC_OscConfig+0x2be>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  HAL_RCC_GetSystemCoreClockFreq();
10001260:	f001 f809 	bl	10002276 <HAL_RCC_GetSystemCoreClockFreq>
10001264:	4603      	mov	r3, r0
10001266:	4ab3      	ldr	r2, [pc, #716]	@ (10001534 <HAL_RCC_OscConfig+0x5b4>)
10001268:	6013      	str	r3, [r2, #0]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
1000126a:	4bb3      	ldr	r3, [pc, #716]	@ (10001538 <HAL_RCC_OscConfig+0x5b8>)
1000126c:	681b      	ldr	r3, [r3, #0]
1000126e:	4618      	mov	r0, r3
10001270:	f7ff faf8 	bl	10000864 <HAL_InitTick>
10001274:	4603      	mov	r3, r0
10001276:	2b00      	cmp	r3, #0
10001278:	d069      	beq.n	1000134e <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_ERROR;
1000127a:	2301      	movs	r3, #1
1000127c:	e1ac      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
1000127e:	687b      	ldr	r3, [r7, #4]
10001280:	68db      	ldr	r3, [r3, #12]
10001282:	2b00      	cmp	r3, #0
10001284:	d049      	beq.n	1000131a <HAL_RCC_OscConfig+0x39a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
10001286:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000128a:	68db      	ldr	r3, [r3, #12]
1000128c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001290:	f043 0301 	orr.w	r3, r3, #1
10001294:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001296:	f7ff fb2f 	bl	100008f8 <HAL_GetTick>
1000129a:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
1000129c:	e008      	b.n	100012b0 <HAL_RCC_OscConfig+0x330>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
1000129e:	f7ff fb2b 	bl	100008f8 <HAL_GetTick>
100012a2:	4602      	mov	r2, r0
100012a4:	68bb      	ldr	r3, [r7, #8]
100012a6:	1ad3      	subs	r3, r2, r3
100012a8:	2b64      	cmp	r3, #100	@ 0x64
100012aa:	d901      	bls.n	100012b0 <HAL_RCC_OscConfig+0x330>
          {
            return HAL_TIMEOUT;
100012ac:	2303      	movs	r3, #3
100012ae:	e193      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
100012b0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100012b4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
100012b8:	f003 0301 	and.w	r3, r3, #1
100012bc:	2b01      	cmp	r3, #1
100012be:	d1ee      	bne.n	1000129e <HAL_RCC_OscConfig+0x31e>
          }
        }

        /* Update HSIDIV value */
        __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
100012c0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100012c4:	699b      	ldr	r3, [r3, #24]
100012c6:	f023 0203 	bic.w	r2, r3, #3
100012ca:	687b      	ldr	r3, [r7, #4]
100012cc:	695b      	ldr	r3, [r3, #20]
100012ce:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100012d2:	4313      	orrs	r3, r2
100012d4:	618b      	str	r3, [r1, #24]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100012d6:	f7ff fb0f 	bl	100008f8 <HAL_GetTick>
100012da:	60b8      	str	r0, [r7, #8]

        /* Wait till HSIDIV is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
100012dc:	e008      	b.n	100012f0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
100012de:	f7ff fb0b 	bl	100008f8 <HAL_GetTick>
100012e2:	4602      	mov	r2, r0
100012e4:	68bb      	ldr	r3, [r7, #8]
100012e6:	1ad3      	subs	r3, r2, r3
100012e8:	2b64      	cmp	r3, #100	@ 0x64
100012ea:	d901      	bls.n	100012f0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
100012ec:	2303      	movs	r3, #3
100012ee:	e173      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
100012f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100012f4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
100012f8:	f003 0304 	and.w	r3, r3, #4
100012fc:	2b04      	cmp	r3, #4
100012fe:	d1ee      	bne.n	100012de <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
10001300:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001304:	699b      	ldr	r3, [r3, #24]
10001306:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
1000130a:	687b      	ldr	r3, [r7, #4]
1000130c:	691b      	ldr	r3, [r3, #16]
1000130e:	021b      	lsls	r3, r3, #8
10001310:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001314:	4313      	orrs	r3, r2
10001316:	618b      	str	r3, [r1, #24]
10001318:	e01a      	b.n	10001350 <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
1000131a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000131e:	2201      	movs	r2, #1
10001320:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001322:	f7ff fae9 	bl	100008f8 <HAL_GetTick>
10001326:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10001328:	e008      	b.n	1000133c <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
1000132a:	f7ff fae5 	bl	100008f8 <HAL_GetTick>
1000132e:	4602      	mov	r2, r0
10001330:	68bb      	ldr	r3, [r7, #8]
10001332:	1ad3      	subs	r3, r2, r3
10001334:	2b64      	cmp	r3, #100	@ 0x64
10001336:	d901      	bls.n	1000133c <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
10001338:	2303      	movs	r3, #3
1000133a:	e14d      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
1000133c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001340:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001344:	f003 0301 	and.w	r3, r3, #1
10001348:	2b01      	cmp	r3, #1
1000134a:	d0ee      	beq.n	1000132a <HAL_RCC_OscConfig+0x3aa>
1000134c:	e000      	b.n	10001350 <HAL_RCC_OscConfig+0x3d0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
1000134e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
10001350:	687b      	ldr	r3, [r7, #4]
10001352:	681b      	ldr	r3, [r3, #0]
10001354:	f003 0310 	and.w	r3, r3, #16
10001358:	2b00      	cmp	r3, #0
1000135a:	f000 8091 	beq.w	10001480 <HAL_RCC_OscConfig+0x500>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if (IS_CSI_IN_USE())
1000135e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001362:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
10001366:	f003 0303 	and.w	r3, r3, #3
1000136a:	2b02      	cmp	r3, #2
1000136c:	d107      	bne.n	1000137e <HAL_RCC_OscConfig+0x3fe>
1000136e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001372:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10001376:	f003 0302 	and.w	r3, r3, #2
1000137a:	2b02      	cmp	r3, #2
1000137c:	d01e      	beq.n	100013bc <HAL_RCC_OscConfig+0x43c>
1000137e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10001384:	f003 0303 	and.w	r3, r3, #3
10001388:	2b02      	cmp	r3, #2
1000138a:	d107      	bne.n	1000139c <HAL_RCC_OscConfig+0x41c>
1000138c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10001392:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001396:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
1000139a:	d00f      	beq.n	100013bc <HAL_RCC_OscConfig+0x43c>
1000139c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100013a0:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
100013a4:	f003 0303 	and.w	r3, r3, #3
100013a8:	2b02      	cmp	r3, #2
100013aa:	d122      	bne.n	100013f2 <HAL_RCC_OscConfig+0x472>
100013ac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100013b0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100013b4:	f003 0302 	and.w	r3, r3, #2
100013b8:	2b02      	cmp	r3, #2
100013ba:	d11a      	bne.n	100013f2 <HAL_RCC_OscConfig+0x472>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
100013bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100013c0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
100013c4:	f003 0310 	and.w	r3, r3, #16
100013c8:	2b10      	cmp	r3, #16
100013ca:	d105      	bne.n	100013d8 <HAL_RCC_OscConfig+0x458>
100013cc:	687b      	ldr	r3, [r7, #4]
100013ce:	69db      	ldr	r3, [r3, #28]
100013d0:	2b10      	cmp	r3, #16
100013d2:	d001      	beq.n	100013d8 <HAL_RCC_OscConfig+0x458>
      {
        return HAL_ERROR;
100013d4:	2301      	movs	r3, #1
100013d6:	e0ff      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
100013d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100013dc:	69db      	ldr	r3, [r3, #28]
100013de:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
100013e2:	687b      	ldr	r3, [r7, #4]
100013e4:	6a1b      	ldr	r3, [r3, #32]
100013e6:	021b      	lsls	r3, r3, #8
100013e8:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100013ec:	4313      	orrs	r3, r2
100013ee:	61cb      	str	r3, [r1, #28]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
100013f0:	e046      	b.n	10001480 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
100013f2:	687b      	ldr	r3, [r7, #4]
100013f4:	69db      	ldr	r3, [r3, #28]
100013f6:	2b00      	cmp	r3, #0
100013f8:	d029      	beq.n	1000144e <HAL_RCC_OscConfig+0x4ce>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
100013fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100013fe:	68db      	ldr	r3, [r3, #12]
10001400:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001404:	f043 0310 	orr.w	r3, r3, #16
10001408:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000140a:	f7ff fa75 	bl	100008f8 <HAL_GetTick>
1000140e:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10001410:	e008      	b.n	10001424 <HAL_RCC_OscConfig+0x4a4>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10001412:	f7ff fa71 	bl	100008f8 <HAL_GetTick>
10001416:	4602      	mov	r2, r0
10001418:	68bb      	ldr	r3, [r7, #8]
1000141a:	1ad3      	subs	r3, r2, r3
1000141c:	2b64      	cmp	r3, #100	@ 0x64
1000141e:	d901      	bls.n	10001424 <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
10001420:	2303      	movs	r3, #3
10001422:	e0d9      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10001424:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001428:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
1000142c:	f003 0310 	and.w	r3, r3, #16
10001430:	2b10      	cmp	r3, #16
10001432:	d1ee      	bne.n	10001412 <HAL_RCC_OscConfig+0x492>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
10001434:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001438:	69db      	ldr	r3, [r3, #28]
1000143a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
1000143e:	687b      	ldr	r3, [r7, #4]
10001440:	6a1b      	ldr	r3, [r3, #32]
10001442:	021b      	lsls	r3, r3, #8
10001444:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001448:	4313      	orrs	r3, r2
1000144a:	61cb      	str	r3, [r1, #28]
1000144c:	e018      	b.n	10001480 <HAL_RCC_OscConfig+0x500>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
1000144e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001452:	2210      	movs	r2, #16
10001454:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001456:	f7ff fa4f 	bl	100008f8 <HAL_GetTick>
1000145a:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
1000145c:	e008      	b.n	10001470 <HAL_RCC_OscConfig+0x4f0>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
1000145e:	f7ff fa4b 	bl	100008f8 <HAL_GetTick>
10001462:	4602      	mov	r2, r0
10001464:	68bb      	ldr	r3, [r7, #8]
10001466:	1ad3      	subs	r3, r2, r3
10001468:	2b64      	cmp	r3, #100	@ 0x64
1000146a:	d901      	bls.n	10001470 <HAL_RCC_OscConfig+0x4f0>
          {
            return HAL_TIMEOUT;
1000146c:	2303      	movs	r3, #3
1000146e:	e0b3      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10001470:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001474:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001478:	f003 0310 	and.w	r3, r3, #16
1000147c:	2b10      	cmp	r3, #16
1000147e:	d0ee      	beq.n	1000145e <HAL_RCC_OscConfig+0x4de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10001480:	687b      	ldr	r3, [r7, #4]
10001482:	681b      	ldr	r3, [r3, #0]
10001484:	f003 0308 	and.w	r3, r3, #8
10001488:	2b00      	cmp	r3, #0
1000148a:	d042      	beq.n	10001512 <HAL_RCC_OscConfig+0x592>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
1000148c:	687b      	ldr	r3, [r7, #4]
1000148e:	699b      	ldr	r3, [r3, #24]
10001490:	2b00      	cmp	r3, #0
10001492:	d01f      	beq.n	100014d4 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
10001494:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001498:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
1000149c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100014a0:	f043 0301 	orr.w	r3, r3, #1
100014a4:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100014a8:	f7ff fa26 	bl	100008f8 <HAL_GetTick>
100014ac:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
100014ae:	e008      	b.n	100014c2 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
100014b0:	f7ff fa22 	bl	100008f8 <HAL_GetTick>
100014b4:	4602      	mov	r2, r0
100014b6:	68bb      	ldr	r3, [r7, #8]
100014b8:	1ad3      	subs	r3, r2, r3
100014ba:	2b64      	cmp	r3, #100	@ 0x64
100014bc:	d901      	bls.n	100014c2 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
100014be:	2303      	movs	r3, #3
100014c0:	e08a      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
100014c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100014c6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
100014ca:	f003 0302 	and.w	r3, r3, #2
100014ce:	2b02      	cmp	r3, #2
100014d0:	d1ee      	bne.n	100014b0 <HAL_RCC_OscConfig+0x530>
100014d2:	e01e      	b.n	10001512 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
100014d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100014d8:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
100014dc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100014e0:	f023 0301 	bic.w	r3, r3, #1
100014e4:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100014e8:	f7ff fa06 	bl	100008f8 <HAL_GetTick>
100014ec:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
100014ee:	e008      	b.n	10001502 <HAL_RCC_OscConfig+0x582>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
100014f0:	f7ff fa02 	bl	100008f8 <HAL_GetTick>
100014f4:	4602      	mov	r2, r0
100014f6:	68bb      	ldr	r3, [r7, #8]
100014f8:	1ad3      	subs	r3, r2, r3
100014fa:	2b64      	cmp	r3, #100	@ 0x64
100014fc:	d901      	bls.n	10001502 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
100014fe:	2303      	movs	r3, #3
10001500:	e06a      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
10001502:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001506:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
1000150a:	f003 0302 	and.w	r3, r3, #2
1000150e:	2b02      	cmp	r3, #2
10001510:	d0ee      	beq.n	100014f0 <HAL_RCC_OscConfig+0x570>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10001512:	687b      	ldr	r3, [r7, #4]
10001514:	681b      	ldr	r3, [r3, #0]
10001516:	f003 0304 	and.w	r3, r3, #4
1000151a:	2b00      	cmp	r3, #0
1000151c:	d02b      	beq.n	10001576 <HAL_RCC_OscConfig+0x5f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
1000151e:	4b07      	ldr	r3, [pc, #28]	@ (1000153c <HAL_RCC_OscConfig+0x5bc>)
10001520:	681b      	ldr	r3, [r3, #0]
10001522:	4a06      	ldr	r2, [pc, #24]	@ (1000153c <HAL_RCC_OscConfig+0x5bc>)
10001524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
10001528:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
1000152a:	f7ff f9e5 	bl	100008f8 <HAL_GetTick>
1000152e:	60b8      	str	r0, [r7, #8]

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10001530:	e00f      	b.n	10001552 <HAL_RCC_OscConfig+0x5d2>
10001532:	bf00      	nop
10001534:	10020000 	.word	0x10020000
10001538:	10020004 	.word	0x10020004
1000153c:	50001000 	.word	0x50001000
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10001540:	f7ff f9da 	bl	100008f8 <HAL_GetTick>
10001544:	4602      	mov	r2, r0
10001546:	68bb      	ldr	r3, [r7, #8]
10001548:	1ad3      	subs	r3, r2, r3
1000154a:	2b64      	cmp	r3, #100	@ 0x64
1000154c:	d901      	bls.n	10001552 <HAL_RCC_OscConfig+0x5d2>
      {
        return HAL_TIMEOUT;
1000154e:	2303      	movs	r3, #3
10001550:	e042      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10001552:	4b23      	ldr	r3, [pc, #140]	@ (100015e0 <HAL_RCC_OscConfig+0x660>)
10001554:	681b      	ldr	r3, [r3, #0]
10001556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
1000155a:	2b00      	cmp	r3, #0
1000155c:	d0f0      	beq.n	10001540 <HAL_RCC_OscConfig+0x5c0>
      }
    }

    result = HAL_RCC_LSEConfig(RCC_OscInitStruct->LSEState);
1000155e:	687b      	ldr	r3, [r7, #4]
10001560:	689b      	ldr	r3, [r3, #8]
10001562:	4618      	mov	r0, r3
10001564:	f000 f8a9 	bl	100016ba <HAL_RCC_LSEConfig>
10001568:	4603      	mov	r3, r0
1000156a:	73fb      	strb	r3, [r7, #15]
    if (result != HAL_OK)
1000156c:	7bfb      	ldrb	r3, [r7, #15]
1000156e:	2b00      	cmp	r3, #0
10001570:	d001      	beq.n	10001576 <HAL_RCC_OscConfig+0x5f6>
    {
      return result;
10001572:	7bfb      	ldrb	r3, [r7, #15]
10001574:	e030      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  } /* Close LSE Configuration */

  /*-------------------------------- PLL Configuration -----------------------*/

  /* Configure PLL1 */
  result = RCC_PLL1_Config(&(RCC_OscInitStruct->PLL));
10001576:	687b      	ldr	r3, [r7, #4]
10001578:	3324      	adds	r3, #36	@ 0x24
1000157a:	4618      	mov	r0, r3
1000157c:	f000 f91a 	bl	100017b4 <RCC_PLL1_Config>
10001580:	4603      	mov	r3, r0
10001582:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10001584:	7bfb      	ldrb	r3, [r7, #15]
10001586:	2b00      	cmp	r3, #0
10001588:	d001      	beq.n	1000158e <HAL_RCC_OscConfig+0x60e>
  {
    return result;
1000158a:	7bfb      	ldrb	r3, [r7, #15]
1000158c:	e024      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL2 */
  result = RCCEx_PLL2_Config(&(RCC_OscInitStruct->PLL2));
1000158e:	687b      	ldr	r3, [r7, #4]
10001590:	3360      	adds	r3, #96	@ 0x60
10001592:	4618      	mov	r0, r3
10001594:	f000 fecc 	bl	10002330 <RCCEx_PLL2_Config>
10001598:	4603      	mov	r3, r0
1000159a:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
1000159c:	7bfb      	ldrb	r3, [r7, #15]
1000159e:	2b00      	cmp	r3, #0
100015a0:	d001      	beq.n	100015a6 <HAL_RCC_OscConfig+0x626>
  {
    return result;
100015a2:	7bfb      	ldrb	r3, [r7, #15]
100015a4:	e018      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL3 */
  result = RCCEx_PLL3_Config(&(RCC_OscInitStruct->PLL3));
100015a6:	687b      	ldr	r3, [r7, #4]
100015a8:	339c      	adds	r3, #156	@ 0x9c
100015aa:	4618      	mov	r0, r3
100015ac:	f001 f842 	bl	10002634 <RCCEx_PLL3_Config>
100015b0:	4603      	mov	r3, r0
100015b2:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
100015b4:	7bfb      	ldrb	r3, [r7, #15]
100015b6:	2b00      	cmp	r3, #0
100015b8:	d001      	beq.n	100015be <HAL_RCC_OscConfig+0x63e>
  {
    return result;
100015ba:	7bfb      	ldrb	r3, [r7, #15]
100015bc:	e00c      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL4 */
  result = RCCEx_PLL4_Config(&(RCC_OscInitStruct->PLL4));
100015be:	687b      	ldr	r3, [r7, #4]
100015c0:	33d8      	adds	r3, #216	@ 0xd8
100015c2:	4618      	mov	r0, r3
100015c4:	f001 f9a0 	bl	10002908 <RCCEx_PLL4_Config>
100015c8:	4603      	mov	r3, r0
100015ca:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
100015cc:	7bfb      	ldrb	r3, [r7, #15]
100015ce:	2b00      	cmp	r3, #0
100015d0:	d001      	beq.n	100015d6 <HAL_RCC_OscConfig+0x656>
  {
    return result;
100015d2:	7bfb      	ldrb	r3, [r7, #15]
100015d4:	e000      	b.n	100015d8 <HAL_RCC_OscConfig+0x658>
  }

  return HAL_OK;
100015d6:	2300      	movs	r3, #0
}
100015d8:	4618      	mov	r0, r3
100015da:	3710      	adds	r7, #16
100015dc:	46bd      	mov	sp, r7
100015de:	bd80      	pop	{r7, pc}
100015e0:	50001000 	.word	0x50001000

100015e4 <HAL_RCC_HSEConfig>:
  *               @arg RCC_HSE_BYPASS_DIG: HSE oscillator bypassed with external
  *                    clock using a full-swing digital signal provided to OSC_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_HSEConfig(uint32_t State)
{
100015e4:	b580      	push	{r7, lr}
100015e6:	b084      	sub	sp, #16
100015e8:	af00      	add	r7, sp, #0
100015ea:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_HSE(State));

  /* Disable HSEON before configuring the HSE --------------*/
  WRITE_REG(RCC->OCENCLRR, RCC_OCENCLRR_HSEON);
100015ec:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100015f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
100015f4:	611a      	str	r2, [r3, #16]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100015f6:	f7ff f97f 	bl	100008f8 <HAL_GetTick>
100015fa:	60f8      	str	r0, [r7, #12]

  /* Wait till HSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
100015fc:	e008      	b.n	10001610 <HAL_RCC_HSEConfig+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100015fe:	f7ff f97b 	bl	100008f8 <HAL_GetTick>
10001602:	4602      	mov	r2, r0
10001604:	68fb      	ldr	r3, [r7, #12]
10001606:	1ad3      	subs	r3, r2, r3
10001608:	2b64      	cmp	r3, #100	@ 0x64
1000160a:	d901      	bls.n	10001610 <HAL_RCC_HSEConfig+0x2c>
    {
      return HAL_TIMEOUT;
1000160c:	2303      	movs	r3, #3
1000160e:	e050      	b.n	100016b2 <HAL_RCC_HSEConfig+0xce>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
10001610:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001614:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
1000161c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10001620:	d0ed      	beq.n	100015fe <HAL_RCC_HSEConfig+0x1a>
    }
  }

  /* Clear remaining bits */
  WRITE_REG(RCC->OCENCLRR, (RCC_OCENCLRR_DIGBYP | RCC_OCENSETR_HSEBYP));
10001622:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001626:	f44f 6290 	mov.w	r2, #1152	@ 0x480
1000162a:	611a      	str	r2, [r3, #16]

  /* Enable HSE if needed ---------------------------------------*/
  if (State != RCC_HSE_OFF)
1000162c:	687b      	ldr	r3, [r7, #4]
1000162e:	2b00      	cmp	r3, #0
10001630:	d03e      	beq.n	100016b0 <HAL_RCC_HSEConfig+0xcc>
  {
    if (State == RCC_HSE_BYPASS)
10001632:	687b      	ldr	r3, [r7, #4]
10001634:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
10001638:	d108      	bne.n	1000164c <HAL_RCC_HSEConfig+0x68>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
1000163a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000163e:	68db      	ldr	r3, [r3, #12]
10001640:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001644:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
10001648:	60d3      	str	r3, [r2, #12]
1000164a:	e013      	b.n	10001674 <HAL_RCC_HSEConfig+0x90>
    }
    else if (State == RCC_HSE_BYPASS_DIG)
1000164c:	687b      	ldr	r3, [r7, #4]
1000164e:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
10001652:	d10f      	bne.n	10001674 <HAL_RCC_HSEConfig+0x90>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENCLRR_DIGBYP);
10001654:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001658:	68db      	ldr	r3, [r3, #12]
1000165a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000165e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
10001662:	60d3      	str	r3, [r2, #12]
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
10001664:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001668:	68db      	ldr	r3, [r3, #12]
1000166a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000166e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
10001672:	60d3      	str	r3, [r2, #12]
    }

    /* Enable oscillator */
    SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEON);
10001674:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001678:	68db      	ldr	r3, [r3, #12]
1000167a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000167e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
10001682:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001684:	f7ff f938 	bl	100008f8 <HAL_GetTick>
10001688:	60f8      	str	r0, [r7, #12]

    /* Wait till HSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
1000168a:	e008      	b.n	1000169e <HAL_RCC_HSEConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
1000168c:	f7ff f934 	bl	100008f8 <HAL_GetTick>
10001690:	4602      	mov	r2, r0
10001692:	68fb      	ldr	r3, [r7, #12]
10001694:	1ad3      	subs	r3, r2, r3
10001696:	2b64      	cmp	r3, #100	@ 0x64
10001698:	d901      	bls.n	1000169e <HAL_RCC_HSEConfig+0xba>
      {
        return HAL_TIMEOUT;
1000169a:	2303      	movs	r3, #3
1000169c:	e009      	b.n	100016b2 <HAL_RCC_HSEConfig+0xce>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
1000169e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100016a2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
100016a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
100016aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
100016ae:	d1ed      	bne.n	1000168c <HAL_RCC_HSEConfig+0xa8>
      }
    }
  }

  return HAL_OK;
100016b0:	2300      	movs	r3, #0
}
100016b2:	4618      	mov	r0, r3
100016b4:	3710      	adds	r7, #16
100016b6:	46bd      	mov	sp, r7
100016b8:	bd80      	pop	{r7, pc}

100016ba <HAL_RCC_LSEConfig>:
  *            @arg RCC_LSE_BYPASS_DIG: LSE oscillator bypassed with external
  *                 clock using a full-swing digital signal provided to OSC32_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_LSEConfig(uint32_t State)
{
100016ba:	b580      	push	{r7, lr}
100016bc:	b084      	sub	sp, #16
100016be:	af00      	add	r7, sp, #0
100016c0:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_LSE(State));

  /* Turning LSE off is needed before configuring */
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
100016c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100016c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100016ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100016ce:	f023 0301 	bic.w	r3, r3, #1
100016d2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100016d6:	f7ff f90f 	bl	100008f8 <HAL_GetTick>
100016da:	60f8      	str	r0, [r7, #12]

  /* Wait till LSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100016dc:	e00a      	b.n	100016f4 <HAL_RCC_LSEConfig+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
100016de:	f7ff f90b 	bl	100008f8 <HAL_GetTick>
100016e2:	4602      	mov	r2, r0
100016e4:	68fb      	ldr	r3, [r7, #12]
100016e6:	1ad3      	subs	r3, r2, r3
100016e8:	f241 3288 	movw	r2, #5000	@ 0x1388
100016ec:	4293      	cmp	r3, r2
100016ee:	d901      	bls.n	100016f4 <HAL_RCC_LSEConfig+0x3a>
    {
      return HAL_TIMEOUT;
100016f0:	2303      	movs	r3, #3
100016f2:	e05b      	b.n	100017ac <HAL_RCC_LSEConfig+0xf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100016f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100016f8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100016fc:	f003 0304 	and.w	r3, r3, #4
10001700:	2b04      	cmp	r3, #4
10001702:	d0ec      	beq.n	100016de <HAL_RCC_LSEConfig+0x24>
    }
  }

  /* Clear remaining bits */
  CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEBYP | RCC_BDCR_DIGBYP));
10001704:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001708:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
1000170c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001710:	f023 030a 	bic.w	r3, r3, #10
10001714:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140

  /* Enable LSE if needed */
  if (State != RCC_LSE_OFF)
10001718:	687b      	ldr	r3, [r7, #4]
1000171a:	2b00      	cmp	r3, #0
1000171c:	d045      	beq.n	100017aa <HAL_RCC_LSEConfig+0xf0>
  {
    if (State == RCC_LSE_BYPASS)
1000171e:	687b      	ldr	r3, [r7, #4]
10001720:	2b03      	cmp	r3, #3
10001722:	d10a      	bne.n	1000173a <HAL_RCC_LSEConfig+0x80>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10001724:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001728:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
1000172c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001730:	f043 0302 	orr.w	r3, r3, #2
10001734:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
10001738:	e016      	b.n	10001768 <HAL_RCC_LSEConfig+0xae>
    }
    else if (State == RCC_LSE_BYPASS_DIG)
1000173a:	687b      	ldr	r3, [r7, #4]
1000173c:	2b0b      	cmp	r3, #11
1000173e:	d113      	bne.n	10001768 <HAL_RCC_LSEConfig+0xae>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_DIGBYP);
10001740:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001744:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
10001748:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000174c:	f043 0308 	orr.w	r3, r3, #8
10001750:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10001754:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001758:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
1000175c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001760:	f043 0302 	orr.w	r3, r3, #2
10001764:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
    }

    /* Enable oscillator */
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
10001768:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000176c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
10001770:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001774:	f043 0301 	orr.w	r3, r3, #1
10001778:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1000177c:	f7ff f8bc 	bl	100008f8 <HAL_GetTick>
10001780:	60f8      	str	r0, [r7, #12]

    /* Wait till LSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
10001782:	e00a      	b.n	1000179a <HAL_RCC_LSEConfig+0xe0>
    {
      if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
10001784:	f7ff f8b8 	bl	100008f8 <HAL_GetTick>
10001788:	4602      	mov	r2, r0
1000178a:	68fb      	ldr	r3, [r7, #12]
1000178c:	1ad3      	subs	r3, r2, r3
1000178e:	f241 3288 	movw	r2, #5000	@ 0x1388
10001792:	4293      	cmp	r3, r2
10001794:	d901      	bls.n	1000179a <HAL_RCC_LSEConfig+0xe0>
      {
        return HAL_TIMEOUT;
10001796:	2303      	movs	r3, #3
10001798:	e008      	b.n	100017ac <HAL_RCC_LSEConfig+0xf2>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1000179a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000179e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100017a2:	f003 0304 	and.w	r3, r3, #4
100017a6:	2b04      	cmp	r3, #4
100017a8:	d1ec      	bne.n	10001784 <HAL_RCC_LSEConfig+0xca>
      }
    }
  } /* Enable LSE if needed */

  return HAL_OK;
100017aa:	2300      	movs	r3, #0
}
100017ac:	4618      	mov	r0, r3
100017ae:	3710      	adds	r7, #16
100017b0:	46bd      	mov	sp, r7
100017b2:	bd80      	pop	{r7, pc}

100017b4 <RCC_PLL1_Config>:

HAL_StatusTypeDef RCC_PLL1_Config(RCC_PLLInitTypeDef *pll1)
{
100017b4:	b580      	push	{r7, lr}
100017b6:	b084      	sub	sp, #16
100017b8:	af00      	add	r7, sp, #0
100017ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll1->PLLState));
  if ((pll1->PLLState) != RCC_PLL_NONE)
100017bc:	687b      	ldr	r3, [r7, #4]
100017be:	681b      	ldr	r3, [r3, #0]
100017c0:	2b00      	cmp	r3, #0
100017c2:	f000 8174 	beq.w	10001aae <RCC_PLL1_Config+0x2fa>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL1_IN_USE()) /* If not used then */
100017c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100017ca:	6a1b      	ldr	r3, [r3, #32]
100017cc:	f003 0303 	and.w	r3, r3, #3
100017d0:	2b02      	cmp	r3, #2
100017d2:	d108      	bne.n	100017e6 <RCC_PLL1_Config+0x32>
100017d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100017d8:	6a1b      	ldr	r3, [r3, #32]
100017da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100017de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100017e2:	f000 8162 	beq.w	10001aaa <RCC_PLL1_Config+0x2f6>
100017e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100017ea:	6a1b      	ldr	r3, [r3, #32]
100017ec:	f003 0303 	and.w	r3, r3, #3
100017f0:	2b03      	cmp	r3, #3
100017f2:	d108      	bne.n	10001806 <RCC_PLL1_Config+0x52>
100017f4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100017f8:	6a1b      	ldr	r3, [r3, #32]
100017fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100017fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001802:	f000 8152 	beq.w	10001aaa <RCC_PLL1_Config+0x2f6>
    {
      if ((pll1->PLLState) == RCC_PLL_ON)
10001806:	687b      	ldr	r3, [r7, #4]
10001808:	681b      	ldr	r3, [r3, #0]
1000180a:	2b02      	cmp	r3, #2
1000180c:	f040 8123 	bne.w	10001a56 <RCC_PLL1_Config+0x2a2>
        assert_param(IS_RCC_PLLP1_VALUE(pll1->PLLP));
        assert_param(IS_RCC_PLLQ1_VALUE(pll1->PLLQ));
        assert_param(IS_RCC_PLLR1_VALUE(pll1->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10001810:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001818:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000181c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
10001820:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        /* Disable the main PLL. */
        __HAL_RCC_PLL1_DISABLE();
10001824:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001828:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
1000182c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001830:	f023 0301 	bic.w	r3, r3, #1
10001834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001838:	f7ff f85e 	bl	100008f8 <HAL_GetTick>
1000183c:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
1000183e:	e008      	b.n	10001852 <RCC_PLL1_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10001840:	f7ff f85a 	bl	100008f8 <HAL_GetTick>
10001844:	4602      	mov	r2, r0
10001846:	68fb      	ldr	r3, [r7, #12]
10001848:	1ad3      	subs	r3, r2, r3
1000184a:	2b64      	cmp	r3, #100	@ 0x64
1000184c:	d901      	bls.n	10001852 <RCC_PLL1_Config+0x9e>
          {
            return HAL_TIMEOUT;
1000184e:	2303      	movs	r3, #3
10001850:	e12e      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10001852:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
1000185a:	f003 0302 	and.w	r3, r3, #2
1000185e:	2b02      	cmp	r3, #2
10001860:	d0ee      	beq.n	10001840 <RCC_PLL1_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL2_IN_USE())
10001862:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001868:	f003 0307 	and.w	r3, r3, #7
1000186c:	2b02      	cmp	r3, #2
1000186e:	d112      	bne.n	10001896 <RCC_PLL1_Config+0xe2>
10001870:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001876:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
1000187a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
1000187e:	d10a      	bne.n	10001896 <RCC_PLL1_Config+0xe2>
        {
          if (pll1->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
10001880:	687b      	ldr	r3, [r7, #4]
10001882:	685a      	ldr	r2, [r3, #4]
10001884:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1000188a:	f003 0303 	and.w	r3, r3, #3
1000188e:	429a      	cmp	r2, r3
10001890:	d00c      	beq.n	100018ac <RCC_PLL1_Config+0xf8>
          {
            return HAL_ERROR;
10001892:	2301      	movs	r3, #1
10001894:	e10c      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll1->PLLSource);
10001896:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1000189c:	f023 0203 	bic.w	r2, r3, #3
100018a0:	687b      	ldr	r3, [r7, #4]
100018a2:	685b      	ldr	r3, [r3, #4]
100018a4:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100018a8:	4313      	orrs	r3, r2
100018aa:	628b      	str	r3, [r1, #40]	@ 0x28
        }

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
100018ac:	e008      	b.n	100018c0 <RCC_PLL1_Config+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100018ae:	f7ff f823 	bl	100008f8 <HAL_GetTick>
100018b2:	4602      	mov	r2, r0
100018b4:	68fb      	ldr	r3, [r7, #12]
100018b6:	1ad3      	subs	r3, r2, r3
100018b8:	2b64      	cmp	r3, #100	@ 0x64
100018ba:	d901      	bls.n	100018c0 <RCC_PLL1_Config+0x10c>
          {
            return HAL_TIMEOUT;
100018bc:	2303      	movs	r3, #3
100018be:	e0f7      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
100018c0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100018c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100018c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100018ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100018ce:	d1ee      	bne.n	100018ae <RCC_PLL1_Config+0xfa>
          }
        }

        /* Configure the PLL1 multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(
100018d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100018d4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
100018d8:	4b77      	ldr	r3, [pc, #476]	@ (10001ab8 <RCC_PLL1_Config+0x304>)
100018da:	4013      	ands	r3, r2
100018dc:	687a      	ldr	r2, [r7, #4]
100018de:	68d2      	ldr	r2, [r2, #12]
100018e0:	1e51      	subs	r1, r2, #1
100018e2:	687a      	ldr	r2, [r7, #4]
100018e4:	6892      	ldr	r2, [r2, #8]
100018e6:	3a01      	subs	r2, #1
100018e8:	0412      	lsls	r2, r2, #16
100018ea:	430a      	orrs	r2, r1
100018ec:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100018f0:	4313      	orrs	r3, r2
100018f2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
100018f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100018fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
100018fe:	f023 137f 	bic.w	r3, r3, #8323199	@ 0x7f007f
10001902:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
10001906:	687a      	ldr	r2, [r7, #4]
10001908:	6912      	ldr	r2, [r2, #16]
1000190a:	1e51      	subs	r1, r2, #1
1000190c:	687a      	ldr	r2, [r7, #4]
1000190e:	6952      	ldr	r2, [r2, #20]
10001910:	3a01      	subs	r2, #1
10001912:	0212      	lsls	r2, r2, #8
10001914:	4311      	orrs	r1, r2
10001916:	687a      	ldr	r2, [r7, #4]
10001918:	6992      	ldr	r2, [r2, #24]
1000191a:	3a01      	subs	r2, #1
1000191c:	0412      	lsls	r2, r2, #16
1000191e:	430a      	orrs	r2, r1
10001920:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001924:	4313      	orrs	r3, r2
10001926:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
          pll1->PLLQ,
          pll1->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL1FRACV_DISABLE(); /*Set FRACLE to '0' */
1000192a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000192e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10001932:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
1000193a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll1->PLLMODE == RCC_PLL_INTEGER))
1000193e:	687b      	ldr	r3, [r7, #4]
10001940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001942:	2b02      	cmp	r3, #2
10001944:	d003      	beq.n	1000194e <RCC_PLL1_Config+0x19a>
10001946:	687b      	ldr	r3, [r7, #4]
10001948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
1000194a:	2b00      	cmp	r3, #0
1000194c:	d10c      	bne.n	10001968 <RCC_PLL1_Config+0x1b4>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL1FRACV_CONFIG(0U); /* Set FRACV to '0' */
1000194e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10001956:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000195a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
1000195e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
10001962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
10001966:	e00f      	b.n	10001988 <RCC_PLL1_Config+0x1d4>
        }
        else
        {
          /* Configure PLL  PLL1FRACV  in fractional mode*/
          __HAL_RCC_PLL1FRACV_CONFIG(pll1->PLLFRACV);
10001968:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000196c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10001970:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10001974:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
10001978:	687a      	ldr	r2, [r7, #4]
1000197a:	6a12      	ldr	r2, [r2, #32]
1000197c:	00d2      	lsls	r2, r2, #3
1000197e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001982:	4313      	orrs	r3, r2
10001984:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
        }
        __HAL_RCC_PLL1FRACV_ENABLE(); /* Set FRACLE to 1 */
10001988:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000198c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10001990:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
10001998:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c


        /* Configure the Spread Control */
        if (pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
1000199c:	687b      	ldr	r3, [r7, #4]
1000199e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100019a0:	2b02      	cmp	r3, #2
100019a2:	d124      	bne.n	100019ee <RCC_PLL1_Config+0x23a>
          assert_param(IS_RCC_SSCG_MODE(pll1->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll1->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll1->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll1->MOD_PER));

          __HAL_RCC_PLL1CSGCONFIG(pll1->MOD_PER, pll1->TPDFN_DIS, pll1->RPDFN_DIS,
100019a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100019a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
100019ac:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
100019b0:	687b      	ldr	r3, [r7, #4]
100019b2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
100019b4:	687b      	ldr	r3, [r7, #4]
100019b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
100019b8:	4319      	orrs	r1, r3
100019ba:	687b      	ldr	r3, [r7, #4]
100019bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100019be:	4319      	orrs	r1, r3
100019c0:	687b      	ldr	r3, [r7, #4]
100019c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
100019c4:	4319      	orrs	r1, r3
100019c6:	687b      	ldr	r3, [r7, #4]
100019c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
100019ca:	041b      	lsls	r3, r3, #16
100019cc:	430b      	orrs	r3, r1
100019ce:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100019d2:	4313      	orrs	r3, r2
100019d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
                                  pll1->SSCG_MODE, pll1->INC_STEP);

          __HAL_RCC_PLL1_SSMODE_ENABLE();
100019d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100019dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
100019e0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100019e4:	f043 0304 	orr.w	r3, r3, #4
100019e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
100019ec:	e009      	b.n	10001a02 <RCC_PLL1_Config+0x24e>
        }
        else
        {
          __HAL_RCC_PLL1_SSMODE_DISABLE();
100019ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100019f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
100019f6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100019fa:	f023 0304 	bic.w	r3, r3, #4
100019fe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        }

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
10001a02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001a0a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001a0e:	f043 0301 	orr.w	r3, r3, #1
10001a12:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001a16:	f7fe ff6f 	bl	100008f8 <HAL_GetTick>
10001a1a:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10001a1c:	e008      	b.n	10001a30 <RCC_PLL1_Config+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10001a1e:	f7fe ff6b 	bl	100008f8 <HAL_GetTick>
10001a22:	4602      	mov	r2, r0
10001a24:	68fb      	ldr	r3, [r7, #12]
10001a26:	1ad3      	subs	r3, r2, r3
10001a28:	2b64      	cmp	r3, #100	@ 0x64
10001a2a:	d901      	bls.n	10001a30 <RCC_PLL1_Config+0x27c>
          {
            return HAL_TIMEOUT;
10001a2c:	2303      	movs	r3, #3
10001a2e:	e03f      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10001a30:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001a38:	f003 0302 	and.w	r3, r3, #2
10001a3c:	2b02      	cmp	r3, #2
10001a3e:	d1ee      	bne.n	10001a1e <RCC_PLL1_Config+0x26a>
          }
        }
        /* Enable post-dividers */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10001a40:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001a48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001a4c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
10001a50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      if ((pll1->PLLState) == RCC_PLL_ON)
10001a54:	e02b      	b.n	10001aae <RCC_PLL1_Config+0x2fa>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10001a56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001a5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
10001a66:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
10001a6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001a72:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10001a76:	f023 0301 	bic.w	r3, r3, #1
10001a7a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10001a7e:	f7fe ff3b 	bl	100008f8 <HAL_GetTick>
10001a82:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10001a84:	e008      	b.n	10001a98 <RCC_PLL1_Config+0x2e4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10001a86:	f7fe ff37 	bl	100008f8 <HAL_GetTick>
10001a8a:	4602      	mov	r2, r0
10001a8c:	68fb      	ldr	r3, [r7, #12]
10001a8e:	1ad3      	subs	r3, r2, r3
10001a90:	2b64      	cmp	r3, #100	@ 0x64
10001a92:	d901      	bls.n	10001a98 <RCC_PLL1_Config+0x2e4>
          {
            return HAL_TIMEOUT;
10001a94:	2303      	movs	r3, #3
10001a96:	e00b      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10001a98:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001a9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001aa0:	f003 0302 	and.w	r3, r3, #2
10001aa4:	2b02      	cmp	r3, #2
10001aa6:	d0ee      	beq.n	10001a86 <RCC_PLL1_Config+0x2d2>
      if ((pll1->PLLState) == RCC_PLL_ON)
10001aa8:	e001      	b.n	10001aae <RCC_PLL1_Config+0x2fa>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10001aaa:	2301      	movs	r3, #1
10001aac:	e000      	b.n	10001ab0 <RCC_PLL1_Config+0x2fc>
    }
  }
  return HAL_OK;
10001aae:	2300      	movs	r3, #0

}
10001ab0:	4618      	mov	r0, r3
10001ab2:	3710      	adds	r7, #16
10001ab4:	46bd      	mov	sp, r7
10001ab6:	bd80      	pop	{r7, pc}
10001ab8:	ffc0fe00 	.word	0xffc0fe00

10001abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct)
{
10001abc:	b580      	push	{r7, lr}
10001abe:	b084      	sub	sp, #16
10001ac0:	af00      	add	r7, sp, #0
10001ac2:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
10001ac4:	2300      	movs	r3, #0
10001ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
10001ac8:	687b      	ldr	r3, [r7, #4]
10001aca:	2b00      	cmp	r3, #0
10001acc:	d101      	bne.n	10001ad2 <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
10001ace:	2301      	movs	r3, #1
10001ad0:	e102      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
  }

  assert_param(IS_RCC_CLOCKTYPETYPE(RCC_ClkInitStruct->ClockType));

  /* Configure MPU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_MPU) == RCC_CLOCKTYPE_MPU)
10001ad2:	687b      	ldr	r3, [r7, #4]
10001ad4:	681b      	ldr	r3, [r3, #0]
10001ad6:	f003 0301 	and.w	r3, r3, #1
10001ada:	2b00      	cmp	r3, #0
10001adc:	d00b      	beq.n	10001af6 <HAL_RCC_ClockConfig+0x3a>
  {
    status = RCC_MPUConfig(&(RCC_ClkInitStruct->MPUInit));
10001ade:	687b      	ldr	r3, [r7, #4]
10001ae0:	3304      	adds	r3, #4
10001ae2:	4618      	mov	r0, r3
10001ae4:	f000 f8fc 	bl	10001ce0 <RCC_MPUConfig>
10001ae8:	4603      	mov	r3, r0
10001aea:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10001aec:	7bfb      	ldrb	r3, [r7, #15]
10001aee:	2b00      	cmp	r3, #0
10001af0:	d001      	beq.n	10001af6 <HAL_RCC_ClockConfig+0x3a>
    {
      return status;
10001af2:	7bfb      	ldrb	r3, [r7, #15]
10001af4:	e0f0      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure AXISS block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_ACLK) == RCC_CLOCKTYPE_ACLK)
10001af6:	687b      	ldr	r3, [r7, #4]
10001af8:	681b      	ldr	r3, [r3, #0]
10001afa:	f003 0302 	and.w	r3, r3, #2
10001afe:	2b00      	cmp	r3, #0
10001b00:	d00b      	beq.n	10001b1a <HAL_RCC_ClockConfig+0x5e>
  {
    status = RCC_AXISSConfig(&(RCC_ClkInitStruct->AXISSInit));
10001b02:	687b      	ldr	r3, [r7, #4]
10001b04:	330c      	adds	r3, #12
10001b06:	4618      	mov	r0, r3
10001b08:	f000 f960 	bl	10001dcc <RCC_AXISSConfig>
10001b0c:	4603      	mov	r3, r0
10001b0e:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10001b10:	7bfb      	ldrb	r3, [r7, #15]
10001b12:	2b00      	cmp	r3, #0
10001b14:	d001      	beq.n	10001b1a <HAL_RCC_ClockConfig+0x5e>
    {
      return status;
10001b16:	7bfb      	ldrb	r3, [r7, #15]
10001b18:	e0de      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure MCU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
10001b1a:	687b      	ldr	r3, [r7, #4]
10001b1c:	681b      	ldr	r3, [r3, #0]
10001b1e:	f003 0304 	and.w	r3, r3, #4
10001b22:	2b00      	cmp	r3, #0
10001b24:	d00b      	beq.n	10001b3e <HAL_RCC_ClockConfig+0x82>
  {
    status = RCC_MCUConfig(&(RCC_ClkInitStruct->MCUInit));
10001b26:	687b      	ldr	r3, [r7, #4]
10001b28:	3314      	adds	r3, #20
10001b2a:	4618      	mov	r0, r3
10001b2c:	f000 f9e6 	bl	10001efc <RCC_MCUConfig>
10001b30:	4603      	mov	r3, r0
10001b32:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10001b34:	7bfb      	ldrb	r3, [r7, #15]
10001b36:	2b00      	cmp	r3, #0
10001b38:	d001      	beq.n	10001b3e <HAL_RCC_ClockConfig+0x82>
    {
      return status;
10001b3a:	7bfb      	ldrb	r3, [r7, #15]
10001b3c:	e0cc      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure APB4 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
10001b3e:	687b      	ldr	r3, [r7, #4]
10001b40:	681b      	ldr	r3, [r3, #0]
10001b42:	f003 0308 	and.w	r3, r3, #8
10001b46:	2b00      	cmp	r3, #0
10001b48:	d020      	beq.n	10001b8c <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_APB4DIV(RCC_ClkInitStruct->APB4_Div));
    /* Set APB4 division factor */
    __HAL_RCC_APB4_DIV(RCC_ClkInitStruct->APB4_Div);
10001b4a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
10001b50:	f023 0207 	bic.w	r2, r3, #7
10001b54:	687b      	ldr	r3, [r7, #4]
10001b56:	69db      	ldr	r3, [r3, #28]
10001b58:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001b5c:	4313      	orrs	r3, r2
10001b5e:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001b60:	f7fe feca 	bl	100008f8 <HAL_GetTick>
10001b64:	60b8      	str	r0, [r7, #8]

    /* Wait till APB4 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
10001b66:	e009      	b.n	10001b7c <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001b68:	f7fe fec6 	bl	100008f8 <HAL_GetTick>
10001b6c:	4602      	mov	r2, r0
10001b6e:	68bb      	ldr	r3, [r7, #8]
10001b70:	1ad3      	subs	r3, r2, r3
10001b72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001b76:	d901      	bls.n	10001b7c <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
10001b78:	2303      	movs	r3, #3
10001b7a:	e0ad      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
10001b7c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
10001b82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001b86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001b8a:	d1ed      	bne.n	10001b68 <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Configure APB5 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
10001b8c:	687b      	ldr	r3, [r7, #4]
10001b8e:	681b      	ldr	r3, [r3, #0]
10001b90:	f003 0310 	and.w	r3, r3, #16
10001b94:	2b00      	cmp	r3, #0
10001b96:	d020      	beq.n	10001bda <HAL_RCC_ClockConfig+0x11e>
  {
    assert_param(IS_RCC_APB5DIV(RCC_ClkInitStruct->APB5_Div));
    /* Set APB5 division factor */
    __HAL_RCC_APB5_DIV(RCC_ClkInitStruct->APB5_Div);
10001b98:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
10001b9e:	f023 0207 	bic.w	r2, r3, #7
10001ba2:	687b      	ldr	r3, [r7, #4]
10001ba4:	6a1b      	ldr	r3, [r3, #32]
10001ba6:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001baa:	4313      	orrs	r3, r2
10001bac:	640b      	str	r3, [r1, #64]	@ 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001bae:	f7fe fea3 	bl	100008f8 <HAL_GetTick>
10001bb2:	60b8      	str	r0, [r7, #8]

    /* Wait till APB5 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10001bb4:	e009      	b.n	10001bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001bb6:	f7fe fe9f 	bl	100008f8 <HAL_GetTick>
10001bba:	4602      	mov	r2, r0
10001bbc:	68bb      	ldr	r3, [r7, #8]
10001bbe:	1ad3      	subs	r3, r2, r3
10001bc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001bc4:	d901      	bls.n	10001bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
10001bc6:	2303      	movs	r3, #3
10001bc8:	e086      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10001bca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
10001bd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001bd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001bd8:	d1ed      	bne.n	10001bb6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Configure APB1 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
10001bda:	687b      	ldr	r3, [r7, #4]
10001bdc:	681b      	ldr	r3, [r3, #0]
10001bde:	f003 0320 	and.w	r3, r3, #32
10001be2:	2b00      	cmp	r3, #0
10001be4:	d023      	beq.n	10001c2e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_APB1DIV(RCC_ClkInitStruct->APB1_Div));
    /* Set APB1 division factor */
    __HAL_RCC_APB1_DIV(RCC_ClkInitStruct->APB1_Div);
10001be6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001bea:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
10001bee:	f023 0207 	bic.w	r2, r3, #7
10001bf2:	687b      	ldr	r3, [r7, #4]
10001bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001bf6:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001bfa:	4313      	orrs	r3, r2
10001bfc:	f8c1 3834 	str.w	r3, [r1, #2100]	@ 0x834

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001c00:	f7fe fe7a 	bl	100008f8 <HAL_GetTick>
10001c04:	60b8      	str	r0, [r7, #8]

    /* Wait till APB1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10001c06:	e009      	b.n	10001c1c <HAL_RCC_ClockConfig+0x160>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001c08:	f7fe fe76 	bl	100008f8 <HAL_GetTick>
10001c0c:	4602      	mov	r2, r0
10001c0e:	68bb      	ldr	r3, [r7, #8]
10001c10:	1ad3      	subs	r3, r2, r3
10001c12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001c16:	d901      	bls.n	10001c1c <HAL_RCC_ClockConfig+0x160>
      {
        return HAL_TIMEOUT;
10001c18:	2303      	movs	r3, #3
10001c1a:	e05d      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10001c1c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001c20:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
10001c24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001c28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001c2c:	d1ec      	bne.n	10001c08 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }

  /* Configure APB2 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
10001c2e:	687b      	ldr	r3, [r7, #4]
10001c30:	681b      	ldr	r3, [r3, #0]
10001c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
10001c36:	2b00      	cmp	r3, #0
10001c38:	d023      	beq.n	10001c82 <HAL_RCC_ClockConfig+0x1c6>
  {
    assert_param(IS_RCC_APB2DIV(RCC_ClkInitStruct->APB2_Div));
    /* Set APB2 division factor */
    __HAL_RCC_APB2_DIV(RCC_ClkInitStruct->APB2_Div);
10001c3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001c3e:	f8d3 3838 	ldr.w	r3, [r3, #2104]	@ 0x838
10001c42:	f023 0207 	bic.w	r2, r3, #7
10001c46:	687b      	ldr	r3, [r7, #4]
10001c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10001c4a:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001c4e:	4313      	orrs	r3, r2
10001c50:	f8c1 3838 	str.w	r3, [r1, #2104]	@ 0x838

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001c54:	f7fe fe50 	bl	100008f8 <HAL_GetTick>
10001c58:	60b8      	str	r0, [r7, #8]

    /* Wait till APB2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
10001c5a:	e009      	b.n	10001c70 <HAL_RCC_ClockConfig+0x1b4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001c5c:	f7fe fe4c 	bl	100008f8 <HAL_GetTick>
10001c60:	4602      	mov	r2, r0
10001c62:	68bb      	ldr	r3, [r7, #8]
10001c64:	1ad3      	subs	r3, r2, r3
10001c66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001c6a:	d901      	bls.n	10001c70 <HAL_RCC_ClockConfig+0x1b4>
      {
        return HAL_TIMEOUT;
10001c6c:	2303      	movs	r3, #3
10001c6e:	e033      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
10001c70:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001c74:	f8d3 3838 	ldr.w	r3, [r3, #2104]	@ 0x838
10001c78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001c7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001c80:	d1ec      	bne.n	10001c5c <HAL_RCC_ClockConfig+0x1a0>
      }
    }
  }

  /* Configure APB3 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
10001c82:	687b      	ldr	r3, [r7, #4]
10001c84:	681b      	ldr	r3, [r3, #0]
10001c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
10001c8a:	2b00      	cmp	r3, #0
10001c8c:	d023      	beq.n	10001cd6 <HAL_RCC_ClockConfig+0x21a>
  {
    assert_param(IS_RCC_APB3DIV(RCC_ClkInitStruct->APB3_Div));
    /* Set APB3 division factor */
    __HAL_RCC_APB3_DIV(RCC_ClkInitStruct->APB3_Div);
10001c8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001c92:	f8d3 383c 	ldr.w	r3, [r3, #2108]	@ 0x83c
10001c96:	f023 0207 	bic.w	r2, r3, #7
10001c9a:	687b      	ldr	r3, [r7, #4]
10001c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10001c9e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001ca2:	4313      	orrs	r3, r2
10001ca4:	f8c1 383c 	str.w	r3, [r1, #2108]	@ 0x83c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001ca8:	f7fe fe26 	bl	100008f8 <HAL_GetTick>
10001cac:	60b8      	str	r0, [r7, #8]

    /* Wait till APB3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
10001cae:	e009      	b.n	10001cc4 <HAL_RCC_ClockConfig+0x208>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001cb0:	f7fe fe22 	bl	100008f8 <HAL_GetTick>
10001cb4:	4602      	mov	r2, r0
10001cb6:	68bb      	ldr	r3, [r7, #8]
10001cb8:	1ad3      	subs	r3, r2, r3
10001cba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001cbe:	d901      	bls.n	10001cc4 <HAL_RCC_ClockConfig+0x208>
      {
        return HAL_TIMEOUT;
10001cc0:	2303      	movs	r3, #3
10001cc2:	e009      	b.n	10001cd8 <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
10001cc4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001cc8:	f8d3 383c 	ldr.w	r3, [r3, #2108]	@ 0x83c
10001ccc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001cd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001cd4:	d1ec      	bne.n	10001cb0 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  return HAL_OK;
10001cd6:	2300      	movs	r3, #0
}
10001cd8:	4618      	mov	r0, r3
10001cda:	3710      	adds	r7, #16
10001cdc:	46bd      	mov	sp, r7
10001cde:	bd80      	pop	{r7, pc}

10001ce0 <RCC_MPUConfig>:

HAL_StatusTypeDef RCC_MPUConfig(RCC_MPUInitTypeDef *RCC_MPUInitStruct)
{
10001ce0:	b580      	push	{r7, lr}
10001ce2:	b084      	sub	sp, #16
10001ce4:	af00      	add	r7, sp, #0
10001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  assert_param(IS_RCC_MPUSOURCE(RCC_MPUInitStruct->MPU_Clock));

  /* Ensure clock source is ready*/
  switch (RCC_MPUInitStruct->MPU_Clock)
10001ce8:	687b      	ldr	r3, [r7, #4]
10001cea:	681b      	ldr	r3, [r3, #0]
10001cec:	2b03      	cmp	r3, #3
10001cee:	d840      	bhi.n	10001d72 <RCC_MPUConfig+0x92>
10001cf0:	a201      	add	r2, pc, #4	@ (adr r2, 10001cf8 <RCC_MPUConfig+0x18>)
10001cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10001cf6:	bf00      	nop
10001cf8:	10001d09 	.word	0x10001d09
10001cfc:	10001d1d 	.word	0x10001d1d
10001d00:	10001d33 	.word	0x10001d33
10001d04:	10001d47 	.word	0x10001d47
  {
    case (RCC_MPUSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10001d08:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d0c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001d10:	f003 0301 	and.w	r3, r3, #1
10001d14:	2b01      	cmp	r3, #1
10001d16:	d02e      	beq.n	10001d76 <RCC_MPUConfig+0x96>
      {
        return HAL_ERROR;
10001d18:	2301      	movs	r3, #1
10001d1a:	e053      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10001d1c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d20:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
10001d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10001d2c:	d025      	beq.n	10001d7a <RCC_MPUConfig+0x9a>
      {
        return HAL_ERROR;
10001d2e:	2301      	movs	r3, #1
10001d30:	e048      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_PLL1):
    {
      /* Check the PLL1 ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10001d32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001d3a:	f003 0302 	and.w	r3, r3, #2
10001d3e:	2b02      	cmp	r3, #2
10001d40:	d01d      	beq.n	10001d7e <RCC_MPUConfig+0x9e>
      {
        return HAL_ERROR;
10001d42:	2301      	movs	r3, #1
10001d44:	e03e      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
    case (RCC_MPUSOURCE_MPUDIV):
    {
      assert_param(IS_RCC_MPUDIV(RCC_MPUInitStruct->MPU_Div));

      /* Check the PLL1 ready flag (as PLL1_P is the MPUDIV source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10001d46:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10001d4e:	f003 0302 	and.w	r3, r3, #2
10001d52:	2b02      	cmp	r3, #2
10001d54:	d001      	beq.n	10001d5a <RCC_MPUConfig+0x7a>
      {
        return HAL_ERROR;
10001d56:	2301      	movs	r3, #1
10001d58:	e034      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
      }

      /* Set MPU division factor */
      __HAL_RCC_MPU_DIV(RCC_MPUInitStruct->MPU_Div);
10001d5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10001d60:	f023 0207 	bic.w	r2, r3, #7
10001d64:	687b      	ldr	r3, [r7, #4]
10001d66:	685b      	ldr	r3, [r3, #4]
10001d68:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001d6c:	4313      	orrs	r3, r2
10001d6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

      break;
10001d70:	e006      	b.n	10001d80 <RCC_MPUConfig+0xa0>
    }

    default:
      /* This case is impossible */
      return HAL_ERROR;
10001d72:	2301      	movs	r3, #1
10001d74:	e026      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
      break;
10001d76:	bf00      	nop
10001d78:	e002      	b.n	10001d80 <RCC_MPUConfig+0xa0>
      break;
10001d7a:	bf00      	nop
10001d7c:	e000      	b.n	10001d80 <RCC_MPUConfig+0xa0>
      break;
10001d7e:	bf00      	nop
      break;
  }

  /* Set MPU clock source */
  __HAL_RCC_MPU_SOURCE(RCC_MPUInitStruct->MPU_Clock);
10001d80:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001d84:	6a1b      	ldr	r3, [r3, #32]
10001d86:	f023 0203 	bic.w	r2, r3, #3
10001d8a:	687b      	ldr	r3, [r7, #4]
10001d8c:	681b      	ldr	r3, [r3, #0]
10001d8e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001d92:	4313      	orrs	r3, r2
10001d94:	620b      	str	r3, [r1, #32]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10001d96:	f7fe fdaf 	bl	100008f8 <HAL_GetTick>
10001d9a:	60f8      	str	r0, [r7, #12]

  /* Wait till MPU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10001d9c:	e009      	b.n	10001db2 <RCC_MPUConfig+0xd2>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001d9e:	f7fe fdab 	bl	100008f8 <HAL_GetTick>
10001da2:	4602      	mov	r2, r0
10001da4:	68fb      	ldr	r3, [r7, #12]
10001da6:	1ad3      	subs	r3, r2, r3
10001da8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001dac:	d901      	bls.n	10001db2 <RCC_MPUConfig+0xd2>
    {
      return HAL_TIMEOUT;
10001dae:	2303      	movs	r3, #3
10001db0:	e008      	b.n	10001dc4 <RCC_MPUConfig+0xe4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10001db2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001db6:	6a1b      	ldr	r3, [r3, #32]
10001db8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001dbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001dc0:	d1ed      	bne.n	10001d9e <RCC_MPUConfig+0xbe>

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
#endif

  return HAL_OK;
10001dc2:	2300      	movs	r3, #0
}
10001dc4:	4618      	mov	r0, r3
10001dc6:	3710      	adds	r7, #16
10001dc8:	46bd      	mov	sp, r7
10001dca:	bd80      	pop	{r7, pc}

10001dcc <RCC_AXISSConfig>:


HAL_StatusTypeDef RCC_AXISSConfig(RCC_AXISSInitTypeDef *RCC_AXISSInitStruct)
{
10001dcc:	b580      	push	{r7, lr}
10001dce:	b084      	sub	sp, #16
10001dd0:	af00      	add	r7, sp, #0
10001dd2:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_AXISSOURCE(RCC_AXISSInitStruct->AXI_Clock));
  assert_param(IS_RCC_AXIDIV(RCC_AXISSInitStruct->AXI_Div));

  /* Ensure clock source is ready*/
  switch (RCC_AXISSInitStruct->AXI_Clock)
10001dd4:	687b      	ldr	r3, [r7, #4]
10001dd6:	681b      	ldr	r3, [r3, #0]
10001dd8:	2b02      	cmp	r3, #2
10001dda:	d01b      	beq.n	10001e14 <RCC_AXISSConfig+0x48>
10001ddc:	2b02      	cmp	r3, #2
10001dde:	d823      	bhi.n	10001e28 <RCC_AXISSConfig+0x5c>
10001de0:	2b00      	cmp	r3, #0
10001de2:	d002      	beq.n	10001dea <RCC_AXISSConfig+0x1e>
10001de4:	2b01      	cmp	r3, #1
10001de6:	d00a      	beq.n	10001dfe <RCC_AXISSConfig+0x32>
      }
      break;
    }

    default:
      break;
10001de8:	e01e      	b.n	10001e28 <RCC_AXISSConfig+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10001dea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001dee:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001df2:	f003 0301 	and.w	r3, r3, #1
10001df6:	2b01      	cmp	r3, #1
10001df8:	d018      	beq.n	10001e2c <RCC_AXISSConfig+0x60>
        return HAL_ERROR;
10001dfa:	2301      	movs	r3, #1
10001dfc:	e079      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10001dfe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001e02:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
10001e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10001e0e:	d00f      	beq.n	10001e30 <RCC_AXISSConfig+0x64>
        return HAL_ERROR;
10001e10:	2301      	movs	r3, #1
10001e12:	e06e      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10001e14:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10001e1c:	f003 0302 	and.w	r3, r3, #2
10001e20:	2b02      	cmp	r3, #2
10001e22:	d007      	beq.n	10001e34 <RCC_AXISSConfig+0x68>
        return HAL_ERROR;
10001e24:	2301      	movs	r3, #1
10001e26:	e064      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
      break;
10001e28:	bf00      	nop
10001e2a:	e004      	b.n	10001e36 <RCC_AXISSConfig+0x6a>
      break;
10001e2c:	bf00      	nop
10001e2e:	e002      	b.n	10001e36 <RCC_AXISSConfig+0x6a>
      break;
10001e30:	bf00      	nop
10001e32:	e000      	b.n	10001e36 <RCC_AXISSConfig+0x6a>
      break;
10001e34:	bf00      	nop

  }

  /* Set AXISS clock source */
  __HAL_RCC_AXISS_SOURCE(RCC_AXISSInitStruct->AXI_Clock);
10001e36:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001e3c:	f023 0207 	bic.w	r2, r3, #7
10001e40:	687b      	ldr	r3, [r7, #4]
10001e42:	681b      	ldr	r3, [r3, #0]
10001e44:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001e48:	4313      	orrs	r3, r2
10001e4a:	624b      	str	r3, [r1, #36]	@ 0x24

  if (RCC_AXISSInitStruct->AXI_Clock != RCC_AXISSOURCE_OFF)
10001e4c:	687b      	ldr	r3, [r7, #4]
10001e4e:	681b      	ldr	r3, [r3, #0]
10001e50:	2b03      	cmp	r3, #3
10001e52:	d016      	beq.n	10001e82 <RCC_AXISSConfig+0xb6>
  {
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001e54:	f7fe fd50 	bl	100008f8 <HAL_GetTick>
10001e58:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
10001e5a:	e009      	b.n	10001e70 <RCC_AXISSConfig+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001e5c:	f7fe fd4c 	bl	100008f8 <HAL_GetTick>
10001e60:	4602      	mov	r2, r0
10001e62:	68fb      	ldr	r3, [r7, #12]
10001e64:	1ad3      	subs	r3, r2, r3
10001e66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001e6a:	d901      	bls.n	10001e70 <RCC_AXISSConfig+0xa4>
      {
        return HAL_TIMEOUT;
10001e6c:	2303      	movs	r3, #3
10001e6e:	e040      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
10001e70:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001e76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001e7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001e7e:	d1ed      	bne.n	10001e5c <RCC_AXISSConfig+0x90>
10001e80:	e015      	b.n	10001eae <RCC_AXISSConfig+0xe2>
  }
  else
  {
    // RCC_AXISSOURCE_OFF case
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10001e82:	f7fe fd39 	bl	100008f8 <HAL_GetTick>
10001e86:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
10001e88:	e009      	b.n	10001e9e <RCC_AXISSConfig+0xd2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001e8a:	f7fe fd35 	bl	100008f8 <HAL_GetTick>
10001e8e:	4602      	mov	r2, r0
10001e90:	68fb      	ldr	r3, [r7, #12]
10001e92:	1ad3      	subs	r3, r2, r3
10001e94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001e98:	d901      	bls.n	10001e9e <RCC_AXISSConfig+0xd2>
      {
        return HAL_TIMEOUT;
10001e9a:	2303      	movs	r3, #3
10001e9c:	e029      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
10001e9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10001ea4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001ea8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001eac:	d0ed      	beq.n	10001e8a <RCC_AXISSConfig+0xbe>
      }
    }
  }

  /* Set AXISS division factor */
  __HAL_RCC_AXI_DIV(RCC_AXISSInitStruct->AXI_Div);
10001eae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10001eb4:	f023 0207 	bic.w	r2, r3, #7
10001eb8:	687b      	ldr	r3, [r7, #4]
10001eba:	685b      	ldr	r3, [r3, #4]
10001ebc:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001ec0:	4313      	orrs	r3, r2
10001ec2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10001ec4:	f7fe fd18 	bl	100008f8 <HAL_GetTick>
10001ec8:	60f8      	str	r0, [r7, #12]

  /* Wait till AXISS is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10001eca:	e009      	b.n	10001ee0 <RCC_AXISSConfig+0x114>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001ecc:	f7fe fd14 	bl	100008f8 <HAL_GetTick>
10001ed0:	4602      	mov	r2, r0
10001ed2:	68fb      	ldr	r3, [r7, #12]
10001ed4:	1ad3      	subs	r3, r2, r3
10001ed6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001eda:	d901      	bls.n	10001ee0 <RCC_AXISSConfig+0x114>
    {
      return HAL_TIMEOUT;
10001edc:	2303      	movs	r3, #3
10001ede:	e008      	b.n	10001ef2 <RCC_AXISSConfig+0x126>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10001ee0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10001ee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001eea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001eee:	d1ed      	bne.n	10001ecc <RCC_AXISSConfig+0x100>
    }
  }

  return HAL_OK;
10001ef0:	2300      	movs	r3, #0
}
10001ef2:	4618      	mov	r0, r3
10001ef4:	3710      	adds	r7, #16
10001ef6:	46bd      	mov	sp, r7
10001ef8:	bd80      	pop	{r7, pc}
	...

10001efc <RCC_MCUConfig>:


HAL_StatusTypeDef RCC_MCUConfig(RCC_MCUInitTypeDef *MCUInitStruct)
{
10001efc:	b580      	push	{r7, lr}
10001efe:	b084      	sub	sp, #16
10001f00:	af00      	add	r7, sp, #0
10001f02:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_MCUSSOURCE(MCUInitStruct->MCU_Clock));
  assert_param(IS_RCC_MCUDIV(MCUInitStruct->MCU_Div));

  /* Ensure clock source is ready*/
  switch (MCUInitStruct->MCU_Clock)
10001f04:	687b      	ldr	r3, [r7, #4]
10001f06:	681b      	ldr	r3, [r3, #0]
10001f08:	2b03      	cmp	r3, #3
10001f0a:	d834      	bhi.n	10001f76 <RCC_MCUConfig+0x7a>
10001f0c:	a201      	add	r2, pc, #4	@ (adr r2, 10001f14 <RCC_MCUConfig+0x18>)
10001f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10001f12:	bf00      	nop
10001f14:	10001f25 	.word	0x10001f25
10001f18:	10001f39 	.word	0x10001f39
10001f1c:	10001f4f 	.word	0x10001f4f
10001f20:	10001f63 	.word	0x10001f63
  {
    case (RCC_MCUSSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10001f24:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001f28:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001f2c:	f003 0301 	and.w	r3, r3, #1
10001f30:	2b01      	cmp	r3, #1
10001f32:	d022      	beq.n	10001f7a <RCC_MCUConfig+0x7e>
      {
        return HAL_ERROR;
10001f34:	2301      	movs	r3, #1
10001f36:	e081      	b.n	1000203c <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10001f38:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001f3c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
10001f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10001f48:	d019      	beq.n	10001f7e <RCC_MCUConfig+0x82>
      {
        return HAL_ERROR;
10001f4a:	2301      	movs	r3, #1
10001f4c:	e076      	b.n	1000203c <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_CSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10001f4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001f52:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10001f56:	f003 0310 	and.w	r3, r3, #16
10001f5a:	2b10      	cmp	r3, #16
10001f5c:	d011      	beq.n	10001f82 <RCC_MCUConfig+0x86>
      {
        return HAL_ERROR;
10001f5e:	2301      	movs	r3, #1
10001f60:	e06c      	b.n	1000203c <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_PLL3):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10001f62:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001f66:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10001f6a:	f003 0302 	and.w	r3, r3, #2
10001f6e:	2b02      	cmp	r3, #2
10001f70:	d009      	beq.n	10001f86 <RCC_MCUConfig+0x8a>
      {
        return HAL_ERROR;
10001f72:	2301      	movs	r3, #1
10001f74:	e062      	b.n	1000203c <RCC_MCUConfig+0x140>
      }
      break;
    }

    default:
      break;
10001f76:	bf00      	nop
10001f78:	e006      	b.n	10001f88 <RCC_MCUConfig+0x8c>
      break;
10001f7a:	bf00      	nop
10001f7c:	e004      	b.n	10001f88 <RCC_MCUConfig+0x8c>
      break;
10001f7e:	bf00      	nop
10001f80:	e002      	b.n	10001f88 <RCC_MCUConfig+0x8c>
      break;
10001f82:	bf00      	nop
10001f84:	e000      	b.n	10001f88 <RCC_MCUConfig+0x8c>
      break;
10001f86:	bf00      	nop

  }

  /* Set MCU clock source */
  __HAL_RCC_MCU_SOURCE(MCUInitStruct->MCU_Clock);
10001f88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10001f8e:	f023 0203 	bic.w	r2, r3, #3
10001f92:	687b      	ldr	r3, [r7, #4]
10001f94:	681b      	ldr	r3, [r3, #0]
10001f96:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001f9a:	4313      	orrs	r3, r2
10001f9c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10001f9e:	f7fe fcab 	bl	100008f8 <HAL_GetTick>
10001fa2:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */

  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10001fa4:	e009      	b.n	10001fba <RCC_MCUConfig+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10001fa6:	f7fe fca7 	bl	100008f8 <HAL_GetTick>
10001faa:	4602      	mov	r2, r0
10001fac:	68fb      	ldr	r3, [r7, #12]
10001fae:	1ad3      	subs	r3, r2, r3
10001fb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
10001fb4:	d901      	bls.n	10001fba <RCC_MCUConfig+0xbe>
    {
      return HAL_TIMEOUT;
10001fb6:	2303      	movs	r3, #3
10001fb8:	e040      	b.n	1000203c <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10001fba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10001fc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10001fc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10001fc8:	d1ed      	bne.n	10001fa6 <RCC_MCUConfig+0xaa>
    }
  }

#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10001fca:	f000 f954 	bl	10002276 <HAL_RCC_GetSystemCoreClockFreq>
10001fce:	4603      	mov	r3, r0
10001fd0:	4a1c      	ldr	r2, [pc, #112]	@ (10002044 <RCC_MCUConfig+0x148>)
10001fd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10001fd4:	4b1c      	ldr	r3, [pc, #112]	@ (10002048 <RCC_MCUConfig+0x14c>)
10001fd6:	681b      	ldr	r3, [r3, #0]
10001fd8:	4618      	mov	r0, r3
10001fda:	f7fe fc43 	bl	10000864 <HAL_InitTick>
#endif

  /* Set MCU division factor */
  __HAL_RCC_MCU_DIV(MCUInitStruct->MCU_Div);
10001fde:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10001fe2:	f8d3 3830 	ldr.w	r3, [r3, #2096]	@ 0x830
10001fe6:	f023 020f 	bic.w	r2, r3, #15
10001fea:	687b      	ldr	r3, [r7, #4]
10001fec:	685b      	ldr	r3, [r3, #4]
10001fee:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10001ff2:	4313      	orrs	r3, r2
10001ff4:	f8c1 3830 	str.w	r3, [r1, #2096]	@ 0x830

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10001ff8:	f7fe fc7e 	bl	100008f8 <HAL_GetTick>
10001ffc:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10001ffe:	e009      	b.n	10002014 <RCC_MCUConfig+0x118>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002000:	f7fe fc7a 	bl	100008f8 <HAL_GetTick>
10002004:	4602      	mov	r2, r0
10002006:	68fb      	ldr	r3, [r7, #12]
10002008:	1ad3      	subs	r3, r2, r3
1000200a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
1000200e:	d901      	bls.n	10002014 <RCC_MCUConfig+0x118>
    {
      return HAL_TIMEOUT;
10002010:	2303      	movs	r3, #3
10002012:	e013      	b.n	1000203c <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10002014:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002018:	f8d3 3830 	ldr.w	r3, [r3, #2096]	@ 0x830
1000201c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10002020:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10002024:	d1ec      	bne.n	10002000 <RCC_MCUConfig+0x104>
    }
  }
#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10002026:	f000 f926 	bl	10002276 <HAL_RCC_GetSystemCoreClockFreq>
1000202a:	4603      	mov	r3, r0
1000202c:	4a05      	ldr	r2, [pc, #20]	@ (10002044 <RCC_MCUConfig+0x148>)
1000202e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10002030:	4b05      	ldr	r3, [pc, #20]	@ (10002048 <RCC_MCUConfig+0x14c>)
10002032:	681b      	ldr	r3, [r3, #0]
10002034:	4618      	mov	r0, r3
10002036:	f7fe fc15 	bl	10000864 <HAL_InitTick>
#endif

  return HAL_OK;
1000203a:	2300      	movs	r3, #0
}
1000203c:	4618      	mov	r0, r3
1000203e:	3710      	adds	r7, #16
10002040:	46bd      	mov	sp, r7
10002042:	bd80      	pop	{r7, pc}
10002044:	10020000 	.word	0x10020000
10002048:	10020004 	.word	0x10020004

1000204c <HAL_RCC_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
1000204c:	b480      	push	{r7}
1000204e:	b089      	sub	sp, #36	@ 0x24
10002050:	af00      	add	r7, sp, #0
10002052:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0, pll3m = 1, pll3fracen = 0, hsivalue = 0;
10002054:	2300      	movs	r3, #0
10002056:	61bb      	str	r3, [r7, #24]
10002058:	2301      	movs	r3, #1
1000205a:	617b      	str	r3, [r7, #20]
1000205c:	2300      	movs	r3, #0
1000205e:	613b      	str	r3, [r7, #16]
10002060:	2300      	movs	r3, #0
10002062:	60fb      	str	r3, [r7, #12]
  float fracn1, pll3vco = 0;
10002064:	f04f 0300 	mov.w	r3, #0
10002068:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL3_SOURCE();
1000206a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000206e:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
10002072:	f003 0303 	and.w	r3, r3, #3
10002076:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVM3) >> RCC_PLL3CFGR1_DIVM3_Pos) + 1U;
10002078:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000207c:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
10002080:	0c1b      	lsrs	r3, r3, #16
10002082:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
10002086:	3301      	adds	r3, #1
10002088:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACLE) >> RCC_PLL3FRACR_FRACLE_Pos;
1000208a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000208e:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
10002092:	0c1b      	lsrs	r3, r3, #16
10002094:	f003 0301 	and.w	r3, r3, #1
10002098:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACV) >> RCC_PLL3FRACR_FRACV_Pos));
1000209a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000209e:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
100020a2:	08db      	lsrs	r3, r3, #3
100020a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
100020a8:	693a      	ldr	r2, [r7, #16]
100020aa:	fb02 f303 	mul.w	r3, r2, r3
100020ae:	ee07 3a90 	vmov	s15, r3
100020b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
100020b6:	edc7 7a02 	vstr	s15, [r7, #8]
  pll3vco = (float)((float)((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVN) + 1U) + (fracn1 / (float) 0x2000));  //Intermediary value
100020ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100020be:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
100020c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
100020c6:	3301      	adds	r3, #1
100020c8:	ee07 3a90 	vmov	s15, r3
100020cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100020d0:	edd7 6a02 	vldr	s13, [r7, #8]
100020d4:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 10002230 <HAL_RCC_GetPLL3ClockFreq+0x1e4>
100020d8:	eec6 7a86 	vdiv.f32	s15, s13, s12
100020dc:	ee77 7a27 	vadd.f32	s15, s14, s15
100020e0:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
100020e4:	69bb      	ldr	r3, [r7, #24]
100020e6:	2b03      	cmp	r3, #3
100020e8:	d85b      	bhi.n	100021a2 <HAL_RCC_GetPLL3ClockFreq+0x156>
100020ea:	a201      	add	r2, pc, #4	@ (adr r2, 100020f0 <HAL_RCC_GetPLL3ClockFreq+0xa4>)
100020ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100020f0:	10002101 	.word	0x10002101
100020f4:	1000215f 	.word	0x1000215f
100020f8:	1000217d 	.word	0x1000217d
100020fc:	1000219b 	.word	0x1000219b
  {
    case RCC_PLL3SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
10002100:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002104:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
10002108:	f003 0304 	and.w	r3, r3, #4
1000210c:	2b04      	cmp	r3, #4
1000210e:	d117      	bne.n	10002140 <HAL_RCC_GetPLL3ClockFreq+0xf4>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10002110:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002114:	699b      	ldr	r3, [r3, #24]
10002116:	f003 0303 	and.w	r3, r3, #3
1000211a:	4a46      	ldr	r2, [pc, #280]	@ (10002234 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
1000211c:	fa22 f303 	lsr.w	r3, r2, r3
10002120:	60fb      	str	r3, [r7, #12]
        pll3vco *= (float)(hsivalue / pll3m);
10002122:	68fa      	ldr	r2, [r7, #12]
10002124:	697b      	ldr	r3, [r7, #20]
10002126:	fbb2 f3f3 	udiv	r3, r2, r3
1000212a:	ee07 3a90 	vmov	s15, r3
1000212e:	eef8 7a67 	vcvt.f32.u32	s15, s15
10002132:	ed97 7a07 	vldr	s14, [r7, #28]
10002136:	ee67 7a27 	vmul.f32	s15, s14, s15
1000213a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco *= (float)(HSI_VALUE / pll3m);
      }
      break;
1000213e:	e030      	b.n	100021a2 <HAL_RCC_GetPLL3ClockFreq+0x156>
        pll3vco *= (float)(HSI_VALUE / pll3m);
10002140:	4a3c      	ldr	r2, [pc, #240]	@ (10002234 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
10002142:	697b      	ldr	r3, [r7, #20]
10002144:	fbb2 f3f3 	udiv	r3, r2, r3
10002148:	ee07 3a90 	vmov	s15, r3
1000214c:	eef8 7a67 	vcvt.f32.u32	s15, s15
10002150:	ed97 7a07 	vldr	s14, [r7, #28]
10002154:	ee67 7a27 	vmul.f32	s15, s14, s15
10002158:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000215c:	e021      	b.n	100021a2 <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco *= (float)(HSE_VALUE / pll3m);
1000215e:	4a36      	ldr	r2, [pc, #216]	@ (10002238 <HAL_RCC_GetPLL3ClockFreq+0x1ec>)
10002160:	697b      	ldr	r3, [r7, #20]
10002162:	fbb2 f3f3 	udiv	r3, r2, r3
10002166:	ee07 3a90 	vmov	s15, r3
1000216a:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000216e:	ed97 7a07 	vldr	s14, [r7, #28]
10002172:	ee67 7a27 	vmul.f32	s15, s14, s15
10002176:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000217a:	e012      	b.n	100021a2 <HAL_RCC_GetPLL3ClockFreq+0x156>



    case RCC_PLL3SOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco *= (float)(CSI_VALUE / pll3m);
1000217c:	4a2f      	ldr	r2, [pc, #188]	@ (1000223c <HAL_RCC_GetPLL3ClockFreq+0x1f0>)
1000217e:	697b      	ldr	r3, [r7, #20]
10002180:	fbb2 f3f3 	udiv	r3, r2, r3
10002184:	ee07 3a90 	vmov	s15, r3
10002188:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000218c:	ed97 7a07 	vldr	s14, [r7, #28]
10002190:	ee67 7a27 	vmul.f32	s15, s14, s15
10002194:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10002198:	e003      	b.n	100021a2 <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_OFF:  /* No clock source for PLL */
      pll3vco = 0;
1000219a:	f04f 0300 	mov.w	r3, #0
1000219e:	61fb      	str	r3, [r7, #28]
      break;
100021a0:	bf00      	nop
  }

  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVP) >> RCC_PLL3CFGR2_DIVP_Pos) + 1U)));
100021a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100021a6:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
100021aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
100021ae:	3301      	adds	r3, #1
100021b0:	ee07 3a90 	vmov	s15, r3
100021b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100021b8:	edd7 6a07 	vldr	s13, [r7, #28]
100021bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
100021c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100021c4:	ee17 2a90 	vmov	r2, s15
100021c8:	687b      	ldr	r3, [r7, #4]
100021ca:	601a      	str	r2, [r3, #0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVQ) >> RCC_PLL3CFGR2_DIVQ_Pos) + 1U)));
100021cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100021d0:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
100021d4:	0a1b      	lsrs	r3, r3, #8
100021d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
100021da:	3301      	adds	r3, #1
100021dc:	ee07 3a90 	vmov	s15, r3
100021e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100021e4:	edd7 6a07 	vldr	s13, [r7, #28]
100021e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
100021ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100021f0:	ee17 2a90 	vmov	r2, s15
100021f4:	687b      	ldr	r3, [r7, #4]
100021f6:	605a      	str	r2, [r3, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVR) >> RCC_PLL3CFGR2_DIVR_Pos) + 1U)));
100021f8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100021fc:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
10002200:	0c1b      	lsrs	r3, r3, #16
10002202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
10002206:	3301      	adds	r3, #1
10002208:	ee07 3a90 	vmov	s15, r3
1000220c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10002210:	edd7 6a07 	vldr	s13, [r7, #28]
10002214:	eec6 7a87 	vdiv.f32	s15, s13, s14
10002218:	eefc 7ae7 	vcvt.u32.f32	s15, s15
1000221c:	ee17 2a90 	vmov	r2, s15
10002220:	687b      	ldr	r3, [r7, #4]
10002222:	609a      	str	r2, [r3, #8]
}
10002224:	bf00      	nop
10002226:	3724      	adds	r7, #36	@ 0x24
10002228:	46bd      	mov	sp, r7
1000222a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000222e:	4770      	bx	lr
10002230:	46000000 	.word	0x46000000
10002234:	03d09000 	.word	0x03d09000
10002238:	016e3600 	.word	0x016e3600
1000223c:	003d0900 	.word	0x003d0900

10002240 <HAL_RCC_GetMCUFreq>:
  * @note   Each time MCU changes, this function must be called to update the
  *         right MCU value. Otherwise, any configuration based on this function will be incorrect.
  * @retval MCU frequency
  */
uint32_t HAL_RCC_GetMCUFreq(void)
{
10002240:	b580      	push	{r7, lr}
10002242:	b082      	sub	sp, #8
10002244:	af00      	add	r7, sp, #0
  uint32_t mcudiv = 0;
10002246:	2300      	movs	r3, #0
10002248:	607b      	str	r3, [r7, #4]

  /* Compute MCU frequency ---------------------------*/
  mcudiv = __HAL_RCC_GET_MCU_DIV();
1000224a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000224e:	f8d3 3830 	ldr.w	r3, [r3, #2096]	@ 0x830
10002252:	f003 030f 	and.w	r3, r3, #15
10002256:	607b      	str	r3, [r7, #4]
  if (mcudiv > RCC_MCU_DIV512)
10002258:	687b      	ldr	r3, [r7, #4]
1000225a:	2b09      	cmp	r3, #9
1000225c:	d901      	bls.n	10002262 <HAL_RCC_GetMCUFreq+0x22>
  {
    mcudiv = RCC_MCU_DIV512;
1000225e:	2309      	movs	r3, #9
10002260:	607b      	str	r3, [r7, #4]
  }

  return HAL_RCC_GetMCUSSFreq() >> mcudiv;
10002262:	f000 f80f 	bl	10002284 <HAL_RCC_GetMCUSSFreq>
10002266:	4602      	mov	r2, r0
10002268:	687b      	ldr	r3, [r7, #4]
1000226a:	fa22 f303 	lsr.w	r3, r2, r3
}
1000226e:	4618      	mov	r0, r3
10002270:	3708      	adds	r7, #8
10002272:	46bd      	mov	sp, r7
10002274:	bd80      	pop	{r7, pc}

10002276 <HAL_RCC_GetSystemCoreClockFreq>:
  *         frequency in the chip. It is calculated based on the predefined
  *         constants and the selected clock source
  * @retval System Core frequency
  */
uint32_t HAL_RCC_GetSystemCoreClockFreq(void)
{
10002276:	b580      	push	{r7, lr}
10002278:	af00      	add	r7, sp, #0
#ifdef CORE_CA7
  return HAL_RCC_GetMPUSSFreq();
#else /* CORE_CM4 */
  return HAL_RCC_GetMCUFreq();
1000227a:	f7ff ffe1 	bl	10002240 <HAL_RCC_GetMCUFreq>
1000227e:	4603      	mov	r3, r0
#endif
}
10002280:	4618      	mov	r0, r3
10002282:	bd80      	pop	{r7, pc}

10002284 <HAL_RCC_GetMCUSSFreq>:

  return axissfreq;
}

uint32_t HAL_RCC_GetMCUSSFreq()
{
10002284:	b580      	push	{r7, lr}
10002286:	b084      	sub	sp, #16
10002288:	af00      	add	r7, sp, #0
  uint32_t mcussfreq = 0;
1000228a:	2300      	movs	r3, #0
1000228c:	60fb      	str	r3, [r7, #12]
  PLL3_ClocksTypeDef pll3_clocks;

  switch (__HAL_RCC_GET_MCU_SOURCE())
1000228e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10002294:	f003 0303 	and.w	r3, r3, #3
10002298:	2b03      	cmp	r3, #3
1000229a:	d822      	bhi.n	100022e2 <HAL_RCC_GetMCUSSFreq+0x5e>
1000229c:	a201      	add	r2, pc, #4	@ (adr r2, 100022a4 <HAL_RCC_GetMCUSSFreq+0x20>)
1000229e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100022a2:	bf00      	nop
100022a4:	100022c3 	.word	0x100022c3
100022a8:	100022d7 	.word	0x100022d7
100022ac:	100022dd 	.word	0x100022dd
100022b0:	100022b5 	.word	0x100022b5
  {
    case RCC_MCUSSOURCE_PLL3:
      HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
100022b4:	463b      	mov	r3, r7
100022b6:	4618      	mov	r0, r3
100022b8:	f7ff fec8 	bl	1000204c <HAL_RCC_GetPLL3ClockFreq>
      mcussfreq = pll3_clocks.PLL3_P_Frequency;
100022bc:	683b      	ldr	r3, [r7, #0]
100022be:	60fb      	str	r3, [r7, #12]
      break;
100022c0:	e00f      	b.n	100022e2 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSI:
      mcussfreq = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100022c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100022c6:	699b      	ldr	r3, [r3, #24]
100022c8:	f003 0303 	and.w	r3, r3, #3
100022cc:	4a07      	ldr	r2, [pc, #28]	@ (100022ec <HAL_RCC_GetMCUSSFreq+0x68>)
100022ce:	fa22 f303 	lsr.w	r3, r2, r3
100022d2:	60fb      	str	r3, [r7, #12]

      break;
100022d4:	e005      	b.n	100022e2 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSE:
      mcussfreq = HSE_VALUE;
100022d6:	4b06      	ldr	r3, [pc, #24]	@ (100022f0 <HAL_RCC_GetMCUSSFreq+0x6c>)
100022d8:	60fb      	str	r3, [r7, #12]
      break;
100022da:	e002      	b.n	100022e2 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_CSI:
      mcussfreq = CSI_VALUE;
100022dc:	4b05      	ldr	r3, [pc, #20]	@ (100022f4 <HAL_RCC_GetMCUSSFreq+0x70>)
100022de:	60fb      	str	r3, [r7, #12]
      break;
100022e0:	bf00      	nop
  }

  return mcussfreq;
100022e2:	68fb      	ldr	r3, [r7, #12]
}
100022e4:	4618      	mov	r0, r3
100022e6:	3710      	adds	r7, #16
100022e8:	46bd      	mov	sp, r7
100022ea:	bd80      	pop	{r7, pc}
100022ec:	03d09000 	.word	0x03d09000
100022f0:	016e3600 	.word	0x016e3600
100022f4:	003d0900 	.word	0x003d0900

100022f8 <HAL_RCC_WAKEUP_IRQHandler>:
  * @brief This function handles the RCC Wake up interrupt (rcc_mcu_wkup_irq/rcc_mpu_wkup_irq)
  * @note This API should be called under the RCC_WAKEUP_Handler().
  * @retval None
  */
void HAL_RCC_WAKEUP_IRQHandler(void)
{
100022f8:	b580      	push	{r7, lr}
100022fa:	af00      	add	r7, sp, #0
  /* Check RCC WKUP flag is set */
  if (__HAL_RCC_GET_IT(RCC_IT_WKUP) != RESET)
100022fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002300:	f8d3 3c18 	ldr.w	r3, [r3, #3096]	@ 0xc18
10002304:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
10002308:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
1000230c:	d107      	bne.n	1000231e <HAL_RCC_WAKEUP_IRQHandler+0x26>
  {
    /* Clear the RCC WKUP flag bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_WKUP);
1000230e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002312:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
10002316:	f8c3 2c18 	str.w	r2, [r3, #3096]	@ 0xc18

    /* RCC WKUP interrupt user callback */
    HAL_RCC_WAKEUP_Callback();
1000231a:	f000 f802 	bl	10002322 <HAL_RCC_WAKEUP_Callback>
  }
}
1000231e:	bf00      	nop
10002320:	bd80      	pop	{r7, pc}

10002322 <HAL_RCC_WAKEUP_Callback>:
/**
  * @brief  RCC WAKEUP interrupt callback
  * @retval None
  */
__weak void HAL_RCC_WAKEUP_Callback(void)
{
10002322:	b480      	push	{r7}
10002324:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_WAKEUP_Callback could be implemented in the user file
  */
}
10002326:	bf00      	nop
10002328:	46bd      	mov	sp, r7
1000232a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000232e:	4770      	bx	lr

10002330 <RCCEx_PLL2_Config>:
  *
  * @retval HAL status
  */

HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLLInitTypeDef *pll2)
{
10002330:	b580      	push	{r7, lr}
10002332:	b084      	sub	sp, #16
10002334:	af00      	add	r7, sp, #0
10002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll2->PLLState));
  if ((pll2->PLLState) != RCC_PLL_NONE)
10002338:	687b      	ldr	r3, [r7, #4]
1000233a:	681b      	ldr	r3, [r3, #0]
1000233c:	2b00      	cmp	r3, #0
1000233e:	f000 8171 	beq.w	10002624 <RCCEx_PLL2_Config+0x2f4>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL2_IN_USE()) /* If not used then */
10002342:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002348:	f003 0307 	and.w	r3, r3, #7
1000234c:	2b02      	cmp	r3, #2
1000234e:	d108      	bne.n	10002362 <RCCEx_PLL2_Config+0x32>
10002350:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002356:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
1000235a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
1000235e:	f000 815f 	beq.w	10002620 <RCCEx_PLL2_Config+0x2f0>
    {
      if ((pll2->PLLState) == RCC_PLL_ON)
10002362:	687b      	ldr	r3, [r7, #4]
10002364:	681b      	ldr	r3, [r3, #0]
10002366:	2b02      	cmp	r3, #2
10002368:	f040 8130 	bne.w	100025cc <RCCEx_PLL2_Config+0x29c>
        assert_param(IS_RCC_PLLP2_VALUE(pll2->PLLP));
        assert_param(IS_RCC_PLLQ2_VALUE(pll2->PLLQ));
        assert_param(IS_RCC_PLLR2_VALUE(pll2->PLLR));

        /* Check that PLL2 OSC clock source is already set */
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
1000236c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10002372:	f003 0303 	and.w	r3, r3, #3
10002376:	2b00      	cmp	r3, #0
10002378:	d008      	beq.n	1000238c <RCCEx_PLL2_Config+0x5c>
            (__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSE))
1000237a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000237e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10002380:	f003 0303 	and.w	r3, r3, #3
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10002384:	2b01      	cmp	r3, #1
10002386:	d001      	beq.n	1000238c <RCCEx_PLL2_Config+0x5c>
        {
          return HAL_ERROR;
10002388:	2301      	movs	r3, #1
1000238a:	e14c      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
        }

        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
1000238c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002390:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10002394:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002398:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
1000239c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        /* Disable the main PLL. */
        __HAL_RCC_PLL2_DISABLE();
100023a0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100023a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100023a8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100023ac:	f023 0301 	bic.w	r3, r3, #1
100023b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100023b4:	f7fe faa0 	bl	100008f8 <HAL_GetTick>
100023b8:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100023ba:	e008      	b.n	100023ce <RCCEx_PLL2_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100023bc:	f7fe fa9c 	bl	100008f8 <HAL_GetTick>
100023c0:	4602      	mov	r2, r0
100023c2:	68fb      	ldr	r3, [r7, #12]
100023c4:	1ad3      	subs	r3, r2, r3
100023c6:	2b64      	cmp	r3, #100	@ 0x64
100023c8:	d901      	bls.n	100023ce <RCCEx_PLL2_Config+0x9e>
          {
            return HAL_TIMEOUT;
100023ca:	2303      	movs	r3, #3
100023cc:	e12b      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100023ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100023d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100023d6:	f003 0302 	and.w	r3, r3, #2
100023da:	2b02      	cmp	r3, #2
100023dc:	d0ee      	beq.n	100023bc <RCCEx_PLL2_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL1_IN_USE())
100023de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100023e2:	6a1b      	ldr	r3, [r3, #32]
100023e4:	f003 0303 	and.w	r3, r3, #3
100023e8:	2b02      	cmp	r3, #2
100023ea:	d107      	bne.n	100023fc <RCCEx_PLL2_Config+0xcc>
100023ec:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100023f0:	6a1b      	ldr	r3, [r3, #32]
100023f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100023f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100023fa:	d00e      	beq.n	1000241a <RCCEx_PLL2_Config+0xea>
100023fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002400:	6a1b      	ldr	r3, [r3, #32]
10002402:	f003 0303 	and.w	r3, r3, #3
10002406:	2b03      	cmp	r3, #3
10002408:	d112      	bne.n	10002430 <RCCEx_PLL2_Config+0x100>
1000240a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000240e:	6a1b      	ldr	r3, [r3, #32]
10002410:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
10002414:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10002418:	d10a      	bne.n	10002430 <RCCEx_PLL2_Config+0x100>
        {
          if (pll2->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
1000241a:	687b      	ldr	r3, [r7, #4]
1000241c:	685a      	ldr	r2, [r3, #4]
1000241e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10002424:	f003 0303 	and.w	r3, r3, #3
10002428:	429a      	cmp	r2, r3
1000242a:	d00c      	beq.n	10002446 <RCCEx_PLL2_Config+0x116>
          {
            return HAL_ERROR;
1000242c:	2301      	movs	r3, #1
1000242e:	e0fa      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll2->PLLSource);
10002430:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10002436:	f023 0203 	bic.w	r2, r3, #3
1000243a:	687b      	ldr	r3, [r7, #4]
1000243c:	685b      	ldr	r3, [r3, #4]
1000243e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002442:	4313      	orrs	r3, r2
10002444:	628b      	str	r3, [r1, #40]	@ 0x28
        }

        /* Configure the PLL2 multiplication and division factors. */
        __HAL_RCC_PLL2_CONFIG(
10002446:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000244a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
1000244e:	4b78      	ldr	r3, [pc, #480]	@ (10002630 <RCCEx_PLL2_Config+0x300>)
10002450:	4013      	ands	r3, r2
10002452:	687a      	ldr	r2, [r7, #4]
10002454:	68d2      	ldr	r2, [r2, #12]
10002456:	1e51      	subs	r1, r2, #1
10002458:	687a      	ldr	r2, [r7, #4]
1000245a:	6892      	ldr	r2, [r2, #8]
1000245c:	3a01      	subs	r2, #1
1000245e:	0412      	lsls	r2, r2, #16
10002460:	430a      	orrs	r2, r1
10002462:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002466:	4313      	orrs	r3, r2
10002468:	f8c1 3098 	str.w	r3, [r1, #152]	@ 0x98
1000246c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002470:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
10002474:	f023 137f 	bic.w	r3, r3, #8323199	@ 0x7f007f
10002478:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
1000247c:	687a      	ldr	r2, [r7, #4]
1000247e:	6912      	ldr	r2, [r2, #16]
10002480:	1e51      	subs	r1, r2, #1
10002482:	687a      	ldr	r2, [r7, #4]
10002484:	6952      	ldr	r2, [r2, #20]
10002486:	3a01      	subs	r2, #1
10002488:	0212      	lsls	r2, r2, #8
1000248a:	4311      	orrs	r1, r2
1000248c:	687a      	ldr	r2, [r7, #4]
1000248e:	6992      	ldr	r2, [r2, #24]
10002490:	3a01      	subs	r2, #1
10002492:	0412      	lsls	r2, r2, #16
10002494:	430a      	orrs	r2, r1
10002496:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
1000249a:	4313      	orrs	r3, r2
1000249c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
          pll2->PLLQ,
          pll2->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL2FRACV_DISABLE(); //Set FRACLE to ‘0’
100024a0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100024a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
100024a8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100024ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
100024b0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll2->PLLMODE == RCC_PLL_INTEGER))
100024b4:	687b      	ldr	r3, [r7, #4]
100024b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100024b8:	2b02      	cmp	r3, #2
100024ba:	d003      	beq.n	100024c4 <RCCEx_PLL2_Config+0x194>
100024bc:	687b      	ldr	r3, [r7, #4]
100024be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100024c0:	2b00      	cmp	r3, #0
100024c2:	d10c      	bne.n	100024de <RCCEx_PLL2_Config+0x1ae>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL2FRACV_CONFIG(0); //Set FRACV to '0'
100024c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100024c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
100024cc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100024d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
100024d4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
100024d8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
100024dc:	e00f      	b.n	100024fe <RCCEx_PLL2_Config+0x1ce>
        }
        else
        {
          /* Configure PLL  PLL2FRACV  in fractional mode*/
          __HAL_RCC_PLL2FRACV_CONFIG(pll2->PLLFRACV);
100024de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100024e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
100024e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
100024ea:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
100024ee:	687a      	ldr	r2, [r7, #4]
100024f0:	6a12      	ldr	r2, [r2, #32]
100024f2:	00d2      	lsls	r2, r2, #3
100024f4:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100024f8:	4313      	orrs	r3, r2
100024fa:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
        }
        __HAL_RCC_PLL2FRACV_ENABLE(); //Set FRACLE to ‘1’
100024fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002502:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
10002506:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000250a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
1000250e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0


        /* Configure the Spread Control */
        if (pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10002512:	687b      	ldr	r3, [r7, #4]
10002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002516:	2b02      	cmp	r3, #2
10002518:	d124      	bne.n	10002564 <RCCEx_PLL2_Config+0x234>
          assert_param(IS_RCC_SSCG_MODE(pll2->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll2->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll2->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll2->MOD_PER));

          __HAL_RCC_PLL2CSGCONFIG(pll2->MOD_PER, pll2->TPDFN_DIS, pll2->RPDFN_DIS,
1000251a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000251e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
10002522:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
10002526:	687b      	ldr	r3, [r7, #4]
10002528:	6a99      	ldr	r1, [r3, #40]	@ 0x28
1000252a:	687b      	ldr	r3, [r7, #4]
1000252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
1000252e:	4319      	orrs	r1, r3
10002530:	687b      	ldr	r3, [r7, #4]
10002532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10002534:	4319      	orrs	r1, r3
10002536:	687b      	ldr	r3, [r7, #4]
10002538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
1000253a:	4319      	orrs	r1, r3
1000253c:	687b      	ldr	r3, [r7, #4]
1000253e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10002540:	041b      	lsls	r3, r3, #16
10002542:	430b      	orrs	r3, r1
10002544:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002548:	4313      	orrs	r3, r2
1000254a:	f8c1 30a4 	str.w	r3, [r1, #164]	@ 0xa4
                                  pll2->SSCG_MODE, pll2->INC_STEP);
          __HAL_RCC_PLL2_SSMODE_ENABLE();
1000254e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10002556:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000255a:	f043 0304 	orr.w	r3, r3, #4
1000255e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
10002562:	e009      	b.n	10002578 <RCCEx_PLL2_Config+0x248>
        }
        else
        {
          __HAL_RCC_PLL2_SSMODE_DISABLE();
10002564:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
1000256c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002570:	f023 0304 	bic.w	r3, r3, #4
10002574:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }


        /* Enable the PLL2. */
        __HAL_RCC_PLL2_ENABLE();
10002578:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000257c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10002580:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002584:	f043 0301 	orr.w	r3, r3, #1
10002588:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000258c:	f7fe f9b4 	bl	100008f8 <HAL_GetTick>
10002590:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10002592:	e008      	b.n	100025a6 <RCCEx_PLL2_Config+0x276>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002594:	f7fe f9b0 	bl	100008f8 <HAL_GetTick>
10002598:	4602      	mov	r2, r0
1000259a:	68fb      	ldr	r3, [r7, #12]
1000259c:	1ad3      	subs	r3, r2, r3
1000259e:	2b64      	cmp	r3, #100	@ 0x64
100025a0:	d901      	bls.n	100025a6 <RCCEx_PLL2_Config+0x276>
          {
            return HAL_TIMEOUT;
100025a2:	2303      	movs	r3, #3
100025a4:	e03f      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
100025a6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100025aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100025ae:	f003 0302 	and.w	r3, r3, #2
100025b2:	2b02      	cmp	r3, #2
100025b4:	d1ee      	bne.n	10002594 <RCCEx_PLL2_Config+0x264>
          }
        }
        /*Enable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
100025b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100025ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100025be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100025c2:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
100025c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      if ((pll2->PLLState) == RCC_PLL_ON)
100025ca:	e02b      	b.n	10002624 <RCCEx_PLL2_Config+0x2f4>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
100025cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100025d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100025d4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100025d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
100025dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        /* Disable the PLL2. */
        __HAL_RCC_PLL2_DISABLE();
100025e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100025e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
100025e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100025ec:	f023 0301 	bic.w	r3, r3, #1
100025f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100025f4:	f7fe f980 	bl	100008f8 <HAL_GetTick>
100025f8:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
100025fa:	e008      	b.n	1000260e <RCCEx_PLL2_Config+0x2de>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100025fc:	f7fe f97c 	bl	100008f8 <HAL_GetTick>
10002600:	4602      	mov	r2, r0
10002602:	68fb      	ldr	r3, [r7, #12]
10002604:	1ad3      	subs	r3, r2, r3
10002606:	2b64      	cmp	r3, #100	@ 0x64
10002608:	d901      	bls.n	1000260e <RCCEx_PLL2_Config+0x2de>
          {
            return HAL_TIMEOUT;
1000260a:	2303      	movs	r3, #3
1000260c:	e00b      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
1000260e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002612:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
10002616:	f003 0302 	and.w	r3, r3, #2
1000261a:	2b02      	cmp	r3, #2
1000261c:	d0ee      	beq.n	100025fc <RCCEx_PLL2_Config+0x2cc>
      if ((pll2->PLLState) == RCC_PLL_ON)
1000261e:	e001      	b.n	10002624 <RCCEx_PLL2_Config+0x2f4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10002620:	2301      	movs	r3, #1
10002622:	e000      	b.n	10002626 <RCCEx_PLL2_Config+0x2f6>
    }
  }
  return HAL_OK;
10002624:	2300      	movs	r3, #0

}
10002626:	4618      	mov	r0, r3
10002628:	3710      	adds	r7, #16
1000262a:	46bd      	mov	sp, r7
1000262c:	bd80      	pop	{r7, pc}
1000262e:	bf00      	nop
10002630:	ffc0fe00 	.word	0xffc0fe00

10002634 <RCCEx_PLL3_Config>:
  * @param  pll3: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLLInitTypeDef *pll3)
{
10002634:	b580      	push	{r7, lr}
10002636:	b084      	sub	sp, #16
10002638:	af00      	add	r7, sp, #0
1000263a:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll3->PLLState));
  if ((pll3->PLLState) != RCC_PLL_NONE)
1000263c:	687b      	ldr	r3, [r7, #4]
1000263e:	681b      	ldr	r3, [r3, #0]
10002640:	2b00      	cmp	r3, #0
10002642:	f000 815a 	beq.w	100028fa <RCCEx_PLL3_Config+0x2c6>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL3_IN_USE()) /* If not used then*/
10002646:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000264a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
1000264c:	f003 0303 	and.w	r3, r3, #3
10002650:	2b03      	cmp	r3, #3
10002652:	d108      	bne.n	10002666 <RCCEx_PLL3_Config+0x32>
10002654:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
1000265a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
1000265e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10002662:	f000 8148 	beq.w	100028f6 <RCCEx_PLL3_Config+0x2c2>
    {
      if ((pll3->PLLState) == RCC_PLL_ON)
10002666:	687b      	ldr	r3, [r7, #4]
10002668:	681b      	ldr	r3, [r3, #0]
1000266a:	2b02      	cmp	r3, #2
1000266c:	f040 8119 	bne.w	100028a2 <RCCEx_PLL3_Config+0x26e>
        assert_param(IS_RCC_PLLP3_VALUE(pll3->PLLP));
        assert_param(IS_RCC_PLLQ3_VALUE(pll3->PLLQ));
        assert_param(IS_RCC_PLLR3_VALUE(pll3->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10002670:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002674:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002678:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000267c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
10002680:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
        /* Disable the main PLL. */
        __HAL_RCC_PLL3_DISABLE();
10002684:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002688:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
1000268c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002690:	f023 0301 	bic.w	r3, r3, #1
10002694:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002698:	f7fe f92e 	bl	100008f8 <HAL_GetTick>
1000269c:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
1000269e:	e008      	b.n	100026b2 <RCCEx_PLL3_Config+0x7e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100026a0:	f7fe f92a 	bl	100008f8 <HAL_GetTick>
100026a4:	4602      	mov	r2, r0
100026a6:	68fb      	ldr	r3, [r7, #12]
100026a8:	1ad3      	subs	r3, r2, r3
100026aa:	2b64      	cmp	r3, #100	@ 0x64
100026ac:	d901      	bls.n	100026b2 <RCCEx_PLL3_Config+0x7e>
          {
            return HAL_TIMEOUT;
100026ae:	2303      	movs	r3, #3
100026b0:	e124      	b.n	100028fc <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
100026b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100026b6:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100026ba:	f003 0302 	and.w	r3, r3, #2
100026be:	2b02      	cmp	r3, #2
100026c0:	d0ee      	beq.n	100026a0 <RCCEx_PLL3_Config+0x6c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Configure PLL3 clock source */
        __HAL_RCC_PLL3_SOURCE(pll3->PLLSource);
100026c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100026c6:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
100026ca:	f023 0203 	bic.w	r2, r3, #3
100026ce:	687b      	ldr	r3, [r7, #4]
100026d0:	685b      	ldr	r3, [r3, #4]
100026d2:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100026d6:	4313      	orrs	r3, r2
100026d8:	f8c1 3820 	str.w	r3, [r1, #2080]	@ 0x820

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
100026dc:	e008      	b.n	100026f0 <RCCEx_PLL3_Config+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100026de:	f7fe f90b 	bl	100008f8 <HAL_GetTick>
100026e2:	4602      	mov	r2, r0
100026e4:	68fb      	ldr	r3, [r7, #12]
100026e6:	1ad3      	subs	r3, r2, r3
100026e8:	2b64      	cmp	r3, #100	@ 0x64
100026ea:	d901      	bls.n	100026f0 <RCCEx_PLL3_Config+0xbc>
          {
            return HAL_TIMEOUT;
100026ec:	2303      	movs	r3, #3
100026ee:	e105      	b.n	100028fc <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
100026f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100026f4:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
100026f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100026fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10002700:	d1ed      	bne.n	100026de <RCCEx_PLL3_Config+0xaa>
          }
        }

        /* Select PLL3 input reference frequency range */
        __HAL_RCC_PLL3_IFRANGE(pll3->PLLRGE) ;
10002702:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002706:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
1000270a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
1000270e:	687b      	ldr	r3, [r7, #4]
10002710:	69db      	ldr	r3, [r3, #28]
10002712:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002716:	4313      	orrs	r3, r2
10002718:	f8c1 3884 	str.w	r3, [r1, #2180]	@ 0x884

        /* Configure the PLL3 multiplication and division factors. */
        __HAL_RCC_PLL3_CONFIG(
1000271c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002720:	f8d3 2884 	ldr.w	r2, [r3, #2180]	@ 0x884
10002724:	4b77      	ldr	r3, [pc, #476]	@ (10002904 <RCCEx_PLL3_Config+0x2d0>)
10002726:	4013      	ands	r3, r2
10002728:	687a      	ldr	r2, [r7, #4]
1000272a:	68d2      	ldr	r2, [r2, #12]
1000272c:	1e51      	subs	r1, r2, #1
1000272e:	687a      	ldr	r2, [r7, #4]
10002730:	6892      	ldr	r2, [r2, #8]
10002732:	3a01      	subs	r2, #1
10002734:	0412      	lsls	r2, r2, #16
10002736:	430a      	orrs	r2, r1
10002738:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
1000273c:	4313      	orrs	r3, r2
1000273e:	f8c1 3884 	str.w	r3, [r1, #2180]	@ 0x884
10002742:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002746:	f8d3 3888 	ldr.w	r3, [r3, #2184]	@ 0x888
1000274a:	f023 137f 	bic.w	r3, r3, #8323199	@ 0x7f007f
1000274e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
10002752:	687a      	ldr	r2, [r7, #4]
10002754:	6912      	ldr	r2, [r2, #16]
10002756:	1e51      	subs	r1, r2, #1
10002758:	687a      	ldr	r2, [r7, #4]
1000275a:	6952      	ldr	r2, [r2, #20]
1000275c:	3a01      	subs	r2, #1
1000275e:	0212      	lsls	r2, r2, #8
10002760:	4311      	orrs	r1, r2
10002762:	687a      	ldr	r2, [r7, #4]
10002764:	6992      	ldr	r2, [r2, #24]
10002766:	3a01      	subs	r2, #1
10002768:	0412      	lsls	r2, r2, #16
1000276a:	430a      	orrs	r2, r1
1000276c:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002770:	4313      	orrs	r3, r2
10002772:	f8c1 3888 	str.w	r3, [r1, #2184]	@ 0x888
          pll3->PLLP,
          pll3->PLLQ,
          pll3->PLLR);

        /* Configure the Fractional Divider */
        __HAL_RCC_PLL3FRACV_DISABLE(); //Set FRACLE to ‘0’
10002776:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000277a:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
1000277e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
10002786:	f8c2 388c 	str.w	r3, [r2, #2188]	@ 0x88c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll3->PLLMODE == RCC_PLL_INTEGER))
1000278a:	687b      	ldr	r3, [r7, #4]
1000278c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
1000278e:	2b02      	cmp	r3, #2
10002790:	d003      	beq.n	1000279a <RCCEx_PLL3_Config+0x166>
10002792:	687b      	ldr	r3, [r7, #4]
10002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002796:	2b00      	cmp	r3, #0
10002798:	d10c      	bne.n	100027b4 <RCCEx_PLL3_Config+0x180>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL3FRACV_CONFIG(0); //Set FRACV to '0'
1000279a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000279e:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
100027a2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100027a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
100027aa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
100027ae:	f8c2 388c 	str.w	r3, [r2, #2188]	@ 0x88c
100027b2:	e00f      	b.n	100027d4 <RCCEx_PLL3_Config+0x1a0>
        }
        else
        {
          /* Configure PLL  PLL3FRACV  in fractional mode*/
          __HAL_RCC_PLL3FRACV_CONFIG(pll3->PLLFRACV);
100027b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100027b8:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
100027bc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
100027c0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
100027c4:	687a      	ldr	r2, [r7, #4]
100027c6:	6a12      	ldr	r2, [r2, #32]
100027c8:	00d2      	lsls	r2, r2, #3
100027ca:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100027ce:	4313      	orrs	r3, r2
100027d0:	f8c1 388c 	str.w	r3, [r1, #2188]	@ 0x88c
        }
        __HAL_RCC_PLL3FRACV_ENABLE(); //Set FRACLE to ‘1’
100027d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100027d8:	f8d3 388c 	ldr.w	r3, [r3, #2188]	@ 0x88c
100027dc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
100027e4:	f8c2 388c 	str.w	r3, [r2, #2188]	@ 0x88c


        /* Configure the Spread Control */
        if (pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
100027e8:	687b      	ldr	r3, [r7, #4]
100027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100027ec:	2b02      	cmp	r3, #2
100027ee:	d124      	bne.n	1000283a <RCCEx_PLL3_Config+0x206>
          assert_param(IS_RCC_SSCG_MODE(pll3->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll3->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll3->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll3->MOD_PER));

          __HAL_RCC_PLL3CSGCONFIG(pll3->MOD_PER, pll3->TPDFN_DIS, pll3->RPDFN_DIS,
100027f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100027f4:	f8d3 3890 	ldr.w	r3, [r3, #2192]	@ 0x890
100027f8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
100027fc:	687b      	ldr	r3, [r7, #4]
100027fe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
10002800:	687b      	ldr	r3, [r7, #4]
10002802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10002804:	4319      	orrs	r1, r3
10002806:	687b      	ldr	r3, [r7, #4]
10002808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
1000280a:	4319      	orrs	r1, r3
1000280c:	687b      	ldr	r3, [r7, #4]
1000280e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
10002810:	4319      	orrs	r1, r3
10002812:	687b      	ldr	r3, [r7, #4]
10002814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10002816:	041b      	lsls	r3, r3, #16
10002818:	430b      	orrs	r3, r1
1000281a:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
1000281e:	4313      	orrs	r3, r2
10002820:	f8c1 3890 	str.w	r3, [r1, #2192]	@ 0x890
                                  pll3->SSCG_MODE, pll3->INC_STEP);
          __HAL_RCC_PLL3_SSMODE_ENABLE();
10002824:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002828:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
1000282c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002830:	f043 0304 	orr.w	r3, r3, #4
10002834:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
10002838:	e009      	b.n	1000284e <RCCEx_PLL3_Config+0x21a>
        }
        else
        {
          __HAL_RCC_PLL3_SSMODE_DISABLE();
1000283a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000283e:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002842:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002846:	f023 0304 	bic.w	r3, r3, #4
1000284a:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
        }


        /* Enable the PLL3. */
        __HAL_RCC_PLL3_ENABLE();
1000284e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002852:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002856:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000285a:	f043 0301 	orr.w	r3, r3, #1
1000285e:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002862:	f7fe f849 	bl	100008f8 <HAL_GetTick>
10002866:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10002868:	e008      	b.n	1000287c <RCCEx_PLL3_Config+0x248>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000286a:	f7fe f845 	bl	100008f8 <HAL_GetTick>
1000286e:	4602      	mov	r2, r0
10002870:	68fb      	ldr	r3, [r7, #12]
10002872:	1ad3      	subs	r3, r2, r3
10002874:	2b64      	cmp	r3, #100	@ 0x64
10002876:	d901      	bls.n	1000287c <RCCEx_PLL3_Config+0x248>
          {
            return HAL_TIMEOUT;
10002878:	2303      	movs	r3, #3
1000287a:	e03f      	b.n	100028fc <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
1000287c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002880:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002884:	f003 0302 	and.w	r3, r3, #2
10002888:	2b02      	cmp	r3, #2
1000288a:	d1ee      	bne.n	1000286a <RCCEx_PLL3_Config+0x236>
          }
        }
        /* Enable the post-dividers */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
1000288c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002890:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002894:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002898:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
1000289c:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
      if ((pll3->PLLState) == RCC_PLL_ON)
100028a0:	e02b      	b.n	100028fa <RCCEx_PLL3_Config+0x2c6>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
100028a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100028a6:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100028aa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100028ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
100028b2:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
        /* Disable the PLL3. */
        __HAL_RCC_PLL3_DISABLE();
100028b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100028ba:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100028be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100028c2:	f023 0301 	bic.w	r3, r3, #1
100028c6:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100028ca:	f7fe f815 	bl	100008f8 <HAL_GetTick>
100028ce:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
100028d0:	e008      	b.n	100028e4 <RCCEx_PLL3_Config+0x2b0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100028d2:	f7fe f811 	bl	100008f8 <HAL_GetTick>
100028d6:	4602      	mov	r2, r0
100028d8:	68fb      	ldr	r3, [r7, #12]
100028da:	1ad3      	subs	r3, r2, r3
100028dc:	2b64      	cmp	r3, #100	@ 0x64
100028de:	d901      	bls.n	100028e4 <RCCEx_PLL3_Config+0x2b0>
          {
            return HAL_TIMEOUT;
100028e0:	2303      	movs	r3, #3
100028e2:	e00b      	b.n	100028fc <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
100028e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100028e8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100028ec:	f003 0302 	and.w	r3, r3, #2
100028f0:	2b02      	cmp	r3, #2
100028f2:	d0ee      	beq.n	100028d2 <RCCEx_PLL3_Config+0x29e>
      if ((pll3->PLLState) == RCC_PLL_ON)
100028f4:	e001      	b.n	100028fa <RCCEx_PLL3_Config+0x2c6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
100028f6:	2301      	movs	r3, #1
100028f8:	e000      	b.n	100028fc <RCCEx_PLL3_Config+0x2c8>
    }
  }
  return HAL_OK;
100028fa:	2300      	movs	r3, #0
}
100028fc:	4618      	mov	r0, r3
100028fe:	3710      	adds	r7, #16
10002900:	46bd      	mov	sp, r7
10002902:	bd80      	pop	{r7, pc}
10002904:	ffc0fe00 	.word	0xffc0fe00

10002908 <RCCEx_PLL4_Config>:
  * @param  pll4: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL4_Config(RCC_PLLInitTypeDef *pll4)
{
10002908:	b580      	push	{r7, lr}
1000290a:	b084      	sub	sp, #16
1000290c:	af00      	add	r7, sp, #0
1000290e:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll4->PLLState));
  if ((pll4->PLLState) != RCC_PLL_NONE)
10002910:	687b      	ldr	r3, [r7, #4]
10002912:	681b      	ldr	r3, [r3, #0]
10002914:	2b00      	cmp	r3, #0
10002916:	f000 8147 	beq.w	10002ba8 <RCCEx_PLL4_Config+0x2a0>
  {

    if ((pll4->PLLState) == RCC_PLL_ON)
1000291a:	687b      	ldr	r3, [r7, #4]
1000291c:	681b      	ldr	r3, [r3, #0]
1000291e:	2b02      	cmp	r3, #2
10002920:	f040 8119 	bne.w	10002b56 <RCCEx_PLL4_Config+0x24e>
      assert_param(IS_RCC_PLLP4_VALUE(pll4->PLLP));
      assert_param(IS_RCC_PLLQ4_VALUE(pll4->PLLQ));
      assert_param(IS_RCC_PLLR4_VALUE(pll4->PLLR));

      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10002924:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002928:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
1000292c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
10002934:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
      /* Disable the main PLL. */
      __HAL_RCC_PLL4_DISABLE();
10002938:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000293c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002940:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002944:	f023 0301 	bic.w	r3, r3, #1
10002948:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1000294c:	f7fd ffd4 	bl	100008f8 <HAL_GetTick>
10002950:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10002952:	e008      	b.n	10002966 <RCCEx_PLL4_Config+0x5e>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002954:	f7fd ffd0 	bl	100008f8 <HAL_GetTick>
10002958:	4602      	mov	r2, r0
1000295a:	68fb      	ldr	r3, [r7, #12]
1000295c:	1ad3      	subs	r3, r2, r3
1000295e:	2b64      	cmp	r3, #100	@ 0x64
10002960:	d901      	bls.n	10002966 <RCCEx_PLL4_Config+0x5e>
        {
          return HAL_TIMEOUT;
10002962:	2303      	movs	r3, #3
10002964:	e121      	b.n	10002baa <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10002966:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000296a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
1000296e:	f003 0302 	and.w	r3, r3, #2
10002972:	2b02      	cmp	r3, #2
10002974:	d0ee      	beq.n	10002954 <RCCEx_PLL4_Config+0x4c>
      -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
      -Fractional Division Enable (PLLxFRACNEN)
      -Fractional Division factor (FRACNx)*/

      /* Configure PLL4 and PLL4 clock source */
      __HAL_RCC_PLL4_SOURCE(pll4->PLLSource);
10002976:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000297a:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
1000297e:	f023 0203 	bic.w	r2, r3, #3
10002982:	687b      	ldr	r3, [r7, #4]
10002984:	685b      	ldr	r3, [r3, #4]
10002986:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
1000298a:	4313      	orrs	r3, r2
1000298c:	f8c1 3824 	str.w	r3, [r1, #2084]	@ 0x824

      /* Wait till PLL SOURCE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
10002990:	e008      	b.n	100029a4 <RCCEx_PLL4_Config+0x9c>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002992:	f7fd ffb1 	bl	100008f8 <HAL_GetTick>
10002996:	4602      	mov	r2, r0
10002998:	68fb      	ldr	r3, [r7, #12]
1000299a:	1ad3      	subs	r3, r2, r3
1000299c:	2b64      	cmp	r3, #100	@ 0x64
1000299e:	d901      	bls.n	100029a4 <RCCEx_PLL4_Config+0x9c>
        {
          return HAL_TIMEOUT;
100029a0:	2303      	movs	r3, #3
100029a2:	e102      	b.n	10002baa <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
100029a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100029a8:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
100029ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100029b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100029b4:	d1ed      	bne.n	10002992 <RCCEx_PLL4_Config+0x8a>
        }
      }

      /* Select PLL4 input reference frequency range */
      __HAL_RCC_PLL4_IFRANGE(pll4->PLLRGE) ;
100029b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100029ba:	f8d3 3898 	ldr.w	r3, [r3, #2200]	@ 0x898
100029be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
100029c2:	687b      	ldr	r3, [r7, #4]
100029c4:	69db      	ldr	r3, [r3, #28]
100029c6:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100029ca:	4313      	orrs	r3, r2
100029cc:	f8c1 3898 	str.w	r3, [r1, #2200]	@ 0x898

      /* Configure the PLL4 multiplication and division factors. */
      __HAL_RCC_PLL4_CONFIG(
100029d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100029d4:	f8d3 2898 	ldr.w	r2, [r3, #2200]	@ 0x898
100029d8:	4b76      	ldr	r3, [pc, #472]	@ (10002bb4 <RCCEx_PLL4_Config+0x2ac>)
100029da:	4013      	ands	r3, r2
100029dc:	687a      	ldr	r2, [r7, #4]
100029de:	68d2      	ldr	r2, [r2, #12]
100029e0:	1e51      	subs	r1, r2, #1
100029e2:	687a      	ldr	r2, [r7, #4]
100029e4:	6892      	ldr	r2, [r2, #8]
100029e6:	3a01      	subs	r2, #1
100029e8:	0412      	lsls	r2, r2, #16
100029ea:	430a      	orrs	r2, r1
100029ec:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100029f0:	4313      	orrs	r3, r2
100029f2:	f8c1 3898 	str.w	r3, [r1, #2200]	@ 0x898
100029f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100029fa:	f8d3 389c 	ldr.w	r3, [r3, #2204]	@ 0x89c
100029fe:	f023 137f 	bic.w	r3, r3, #8323199	@ 0x7f007f
10002a02:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
10002a06:	687a      	ldr	r2, [r7, #4]
10002a08:	6912      	ldr	r2, [r2, #16]
10002a0a:	1e51      	subs	r1, r2, #1
10002a0c:	687a      	ldr	r2, [r7, #4]
10002a0e:	6952      	ldr	r2, [r2, #20]
10002a10:	3a01      	subs	r2, #1
10002a12:	0212      	lsls	r2, r2, #8
10002a14:	4311      	orrs	r1, r2
10002a16:	687a      	ldr	r2, [r7, #4]
10002a18:	6992      	ldr	r2, [r2, #24]
10002a1a:	3a01      	subs	r2, #1
10002a1c:	0412      	lsls	r2, r2, #16
10002a1e:	430a      	orrs	r2, r1
10002a20:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002a24:	4313      	orrs	r3, r2
10002a26:	f8c1 389c 	str.w	r3, [r1, #2204]	@ 0x89c
        pll4->PLLP,
        pll4->PLLQ,
        pll4->PLLR);

      /* Configure the Fractional Divider */
      __HAL_RCC_PLL4FRACV_DISABLE(); //Set FRACLE to ‘0’
10002a2a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002a2e:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	@ 0x8a0
10002a32:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002a36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
10002a3a:	f8c2 38a0 	str.w	r3, [r2, #2208]	@ 0x8a0
      /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
      if ((pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll4->PLLMODE == RCC_PLL_INTEGER))
10002a3e:	687b      	ldr	r3, [r7, #4]
10002a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002a42:	2b02      	cmp	r3, #2
10002a44:	d003      	beq.n	10002a4e <RCCEx_PLL4_Config+0x146>
10002a46:	687b      	ldr	r3, [r7, #4]
10002a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002a4a:	2b00      	cmp	r3, #0
10002a4c:	d10c      	bne.n	10002a68 <RCCEx_PLL4_Config+0x160>
      {
        /* Do not use the fractional divider */
        __HAL_RCC_PLL4FRACV_CONFIG(0); //Set FRACV to '0'
10002a4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002a52:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	@ 0x8a0
10002a56:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002a5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10002a5e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
10002a62:	f8c2 38a0 	str.w	r3, [r2, #2208]	@ 0x8a0
10002a66:	e00f      	b.n	10002a88 <RCCEx_PLL4_Config+0x180>
      }
      else
      {
        /* Configure PLL  PLL4FRACV  in fractional mode*/
        __HAL_RCC_PLL4FRACV_CONFIG(pll4->PLLFRACV);
10002a68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002a6c:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	@ 0x8a0
10002a70:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10002a74:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
10002a78:	687a      	ldr	r2, [r7, #4]
10002a7a:	6a12      	ldr	r2, [r2, #32]
10002a7c:	00d2      	lsls	r2, r2, #3
10002a7e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002a82:	4313      	orrs	r3, r2
10002a84:	f8c1 38a0 	str.w	r3, [r1, #2208]	@ 0x8a0
      }
      __HAL_RCC_PLL4FRACV_ENABLE(); //Set FRACLE to ‘1’
10002a88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002a8c:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	@ 0x8a0
10002a90:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
10002a98:	f8c2 38a0 	str.w	r3, [r2, #2208]	@ 0x8a0

      /* Configure the Spread Control */
      if (pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10002a9c:	687b      	ldr	r3, [r7, #4]
10002a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10002aa0:	2b02      	cmp	r3, #2
10002aa2:	d124      	bne.n	10002aee <RCCEx_PLL4_Config+0x1e6>
        assert_param(IS_RCC_SSCG_MODE(pll4->SSCG_MODE));
        assert_param(IS_RCC_RPDFN_DIS(pll4->RPDFN_DIS));
        assert_param(IS_RCC_TPDFN_DIS(pll4->TPDFN_DIS));
        assert_param(IS_RCC_MOD_PER(pll4->MOD_PER));

        __HAL_RCC_PLL4CSGCONFIG(pll4->MOD_PER, pll4->TPDFN_DIS, pll4->RPDFN_DIS,
10002aa4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002aa8:	f8d3 38a4 	ldr.w	r3, [r3, #2212]	@ 0x8a4
10002aac:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
10002ab0:	687b      	ldr	r3, [r7, #4]
10002ab2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
10002ab4:	687b      	ldr	r3, [r7, #4]
10002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10002ab8:	4319      	orrs	r1, r3
10002aba:	687b      	ldr	r3, [r7, #4]
10002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10002abe:	4319      	orrs	r1, r3
10002ac0:	687b      	ldr	r3, [r7, #4]
10002ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
10002ac4:	4319      	orrs	r1, r3
10002ac6:	687b      	ldr	r3, [r7, #4]
10002ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10002aca:	041b      	lsls	r3, r3, #16
10002acc:	430b      	orrs	r3, r1
10002ace:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10002ad2:	4313      	orrs	r3, r2
10002ad4:	f8c1 38a4 	str.w	r3, [r1, #2212]	@ 0x8a4
                                pll4->SSCG_MODE, pll4->INC_STEP);
        __HAL_RCC_PLL4_SSMODE_ENABLE();
10002ad8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002adc:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002ae0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002ae4:	f043 0304 	orr.w	r3, r3, #4
10002ae8:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
10002aec:	e009      	b.n	10002b02 <RCCEx_PLL4_Config+0x1fa>
      }
      else
      {
        __HAL_RCC_PLL4_SSMODE_DISABLE();
10002aee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002af2:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002af6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002afa:	f023 0304 	bic.w	r3, r3, #4
10002afe:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
      }

      /* Enable the PLL4. */
      __HAL_RCC_PLL4_ENABLE();
10002b02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b06:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002b0a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002b0e:	f043 0301 	orr.w	r3, r3, #1
10002b12:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10002b16:	f7fd feef 	bl	100008f8 <HAL_GetTick>
10002b1a:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10002b1c:	e008      	b.n	10002b30 <RCCEx_PLL4_Config+0x228>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002b1e:	f7fd feeb 	bl	100008f8 <HAL_GetTick>
10002b22:	4602      	mov	r2, r0
10002b24:	68fb      	ldr	r3, [r7, #12]
10002b26:	1ad3      	subs	r3, r2, r3
10002b28:	2b64      	cmp	r3, #100	@ 0x64
10002b2a:	d901      	bls.n	10002b30 <RCCEx_PLL4_Config+0x228>
        {
          return HAL_TIMEOUT;
10002b2c:	2303      	movs	r3, #3
10002b2e:	e03c      	b.n	10002baa <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10002b30:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b34:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002b38:	f003 0302 	and.w	r3, r3, #2
10002b3c:	2b02      	cmp	r3, #2
10002b3e:	d1ee      	bne.n	10002b1e <RCCEx_PLL4_Config+0x216>
        }
      }
      /* Enable PLL4P Clock output. */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10002b40:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b44:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002b48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002b4c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
10002b50:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
10002b54:	e028      	b.n	10002ba8 <RCCEx_PLL4_Config+0x2a0>
    }
    else
    {
      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10002b56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b5a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002b5e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
10002b66:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
      /* Disable the PLL4. */
      __HAL_RCC_PLL4_DISABLE();
10002b6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b6e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002b72:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002b76:	f023 0301 	bic.w	r3, r3, #1
10002b7a:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10002b7e:	f7fd febb 	bl	100008f8 <HAL_GetTick>
10002b82:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10002b84:	e008      	b.n	10002b98 <RCCEx_PLL4_Config+0x290>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002b86:	f7fd feb7 	bl	100008f8 <HAL_GetTick>
10002b8a:	4602      	mov	r2, r0
10002b8c:	68fb      	ldr	r3, [r7, #12]
10002b8e:	1ad3      	subs	r3, r2, r3
10002b90:	2b64      	cmp	r3, #100	@ 0x64
10002b92:	d901      	bls.n	10002b98 <RCCEx_PLL4_Config+0x290>
        {
          return HAL_TIMEOUT;
10002b94:	2303      	movs	r3, #3
10002b96:	e008      	b.n	10002baa <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10002b98:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002b9c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002ba0:	f003 0302 	and.w	r3, r3, #2
10002ba4:	2b02      	cmp	r3, #2
10002ba6:	d0ee      	beq.n	10002b86 <RCCEx_PLL4_Config+0x27e>
        }
      }
    }
  }
  return HAL_OK;
10002ba8:	2300      	movs	r3, #0
}
10002baa:	4618      	mov	r0, r3
10002bac:	3710      	adds	r7, #16
10002bae:	46bd      	mov	sp, r7
10002bb0:	bd80      	pop	{r7, pc}
10002bb2:	bf00      	nop
10002bb4:	ffc0fe00 	.word	0xffc0fe00

10002bb8 <HAL_RCCEx_PeriphCLKConfig>:
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef
                                            *PeriphClkInit)
{
10002bb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
10002bbc:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
10002bc0:	af00      	add	r7, sp, #0
10002bc2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002bc6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002bca:	6018      	str	r0, [r3, #0]
  uint32_t tmpreg = 0, RESERVED_BDCR_MASK = 0;
10002bcc:	2300      	movs	r3, #0
10002bce:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
10002bd2:	2300      	movs	r3, #0
10002bd4:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
10002bd8:	2300      	movs	r3, #0
10002bda:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
10002bde:	2300      	movs	r3, #0
10002be0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- CKPER configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) ==
10002be4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002be8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002bec:	681b      	ldr	r3, [r3, #0]
10002bee:	e9d3 2300 	ldrd	r2, r3, [r3]
10002bf2:	f402 0400 	and.w	r4, r2, #8388608	@ 0x800000
10002bf6:	2500      	movs	r5, #0
10002bf8:	ea54 0305 	orrs.w	r3, r4, r5
10002bfc:	d011      	beq.n	10002c22 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      RCC_PERIPHCLK_CKPER)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    __HAL_RCC_CKPER_CONFIG(PeriphClkInit->CkperClockSelection);
10002bfe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002c02:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
10002c06:	f023 0103 	bic.w	r1, r3, #3
10002c0a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002c0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002c12:	681b      	ldr	r3, [r3, #0]
10002c14:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
10002c18:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002c1c:	430b      	orrs	r3, r1
10002c1e:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  }

  /*------------------------------ I2C12 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C12) ==
10002c22:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002c26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002c2a:	681b      	ldr	r3, [r3, #0]
10002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
10002c30:	f002 0810 	and.w	r8, r2, #16
10002c34:	f04f 0900 	mov.w	r9, #0
10002c38:	ea58 0309 	orrs.w	r3, r8, r9
10002c3c:	d038      	beq.n	10002cb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      RCC_PERIPHCLK_I2C12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C12CLKSOURCE(PeriphClkInit->I2c12ClockSelection));

    if ((PeriphClkInit->I2c12ClockSelection) == RCC_I2C12CLKSOURCE_PLL4)
10002c3e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002c42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002c46:	681b      	ldr	r3, [r3, #0]
10002c48:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
10002c4c:	2b01      	cmp	r3, #1
10002c4e:	d11d      	bne.n	10002c8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10002c50:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002c54:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002c58:	681b      	ldr	r3, [r3, #0]
10002c5a:	3380      	adds	r3, #128	@ 0x80
10002c5c:	4618      	mov	r0, r3
10002c5e:	f7ff fe53 	bl	10002908 <RCCEx_PLL4_Config>
10002c62:	4603      	mov	r3, r0
10002c64:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10002c68:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002c6c:	2b00      	cmp	r3, #0
10002c6e:	d003      	beq.n	10002c78 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return status;
10002c70:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002c74:	f001 be2a 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10002c78:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002c7c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002c80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10002c88:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    __HAL_RCC_I2C12_CONFIG(PeriphClkInit->I2c12ClockSelection);
10002c8c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002c90:	f8d3 38c0 	ldr.w	r3, [r3, #2240]	@ 0x8c0
10002c94:	f023 0107 	bic.w	r1, r3, #7
10002c98:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002c9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002ca0:	681b      	ldr	r3, [r3, #0]
10002ca2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
10002ca6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002caa:	430b      	orrs	r3, r1
10002cac:	f8c2 38c0 	str.w	r3, [r2, #2240]	@ 0x8c0
  }

  /*------------------------------ I2C35 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) &  RCC_PERIPHCLK_I2C35) ==
10002cb0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002cb4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002cb8:	681b      	ldr	r3, [r3, #0]
10002cba:	e9d3 2300 	ldrd	r2, r3, [r3]
10002cbe:	f002 0a20 	and.w	sl, r2, #32
10002cc2:	f04f 0b00 	mov.w	fp, #0
10002cc6:	ea5a 030b 	orrs.w	r3, sl, fp
10002cca:	d038      	beq.n	10002d3e <HAL_RCCEx_PeriphCLKConfig+0x186>
      RCC_PERIPHCLK_I2C35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C35CLKSOURCE(PeriphClkInit->I2c35ClockSelection));

    if ((PeriphClkInit->I2c35ClockSelection) == RCC_I2C35CLKSOURCE_PLL4)
10002ccc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002cd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002cd4:	681b      	ldr	r3, [r3, #0]
10002cd6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
10002cda:	2b01      	cmp	r3, #1
10002cdc:	d11d      	bne.n	10002d1a <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10002cde:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002ce2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002ce6:	681b      	ldr	r3, [r3, #0]
10002ce8:	3380      	adds	r3, #128	@ 0x80
10002cea:	4618      	mov	r0, r3
10002cec:	f7ff fe0c 	bl	10002908 <RCCEx_PLL4_Config>
10002cf0:	4603      	mov	r3, r0
10002cf2:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10002cf6:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002cfa:	2b00      	cmp	r3, #0
10002cfc:	d003      	beq.n	10002d06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        return status;
10002cfe:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002d02:	f001 bde3 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10002d06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002d0a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002d0e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002d12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10002d16:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    __HAL_RCC_I2C35_CONFIG(PeriphClkInit->I2c35ClockSelection);
10002d1a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002d1e:	f8d3 38c4 	ldr.w	r3, [r3, #2244]	@ 0x8c4
10002d22:	f023 0107 	bic.w	r1, r3, #7
10002d26:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002d2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002d2e:	681b      	ldr	r3, [r3, #0]
10002d30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
10002d34:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002d38:	430b      	orrs	r3, r1
10002d3a:	f8c2 38c4 	str.w	r3, [r2, #2244]	@ 0x8c4
  }

  /*------------------------------ I2C46 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C46) ==
10002d3e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002d42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002d46:	681b      	ldr	r3, [r3, #0]
10002d48:	e9d3 2300 	ldrd	r2, r3, [r3]
10002d4c:	2100      	movs	r1, #0
10002d4e:	f8c7 1110 	str.w	r1, [r7, #272]	@ 0x110
10002d52:	f003 0320 	and.w	r3, r3, #32
10002d56:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
10002d5a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
10002d5e:	460b      	mov	r3, r1
10002d60:	4313      	orrs	r3, r2
10002d62:	d038      	beq.n	10002dd6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      RCC_PERIPHCLK_I2C46)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C46CLKSOURCE(PeriphClkInit->I2c46ClockSelection));

    if ((PeriphClkInit->I2c46ClockSelection) == RCC_I2C46CLKSOURCE_PLL3)
10002d64:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002d68:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002d6c:	681b      	ldr	r3, [r3, #0]
10002d6e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
10002d72:	2b01      	cmp	r3, #1
10002d74:	d11d      	bne.n	10002db2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10002d76:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002d7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002d7e:	681b      	ldr	r3, [r3, #0]
10002d80:	3344      	adds	r3, #68	@ 0x44
10002d82:	4618      	mov	r0, r3
10002d84:	f7ff fc56 	bl	10002634 <RCCEx_PLL3_Config>
10002d88:	4603      	mov	r3, r0
10002d8a:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10002d8e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002d92:	2b00      	cmp	r3, #0
10002d94:	d003      	beq.n	10002d9e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      {
        return status;
10002d96:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002d9a:	f001 bd97 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10002d9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002da2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002da6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002daa:	f043 0320 	orr.w	r3, r3, #32
10002dae:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880
    }

    __HAL_RCC_I2C46_CONFIG(PeriphClkInit->I2c46ClockSelection);
10002db2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002db6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
10002dba:	f023 0107 	bic.w	r1, r3, #7
10002dbe:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002dc2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002dc6:	681b      	ldr	r3, [r3, #0]
10002dc8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
10002dcc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002dd0:	430b      	orrs	r3, r1
10002dd2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) ==
10002dd6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002dda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002dde:	681b      	ldr	r3, [r3, #0]
10002de0:	e9d3 2300 	ldrd	r2, r3, [r3]
10002de4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
10002de8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
10002dec:	2300      	movs	r3, #0
10002dee:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
10002df2:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
10002df6:	460b      	mov	r3, r1
10002df8:	4313      	orrs	r3, r2
10002dfa:	d07e      	beq.n	10002efa <HAL_RCCEx_PeriphCLKConfig+0x342>
      RCC_PERIPHCLK_SAI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
10002dfc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002e00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002e04:	681b      	ldr	r3, [r3, #0]
10002e06:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
10002e0a:	2b04      	cmp	r3, #4
10002e0c:	d044      	beq.n	10002e98 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
10002e0e:	2b04      	cmp	r3, #4
10002e10:	d861      	bhi.n	10002ed6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
10002e12:	2b00      	cmp	r3, #0
10002e14:	d002      	beq.n	10002e1c <HAL_RCCEx_PeriphCLKConfig+0x264>
10002e16:	2b01      	cmp	r3, #1
10002e18:	d01f      	beq.n	10002e5a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
10002e1a:	e05c      	b.n	10002ed6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    {
      case RCC_SAI1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI1*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10002e1c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002e20:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002e24:	681b      	ldr	r3, [r3, #0]
10002e26:	3380      	adds	r3, #128	@ 0x80
10002e28:	4618      	mov	r0, r3
10002e2a:	f7ff fd6d 	bl	10002908 <RCCEx_PLL4_Config>
10002e2e:	4603      	mov	r3, r0
10002e30:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002e34:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002e38:	2b00      	cmp	r3, #0
10002e3a:	d003      	beq.n	10002e44 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        {
          return status;
10002e3c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002e40:	f001 bd44 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10002e44:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002e48:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002e4c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002e50:	f043 0320 	orr.w	r3, r3, #32
10002e54:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10002e58:	e03d      	b.n	10002ed6 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_Q:  /* PLL3_Q is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10002e5a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002e5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002e62:	681b      	ldr	r3, [r3, #0]
10002e64:	3344      	adds	r3, #68	@ 0x44
10002e66:	4618      	mov	r0, r3
10002e68:	f7ff fbe4 	bl	10002634 <RCCEx_PLL3_Config>
10002e6c:	4603      	mov	r3, r0
10002e6e:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002e72:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002e76:	2b00      	cmp	r3, #0
10002e78:	d003      	beq.n	10002e82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
        {
          return status;
10002e7a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002e7e:	f001 bd25 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10002e82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002e86:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002e8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002e8e:	f043 0320 	orr.w	r3, r3, #32
10002e92:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10002e96:	e01e      	b.n	10002ed6 <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3_R:  /* PLL3_R is used as clock source for SAI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10002e98:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002e9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002ea0:	681b      	ldr	r3, [r3, #0]
10002ea2:	3344      	adds	r3, #68	@ 0x44
10002ea4:	4618      	mov	r0, r3
10002ea6:	f7ff fbc5 	bl	10002634 <RCCEx_PLL3_Config>
10002eaa:	4603      	mov	r3, r0
10002eac:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002eb0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002eb4:	2b00      	cmp	r3, #0
10002eb6:	d003      	beq.n	10002ec0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        {
          return status;
10002eb8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002ebc:	f001 bd06 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */

        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10002ec0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002ec4:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002ec8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002ecc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10002ed0:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10002ed4:	bf00      	nop
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
10002ed6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002eda:	f8d3 38c8 	ldr.w	r3, [r3, #2248]	@ 0x8c8
10002ede:	f023 0107 	bic.w	r1, r3, #7
10002ee2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002ee6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002eea:	681b      	ldr	r3, [r3, #0]
10002eec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
10002ef0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002ef4:	430b      	orrs	r3, r1
10002ef6:	f8c2 38c8 	str.w	r3, [r2, #2248]	@ 0x8c8
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) ==
10002efa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002efe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002f02:	681b      	ldr	r3, [r3, #0]
10002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
10002f08:	f402 7380 	and.w	r3, r2, #256	@ 0x100
10002f0c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
10002f10:	2300      	movs	r3, #0
10002f12:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
10002f16:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
10002f1a:	460b      	mov	r3, r1
10002f1c:	4313      	orrs	r3, r2
10002f1e:	d07e      	beq.n	1000301e <HAL_RCCEx_PeriphCLKConfig+0x466>
      RCC_PERIPHCLK_SAI2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
10002f20:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002f24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002f28:	681b      	ldr	r3, [r3, #0]
10002f2a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
10002f2e:	2b05      	cmp	r3, #5
10002f30:	d044      	beq.n	10002fbc <HAL_RCCEx_PeriphCLKConfig+0x404>
10002f32:	2b05      	cmp	r3, #5
10002f34:	d861      	bhi.n	10002ffa <HAL_RCCEx_PeriphCLKConfig+0x442>
10002f36:	2b00      	cmp	r3, #0
10002f38:	d002      	beq.n	10002f40 <HAL_RCCEx_PeriphCLKConfig+0x388>
10002f3a:	2b01      	cmp	r3, #1
10002f3c:	d01f      	beq.n	10002f7e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
10002f3e:	e05c      	b.n	10002ffa <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      case RCC_SAI2CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SAI2*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10002f40:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002f44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002f48:	681b      	ldr	r3, [r3, #0]
10002f4a:	3380      	adds	r3, #128	@ 0x80
10002f4c:	4618      	mov	r0, r3
10002f4e:	f7ff fcdb 	bl	10002908 <RCCEx_PLL4_Config>
10002f52:	4603      	mov	r3, r0
10002f54:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002f58:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002f5c:	2b00      	cmp	r3, #0
10002f5e:	d003      	beq.n	10002f68 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        {
          return status;
10002f60:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002f64:	f001 bcb2 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10002f68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002f6c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10002f70:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002f74:	f043 0320 	orr.w	r3, r3, #32
10002f78:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10002f7c:	e03d      	b.n	10002ffa <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10002f7e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002f82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002f86:	681b      	ldr	r3, [r3, #0]
10002f88:	3344      	adds	r3, #68	@ 0x44
10002f8a:	4618      	mov	r0, r3
10002f8c:	f7ff fb52 	bl	10002634 <RCCEx_PLL3_Config>
10002f90:	4603      	mov	r3, r0
10002f92:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002f96:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002f9a:	2b00      	cmp	r3, #0
10002f9c:	d003      	beq.n	10002fa6 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
        {
          return status;
10002f9e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002fa2:	f001 bc93 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10002fa6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002faa:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002fae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002fb2:	f043 0320 	orr.w	r3, r3, #32
10002fb6:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10002fba:	e01e      	b.n	10002ffa <HAL_RCCEx_PeriphCLKConfig+0x442>

      case RCC_SAI2CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI2 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10002fbc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10002fc0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10002fc4:	681b      	ldr	r3, [r3, #0]
10002fc6:	3344      	adds	r3, #68	@ 0x44
10002fc8:	4618      	mov	r0, r3
10002fca:	f7ff fb33 	bl	10002634 <RCCEx_PLL3_Config>
10002fce:	4603      	mov	r3, r0
10002fd0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10002fd4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002fd8:	2b00      	cmp	r3, #0
10002fda:	d003      	beq.n	10002fe4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        {
          return status;
10002fdc:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10002fe0:	f001 bc74 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10002fe4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002fe8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10002fec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10002ff0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10002ff4:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10002ff8:	bf00      	nop
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
10002ffa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10002ffe:	f8d3 38cc 	ldr.w	r3, [r3, #2252]	@ 0x8cc
10003002:	f023 0107 	bic.w	r1, r3, #7
10003006:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000300a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000300e:	681b      	ldr	r3, [r3, #0]
10003010:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
10003014:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003018:	430b      	orrs	r3, r1
1000301a:	f8c2 38cc 	str.w	r3, [r2, #2252]	@ 0x8cc
  }

  /*---------------------------- SAI3 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI3) ==
1000301e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003022:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003026:	681b      	ldr	r3, [r3, #0]
10003028:	e9d3 2300 	ldrd	r2, r3, [r3]
1000302c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
10003030:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
10003034:	2300      	movs	r3, #0
10003036:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
1000303a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
1000303e:	460b      	mov	r3, r1
10003040:	4313      	orrs	r3, r2
10003042:	d07e      	beq.n	10003142 <HAL_RCCEx_PeriphCLKConfig+0x58a>
      RCC_PERIPHCLK_SAI3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI3CLKSOURCE(PeriphClkInit->Sai3ClockSelection));

    switch (PeriphClkInit->Sai3ClockSelection)
10003044:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003048:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000304c:	681b      	ldr	r3, [r3, #0]
1000304e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
10003052:	2b04      	cmp	r3, #4
10003054:	d044      	beq.n	100030e0 <HAL_RCCEx_PeriphCLKConfig+0x528>
10003056:	2b04      	cmp	r3, #4
10003058:	d861      	bhi.n	1000311e <HAL_RCCEx_PeriphCLKConfig+0x566>
1000305a:	2b00      	cmp	r3, #0
1000305c:	d002      	beq.n	10003064 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
1000305e:	2b01      	cmp	r3, #1
10003060:	d01f      	beq.n	100030a2 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
10003062:	e05c      	b.n	1000311e <HAL_RCCEx_PeriphCLKConfig+0x566>
    {
      case RCC_SAI3CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI3*/

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003064:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003068:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000306c:	681b      	ldr	r3, [r3, #0]
1000306e:	3380      	adds	r3, #128	@ 0x80
10003070:	4618      	mov	r0, r3
10003072:	f7ff fc49 	bl	10002908 <RCCEx_PLL4_Config>
10003076:	4603      	mov	r3, r0
10003078:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
1000307c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003080:	2b00      	cmp	r3, #0
10003082:	d003      	beq.n	1000308c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        {
          return status;
10003084:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003088:	f001 bc20 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000308c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003090:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003094:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003098:	f043 0320 	orr.w	r3, r3, #32
1000309c:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
100030a0:	e03d      	b.n	1000311e <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100030a2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100030a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100030aa:	681b      	ldr	r3, [r3, #0]
100030ac:	3344      	adds	r3, #68	@ 0x44
100030ae:	4618      	mov	r0, r3
100030b0:	f7ff fac0 	bl	10002634 <RCCEx_PLL3_Config>
100030b4:	4603      	mov	r3, r0
100030b6:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100030ba:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100030be:	2b00      	cmp	r3, #0
100030c0:	d003      	beq.n	100030ca <HAL_RCCEx_PeriphCLKConfig+0x512>
        {
          return status;
100030c2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100030c6:	f001 bc01 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100030ca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100030ce:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100030d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100030d6:	f043 0320 	orr.w	r3, r3, #32
100030da:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100030de:	e01e      	b.n	1000311e <HAL_RCCEx_PeriphCLKConfig+0x566>

      case RCC_SAI3CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100030e0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100030e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100030e8:	681b      	ldr	r3, [r3, #0]
100030ea:	3344      	adds	r3, #68	@ 0x44
100030ec:	4618      	mov	r0, r3
100030ee:	f7ff faa1 	bl	10002634 <RCCEx_PLL3_Config>
100030f2:	4603      	mov	r3, r0
100030f4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100030f8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100030fc:	2b00      	cmp	r3, #0
100030fe:	d003      	beq.n	10003108 <HAL_RCCEx_PeriphCLKConfig+0x550>
        {
          return status;
10003100:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003104:	f001 bbe2 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003108:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000310c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003110:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003118:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
1000311c:	bf00      	nop
    }

    /* Set the source of SAI3 clock*/
    __HAL_RCC_SAI3_CONFIG(PeriphClkInit->Sai3ClockSelection);
1000311e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003122:	f8d3 38d0 	ldr.w	r3, [r3, #2256]	@ 0x8d0
10003126:	f023 0107 	bic.w	r1, r3, #7
1000312a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000312e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003132:	681b      	ldr	r3, [r3, #0]
10003134:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
10003138:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000313c:	430b      	orrs	r3, r1
1000313e:	f8c2 38d0 	str.w	r3, [r2, #2256]	@ 0x8d0
  }

  /*---------------------------- SAI4 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4) ==
10003142:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003146:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000314a:	681b      	ldr	r3, [r3, #0]
1000314c:	e9d3 2300 	ldrd	r2, r3, [r3]
10003150:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
10003154:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
10003158:	2300      	movs	r3, #0
1000315a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
1000315e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
10003162:	460b      	mov	r3, r1
10003164:	4313      	orrs	r3, r2
10003166:	d07e      	beq.n	10003266 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      RCC_PERIPHCLK_SAI4)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI4CLKSOURCE(PeriphClkInit->Sai4ClockSelection));

    switch (PeriphClkInit->Sai4ClockSelection)
10003168:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000316c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003170:	681b      	ldr	r3, [r3, #0]
10003172:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
10003176:	2b04      	cmp	r3, #4
10003178:	d044      	beq.n	10003204 <HAL_RCCEx_PeriphCLKConfig+0x64c>
1000317a:	2b04      	cmp	r3, #4
1000317c:	d861      	bhi.n	10003242 <HAL_RCCEx_PeriphCLKConfig+0x68a>
1000317e:	2b00      	cmp	r3, #0
10003180:	d002      	beq.n	10003188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
10003182:	2b01      	cmp	r3, #1
10003184:	d01f      	beq.n	100031c6 <HAL_RCCEx_PeriphCLKConfig+0x60e>
10003186:	e05c      	b.n	10003242 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    {
      case RCC_SAI4CLKSOURCE_PLL4: /* PLL4 is used as clock source for SAI4 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003188:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000318c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003190:	681b      	ldr	r3, [r3, #0]
10003192:	3380      	adds	r3, #128	@ 0x80
10003194:	4618      	mov	r0, r3
10003196:	f7ff fbb7 	bl	10002908 <RCCEx_PLL4_Config>
1000319a:	4603      	mov	r3, r0
1000319c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100031a0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100031a4:	2b00      	cmp	r3, #0
100031a6:	d003      	beq.n	100031b0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
        {
          return status;
100031a8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100031ac:	f001 bb8e 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100031b0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100031b4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100031b8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100031bc:	f043 0320 	orr.w	r3, r3, #32
100031c0:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
100031c4:	e03d      	b.n	10003242 <HAL_RCCEx_PeriphCLKConfig+0x68a>


      case RCC_SAI4CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100031c6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100031ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100031ce:	681b      	ldr	r3, [r3, #0]
100031d0:	3344      	adds	r3, #68	@ 0x44
100031d2:	4618      	mov	r0, r3
100031d4:	f7ff fa2e 	bl	10002634 <RCCEx_PLL3_Config>
100031d8:	4603      	mov	r3, r0
100031da:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100031de:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100031e2:	2b00      	cmp	r3, #0
100031e4:	d003      	beq.n	100031ee <HAL_RCCEx_PeriphCLKConfig+0x636>
        {
          return status;
100031e6:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100031ea:	f001 bb6f 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_Q */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100031ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100031f2:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100031f6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100031fa:	f043 0320 	orr.w	r3, r3, #32
100031fe:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003202:	e01e      	b.n	10003242 <HAL_RCCEx_PeriphCLKConfig+0x68a>

      case RCC_SAI4CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SAI4 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003204:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003208:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000320c:	681b      	ldr	r3, [r3, #0]
1000320e:	3344      	adds	r3, #68	@ 0x44
10003210:	4618      	mov	r0, r3
10003212:	f7ff fa0f 	bl	10002634 <RCCEx_PLL3_Config>
10003216:	4603      	mov	r3, r0
10003218:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
1000321c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003220:	2b00      	cmp	r3, #0
10003222:	d003      	beq.n	1000322c <HAL_RCCEx_PeriphCLKConfig+0x674>
        {
          return status;
10003224:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003228:	f001 bb50 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SAI Clock output generated on PLL3_R */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
1000322c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003230:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003234:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003238:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000323c:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003240:	bf00      	nop
    }

    /* Set the source of SAI4 clock*/
    __HAL_RCC_SAI4_CONFIG(PeriphClkInit->Sai4ClockSelection);
10003242:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003246:	f8d3 38d4 	ldr.w	r3, [r3, #2260]	@ 0x8d4
1000324a:	f023 0107 	bic.w	r1, r3, #7
1000324e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003252:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003256:	681b      	ldr	r3, [r3, #0]
10003258:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
1000325c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003260:	430b      	orrs	r3, r1
10003262:	f8c2 38d4 	str.w	r3, [r2, #2260]	@ 0x8d4
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) ==
10003266:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000326a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000326e:	681b      	ldr	r3, [r3, #0]
10003270:	e9d3 2300 	ldrd	r2, r3, [r3]
10003274:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
10003278:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
1000327c:	2300      	movs	r3, #0
1000327e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
10003282:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
10003286:	460b      	mov	r3, r1
10003288:	4313      	orrs	r3, r2
1000328a:	d07e      	beq.n	1000338a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
      RCC_PERIPHCLK_SPI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
1000328c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003290:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003294:	681b      	ldr	r3, [r3, #0]
10003296:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
1000329a:	2b04      	cmp	r3, #4
1000329c:	d044      	beq.n	10003328 <HAL_RCCEx_PeriphCLKConfig+0x770>
1000329e:	2b04      	cmp	r3, #4
100032a0:	d861      	bhi.n	10003366 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
100032a2:	2b00      	cmp	r3, #0
100032a4:	d002      	beq.n	100032ac <HAL_RCCEx_PeriphCLKConfig+0x6f4>
100032a6:	2b01      	cmp	r3, #1
100032a8:	d01f      	beq.n	100032ea <HAL_RCCEx_PeriphCLKConfig+0x732>
100032aa:	e05c      	b.n	10003366 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      case RCC_SPI1CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100032ac:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100032b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100032b4:	681b      	ldr	r3, [r3, #0]
100032b6:	3380      	adds	r3, #128	@ 0x80
100032b8:	4618      	mov	r0, r3
100032ba:	f7ff fb25 	bl	10002908 <RCCEx_PLL4_Config>
100032be:	4603      	mov	r3, r0
100032c0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100032c4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100032c8:	2b00      	cmp	r3, #0
100032ca:	d003      	beq.n	100032d4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
        {
          return status;
100032cc:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100032d0:	f001 bafc 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100032d4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100032d8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100032dc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100032e0:	f043 0310 	orr.w	r3, r3, #16
100032e4:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
100032e8:	e03d      	b.n	10003366 <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI1*/

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100032ea:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100032ee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100032f2:	681b      	ldr	r3, [r3, #0]
100032f4:	3344      	adds	r3, #68	@ 0x44
100032f6:	4618      	mov	r0, r3
100032f8:	f7ff f99c 	bl	10002634 <RCCEx_PLL3_Config>
100032fc:	4603      	mov	r3, r0
100032fe:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003302:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003306:	2b00      	cmp	r3, #0
10003308:	d003      	beq.n	10003312 <HAL_RCCEx_PeriphCLKConfig+0x75a>
        {
          return status;
1000330a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000330e:	f001 badd 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10003312:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003316:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
1000331a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000331e:	f043 0320 	orr.w	r3, r3, #32
10003322:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003326:	e01e      	b.n	10003366 <HAL_RCCEx_PeriphCLKConfig+0x7ae>

      case RCC_SPI1CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003328:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000332c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003330:	681b      	ldr	r3, [r3, #0]
10003332:	3344      	adds	r3, #68	@ 0x44
10003334:	4618      	mov	r0, r3
10003336:	f7ff f97d 	bl	10002634 <RCCEx_PLL3_Config>
1000333a:	4603      	mov	r3, r0
1000333c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003340:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003344:	2b00      	cmp	r3, #0
10003346:	d003      	beq.n	10003350 <HAL_RCCEx_PeriphCLKConfig+0x798>
        {
          return status;
10003348:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000334c:	f001 babe 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003350:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003354:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003358:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000335c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003360:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003364:	bf00      	nop

    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
10003366:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000336a:	f8d3 38d8 	ldr.w	r3, [r3, #2264]	@ 0x8d8
1000336e:	f023 0107 	bic.w	r1, r3, #7
10003372:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003376:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000337a:	681b      	ldr	r3, [r3, #0]
1000337c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
10003380:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003384:	430b      	orrs	r3, r1
10003386:	f8c2 38d8 	str.w	r3, [r2, #2264]	@ 0x8d8
  }

  /*---------------------------- SPI23 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI23) ==
1000338a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000338e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003392:	681b      	ldr	r3, [r3, #0]
10003394:	e9d3 2300 	ldrd	r2, r3, [r3]
10003398:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
1000339c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
100033a0:	2300      	movs	r3, #0
100033a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
100033a6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
100033aa:	460b      	mov	r3, r1
100033ac:	4313      	orrs	r3, r2
100033ae:	d07e      	beq.n	100034ae <HAL_RCCEx_PeriphCLKConfig+0x8f6>
      RCC_PERIPHCLK_SPI23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
100033b0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100033b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100033b8:	681b      	ldr	r3, [r3, #0]
100033ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
100033be:	2b04      	cmp	r3, #4
100033c0:	d044      	beq.n	1000344c <HAL_RCCEx_PeriphCLKConfig+0x894>
100033c2:	2b04      	cmp	r3, #4
100033c4:	d861      	bhi.n	1000348a <HAL_RCCEx_PeriphCLKConfig+0x8d2>
100033c6:	2b00      	cmp	r3, #0
100033c8:	d002      	beq.n	100033d0 <HAL_RCCEx_PeriphCLKConfig+0x818>
100033ca:	2b01      	cmp	r3, #1
100033cc:	d01f      	beq.n	1000340e <HAL_RCCEx_PeriphCLKConfig+0x856>
100033ce:	e05c      	b.n	1000348a <HAL_RCCEx_PeriphCLKConfig+0x8d2>
    {
      case RCC_SPI23CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI23 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100033d0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100033d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100033d8:	681b      	ldr	r3, [r3, #0]
100033da:	3380      	adds	r3, #128	@ 0x80
100033dc:	4618      	mov	r0, r3
100033de:	f7ff fa93 	bl	10002908 <RCCEx_PLL4_Config>
100033e2:	4603      	mov	r3, r0
100033e4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100033e8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100033ec:	2b00      	cmp	r3, #0
100033ee:	d003      	beq.n	100033f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
        {
          return status;
100033f0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100033f4:	f001 ba6a 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100033f8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100033fc:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003400:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003404:	f043 0310 	orr.w	r3, r3, #16
10003408:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
1000340c:	e03d      	b.n	1000348a <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_Q: /* PLL3_Q is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000340e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003412:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003416:	681b      	ldr	r3, [r3, #0]
10003418:	3344      	adds	r3, #68	@ 0x44
1000341a:	4618      	mov	r0, r3
1000341c:	f7ff f90a 	bl	10002634 <RCCEx_PLL3_Config>
10003420:	4603      	mov	r3, r0
10003422:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003426:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000342a:	2b00      	cmp	r3, #0
1000342c:	d003      	beq.n	10003436 <HAL_RCCEx_PeriphCLKConfig+0x87e>
        {
          return status;
1000342e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003432:	f001 ba4b 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10003436:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000343a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
1000343e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003442:	f043 0320 	orr.w	r3, r3, #32
10003446:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
1000344a:	e01e      	b.n	1000348a <HAL_RCCEx_PeriphCLKConfig+0x8d2>

      case RCC_SPI23CLKSOURCE_PLL3_R: /* PLL3_R is used as clock source for SPI23 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000344c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003450:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003454:	681b      	ldr	r3, [r3, #0]
10003456:	3344      	adds	r3, #68	@ 0x44
10003458:	4618      	mov	r0, r3
1000345a:	f7ff f8eb 	bl	10002634 <RCCEx_PLL3_Config>
1000345e:	4603      	mov	r3, r0
10003460:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003464:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003468:	2b00      	cmp	r3, #0
1000346a:	d003      	beq.n	10003474 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
        {
          return status;
1000346c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003470:	f001 ba2c 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003474:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003478:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
1000347c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003480:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003484:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003488:	bf00      	nop
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
1000348a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000348e:	f8d3 38dc 	ldr.w	r3, [r3, #2268]	@ 0x8dc
10003492:	f023 0107 	bic.w	r1, r3, #7
10003496:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000349a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000349e:	681b      	ldr	r3, [r3, #0]
100034a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
100034a4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100034a8:	430b      	orrs	r3, r1
100034aa:	f8c2 38dc 	str.w	r3, [r2, #2268]	@ 0x8dc
  }

  /*---------------------------- SPI45 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) ==
100034ae:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100034b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100034b6:	681b      	ldr	r3, [r3, #0]
100034b8:	e9d3 2300 	ldrd	r2, r3, [r3]
100034bc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
100034c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
100034c4:	2300      	movs	r3, #0
100034c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
100034ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
100034ce:	460b      	mov	r3, r1
100034d0:	4313      	orrs	r3, r2
100034d2:	d038      	beq.n	10003546 <HAL_RCCEx_PeriphCLKConfig+0x98e>
      RCC_PERIPHCLK_SPI45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    if (PeriphClkInit->Spi45ClockSelection == RCC_SPI45CLKSOURCE_PLL4)
100034d4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100034d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100034dc:	681b      	ldr	r3, [r3, #0]
100034de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
100034e2:	2b01      	cmp	r3, #1
100034e4:	d11d      	bne.n	10003522 <HAL_RCCEx_PeriphCLKConfig+0x96a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100034e6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100034ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100034ee:	681b      	ldr	r3, [r3, #0]
100034f0:	3380      	adds	r3, #128	@ 0x80
100034f2:	4618      	mov	r0, r3
100034f4:	f7ff fa08 	bl	10002908 <RCCEx_PLL4_Config>
100034f8:	4603      	mov	r3, r0
100034fa:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
100034fe:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003502:	2b00      	cmp	r3, #0
10003504:	d003      	beq.n	1000350e <HAL_RCCEx_PeriphCLKConfig+0x956>
      {
        return status;
10003506:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000350a:	f001 b9df 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable SPI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000350e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003512:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003516:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000351a:	f043 0320 	orr.w	r3, r3, #32
1000351e:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of SPI45 clock*/
    __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
10003522:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003526:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	@ 0x8e0
1000352a:	f023 0107 	bic.w	r1, r3, #7
1000352e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003532:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003536:	681b      	ldr	r3, [r3, #0]
10003538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
1000353c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003540:	430b      	orrs	r3, r1
10003542:	f8c2 38e0 	str.w	r3, [r2, #2272]	@ 0x8e0
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) ==
10003546:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000354a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000354e:	681b      	ldr	r3, [r3, #0]
10003550:	e9d3 2300 	ldrd	r2, r3, [r3]
10003554:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
10003558:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
1000355c:	2300      	movs	r3, #0
1000355e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
10003562:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
10003566:	460b      	mov	r3, r1
10003568:	4313      	orrs	r3, r2
1000356a:	d05b      	beq.n	10003624 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
      RCC_PERIPHCLK_SPI6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
1000356c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003570:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003574:	681b      	ldr	r3, [r3, #0]
10003576:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
1000357a:	2b01      	cmp	r3, #1
1000357c:	d002      	beq.n	10003584 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
1000357e:	2b05      	cmp	r3, #5
10003580:	d01f      	beq.n	100035c2 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
10003582:	e03d      	b.n	10003600 <HAL_RCCEx_PeriphCLKConfig+0xa48>
    {
      case RCC_SPI6CLKSOURCE_PLL4: /* PLL4 is used as clock source for SPI6 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003584:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003588:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000358c:	681b      	ldr	r3, [r3, #0]
1000358e:	3380      	adds	r3, #128	@ 0x80
10003590:	4618      	mov	r0, r3
10003592:	f7ff f9b9 	bl	10002908 <RCCEx_PLL4_Config>
10003596:	4603      	mov	r3, r0
10003598:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
1000359c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100035a0:	2b00      	cmp	r3, #0
100035a2:	d003      	beq.n	100035ac <HAL_RCCEx_PeriphCLKConfig+0x9f4>
        {
          return status;
100035a4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100035a8:	f001 b990 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100035ac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100035b0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100035b4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100035b8:	f043 0320 	orr.w	r3, r3, #32
100035bc:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
100035c0:	e01e      	b.n	10003600 <HAL_RCCEx_PeriphCLKConfig+0xa48>

      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is used as clock source for SPI6 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100035c2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100035c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100035ca:	681b      	ldr	r3, [r3, #0]
100035cc:	3344      	adds	r3, #68	@ 0x44
100035ce:	4618      	mov	r0, r3
100035d0:	f7ff f830 	bl	10002634 <RCCEx_PLL3_Config>
100035d4:	4603      	mov	r3, r0
100035d6:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100035da:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100035de:	2b00      	cmp	r3, #0
100035e0:	d003      	beq.n	100035ea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        {
          return status;
100035e2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100035e6:	f001 b971 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100035ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100035ee:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100035f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100035f6:	f043 0320 	orr.w	r3, r3, #32
100035fa:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100035fe:	bf00      	nop
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
10003600:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003604:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
10003608:	f023 0107 	bic.w	r1, r3, #7
1000360c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003610:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003614:	681b      	ldr	r3, [r3, #0]
10003616:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
1000361a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000361e:	430b      	orrs	r3, r1
10003620:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
  }

  /*---------------------------- USART6 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) ==
10003624:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003628:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000362c:	681b      	ldr	r3, [r3, #0]
1000362e:	e9d3 2300 	ldrd	r2, r3, [r3]
10003632:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
10003636:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
1000363a:	2300      	movs	r3, #0
1000363c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
10003640:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
10003644:	460b      	mov	r3, r1
10003646:	4313      	orrs	r3, r2
10003648:	d038      	beq.n	100036bc <HAL_RCCEx_PeriphCLKConfig+0xb04>
      RCC_PERIPHCLK_USART6)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_PLL4)
1000364a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000364e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003652:	681b      	ldr	r3, [r3, #0]
10003654:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
10003658:	2b01      	cmp	r3, #1
1000365a:	d11d      	bne.n	10003698 <HAL_RCCEx_PeriphCLKConfig+0xae0>
    {
      /* PLL4 is used as clock source for USART6 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000365c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003660:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003664:	681b      	ldr	r3, [r3, #0]
10003666:	3380      	adds	r3, #128	@ 0x80
10003668:	4618      	mov	r0, r3
1000366a:	f7ff f94d 	bl	10002908 <RCCEx_PLL4_Config>
1000366e:	4603      	mov	r3, r0
10003670:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10003674:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003678:	2b00      	cmp	r3, #0
1000367a:	d003      	beq.n	10003684 <HAL_RCCEx_PeriphCLKConfig+0xacc>
      {
        return status;
1000367c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003680:	f001 b924 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10003684:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003688:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
1000368c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003690:	f043 0320 	orr.w	r3, r3, #32
10003694:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of USART6 clock*/
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
10003698:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000369c:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	@ 0x8e4
100036a0:	f023 0107 	bic.w	r1, r3, #7
100036a4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100036a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100036ac:	681b      	ldr	r3, [r3, #0]
100036ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
100036b2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100036b6:	430b      	orrs	r3, r1
100036b8:	f8c2 38e4 	str.w	r3, [r2, #2276]	@ 0x8e4
  }

  /*---------------------------- UART24 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART24) ==
100036bc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100036c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100036c4:	681b      	ldr	r3, [r3, #0]
100036c6:	e9d3 2300 	ldrd	r2, r3, [r3]
100036ca:	f002 0302 	and.w	r3, r2, #2
100036ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
100036d2:	2300      	movs	r3, #0
100036d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
100036d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
100036dc:	460b      	mov	r3, r1
100036de:	4313      	orrs	r3, r2
100036e0:	d038      	beq.n	10003754 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
      RCC_PERIPHCLK_UART24)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART24CLKSOURCE(PeriphClkInit->Uart24ClockSelection));

    if (PeriphClkInit->Uart24ClockSelection == RCC_UART24CLKSOURCE_PLL4)
100036e2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100036e6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100036ea:	681b      	ldr	r3, [r3, #0]
100036ec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
100036f0:	2b01      	cmp	r3, #1
100036f2:	d11d      	bne.n	10003730 <HAL_RCCEx_PeriphCLKConfig+0xb78>
    {
      /* PLL4 is used as clock source for UART24 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100036f4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100036f8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100036fc:	681b      	ldr	r3, [r3, #0]
100036fe:	3380      	adds	r3, #128	@ 0x80
10003700:	4618      	mov	r0, r3
10003702:	f7ff f901 	bl	10002908 <RCCEx_PLL4_Config>
10003706:	4603      	mov	r3, r0
10003708:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
1000370c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003710:	2b00      	cmp	r3, #0
10003712:	d003      	beq.n	1000371c <HAL_RCCEx_PeriphCLKConfig+0xb64>
      {
        return status;
10003714:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003718:	f001 b8d8 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000371c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003720:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003724:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003728:	f043 0320 	orr.w	r3, r3, #32
1000372c:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of UART24 clock*/
    __HAL_RCC_UART24_CONFIG(PeriphClkInit->Uart24ClockSelection);
10003730:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003734:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	@ 0x8e8
10003738:	f023 0107 	bic.w	r1, r3, #7
1000373c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003740:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003744:	681b      	ldr	r3, [r3, #0]
10003746:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
1000374a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000374e:	430b      	orrs	r3, r1
10003750:	f8c2 38e8 	str.w	r3, [r2, #2280]	@ 0x8e8
  }

  /*---------------------------- UART35 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART35) ==
10003754:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003758:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000375c:	681b      	ldr	r3, [r3, #0]
1000375e:	e9d3 2300 	ldrd	r2, r3, [r3]
10003762:	f002 0304 	and.w	r3, r2, #4
10003766:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
1000376a:	2300      	movs	r3, #0
1000376c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
10003770:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
10003774:	460b      	mov	r3, r1
10003776:	4313      	orrs	r3, r2
10003778:	d038      	beq.n	100037ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
      RCC_PERIPHCLK_UART35)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART35CLKSOURCE(PeriphClkInit->Uart35ClockSelection));

    if (PeriphClkInit->Uart35ClockSelection == RCC_UART35CLKSOURCE_PLL4)
1000377a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000377e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003782:	681b      	ldr	r3, [r3, #0]
10003784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
10003788:	2b01      	cmp	r3, #1
1000378a:	d11d      	bne.n	100037c8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
      /* PLL4 is used as clock source for UART35 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000378c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003790:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003794:	681b      	ldr	r3, [r3, #0]
10003796:	3380      	adds	r3, #128	@ 0x80
10003798:	4618      	mov	r0, r3
1000379a:	f7ff f8b5 	bl	10002908 <RCCEx_PLL4_Config>
1000379e:	4603      	mov	r3, r0
100037a0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
100037a4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100037a8:	2b00      	cmp	r3, #0
100037aa:	d003      	beq.n	100037b4 <HAL_RCCEx_PeriphCLKConfig+0xbfc>
      {
        return status;
100037ac:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100037b0:	f001 b88c 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
100037b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100037b8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100037bc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100037c0:	f043 0320 	orr.w	r3, r3, #32
100037c4:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of UART35 clock*/
    __HAL_RCC_UART35_CONFIG(PeriphClkInit->Uart35ClockSelection);
100037c8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100037cc:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
100037d0:	f023 0107 	bic.w	r1, r3, #7
100037d4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100037d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100037dc:	681b      	ldr	r3, [r3, #0]
100037de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
100037e2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100037e6:	430b      	orrs	r3, r1
100037e8:	f8c2 38ec 	str.w	r3, [r2, #2284]	@ 0x8ec
  }

  /*---------------------------- UAUART78 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART78) ==
100037ec:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100037f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100037f4:	681b      	ldr	r3, [r3, #0]
100037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
100037fa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
100037fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
10003802:	2300      	movs	r3, #0
10003804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
10003808:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
1000380c:	460b      	mov	r3, r1
1000380e:	4313      	orrs	r3, r2
10003810:	d038      	beq.n	10003884 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      RCC_PERIPHCLK_UART78)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART78CLKSOURCE(PeriphClkInit->Uart78ClockSelection));

    if (PeriphClkInit->Uart78ClockSelection == RCC_UART78CLKSOURCE_PLL4)
10003812:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003816:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000381a:	681b      	ldr	r3, [r3, #0]
1000381c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
10003820:	2b01      	cmp	r3, #1
10003822:	d11d      	bne.n	10003860 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* PLL4 is used as clock source for UART78 */
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003824:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003828:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000382c:	681b      	ldr	r3, [r3, #0]
1000382e:	3380      	adds	r3, #128	@ 0x80
10003830:	4618      	mov	r0, r3
10003832:	f7ff f869 	bl	10002908 <RCCEx_PLL4_Config>
10003836:	4603      	mov	r3, r0
10003838:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
1000383c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003840:	2b00      	cmp	r3, #0
10003842:	d003      	beq.n	1000384c <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        return status;
10003844:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003848:	f001 b840 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable UART Clock output generated on PLL4 */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000384c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003850:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003854:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003858:	f043 0320 	orr.w	r3, r3, #32
1000385c:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of UART78 clock*/
    __HAL_RCC_UART78_CONFIG(PeriphClkInit->Uart78ClockSelection);
10003860:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003864:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	@ 0x8f0
10003868:	f023 0107 	bic.w	r1, r3, #7
1000386c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003870:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003874:	681b      	ldr	r3, [r3, #0]
10003876:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
1000387a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000387e:	430b      	orrs	r3, r1
10003880:	f8c2 38f0 	str.w	r3, [r2, #2288]	@ 0x8f0
  }

  /*---------------------------- USART1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) ==
10003884:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003888:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000388c:	681b      	ldr	r3, [r3, #0]
1000388e:	e9d3 2300 	ldrd	r2, r3, [r3]
10003892:	f002 0301 	and.w	r3, r2, #1
10003896:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
1000389a:	2300      	movs	r3, #0
1000389c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
100038a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
100038a4:	460b      	mov	r3, r1
100038a6:	4313      	orrs	r3, r2
100038a8:	d05b      	beq.n	10003962 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
      RCC_PERIPHCLK_USART1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
100038aa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100038ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100038b2:	681b      	ldr	r3, [r3, #0]
100038b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
100038b8:	2b01      	cmp	r3, #1
100038ba:	d002      	beq.n	100038c2 <HAL_RCCEx_PeriphCLKConfig+0xd0a>
100038bc:	2b04      	cmp	r3, #4
100038be:	d01f      	beq.n	10003900 <HAL_RCCEx_PeriphCLKConfig+0xd48>
100038c0:	e03d      	b.n	1000393e <HAL_RCCEx_PeriphCLKConfig+0xd86>
    {
      case RCC_USART1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for USART1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100038c2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100038c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100038ca:	681b      	ldr	r3, [r3, #0]
100038cc:	3344      	adds	r3, #68	@ 0x44
100038ce:	4618      	mov	r0, r3
100038d0:	f7fe feb0 	bl	10002634 <RCCEx_PLL3_Config>
100038d4:	4603      	mov	r3, r0
100038d6:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100038da:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100038de:	2b00      	cmp	r3, #0
100038e0:	d003      	beq.n	100038ea <HAL_RCCEx_PeriphCLKConfig+0xd32>
        {
          return status;
100038e2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100038e6:	f000 bff1 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable UART Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100038ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100038ee:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100038f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100038f6:	f043 0320 	orr.w	r3, r3, #32
100038fa:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100038fe:	e01e      	b.n	1000393e <HAL_RCCEx_PeriphCLKConfig+0xd86>

      case RCC_USART1CLKSOURCE_PLL4: /* PLL4 is used as clock source for USART1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003900:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003904:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003908:	681b      	ldr	r3, [r3, #0]
1000390a:	3380      	adds	r3, #128	@ 0x80
1000390c:	4618      	mov	r0, r3
1000390e:	f7fe fffb 	bl	10002908 <RCCEx_PLL4_Config>
10003912:	4603      	mov	r3, r0
10003914:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003918:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000391c:	2b00      	cmp	r3, #0
1000391e:	d003      	beq.n	10003928 <HAL_RCCEx_PeriphCLKConfig+0xd70>
        {
          return status;
10003920:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003924:	f000 bfd2 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable USART Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10003928:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000392c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003930:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003934:	f043 0320 	orr.w	r3, r3, #32
10003938:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
1000393c:	bf00      	nop
    }

    /* Set the source of USART1 clock*/
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
1000393e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003942:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
10003946:	f023 0107 	bic.w	r1, r3, #7
1000394a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000394e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003952:	681b      	ldr	r3, [r3, #0]
10003954:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
10003958:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000395c:	430b      	orrs	r3, r1
1000395e:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  }

  /*---------------------------- SDMMC12 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC12) ==
10003962:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003966:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000396a:	681b      	ldr	r3, [r3, #0]
1000396c:	e9d3 2300 	ldrd	r2, r3, [r3]
10003970:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
10003974:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
10003978:	2300      	movs	r3, #0
1000397a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
1000397e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
10003982:	460b      	mov	r3, r1
10003984:	4313      	orrs	r3, r2
10003986:	d05b      	beq.n	10003a40 <HAL_RCCEx_PeriphCLKConfig+0xe88>
      RCC_PERIPHCLK_SDMMC12)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
10003988:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000398c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003990:	681b      	ldr	r3, [r3, #0]
10003992:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
10003996:	2b01      	cmp	r3, #1
10003998:	d002      	beq.n	100039a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
1000399a:	2b02      	cmp	r3, #2
1000399c:	d01f      	beq.n	100039de <HAL_RCCEx_PeriphCLKConfig+0xe26>
1000399e:	e03d      	b.n	10003a1c <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      case RCC_SDMMC12CLKSOURCE_PLL3: /* PLL3 is used as clock source for SDMMC12 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
100039a0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100039a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100039a8:	681b      	ldr	r3, [r3, #0]
100039aa:	3344      	adds	r3, #68	@ 0x44
100039ac:	4618      	mov	r0, r3
100039ae:	f7fe fe41 	bl	10002634 <RCCEx_PLL3_Config>
100039b2:	4603      	mov	r3, r0
100039b4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100039b8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100039bc:	2b00      	cmp	r3, #0
100039be:	d003      	beq.n	100039c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
        {
          return status;
100039c0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100039c4:	f000 bf82 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
100039c8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100039cc:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100039d0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100039d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
100039d8:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100039dc:	e01e      	b.n	10003a1c <HAL_RCCEx_PeriphCLKConfig+0xe64>

      case RCC_SDMMC12CLKSOURCE_PLL4: /* PLL4 is used as clock source for SDMMC12 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100039de:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100039e2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100039e6:	681b      	ldr	r3, [r3, #0]
100039e8:	3380      	adds	r3, #128	@ 0x80
100039ea:	4618      	mov	r0, r3
100039ec:	f7fe ff8c 	bl	10002908 <RCCEx_PLL4_Config>
100039f0:	4603      	mov	r3, r0
100039f2:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100039f6:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100039fa:	2b00      	cmp	r3, #0
100039fc:	d003      	beq.n	10003a06 <HAL_RCCEx_PeriphCLKConfig+0xe4e>
        {
          return status;
100039fe:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003a02:	f000 bf63 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC12 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003a06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003a0a:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003a0e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003a12:	f043 0310 	orr.w	r3, r3, #16
10003a16:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003a1a:	bf00      	nop
    }

    /* Set the source of SDMMC12 clock*/
    __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
10003a1c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003a20:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
10003a24:	f023 0107 	bic.w	r1, r3, #7
10003a28:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003a2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003a30:	681b      	ldr	r3, [r3, #0]
10003a32:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
10003a36:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003a3a:	430b      	orrs	r3, r1
10003a3c:	f8c2 38f4 	str.w	r3, [r2, #2292]	@ 0x8f4
  }

  /*---------------------------- SDMMC3 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC3) ==
10003a40:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003a44:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003a48:	681b      	ldr	r3, [r3, #0]
10003a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
10003a4e:	2100      	movs	r1, #0
10003a50:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
10003a54:	f003 0301 	and.w	r3, r3, #1
10003a58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
10003a5c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
10003a60:	460b      	mov	r3, r1
10003a62:	4313      	orrs	r3, r2
10003a64:	d05b      	beq.n	10003b1e <HAL_RCCEx_PeriphCLKConfig+0xf66>
      RCC_PERIPHCLK_SDMMC3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC3CLKSOURCE(PeriphClkInit->Sdmmc3ClockSelection));

    switch (PeriphClkInit->Sdmmc3ClockSelection)
10003a66:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003a6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003a6e:	681b      	ldr	r3, [r3, #0]
10003a70:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
10003a74:	2b01      	cmp	r3, #1
10003a76:	d002      	beq.n	10003a7e <HAL_RCCEx_PeriphCLKConfig+0xec6>
10003a78:	2b02      	cmp	r3, #2
10003a7a:	d01f      	beq.n	10003abc <HAL_RCCEx_PeriphCLKConfig+0xf04>
10003a7c:	e03d      	b.n	10003afa <HAL_RCCEx_PeriphCLKConfig+0xf42>
    {
      case RCC_SDMMC3CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SDMMC3 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003a7e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003a82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003a86:	681b      	ldr	r3, [r3, #0]
10003a88:	3344      	adds	r3, #68	@ 0x44
10003a8a:	4618      	mov	r0, r3
10003a8c:	f7fe fdd2 	bl	10002634 <RCCEx_PLL3_Config>
10003a90:	4603      	mov	r3, r0
10003a92:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003a96:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003a9a:	2b00      	cmp	r3, #0
10003a9c:	d003      	beq.n	10003aa6 <HAL_RCCEx_PeriphCLKConfig+0xeee>
        {
          return status;
10003a9e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003aa2:	f000 bf13 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003aa6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003aaa:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003aae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003ab2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003ab6:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003aba:	e01e      	b.n	10003afa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_SDMMC3CLKSOURCE_PLL4:  /* PLL4 is used as clock source for SDMMC3 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003abc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003ac0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003ac4:	681b      	ldr	r3, [r3, #0]
10003ac6:	3380      	adds	r3, #128	@ 0x80
10003ac8:	4618      	mov	r0, r3
10003aca:	f7fe ff1d 	bl	10002908 <RCCEx_PLL4_Config>
10003ace:	4603      	mov	r3, r0
10003ad0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003ad4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003ad8:	2b00      	cmp	r3, #0
10003ada:	d003      	beq.n	10003ae4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
        {
          return status;
10003adc:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003ae0:	f000 bef4 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SDMMC3 Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003ae4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003ae8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003aec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003af0:	f043 0310 	orr.w	r3, r3, #16
10003af4:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003af8:	bf00      	nop
    }

    /* Set the source of SDMMC3 clock*/
    __HAL_RCC_SDMMC3_CONFIG(PeriphClkInit->Sdmmc3ClockSelection);
10003afa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003afe:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
10003b02:	f023 0107 	bic.w	r1, r3, #7
10003b06:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003b0a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003b0e:	681b      	ldr	r3, [r3, #0]
10003b10:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
10003b14:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003b18:	430b      	orrs	r3, r1
10003b1a:	f8c2 38f8 	str.w	r3, [r2, #2296]	@ 0x8f8
  }

  /*---------------------------- ETH configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ETH) ==
10003b1e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003b22:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003b26:	681b      	ldr	r3, [r3, #0]
10003b28:	e9d3 2300 	ldrd	r2, r3, [r3]
10003b2c:	2100      	movs	r1, #0
10003b2e:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
10003b32:	f003 0302 	and.w	r3, r3, #2
10003b36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
10003b3a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
10003b3e:	460b      	mov	r3, r1
10003b40:	4313      	orrs	r3, r2
10003b42:	d05b      	beq.n	10003bfc <HAL_RCCEx_PeriphCLKConfig+0x1044>
      RCC_PERIPHCLK_ETH)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETHCLKSOURCE(PeriphClkInit->EthClockSelection));

    switch (PeriphClkInit->EthClockSelection)
10003b44:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003b48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003b4c:	681b      	ldr	r3, [r3, #0]
10003b4e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
10003b52:	2b00      	cmp	r3, #0
10003b54:	d002      	beq.n	10003b5c <HAL_RCCEx_PeriphCLKConfig+0xfa4>
10003b56:	2b01      	cmp	r3, #1
10003b58:	d01f      	beq.n	10003b9a <HAL_RCCEx_PeriphCLKConfig+0xfe2>
10003b5a:	e03d      	b.n	10003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1020>
    {
      case RCC_ETHCLKSOURCE_PLL4:     /* PLL4 is used as clock source for ETH */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003b5c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003b60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003b64:	681b      	ldr	r3, [r3, #0]
10003b66:	3380      	adds	r3, #128	@ 0x80
10003b68:	4618      	mov	r0, r3
10003b6a:	f7fe fecd 	bl	10002908 <RCCEx_PLL4_Config>
10003b6e:	4603      	mov	r3, r0
10003b70:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003b74:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003b78:	2b00      	cmp	r3, #0
10003b7a:	d003      	beq.n	10003b84 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
        {
          return status;
10003b7c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003b80:	f000 bea4 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL2 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003b84:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003b88:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003b8c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003b90:	f043 0310 	orr.w	r3, r3, #16
10003b94:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003b98:	e01e      	b.n	10003bd8 <HAL_RCCEx_PeriphCLKConfig+0x1020>

      case RCC_ETHCLKSOURCE_PLL3:     /* PLL3 is used as clock source for ETH */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003b9a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003b9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003ba2:	681b      	ldr	r3, [r3, #0]
10003ba4:	3344      	adds	r3, #68	@ 0x44
10003ba6:	4618      	mov	r0, r3
10003ba8:	f7fe fd44 	bl	10002634 <RCCEx_PLL3_Config>
10003bac:	4603      	mov	r3, r0
10003bae:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003bb2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003bb6:	2b00      	cmp	r3, #0
10003bb8:	d003      	beq.n	10003bc2 <HAL_RCCEx_PeriphCLKConfig+0x100a>
        {
          return status;
10003bba:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003bbe:	f000 be85 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ETH Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10003bc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003bc6:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003bca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003bce:	f043 0320 	orr.w	r3, r3, #32
10003bd2:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003bd6:	bf00      	nop
    }

    /* Set the source of ETH clock*/
    __HAL_RCC_ETH_CONFIG(PeriphClkInit->EthClockSelection);
10003bd8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003bdc:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	@ 0x8fc
10003be0:	f023 0103 	bic.w	r1, r3, #3
10003be4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003be8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003bec:	681b      	ldr	r3, [r3, #0]
10003bee:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
10003bf2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003bf6:	430b      	orrs	r3, r1
10003bf8:	f8c2 38fc 	str.w	r3, [r2, #2300]	@ 0x8fc
  }

  /*---------------------------- QSPI configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) ==
10003bfc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003c00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003c04:	681b      	ldr	r3, [r3, #0]
10003c06:	e9d3 2300 	ldrd	r2, r3, [r3]
10003c0a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
10003c0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
10003c12:	2300      	movs	r3, #0
10003c14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
10003c18:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
10003c1c:	460b      	mov	r3, r1
10003c1e:	4313      	orrs	r3, r2
10003c20:	d05b      	beq.n	10003cda <HAL_RCCEx_PeriphCLKConfig+0x1122>
      RCC_PERIPHCLK_QSPI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    switch (PeriphClkInit->QspiClockSelection)
10003c22:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003c26:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003c2a:	681b      	ldr	r3, [r3, #0]
10003c2c:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
10003c30:	2b01      	cmp	r3, #1
10003c32:	d002      	beq.n	10003c3a <HAL_RCCEx_PeriphCLKConfig+0x1082>
10003c34:	2b02      	cmp	r3, #2
10003c36:	d01f      	beq.n	10003c78 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
10003c38:	e03d      	b.n	10003cb6 <HAL_RCCEx_PeriphCLKConfig+0x10fe>
    {
      case RCC_QSPICLKSOURCE_PLL3:   /* PLL3 is used as clock source for QSPI */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003c3a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003c3e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003c42:	681b      	ldr	r3, [r3, #0]
10003c44:	3344      	adds	r3, #68	@ 0x44
10003c46:	4618      	mov	r0, r3
10003c48:	f7fe fcf4 	bl	10002634 <RCCEx_PLL3_Config>
10003c4c:	4603      	mov	r3, r0
10003c4e:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003c52:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003c56:	2b00      	cmp	r3, #0
10003c58:	d003      	beq.n	10003c62 <HAL_RCCEx_PeriphCLKConfig+0x10aa>
        {
          return status;
10003c5a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003c5e:	f000 be35 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003c62:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003c66:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003c6a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003c72:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003c76:	e01e      	b.n	10003cb6 <HAL_RCCEx_PeriphCLKConfig+0x10fe>

      case RCC_QSPICLKSOURCE_PLL4:   /* PLL4 is used as clock source for QSPI */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003c78:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003c7c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003c80:	681b      	ldr	r3, [r3, #0]
10003c82:	3380      	adds	r3, #128	@ 0x80
10003c84:	4618      	mov	r0, r3
10003c86:	f7fe fe3f 	bl	10002908 <RCCEx_PLL4_Config>
10003c8a:	4603      	mov	r3, r0
10003c8c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003c90:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003c94:	2b00      	cmp	r3, #0
10003c96:	d003      	beq.n	10003ca0 <HAL_RCCEx_PeriphCLKConfig+0x10e8>
        {
          return status;
10003c98:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003c9c:	f000 be16 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable QSPI Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003ca0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003ca4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003ca8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003cac:	f043 0310 	orr.w	r3, r3, #16
10003cb0:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003cb4:	bf00      	nop
    }

    /* Set the source of QSPI clock*/
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
10003cb6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003cba:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
10003cbe:	f023 0103 	bic.w	r1, r3, #3
10003cc2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003cc6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003cca:	681b      	ldr	r3, [r3, #0]
10003ccc:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
10003cd0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003cd4:	430b      	orrs	r3, r1
10003cd6:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
  }

  /*---------------------------- FMC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) ==
10003cda:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003cde:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003ce2:	681b      	ldr	r3, [r3, #0]
10003ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
10003ce8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
10003cec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
10003cf0:	2300      	movs	r3, #0
10003cf2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
10003cf6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
10003cfa:	460b      	mov	r3, r1
10003cfc:	4313      	orrs	r3, r2
10003cfe:	d05b      	beq.n	10003db8 <HAL_RCCEx_PeriphCLKConfig+0x1200>
      RCC_PERIPHCLK_FMC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
10003d00:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003d04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003d08:	681b      	ldr	r3, [r3, #0]
10003d0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
10003d0e:	2b01      	cmp	r3, #1
10003d10:	d002      	beq.n	10003d18 <HAL_RCCEx_PeriphCLKConfig+0x1160>
10003d12:	2b02      	cmp	r3, #2
10003d14:	d01f      	beq.n	10003d56 <HAL_RCCEx_PeriphCLKConfig+0x119e>
10003d16:	e03d      	b.n	10003d94 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
    {
      case RCC_FMCCLKSOURCE_PLL3: /* PLL3 is used as clock source for FMC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003d18:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003d1c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003d20:	681b      	ldr	r3, [r3, #0]
10003d22:	3344      	adds	r3, #68	@ 0x44
10003d24:	4618      	mov	r0, r3
10003d26:	f7fe fc85 	bl	10002634 <RCCEx_PLL3_Config>
10003d2a:	4603      	mov	r3, r0
10003d2c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003d30:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003d34:	2b00      	cmp	r3, #0
10003d36:	d003      	beq.n	10003d40 <HAL_RCCEx_PeriphCLKConfig+0x1188>
        {
          return status;
10003d38:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003d3c:	f000 bdc6 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
10003d40:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003d44:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003d48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003d50:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003d54:	e01e      	b.n	10003d94 <HAL_RCCEx_PeriphCLKConfig+0x11dc>

      case RCC_FMCCLKSOURCE_PLL4: /* PLL4 is used as clock source for FMC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003d56:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003d5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003d5e:	681b      	ldr	r3, [r3, #0]
10003d60:	3380      	adds	r3, #128	@ 0x80
10003d62:	4618      	mov	r0, r3
10003d64:	f7fe fdd0 	bl	10002908 <RCCEx_PLL4_Config>
10003d68:	4603      	mov	r3, r0
10003d6a:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003d6e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003d72:	2b00      	cmp	r3, #0
10003d74:	d003      	beq.n	10003d7e <HAL_RCCEx_PeriphCLKConfig+0x11c6>
        {
          return status;
10003d76:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003d7a:	f000 bda7 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FMC Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003d7e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003d82:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003d86:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003d8a:	f043 0310 	orr.w	r3, r3, #16
10003d8e:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003d92:	bf00      	nop
    }

    /* Set the source of FMC clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
10003d94:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003d98:	f8d3 3904 	ldr.w	r3, [r3, #2308]	@ 0x904
10003d9c:	f023 0103 	bic.w	r1, r3, #3
10003da0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003da4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003da8:	681b      	ldr	r3, [r3, #0]
10003daa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
10003dae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003db2:	430b      	orrs	r3, r1
10003db4:	f8c2 3904 	str.w	r3, [r2, #2308]	@ 0x904
  }

#if defined(FDCAN1)
  /*---------------------------- FDCAN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) ==
10003db8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003dbc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003dc0:	681b      	ldr	r3, [r3, #0]
10003dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
10003dc6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
10003dca:	67bb      	str	r3, [r7, #120]	@ 0x78
10003dcc:	2300      	movs	r3, #0
10003dce:	67fb      	str	r3, [r7, #124]	@ 0x7c
10003dd0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
10003dd4:	460b      	mov	r3, r1
10003dd6:	4313      	orrs	r3, r2
10003dd8:	d07e      	beq.n	10003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      RCC_PERIPHCLK_FDCAN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
10003dda:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003dde:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003de2:	681b      	ldr	r3, [r3, #0]
10003de4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
10003de8:	2b03      	cmp	r3, #3
10003dea:	d044      	beq.n	10003e76 <HAL_RCCEx_PeriphCLKConfig+0x12be>
10003dec:	2b03      	cmp	r3, #3
10003dee:	d861      	bhi.n	10003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
10003df0:	2b01      	cmp	r3, #1
10003df2:	d002      	beq.n	10003dfa <HAL_RCCEx_PeriphCLKConfig+0x1242>
10003df4:	2b02      	cmp	r3, #2
10003df6:	d01f      	beq.n	10003e38 <HAL_RCCEx_PeriphCLKConfig+0x1280>
10003df8:	e05c      	b.n	10003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12fc>
    {
      case RCC_FDCANCLKSOURCE_PLL3: /* PLL3 is used as clock source for FDCAN */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003dfa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003dfe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003e02:	681b      	ldr	r3, [r3, #0]
10003e04:	3344      	adds	r3, #68	@ 0x44
10003e06:	4618      	mov	r0, r3
10003e08:	f7fe fc14 	bl	10002634 <RCCEx_PLL3_Config>
10003e0c:	4603      	mov	r3, r0
10003e0e:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003e12:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e16:	2b00      	cmp	r3, #0
10003e18:	d003      	beq.n	10003e22 <HAL_RCCEx_PeriphCLKConfig+0x126a>
        {
          return status;
10003e1a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e1e:	f000 bd55 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10003e22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003e26:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003e2a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003e2e:	f043 0320 	orr.w	r3, r3, #32
10003e32:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003e36:	e03d      	b.n	10003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_Q: /* PLL4_Q is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003e38:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003e3c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003e40:	681b      	ldr	r3, [r3, #0]
10003e42:	3380      	adds	r3, #128	@ 0x80
10003e44:	4618      	mov	r0, r3
10003e46:	f7fe fd5f 	bl	10002908 <RCCEx_PLL4_Config>
10003e4a:	4603      	mov	r3, r0
10003e4c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003e50:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e54:	2b00      	cmp	r3, #0
10003e56:	d003      	beq.n	10003e60 <HAL_RCCEx_PeriphCLKConfig+0x12a8>
        {
          return status;
10003e58:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e5c:	f000 bd36 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
10003e60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003e64:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003e68:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003e6c:	f043 0320 	orr.w	r3, r3, #32
10003e70:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003e74:	e01e      	b.n	10003eb4 <HAL_RCCEx_PeriphCLKConfig+0x12fc>

      case RCC_FDCANCLKSOURCE_PLL4_R: /* PLL4_R is used as clock source for FDCAN */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003e76:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003e7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003e7e:	681b      	ldr	r3, [r3, #0]
10003e80:	3380      	adds	r3, #128	@ 0x80
10003e82:	4618      	mov	r0, r3
10003e84:	f7fe fd40 	bl	10002908 <RCCEx_PLL4_Config>
10003e88:	4603      	mov	r3, r0
10003e8a:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003e8e:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e92:	2b00      	cmp	r3, #0
10003e94:	d003      	beq.n	10003e9e <HAL_RCCEx_PeriphCLKConfig+0x12e6>
        {
          return status;
10003e96:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003e9a:	f000 bd17 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable FDCAN Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10003e9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003ea2:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003ea6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003eaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10003eae:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003eb2:	bf00      	nop
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
10003eb4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003eb8:	f8d3 390c 	ldr.w	r3, [r3, #2316]	@ 0x90c
10003ebc:	f023 0103 	bic.w	r1, r3, #3
10003ec0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003ec4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003ec8:	681b      	ldr	r3, [r3, #0]
10003eca:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
10003ece:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003ed2:	430b      	orrs	r3, r1
10003ed4:	f8c2 390c 	str.w	r3, [r2, #2316]	@ 0x90c
  }
#endif /*FDCAN1*/

  /*---------------------------- SPDIFRX configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) ==
10003ed8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003edc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003ee0:	681b      	ldr	r3, [r3, #0]
10003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
10003ee6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
10003eea:	673b      	str	r3, [r7, #112]	@ 0x70
10003eec:	2300      	movs	r3, #0
10003eee:	677b      	str	r3, [r7, #116]	@ 0x74
10003ef0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
10003ef4:	460b      	mov	r3, r1
10003ef6:	4313      	orrs	r3, r2
10003ef8:	d05b      	beq.n	10003fb2 <HAL_RCCEx_PeriphCLKConfig+0x13fa>
      RCC_PERIPHCLK_SPDIFRX)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
10003efa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003efe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003f02:	681b      	ldr	r3, [r3, #0]
10003f04:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
10003f08:	2b00      	cmp	r3, #0
10003f0a:	d002      	beq.n	10003f12 <HAL_RCCEx_PeriphCLKConfig+0x135a>
10003f0c:	2b01      	cmp	r3, #1
10003f0e:	d01f      	beq.n	10003f50 <HAL_RCCEx_PeriphCLKConfig+0x1398>
10003f10:	e03d      	b.n	10003f8e <HAL_RCCEx_PeriphCLKConfig+0x13d6>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL4: /* PLL4 is used as clock source for SPDIF */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10003f12:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003f16:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003f1a:	681b      	ldr	r3, [r3, #0]
10003f1c:	3380      	adds	r3, #128	@ 0x80
10003f1e:	4618      	mov	r0, r3
10003f20:	f7fe fcf2 	bl	10002908 <RCCEx_PLL4_Config>
10003f24:	4603      	mov	r3, r0
10003f26:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003f2a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003f2e:	2b00      	cmp	r3, #0
10003f30:	d003      	beq.n	10003f3a <HAL_RCCEx_PeriphCLKConfig+0x1382>
        {
          return status;
10003f32:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003f36:	f000 bcc9 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
10003f3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003f3e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10003f42:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003f46:	f043 0310 	orr.w	r3, r3, #16
10003f4a:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10003f4e:	e01e      	b.n	10003f8e <HAL_RCCEx_PeriphCLKConfig+0x13d6>

      case RCC_SPDIFRXCLKSOURCE_PLL3: /* PLL3 is used as clock source for SPDIF */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10003f50:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003f54:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003f58:	681b      	ldr	r3, [r3, #0]
10003f5a:	3344      	adds	r3, #68	@ 0x44
10003f5c:	4618      	mov	r0, r3
10003f5e:	f7fe fb69 	bl	10002634 <RCCEx_PLL3_Config>
10003f62:	4603      	mov	r3, r0
10003f64:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10003f68:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003f6c:	2b00      	cmp	r3, #0
10003f6e:	d003      	beq.n	10003f78 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
        {
          return status;
10003f70:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10003f74:	f000 bcaa 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable SPDIF Clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
10003f78:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003f7c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10003f80:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003f84:	f043 0320 	orr.w	r3, r3, #32
10003f88:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10003f8c:	bf00      	nop
    }

    /* Set the source of SPDIF clock*/
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
10003f8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003f92:	f8d3 3914 	ldr.w	r3, [r3, #2324]	@ 0x914
10003f96:	f023 0103 	bic.w	r1, r3, #3
10003f9a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003f9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003fa2:	681b      	ldr	r3, [r3, #0]
10003fa4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
10003fa8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003fac:	430b      	orrs	r3, r1
10003fae:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
  }

  /*---------------------------- CEC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) ==
10003fb2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003fb6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003fba:	681b      	ldr	r3, [r3, #0]
10003fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
10003fc0:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
10003fc4:	66bb      	str	r3, [r7, #104]	@ 0x68
10003fc6:	2300      	movs	r3, #0
10003fc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
10003fca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
10003fce:	460b      	mov	r3, r1
10003fd0:	4313      	orrs	r3, r2
10003fd2:	d011      	beq.n	10003ff8 <HAL_RCCEx_PeriphCLKConfig+0x1440>
      RCC_PERIPHCLK_CEC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
10003fd4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10003fd8:	f8d3 3918 	ldr.w	r3, [r3, #2328]	@ 0x918
10003fdc:	f023 0103 	bic.w	r1, r3, #3
10003fe0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003fe4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10003fe8:	681b      	ldr	r3, [r3, #0]
10003fea:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
10003fee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10003ff2:	430b      	orrs	r3, r1
10003ff4:	f8c2 3918 	str.w	r3, [r2, #2328]	@ 0x918
  }

  /*---------------------------- USBPHY configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) ==
10003ff8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10003ffc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004000:	681b      	ldr	r3, [r3, #0]
10004002:	e9d3 2300 	ldrd	r2, r3, [r3]
10004006:	f402 7300 	and.w	r3, r2, #512	@ 0x200
1000400a:	663b      	str	r3, [r7, #96]	@ 0x60
1000400c:	2300      	movs	r3, #0
1000400e:	667b      	str	r3, [r7, #100]	@ 0x64
10004010:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
10004014:	460b      	mov	r3, r1
10004016:	4313      	orrs	r3, r2
10004018:	d038      	beq.n	1000408c <HAL_RCCEx_PeriphCLKConfig+0x14d4>
      RCC_PERIPHCLK_USBPHY)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(PeriphClkInit->UsbphyClockSelection));

    if (PeriphClkInit->UsbphyClockSelection == RCC_USBPHYCLKSOURCE_PLL4)
1000401a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000401e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004022:	681b      	ldr	r3, [r3, #0]
10004024:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
10004028:	2b01      	cmp	r3, #1
1000402a:	d11d      	bne.n	10004068 <HAL_RCCEx_PeriphCLKConfig+0x14b0>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
1000402c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004030:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004034:	681b      	ldr	r3, [r3, #0]
10004036:	3380      	adds	r3, #128	@ 0x80
10004038:	4618      	mov	r0, r3
1000403a:	f7fe fc65 	bl	10002908 <RCCEx_PLL4_Config>
1000403e:	4603      	mov	r3, r0
10004040:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10004044:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004048:	2b00      	cmp	r3, #0
1000404a:	d003      	beq.n	10004054 <HAL_RCCEx_PeriphCLKConfig+0x149c>
      {
        return status;
1000404c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004050:	f000 bc3c 	b.w	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB PHY Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10004054:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004058:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
1000405c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004060:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10004064:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    __HAL_RCC_USBPHY_CONFIG(PeriphClkInit->UsbphyClockSelection);
10004068:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000406c:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
10004070:	f023 0103 	bic.w	r1, r3, #3
10004074:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004078:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000407c:	681b      	ldr	r3, [r3, #0]
1000407e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
10004082:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004086:	430b      	orrs	r3, r1
10004088:	f8c2 391c 	str.w	r3, [r2, #2332]	@ 0x91c
  }

  /*---------------------------- USBO configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBO) ==
1000408c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004090:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004094:	681b      	ldr	r3, [r3, #0]
10004096:	e9d3 2300 	ldrd	r2, r3, [r3]
1000409a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
1000409e:	65bb      	str	r3, [r7, #88]	@ 0x58
100040a0:	2300      	movs	r3, #0
100040a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
100040a4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
100040a8:	460b      	mov	r3, r1
100040aa:	4313      	orrs	r3, r2
100040ac:	d037      	beq.n	1000411e <HAL_RCCEx_PeriphCLKConfig+0x1566>
      RCC_PERIPHCLK_USBO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOCLKSOURCE(PeriphClkInit->UsboClockSelection));

    if (PeriphClkInit->UsboClockSelection == RCC_USBOCLKSOURCE_PLL4)
100040ae:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100040b2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100040b6:	681b      	ldr	r3, [r3, #0]
100040b8:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
100040bc:	2b00      	cmp	r3, #0
100040be:	d11c      	bne.n	100040fa <HAL_RCCEx_PeriphCLKConfig+0x1542>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100040c0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100040c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100040c8:	681b      	ldr	r3, [r3, #0]
100040ca:	3380      	adds	r3, #128	@ 0x80
100040cc:	4618      	mov	r0, r3
100040ce:	f7fe fc1b 	bl	10002908 <RCCEx_PLL4_Config>
100040d2:	4603      	mov	r3, r0
100040d4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
100040d8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100040dc:	2b00      	cmp	r3, #0
100040de:	d002      	beq.n	100040e6 <HAL_RCCEx_PeriphCLKConfig+0x152e>
      {
        return status;
100040e0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100040e4:	e3f2      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable USB OTG Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
100040e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100040ea:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100040ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100040f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
100040f6:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    __HAL_RCC_USBO_CONFIG(PeriphClkInit->UsboClockSelection);
100040fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100040fe:	f8d3 391c 	ldr.w	r3, [r3, #2332]	@ 0x91c
10004102:	f023 0110 	bic.w	r1, r3, #16
10004106:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000410a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000410e:	681b      	ldr	r3, [r3, #0]
10004110:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
10004114:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004118:	430b      	orrs	r3, r1
1000411a:	f8c2 391c 	str.w	r3, [r2, #2332]	@ 0x91c
  }

  /*---------------------------- RNG1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG1) ==
1000411e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004122:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004126:	681b      	ldr	r3, [r3, #0]
10004128:	e9d3 2300 	ldrd	r2, r3, [r3]
1000412c:	2100      	movs	r1, #0
1000412e:	6539      	str	r1, [r7, #80]	@ 0x50
10004130:	f003 0304 	and.w	r3, r3, #4
10004134:	657b      	str	r3, [r7, #84]	@ 0x54
10004136:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
1000413a:	460b      	mov	r3, r1
1000413c:	4313      	orrs	r3, r2
1000413e:	d037      	beq.n	100041b0 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
      RCC_PERIPHCLK_RNG1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG1CLKSOURCE(PeriphClkInit->Rng1ClockSelection));

    if (PeriphClkInit->Rng1ClockSelection == RCC_RNG1CLKSOURCE_PLL4)
10004140:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004144:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004148:	681b      	ldr	r3, [r3, #0]
1000414a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
1000414e:	2b01      	cmp	r3, #1
10004150:	d11c      	bne.n	1000418c <HAL_RCCEx_PeriphCLKConfig+0x15d4>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004152:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004156:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000415a:	681b      	ldr	r3, [r3, #0]
1000415c:	3380      	adds	r3, #128	@ 0x80
1000415e:	4618      	mov	r0, r3
10004160:	f7fe fbd2 	bl	10002908 <RCCEx_PLL4_Config>
10004164:	4603      	mov	r3, r0
10004166:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
1000416a:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000416e:	2b00      	cmp	r3, #0
10004170:	d002      	beq.n	10004178 <HAL_RCCEx_PeriphCLKConfig+0x15c0>
      {
        return status;
10004172:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004176:	e3a9      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG1 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
10004178:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000417c:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10004180:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10004188:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of RNG1 clock*/
    __HAL_RCC_RNG1_CONFIG(PeriphClkInit->Rng1ClockSelection);
1000418c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004190:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
10004194:	f023 0103 	bic.w	r1, r3, #3
10004198:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000419c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100041a0:	681b      	ldr	r3, [r3, #0]
100041a2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
100041a6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100041aa:	430b      	orrs	r3, r1
100041ac:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
  }

  /*---------------------------- RNG2 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG2) ==
100041b0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100041b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100041b8:	681b      	ldr	r3, [r3, #0]
100041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
100041be:	2100      	movs	r1, #0
100041c0:	64b9      	str	r1, [r7, #72]	@ 0x48
100041c2:	f003 0308 	and.w	r3, r3, #8
100041c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
100041c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
100041cc:	460b      	mov	r3, r1
100041ce:	4313      	orrs	r3, r2
100041d0:	d037      	beq.n	10004242 <HAL_RCCEx_PeriphCLKConfig+0x168a>
      RCC_PERIPHCLK_RNG2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNG2CLKSOURCE(PeriphClkInit->Rng2ClockSelection));

    if (PeriphClkInit->Rng2ClockSelection == RCC_RNG2CLKSOURCE_PLL4)
100041d2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100041d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100041da:	681b      	ldr	r3, [r3, #0]
100041dc:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
100041e0:	2b01      	cmp	r3, #1
100041e2:	d11c      	bne.n	1000421e <HAL_RCCEx_PeriphCLKConfig+0x1666>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100041e4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100041e8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100041ec:	681b      	ldr	r3, [r3, #0]
100041ee:	3380      	adds	r3, #128	@ 0x80
100041f0:	4618      	mov	r0, r3
100041f2:	f7fe fb89 	bl	10002908 <RCCEx_PLL4_Config>
100041f6:	4603      	mov	r3, r0
100041f8:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
100041fc:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004200:	2b00      	cmp	r3, #0
10004202:	d002      	beq.n	1000420a <HAL_RCCEx_PeriphCLKConfig+0x1652>
      {
        return status;
10004204:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004208:	e360      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable RNG2 Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000420a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000420e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10004212:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000421a:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of RNG2 clock*/
    __HAL_RCC_RNG2_CONFIG(PeriphClkInit->Rng2ClockSelection);
1000421e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004222:	f8d3 3920 	ldr.w	r3, [r3, #2336]	@ 0x920
10004226:	f023 0103 	bic.w	r1, r3, #3
1000422a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000422e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004232:	681b      	ldr	r3, [r3, #0]
10004234:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
10004238:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000423c:	430b      	orrs	r3, r1
1000423e:	f8c2 3920 	str.w	r3, [r2, #2336]	@ 0x920
  }

  /*---------------------------- STGEN configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_STGEN) ==
10004242:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004246:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000424a:	681b      	ldr	r3, [r3, #0]
1000424c:	e9d3 2300 	ldrd	r2, r3, [r3]
10004250:	2100      	movs	r1, #0
10004252:	6439      	str	r1, [r7, #64]	@ 0x40
10004254:	f003 0310 	and.w	r3, r3, #16
10004258:	647b      	str	r3, [r7, #68]	@ 0x44
1000425a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
1000425e:	460b      	mov	r3, r1
10004260:	4313      	orrs	r3, r2
10004262:	d011      	beq.n	10004288 <HAL_RCCEx_PeriphCLKConfig+0x16d0>
      RCC_PERIPHCLK_STGEN)
  {
    /* Check the parameters */
    assert_param(IS_RCC_STGENCLKSOURCE(PeriphClkInit->StgenClockSelection));

    __HAL_RCC_STGEN_CONFIG(PeriphClkInit->StgenClockSelection);
10004264:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004268:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
1000426c:	f023 0103 	bic.w	r1, r3, #3
10004270:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004274:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004278:	681b      	ldr	r3, [r3, #0]
1000427a:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
1000427e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004282:	430b      	orrs	r3, r1
10004284:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
  }

#if defined(DSI)
  /*---------------------------- DSI configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) ==
10004288:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000428c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004290:	681b      	ldr	r3, [r3, #0]
10004292:	e9d3 2300 	ldrd	r2, r3, [r3]
10004296:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
1000429a:	63bb      	str	r3, [r7, #56]	@ 0x38
1000429c:	2300      	movs	r3, #0
1000429e:	63fb      	str	r3, [r7, #60]	@ 0x3c
100042a0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
100042a4:	460b      	mov	r3, r1
100042a6:	4313      	orrs	r3, r2
100042a8:	d037      	beq.n	1000431a <HAL_RCCEx_PeriphCLKConfig+0x1762>
      RCC_PERIPHCLK_DSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    if (PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLL4)
100042aa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100042ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100042b2:	681b      	ldr	r3, [r3, #0]
100042b4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
100042b8:	2b01      	cmp	r3, #1
100042ba:	d11c      	bne.n	100042f6 <HAL_RCCEx_PeriphCLKConfig+0x173e>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100042bc:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100042c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100042c4:	681b      	ldr	r3, [r3, #0]
100042c6:	3380      	adds	r3, #128	@ 0x80
100042c8:	4618      	mov	r0, r3
100042ca:	f7fe fb1d 	bl	10002908 <RCCEx_PLL4_Config>
100042ce:	4603      	mov	r3, r0
100042d0:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
100042d4:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100042d8:	2b00      	cmp	r3, #0
100042da:	d002      	beq.n	100042e2 <HAL_RCCEx_PeriphCLKConfig+0x172a>
      {
        return status;
100042dc:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100042e0:	e2f4      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable DSI Clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100042e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100042e6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100042ea:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100042ee:	f043 0310 	orr.w	r3, r3, #16
100042f2:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
100042f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100042fa:	f8d3 3924 	ldr.w	r3, [r3, #2340]	@ 0x924
100042fe:	f023 0101 	bic.w	r1, r3, #1
10004302:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004306:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000430a:	681b      	ldr	r3, [r3, #0]
1000430c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
10004310:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004314:	430b      	orrs	r3, r1
10004316:	f8c2 3924 	str.w	r3, [r2, #2340]	@ 0x924
  }
#endif /*DSI*/

  /*---------------------------- ADC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) ==
1000431a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000431e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004322:	681b      	ldr	r3, [r3, #0]
10004324:	e9d3 2300 	ldrd	r2, r3, [r3]
10004328:	f002 0308 	and.w	r3, r2, #8
1000432c:	633b      	str	r3, [r7, #48]	@ 0x30
1000432e:	2300      	movs	r3, #0
10004330:	637b      	str	r3, [r7, #52]	@ 0x34
10004332:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
10004336:	460b      	mov	r3, r1
10004338:	4313      	orrs	r3, r2
1000433a:	d059      	beq.n	100043f0 <HAL_RCCEx_PeriphCLKConfig+0x1838>
      RCC_PERIPHCLK_ADC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
1000433c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004340:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004344:	681b      	ldr	r3, [r3, #0]
10004346:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
1000434a:	2b00      	cmp	r3, #0
1000434c:	d002      	beq.n	10004354 <HAL_RCCEx_PeriphCLKConfig+0x179c>
1000434e:	2b02      	cmp	r3, #2
10004350:	d01e      	beq.n	10004390 <HAL_RCCEx_PeriphCLKConfig+0x17d8>
10004352:	e03b      	b.n	100043cc <HAL_RCCEx_PeriphCLKConfig+0x1814>
    {
      case RCC_ADCCLKSOURCE_PLL4: /* PLL4 is used as clock source for ADC */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004354:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004358:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000435c:	681b      	ldr	r3, [r3, #0]
1000435e:	3380      	adds	r3, #128	@ 0x80
10004360:	4618      	mov	r0, r3
10004362:	f7fe fad1 	bl	10002908 <RCCEx_PLL4_Config>
10004366:	4603      	mov	r3, r0
10004368:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
1000436c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004370:	2b00      	cmp	r3, #0
10004372:	d002      	beq.n	1000437a <HAL_RCCEx_PeriphCLKConfig+0x17c2>
        {
          return status;
10004374:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004378:	e2a8      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL4 */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVR);
1000437a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000437e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10004382:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000438a:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
        break;
1000438e:	e01d      	b.n	100043cc <HAL_RCCEx_PeriphCLKConfig+0x1814>

      case RCC_ADCCLKSOURCE_PLL3: /* PLL3 is used as clock source for ADC */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004390:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004394:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004398:	681b      	ldr	r3, [r3, #0]
1000439a:	3344      	adds	r3, #68	@ 0x44
1000439c:	4618      	mov	r0, r3
1000439e:	f7fe f949 	bl	10002634 <RCCEx_PLL3_Config>
100043a2:	4603      	mov	r3, r0
100043a4:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100043a8:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100043ac:	2b00      	cmp	r3, #0
100043ae:	d002      	beq.n	100043b6 <HAL_RCCEx_PeriphCLKConfig+0x17fe>
        {
          return status;
100043b0:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100043b4:	e28a      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable ADC Clock output generated on PLL3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100043b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100043ba:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100043be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100043c2:	f043 0320 	orr.w	r3, r3, #32
100043c6:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100043ca:	bf00      	nop
    }

    /* Set the source of ADC clock*/
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
100043cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100043d0:	f8d3 3928 	ldr.w	r3, [r3, #2344]	@ 0x928
100043d4:	f023 0103 	bic.w	r1, r3, #3
100043d8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100043dc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100043e0:	681b      	ldr	r3, [r3, #0]
100043e2:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
100043e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100043ea:	430b      	orrs	r3, r1
100043ec:	f8c2 3928 	str.w	r3, [r2, #2344]	@ 0x928
  }

  /*---------------------------- LPTIM45 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM45) ==
100043f0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100043f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100043f8:	681b      	ldr	r3, [r3, #0]
100043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
100043fe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
10004402:	62bb      	str	r3, [r7, #40]	@ 0x28
10004404:	2300      	movs	r3, #0
10004406:	62fb      	str	r3, [r7, #44]	@ 0x2c
10004408:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
1000440c:	460b      	mov	r3, r1
1000440e:	4313      	orrs	r3, r2
10004410:	d058      	beq.n	100044c4 <HAL_RCCEx_PeriphCLKConfig+0x190c>
      RCC_PERIPHCLK_LPTIM45)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM45CLKSOURCE(PeriphClkInit->Lptim45ClockSelection));

    switch (PeriphClkInit->Lptim45ClockSelection)
10004412:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004416:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000441a:	681b      	ldr	r3, [r3, #0]
1000441c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
10004420:	2b01      	cmp	r3, #1
10004422:	d01f      	beq.n	10004464 <HAL_RCCEx_PeriphCLKConfig+0x18ac>
10004424:	2b02      	cmp	r3, #2
10004426:	d13b      	bne.n	100044a0 <HAL_RCCEx_PeriphCLKConfig+0x18e8>
    {
      case RCC_LPTIM45CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPTIM45 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
10004428:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000442c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004430:	681b      	ldr	r3, [r3, #0]
10004432:	3344      	adds	r3, #68	@ 0x44
10004434:	4618      	mov	r0, r3
10004436:	f7fe f8fd 	bl	10002634 <RCCEx_PLL3_Config>
1000443a:	4603      	mov	r3, r0
1000443c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
10004440:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004444:	2b00      	cmp	r3, #0
10004446:	d002      	beq.n	1000444e <HAL_RCCEx_PeriphCLKConfig+0x1896>
        {
          return status;
10004448:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000444c:	e23e      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
1000444e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004452:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
10004456:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000445a:	f043 0320 	orr.w	r3, r3, #32
1000445e:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
10004462:	e01d      	b.n	100044a0 <HAL_RCCEx_PeriphCLKConfig+0x18e8>

      case RCC_LPTIM45CLKSOURCE_PLL4: /* PLL4 is used as clock source for LPTIM45 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
10004464:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004468:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000446c:	681b      	ldr	r3, [r3, #0]
1000446e:	3380      	adds	r3, #128	@ 0x80
10004470:	4618      	mov	r0, r3
10004472:	f7fe fa49 	bl	10002908 <RCCEx_PLL4_Config>
10004476:	4603      	mov	r3, r0
10004478:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
1000447c:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004480:	2b00      	cmp	r3, #0
10004482:	d002      	beq.n	1000448a <HAL_RCCEx_PeriphCLKConfig+0x18d2>
        {
          return status;
10004484:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004488:	e220      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
1000448a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000448e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10004492:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
10004496:	f043 0310 	orr.w	r3, r3, #16
1000449a:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
1000449e:	bf00      	nop
    }

    /* Set the source of LPTIM45 clock*/
    __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
100044a0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100044a4:	f8d3 392c 	ldr.w	r3, [r3, #2348]	@ 0x92c
100044a8:	f023 0207 	bic.w	r2, r3, #7
100044ac:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100044b0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100044b4:	681b      	ldr	r3, [r3, #0]
100044b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100044ba:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100044be:	4313      	orrs	r3, r2
100044c0:	f8c1 392c 	str.w	r3, [r1, #2348]	@ 0x92c
  }

  /*---------------------------- LPTIM23 configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM23) ==
100044c4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100044c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100044cc:	681b      	ldr	r3, [r3, #0]
100044ce:	e9d3 2300 	ldrd	r2, r3, [r3]
100044d2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
100044d6:	623b      	str	r3, [r7, #32]
100044d8:	2300      	movs	r3, #0
100044da:	627b      	str	r3, [r7, #36]	@ 0x24
100044dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
100044e0:	460b      	mov	r3, r1
100044e2:	4313      	orrs	r3, r2
100044e4:	d037      	beq.n	10004556 <HAL_RCCEx_PeriphCLKConfig+0x199e>
      RCC_PERIPHCLK_LPTIM23)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM23CLKSOURCE(PeriphClkInit->Lptim23ClockSelection));

    if (PeriphClkInit->Lptim23ClockSelection == RCC_LPTIM23CLKSOURCE_PLL4)
100044e6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100044ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100044ee:	681b      	ldr	r3, [r3, #0]
100044f0:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
100044f4:	2b01      	cmp	r3, #1
100044f6:	d11c      	bne.n	10004532 <HAL_RCCEx_PeriphCLKConfig+0x197a>
    {
      status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100044f8:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100044fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004500:	681b      	ldr	r3, [r3, #0]
10004502:	3380      	adds	r3, #128	@ 0x80
10004504:	4618      	mov	r0, r3
10004506:	f7fe f9ff 	bl	10002908 <RCCEx_PLL4_Config>
1000450a:	4603      	mov	r3, r0
1000450c:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
      if (status != HAL_OK)
10004510:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
10004514:	2b00      	cmp	r3, #0
10004516:	d002      	beq.n	1000451e <HAL_RCCEx_PeriphCLKConfig+0x1966>
      {
        return status;
10004518:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
1000451c:	e1d6      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
      }
      /* Enable clock output generated on PLL4 . */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVQ);
1000451e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004522:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
10004526:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
1000452a:	f043 0320 	orr.w	r3, r3, #32
1000452e:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894
    }

    /* Set the source of LPTIM23 clock*/
    __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
10004532:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004536:	f8d3 3930 	ldr.w	r3, [r3, #2352]	@ 0x930
1000453a:	f023 0207 	bic.w	r2, r3, #7
1000453e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004542:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004546:	681b      	ldr	r3, [r3, #0]
10004548:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
1000454c:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10004550:	4313      	orrs	r3, r2
10004552:	f8c1 3930 	str.w	r3, [r1, #2352]	@ 0x930
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) ==
10004556:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000455a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000455e:	681b      	ldr	r3, [r3, #0]
10004560:	e9d3 2300 	ldrd	r2, r3, [r3]
10004564:	f002 0340 	and.w	r3, r2, #64	@ 0x40
10004568:	61bb      	str	r3, [r7, #24]
1000456a:	2300      	movs	r3, #0
1000456c:	61fb      	str	r3, [r7, #28]
1000456e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
10004572:	460b      	mov	r3, r1
10004574:	4313      	orrs	r3, r2
10004576:	d058      	beq.n	1000462a <HAL_RCCEx_PeriphCLKConfig+0x1a72>
      RCC_PERIPHCLK_LPTIM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
10004578:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000457c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004580:	681b      	ldr	r3, [r3, #0]
10004582:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
10004586:	2b01      	cmp	r3, #1
10004588:	d01f      	beq.n	100045ca <HAL_RCCEx_PeriphCLKConfig+0x1a12>
1000458a:	2b02      	cmp	r3, #2
1000458c:	d13b      	bne.n	10004606 <HAL_RCCEx_PeriphCLKConfig+0x1a4e>
    {
      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1 */

        status = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3));
1000458e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004592:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004596:	681b      	ldr	r3, [r3, #0]
10004598:	3344      	adds	r3, #68	@ 0x44
1000459a:	4618      	mov	r0, r3
1000459c:	f7fe f84a 	bl	10002634 <RCCEx_PLL3_Config>
100045a0:	4603      	mov	r3, r0
100045a2:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100045a6:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100045aa:	2b00      	cmp	r3, #0
100045ac:	d002      	beq.n	100045b4 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
        {
          return status;
100045ae:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100045b2:	e18b      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL3 . */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
100045b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100045b8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
100045bc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100045c0:	f043 0320 	orr.w	r3, r3, #32
100045c4:	f8c2 3880 	str.w	r3, [r2, #2176]	@ 0x880

        break;
100045c8:	e01d      	b.n	10004606 <HAL_RCCEx_PeriphCLKConfig+0x1a4e>

      case RCC_LPTIM1CLKSOURCE_PLL4:  /* PLL4 is used as clock source for LPTIM1 */

        status = RCCEx_PLL4_Config(&(PeriphClkInit->PLL4));
100045ca:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100045ce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100045d2:	681b      	ldr	r3, [r3, #0]
100045d4:	3380      	adds	r3, #128	@ 0x80
100045d6:	4618      	mov	r0, r3
100045d8:	f7fe f996 	bl	10002908 <RCCEx_PLL4_Config>
100045dc:	4603      	mov	r3, r0
100045de:	f887 323b 	strb.w	r3, [r7, #571]	@ 0x23b
        if (status != HAL_OK)
100045e2:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100045e6:	2b00      	cmp	r3, #0
100045e8:	d002      	beq.n	100045f0 <HAL_RCCEx_PeriphCLKConfig+0x1a38>
        {
          return status;
100045ea:	f897 323b 	ldrb.w	r3, [r7, #571]	@ 0x23b
100045ee:	e16d      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }
        /* Enable clock output generated on PLL4 . */
        __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP);
100045f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100045f4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
100045f8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100045fc:	f043 0310 	orr.w	r3, r3, #16
10004600:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

        break;
10004604:	bf00      	nop
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
10004606:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000460a:	f8d3 3934 	ldr.w	r3, [r3, #2356]	@ 0x934
1000460e:	f023 0207 	bic.w	r2, r3, #7
10004612:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004616:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000461a:	681b      	ldr	r3, [r3, #0]
1000461c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
10004620:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10004624:	4313      	orrs	r3, r2
10004626:	f8c1 3934 	str.w	r3, [r1, #2356]	@ 0x934
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) ==
1000462a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000462e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004632:	681b      	ldr	r3, [r3, #0]
10004634:	e9d3 2300 	ldrd	r2, r3, [r3]
10004638:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
1000463c:	613b      	str	r3, [r7, #16]
1000463e:	2300      	movs	r3, #0
10004640:	617b      	str	r3, [r7, #20]
10004642:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
10004646:	460b      	mov	r3, r1
10004648:	4313      	orrs	r3, r2
1000464a:	f000 80c6 	beq.w	100047da <HAL_RCCEx_PeriphCLKConfig+0x1c22>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
1000464e:	4ba2      	ldr	r3, [pc, #648]	@ (100048d8 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10004650:	681b      	ldr	r3, [r3, #0]
10004652:	4aa1      	ldr	r2, [pc, #644]	@ (100048d8 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
10004654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
10004658:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
1000465a:	f7fc f94d 	bl	100008f8 <HAL_GetTick>
1000465e:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10004662:	e00a      	b.n	1000467a <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10004664:	f7fc f948 	bl	100008f8 <HAL_GetTick>
10004668:	4602      	mov	r2, r0
1000466a:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
1000466e:	1ad3      	subs	r3, r2, r3
10004670:	2b64      	cmp	r3, #100	@ 0x64
10004672:	d902      	bls.n	1000467a <HAL_RCCEx_PeriphCLKConfig+0x1ac2>
      {
        ret = HAL_TIMEOUT;
10004674:	2303      	movs	r3, #3
10004676:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
1000467a:	4b97      	ldr	r3, [pc, #604]	@ (100048d8 <HAL_RCCEx_PeriphCLKConfig+0x1d20>)
1000467c:	681b      	ldr	r3, [r3, #0]
1000467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
10004682:	2b00      	cmp	r3, #0
10004684:	d0ee      	beq.n	10004664 <HAL_RCCEx_PeriphCLKConfig+0x1aac>
      }
    }

    if (ret == HAL_OK)
10004686:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
1000468a:	2b00      	cmp	r3, #0
1000468c:	f040 80a2 	bne.w	100047d4 <HAL_RCCEx_PeriphCLKConfig+0x1c1c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSRC) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSRC))
10004690:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004694:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
10004698:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000469c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100046a0:	681b      	ldr	r3, [r3, #0]
100046a2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
100046a6:	4053      	eors	r3, r2
100046a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
100046ac:	2b00      	cmp	r3, #0
100046ae:	f000 8086 	beq.w	100047be <HAL_RCCEx_PeriphCLKConfig+0x1c06>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSRC));
100046b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100046b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100046ba:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
100046be:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
100046c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100046c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100046ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100046ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
100046d2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
        __HAL_RCC_BACKUPRESET_RELEASE();
100046d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100046da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100046de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100046e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
100046e6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140

        /* Set the LSEDrive value */
        __HAL_RCC_LSEDRIVE_CONFIG(tmpreg & RCC_BDCR_LSEDRV);
100046ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100046ee:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100046f2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
100046f6:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
100046fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
100046fe:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10004702:	4313      	orrs	r3, r2
10004704:	f8c1 3140 	str.w	r3, [r1, #320]	@ 0x140

        /* RCC_BDCR_LSEON can be enabled for RTC or another IP, re-enable it */
        RCC_OscInitTypeDef RCC_OscInitStructure;
        /* Configure LSE Oscillator*/
        RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_LSE;
10004708:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000470c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
10004710:	2204      	movs	r2, #4
10004712:	601a      	str	r2, [r3, #0]
        RCC_OscInitStructure.LSEState = (tmpreg & LSE_MASK);
10004714:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
10004718:	f003 020b 	and.w	r2, r3, #11
1000471c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004720:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
10004724:	609a      	str	r2, [r3, #8]

        RCC_OscInitStructure.PLL.PLLState = RCC_PLL_NONE;
10004726:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000472a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
1000472e:	2200      	movs	r2, #0
10004730:	625a      	str	r2, [r3, #36]	@ 0x24
        RCC_OscInitStructure.PLL2.PLLState = RCC_PLL_NONE;
10004732:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004736:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
1000473a:	2200      	movs	r2, #0
1000473c:	661a      	str	r2, [r3, #96]	@ 0x60
        RCC_OscInitStructure.PLL3.PLLState = RCC_PLL_NONE;
1000473e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004742:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
10004746:	2200      	movs	r2, #0
10004748:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        RCC_OscInitStructure.PLL4.PLLState = RCC_PLL_NONE;
1000474c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004750:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
10004754:	2200      	movs	r2, #0
10004756:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        ret = HAL_RCC_OscConfig(&RCC_OscInitStructure);
1000475a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
1000475e:	4618      	mov	r0, r3
10004760:	f7fc fc0e 	bl	10000f80 <HAL_RCC_OscConfig>
10004764:	4603      	mov	r3, r0
10004766:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
        if (ret != HAL_OK)
1000476a:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
1000476e:	2b00      	cmp	r3, #0
10004770:	d002      	beq.n	10004778 <HAL_RCCEx_PeriphCLKConfig+0x1bc0>
        {
          return ret;
10004772:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
10004776:	e0a9      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
        }

        /* Write the RTCSRC */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
10004778:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
1000477c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
10004780:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
10004784:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004788:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000478c:	681b      	ldr	r3, [r3, #0]
1000478e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
10004792:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10004796:	4313      	orrs	r3, r2
10004798:	f8c1 3140 	str.w	r3, [r1, #320]	@ 0x140

        /* Fill up Reserved register mask for BDCR
         * All already filled up or what shouldn't be modified must be put on the mask */
        RESERVED_BDCR_MASK = ~(RCC_BDCR_VSWRST | RCC_BDCR_RTCCKEN | RCC_BDCR_RTCSRC |
1000479c:	4b4f      	ldr	r3, [pc, #316]	@ (100048dc <HAL_RCCEx_PeriphCLKConfig+0x1d24>)
1000479e:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
                               RCC_BDCR_LSECSSD | RCC_BDCR_LSEDRV | RCC_BDCR_DIGBYP |
                               RCC_BDCR_LSERDY | RCC_BDCR_LSEBYP | RCC_BDCR_LSEON);

        /* Restore the BDCR context: RESERVED registers plus RCC_BDCR_LSECSSON */
        WRITE_REG(RCC->BDCR, (READ_REG(RCC->BDCR) | (tmpreg & RESERVED_BDCR_MASK)));
100047a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100047a6:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
100047aa:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
100047ae:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
100047b2:	400b      	ands	r3, r1
100047b4:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
100047b8:	4313      	orrs	r3, r2
100047ba:	f8c1 3140 	str.w	r3, [r1, #320]	@ 0x140

      }/* End RTCSRC changed */

      /*Enable RTC clock   */
      __HAL_RCC_RTC_ENABLE();
100047be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100047c2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
100047c6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
100047ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
100047ce:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
100047d2:	e002      	b.n	100047da <HAL_RCCEx_PeriphCLKConfig+0x1c22>
    }
    else
    {
      // Enable write access to Backup domain failed
      /* return the error */
      return ret;
100047d4:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
100047d8:	e078      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    }
  }

  /*---------------------------- TIMG1 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG1) ==
100047da:	f507 7312 	add.w	r3, r7, #584	@ 0x248
100047de:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
100047e2:	681b      	ldr	r3, [r3, #0]
100047e4:	e9d3 2300 	ldrd	r2, r3, [r3]
100047e8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
100047ec:	60bb      	str	r3, [r7, #8]
100047ee:	2300      	movs	r3, #0
100047f0:	60fb      	str	r3, [r7, #12]
100047f2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
100047f6:	460b      	mov	r3, r1
100047f8:	4313      	orrs	r3, r2
100047fa:	d02a      	beq.n	10004852 <HAL_RCCEx_PeriphCLKConfig+0x1c9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG1PRES(PeriphClkInit->TIMG1PresSelection);
100047fc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004800:	f8d3 3828 	ldr.w	r3, [r3, #2088]	@ 0x828
10004804:	f023 0201 	bic.w	r2, r3, #1
10004808:	f507 7312 	add.w	r3, r7, #584	@ 0x248
1000480c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004810:	681b      	ldr	r3, [r3, #0]
10004812:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
10004816:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
1000481a:	4313      	orrs	r3, r2
1000481c:	f8c1 3828 	str.w	r3, [r1, #2088]	@ 0x828

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004820:	f7fc f86a 	bl	100008f8 <HAL_GetTick>
10004824:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
10004828:	e00a      	b.n	10004840 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1000482a:	f7fc f865 	bl	100008f8 <HAL_GetTick>
1000482e:	4602      	mov	r2, r0
10004830:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
10004834:	1ad3      	subs	r3, r2, r3
10004836:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
1000483a:	d901      	bls.n	10004840 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
      {
        return HAL_TIMEOUT;
1000483c:	2303      	movs	r3, #3
1000483e:	e045      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG1PRERDY) == RESET)
10004840:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004844:	f8d3 3828 	ldr.w	r3, [r3, #2088]	@ 0x828
10004848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
1000484c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
10004850:	d1eb      	bne.n	1000482a <HAL_RCCEx_PeriphCLKConfig+0x1c72>
      }
    }
  }

  /*---------------------------- TIMG2 configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMG2) ==
10004852:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004856:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
1000485a:	681b      	ldr	r3, [r3, #0]
1000485c:	e9d3 2300 	ldrd	r2, r3, [r3]
10004860:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
10004864:	603b      	str	r3, [r7, #0]
10004866:	2300      	movs	r3, #0
10004868:	607b      	str	r3, [r7, #4]
1000486a:	e9d7 1200 	ldrd	r1, r2, [r7]
1000486e:	460b      	mov	r3, r1
10004870:	4313      	orrs	r3, r2
10004872:	d02a      	beq.n	100048ca <HAL_RCCEx_PeriphCLKConfig+0x1d12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection));

    /* Set TIMG1 division factor */
    __HAL_RCC_TIMG2PRES(PeriphClkInit->TIMG2PresSelection);
10004874:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
10004878:	f8d3 382c 	ldr.w	r3, [r3, #2092]	@ 0x82c
1000487c:	f023 0201 	bic.w	r2, r3, #1
10004880:	f507 7312 	add.w	r3, r7, #584	@ 0x248
10004884:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
10004888:	681b      	ldr	r3, [r3, #0]
1000488a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
1000488e:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
10004892:	4313      	orrs	r3, r2
10004894:	f8c1 382c 	str.w	r3, [r1, #2092]	@ 0x82c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10004898:	f7fc f82e 	bl	100008f8 <HAL_GetTick>
1000489c:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234

    /* Wait till TIMG1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
100048a0:	e00a      	b.n	100048b8 <HAL_RCCEx_PeriphCLKConfig+0x1d00>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
100048a2:	f7fc f829 	bl	100008f8 <HAL_GetTick>
100048a6:	4602      	mov	r2, r0
100048a8:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
100048ac:	1ad3      	subs	r3, r2, r3
100048ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
100048b2:	d901      	bls.n	100048b8 <HAL_RCCEx_PeriphCLKConfig+0x1d00>
      {
        return HAL_TIMEOUT;
100048b4:	2303      	movs	r3, #3
100048b6:	e009      	b.n	100048cc <HAL_RCCEx_PeriphCLKConfig+0x1d14>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_TIMG2PRERDY) == RESET)
100048b8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
100048bc:	f8d3 382c 	ldr.w	r3, [r3, #2092]	@ 0x82c
100048c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
100048c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
100048c8:	d1eb      	bne.n	100048a2 <HAL_RCCEx_PeriphCLKConfig+0x1cea>
      }
    }
  }

  return HAL_OK;
100048ca:	2300      	movs	r3, #0
}
100048cc:	4618      	mov	r0, r3
100048ce:	f507 7712 	add.w	r7, r7, #584	@ 0x248
100048d2:	46bd      	mov	sp, r7
100048d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
100048d8:	50001000 	.word	0x50001000
100048dc:	7fecfdc0 	.word	0x7fecfdc0

100048e0 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
100048e0:	b480      	push	{r7}
100048e2:	b083      	sub	sp, #12
100048e4:	af00      	add	r7, sp, #0
100048e6:	6078      	str	r0, [r7, #4]
	list->prev = list;
100048e8:	687b      	ldr	r3, [r7, #4]
100048ea:	687a      	ldr	r2, [r7, #4]
100048ec:	605a      	str	r2, [r3, #4]
	list->next = list;
100048ee:	687b      	ldr	r3, [r7, #4]
100048f0:	687a      	ldr	r2, [r7, #4]
100048f2:	601a      	str	r2, [r3, #0]
}
100048f4:	bf00      	nop
100048f6:	370c      	adds	r7, #12
100048f8:	46bd      	mov	sp, r7
100048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
100048fe:	4770      	bx	lr

10004900 <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
10004900:	b480      	push	{r7}
10004902:	b083      	sub	sp, #12
10004904:	af00      	add	r7, sp, #0
10004906:	6078      	str	r0, [r7, #4]
10004908:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
1000490a:	687b      	ldr	r3, [r7, #4]
1000490c:	685a      	ldr	r2, [r3, #4]
1000490e:	683b      	ldr	r3, [r7, #0]
10004910:	605a      	str	r2, [r3, #4]
	new_node->next = node;
10004912:	683b      	ldr	r3, [r7, #0]
10004914:	687a      	ldr	r2, [r7, #4]
10004916:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
10004918:	683b      	ldr	r3, [r7, #0]
1000491a:	681b      	ldr	r3, [r3, #0]
1000491c:	683a      	ldr	r2, [r7, #0]
1000491e:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
10004920:	683b      	ldr	r3, [r7, #0]
10004922:	685b      	ldr	r3, [r3, #4]
10004924:	683a      	ldr	r2, [r7, #0]
10004926:	601a      	str	r2, [r3, #0]
}
10004928:	bf00      	nop
1000492a:	370c      	adds	r7, #12
1000492c:	46bd      	mov	sp, r7
1000492e:	f85d 7b04 	ldr.w	r7, [sp], #4
10004932:	4770      	bx	lr

10004934 <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
10004934:	b580      	push	{r7, lr}
10004936:	b082      	sub	sp, #8
10004938:	af00      	add	r7, sp, #0
1000493a:	6078      	str	r0, [r7, #4]
1000493c:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
1000493e:	6839      	ldr	r1, [r7, #0]
10004940:	6878      	ldr	r0, [r7, #4]
10004942:	f7ff ffdd 	bl	10004900 <metal_list_add_before>
}
10004946:	bf00      	nop
10004948:	3708      	adds	r7, #8
1000494a:	46bd      	mov	sp, r7
1000494c:	bd80      	pop	{r7, pc}

1000494e <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
1000494e:	b580      	push	{r7, lr}
10004950:	b082      	sub	sp, #8
10004952:	af00      	add	r7, sp, #0
10004954:	6078      	str	r0, [r7, #4]
10004956:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
10004958:	6839      	ldr	r1, [r7, #0]
1000495a:	6878      	ldr	r0, [r7, #4]
1000495c:	f001 fc26 	bl	100061ac <metal_machine_cache_flush>
}
10004960:	bf00      	nop
10004962:	3708      	adds	r7, #8
10004964:	46bd      	mov	sp, r7
10004966:	bd80      	pop	{r7, pc}

10004968 <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
10004968:	b580      	push	{r7, lr}
1000496a:	b082      	sub	sp, #8
1000496c:	af00      	add	r7, sp, #0
1000496e:	6078      	str	r0, [r7, #4]
10004970:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
10004972:	6839      	ldr	r1, [r7, #0]
10004974:	6878      	ldr	r0, [r7, #4]
10004976:	f001 fc24 	bl	100061c2 <metal_machine_cache_invalidate>
}
1000497a:	bf00      	nop
1000497c:	3708      	adds	r7, #8
1000497e:	46bd      	mov	sp, r7
10004980:	bd80      	pop	{r7, pc}

10004982 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
10004982:	b580      	push	{r7, lr}
10004984:	b082      	sub	sp, #8
10004986:	af00      	add	r7, sp, #0
10004988:	6078      	str	r0, [r7, #4]
1000498a:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
1000498c:	6839      	ldr	r1, [r7, #0]
1000498e:	6878      	ldr	r0, [r7, #4]
10004990:	f7ff ffdd 	bl	1000494e <__metal_cache_flush>
}
10004994:	bf00      	nop
10004996:	3708      	adds	r7, #8
10004998:	46bd      	mov	sp, r7
1000499a:	bd80      	pop	{r7, pc}

1000499c <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
1000499c:	b580      	push	{r7, lr}
1000499e:	b082      	sub	sp, #8
100049a0:	af00      	add	r7, sp, #0
100049a2:	6078      	str	r0, [r7, #4]
100049a4:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
100049a6:	6839      	ldr	r1, [r7, #0]
100049a8:	6878      	ldr	r0, [r7, #4]
100049aa:	f7ff ffdd 	bl	10004968 <__metal_cache_invalidate>
}
100049ae:	bf00      	nop
100049b0:	3708      	adds	r7, #8
100049b2:	46bd      	mov	sp, r7
100049b4:	bd80      	pop	{r7, pc}
	...

100049b8 <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
100049b8:	b580      	push	{r7, lr}
100049ba:	b082      	sub	sp, #8
100049bc:	af00      	add	r7, sp, #0
100049be:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
100049c0:	687b      	ldr	r3, [r7, #4]
100049c2:	2b00      	cmp	r3, #0
100049c4:	d008      	beq.n	100049d8 <metal_bus_register+0x20>
100049c6:	687b      	ldr	r3, [r7, #4]
100049c8:	681b      	ldr	r3, [r3, #0]
100049ca:	2b00      	cmp	r3, #0
100049cc:	d004      	beq.n	100049d8 <metal_bus_register+0x20>
100049ce:	687b      	ldr	r3, [r7, #4]
100049d0:	681b      	ldr	r3, [r3, #0]
100049d2:	781b      	ldrb	r3, [r3, #0]
100049d4:	2b00      	cmp	r3, #0
100049d6:	d102      	bne.n	100049de <metal_bus_register+0x26>
		return -EINVAL;
100049d8:	f06f 0315 	mvn.w	r3, #21
100049dc:	e026      	b.n	10004a2c <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
100049de:	687b      	ldr	r3, [r7, #4]
100049e0:	681b      	ldr	r3, [r3, #0]
100049e2:	2100      	movs	r1, #0
100049e4:	4618      	mov	r0, r3
100049e6:	f000 f82b 	bl	10004a40 <metal_bus_find>
100049ea:	4603      	mov	r3, r0
100049ec:	2b00      	cmp	r3, #0
100049ee:	d102      	bne.n	100049f6 <metal_bus_register+0x3e>
		return -EEXIST;
100049f0:	f06f 0310 	mvn.w	r3, #16
100049f4:	e01a      	b.n	10004a2c <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
100049f6:	687b      	ldr	r3, [r7, #4]
100049f8:	331c      	adds	r3, #28
100049fa:	4618      	mov	r0, r3
100049fc:	f7ff ff70 	bl	100048e0 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
10004a00:	687b      	ldr	r3, [r7, #4]
10004a02:	3324      	adds	r3, #36	@ 0x24
10004a04:	4619      	mov	r1, r3
10004a06:	480b      	ldr	r0, [pc, #44]	@ (10004a34 <metal_bus_register+0x7c>)
10004a08:	f7ff ff94 	bl	10004934 <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
10004a0c:	4b0a      	ldr	r3, [pc, #40]	@ (10004a38 <metal_bus_register+0x80>)
10004a0e:	781b      	ldrb	r3, [r3, #0]
10004a10:	2b06      	cmp	r3, #6
10004a12:	d90a      	bls.n	10004a2a <metal_bus_register+0x72>
10004a14:	4b08      	ldr	r3, [pc, #32]	@ (10004a38 <metal_bus_register+0x80>)
10004a16:	685b      	ldr	r3, [r3, #4]
10004a18:	2b00      	cmp	r3, #0
10004a1a:	d006      	beq.n	10004a2a <metal_bus_register+0x72>
10004a1c:	4b06      	ldr	r3, [pc, #24]	@ (10004a38 <metal_bus_register+0x80>)
10004a1e:	685b      	ldr	r3, [r3, #4]
10004a20:	687a      	ldr	r2, [r7, #4]
10004a22:	6812      	ldr	r2, [r2, #0]
10004a24:	4905      	ldr	r1, [pc, #20]	@ (10004a3c <metal_bus_register+0x84>)
10004a26:	2007      	movs	r0, #7
10004a28:	4798      	blx	r3
	return 0;
10004a2a:	2300      	movs	r3, #0
}
10004a2c:	4618      	mov	r0, r3
10004a2e:	3708      	adds	r7, #8
10004a30:	46bd      	mov	sp, r7
10004a32:	bd80      	pop	{r7, pc}
10004a34:	10020214 	.word	0x10020214
10004a38:	1002020c 	.word	0x1002020c
10004a3c:	10007b88 	.word	0x10007b88

10004a40 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
10004a40:	b580      	push	{r7, lr}
10004a42:	b084      	sub	sp, #16
10004a44:	af00      	add	r7, sp, #0
10004a46:	6078      	str	r0, [r7, #4]
10004a48:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
10004a4a:	4b12      	ldr	r3, [pc, #72]	@ (10004a94 <metal_bus_find+0x54>)
10004a4c:	689b      	ldr	r3, [r3, #8]
10004a4e:	60fb      	str	r3, [r7, #12]
10004a50:	e016      	b.n	10004a80 <metal_bus_find+0x40>
		bus = metal_container_of(node, struct metal_bus, node);
10004a52:	68fb      	ldr	r3, [r7, #12]
10004a54:	3b24      	subs	r3, #36	@ 0x24
10004a56:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) == 0 && result) {
10004a58:	68bb      	ldr	r3, [r7, #8]
10004a5a:	681b      	ldr	r3, [r3, #0]
10004a5c:	6879      	ldr	r1, [r7, #4]
10004a5e:	4618      	mov	r0, r3
10004a60:	f7fb faee 	bl	10000040 <strcmp>
10004a64:	4603      	mov	r3, r0
10004a66:	2b00      	cmp	r3, #0
10004a68:	d107      	bne.n	10004a7a <metal_bus_find+0x3a>
10004a6a:	683b      	ldr	r3, [r7, #0]
10004a6c:	2b00      	cmp	r3, #0
10004a6e:	d004      	beq.n	10004a7a <metal_bus_find+0x3a>
			*result = bus;
10004a70:	683b      	ldr	r3, [r7, #0]
10004a72:	68ba      	ldr	r2, [r7, #8]
10004a74:	601a      	str	r2, [r3, #0]
			return 0;
10004a76:	2300      	movs	r3, #0
10004a78:	e008      	b.n	10004a8c <metal_bus_find+0x4c>
	metal_list_for_each(&_metal.common.bus_list, node) {
10004a7a:	68fb      	ldr	r3, [r7, #12]
10004a7c:	681b      	ldr	r3, [r3, #0]
10004a7e:	60fb      	str	r3, [r7, #12]
10004a80:	68fb      	ldr	r3, [r7, #12]
10004a82:	4a05      	ldr	r2, [pc, #20]	@ (10004a98 <metal_bus_find+0x58>)
10004a84:	4293      	cmp	r3, r2
10004a86:	d1e4      	bne.n	10004a52 <metal_bus_find+0x12>
		}
	}
	return -ENOENT;
10004a88:	f06f 0301 	mvn.w	r3, #1
}
10004a8c:	4618      	mov	r0, r3
10004a8e:	3710      	adds	r7, #16
10004a90:	46bd      	mov	sp, r7
10004a92:	bd80      	pop	{r7, pc}
10004a94:	1002020c 	.word	0x1002020c
10004a98:	10020214 	.word	0x10020214

10004a9c <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
10004a9c:	b580      	push	{r7, lr}
10004a9e:	b086      	sub	sp, #24
10004aa0:	af00      	add	r7, sp, #0
10004aa2:	60f8      	str	r0, [r7, #12]
10004aa4:	60b9      	str	r1, [r7, #8]
10004aa6:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
10004aa8:	68fb      	ldr	r3, [r7, #12]
10004aaa:	2b00      	cmp	r3, #0
10004aac:	d00d      	beq.n	10004aca <metal_device_open+0x2e>
10004aae:	68fb      	ldr	r3, [r7, #12]
10004ab0:	781b      	ldrb	r3, [r3, #0]
10004ab2:	2b00      	cmp	r3, #0
10004ab4:	d009      	beq.n	10004aca <metal_device_open+0x2e>
10004ab6:	68bb      	ldr	r3, [r7, #8]
10004ab8:	2b00      	cmp	r3, #0
10004aba:	d006      	beq.n	10004aca <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
10004abc:	68bb      	ldr	r3, [r7, #8]
10004abe:	781b      	ldrb	r3, [r3, #0]
10004ac0:	2b00      	cmp	r3, #0
10004ac2:	d002      	beq.n	10004aca <metal_device_open+0x2e>
10004ac4:	687b      	ldr	r3, [r7, #4]
10004ac6:	2b00      	cmp	r3, #0
10004ac8:	d102      	bne.n	10004ad0 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
10004aca:	f06f 0315 	mvn.w	r3, #21
10004ace:	e01f      	b.n	10004b10 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
10004ad0:	f107 0310 	add.w	r3, r7, #16
10004ad4:	4619      	mov	r1, r3
10004ad6:	68f8      	ldr	r0, [r7, #12]
10004ad8:	f7ff ffb2 	bl	10004a40 <metal_bus_find>
10004adc:	6178      	str	r0, [r7, #20]
	if (error)
10004ade:	697b      	ldr	r3, [r7, #20]
10004ae0:	2b00      	cmp	r3, #0
10004ae2:	d001      	beq.n	10004ae8 <metal_device_open+0x4c>
		return error;
10004ae4:	697b      	ldr	r3, [r7, #20]
10004ae6:	e013      	b.n	10004b10 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
10004ae8:	693b      	ldr	r3, [r7, #16]
10004aea:	689b      	ldr	r3, [r3, #8]
10004aec:	2b00      	cmp	r3, #0
10004aee:	d102      	bne.n	10004af6 <metal_device_open+0x5a>
		return -ENODEV;
10004af0:	f06f 0312 	mvn.w	r3, #18
10004af4:	e00c      	b.n	10004b10 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
10004af6:	693b      	ldr	r3, [r7, #16]
10004af8:	689b      	ldr	r3, [r3, #8]
10004afa:	6938      	ldr	r0, [r7, #16]
10004afc:	687a      	ldr	r2, [r7, #4]
10004afe:	68b9      	ldr	r1, [r7, #8]
10004b00:	4798      	blx	r3
10004b02:	6178      	str	r0, [r7, #20]
	if (error)
10004b04:	697b      	ldr	r3, [r7, #20]
10004b06:	2b00      	cmp	r3, #0
10004b08:	d001      	beq.n	10004b0e <metal_device_open+0x72>
		return error;
10004b0a:	697b      	ldr	r3, [r7, #20]
10004b0c:	e000      	b.n	10004b10 <metal_device_open+0x74>

	return 0;
10004b0e:	2300      	movs	r3, #0
}
10004b10:	4618      	mov	r0, r3
10004b12:	3718      	adds	r7, #24
10004b14:	46bd      	mov	sp, r7
10004b16:	bd80      	pop	{r7, pc}

10004b18 <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
10004b18:	b580      	push	{r7, lr}
10004b1a:	b082      	sub	sp, #8
10004b1c:	af00      	add	r7, sp, #0
10004b1e:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
10004b20:	687b      	ldr	r3, [r7, #4]
10004b22:	681b      	ldr	r3, [r3, #0]
10004b24:	2b00      	cmp	r3, #0
10004b26:	d008      	beq.n	10004b3a <metal_register_generic_device+0x22>
10004b28:	687b      	ldr	r3, [r7, #4]
10004b2a:	681b      	ldr	r3, [r3, #0]
10004b2c:	781b      	ldrb	r3, [r3, #0]
10004b2e:	2b00      	cmp	r3, #0
10004b30:	d003      	beq.n	10004b3a <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
10004b32:	687b      	ldr	r3, [r7, #4]
10004b34:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
10004b36:	2b02      	cmp	r3, #2
10004b38:	d902      	bls.n	10004b40 <metal_register_generic_device+0x28>
		return -EINVAL;
10004b3a:	f06f 0315 	mvn.w	r3, #21
10004b3e:	e009      	b.n	10004b54 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
10004b40:	687b      	ldr	r3, [r7, #4]
10004b42:	4a06      	ldr	r2, [pc, #24]	@ (10004b5c <metal_register_generic_device+0x44>)
10004b44:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
10004b46:	687b      	ldr	r3, [r7, #4]
10004b48:	337c      	adds	r3, #124	@ 0x7c
10004b4a:	4619      	mov	r1, r3
10004b4c:	4804      	ldr	r0, [pc, #16]	@ (10004b60 <metal_register_generic_device+0x48>)
10004b4e:	f7ff fef1 	bl	10004934 <metal_list_add_tail>
			    &device->node);
	return 0;
10004b52:	2300      	movs	r3, #0
}
10004b54:	4618      	mov	r0, r3
10004b56:	3708      	adds	r7, #8
10004b58:	46bd      	mov	sp, r7
10004b5a:	bd80      	pop	{r7, pc}
10004b5c:	1002000c 	.word	0x1002000c
10004b60:	10020224 	.word	0x10020224

10004b64 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
10004b64:	b580      	push	{r7, lr}
10004b66:	b086      	sub	sp, #24
10004b68:	af00      	add	r7, sp, #0
10004b6a:	60f8      	str	r0, [r7, #12]
10004b6c:	60b9      	str	r1, [r7, #8]
10004b6e:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
10004b70:	4b12      	ldr	r3, [pc, #72]	@ (10004bbc <metal_generic_dev_open+0x58>)
10004b72:	699b      	ldr	r3, [r3, #24]
10004b74:	617b      	str	r3, [r7, #20]
10004b76:	e016      	b.n	10004ba6 <metal_generic_dev_open+0x42>
		dev = metal_container_of(node, struct metal_device, node);
10004b78:	697b      	ldr	r3, [r7, #20]
10004b7a:	3b7c      	subs	r3, #124	@ 0x7c
10004b7c:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) == 0) {
10004b7e:	693b      	ldr	r3, [r7, #16]
10004b80:	681b      	ldr	r3, [r3, #0]
10004b82:	68b9      	ldr	r1, [r7, #8]
10004b84:	4618      	mov	r0, r3
10004b86:	f7fb fa5b 	bl	10000040 <strcmp>
10004b8a:	4603      	mov	r3, r0
10004b8c:	2b00      	cmp	r3, #0
10004b8e:	d107      	bne.n	10004ba0 <metal_generic_dev_open+0x3c>
			*device = dev;
10004b90:	687b      	ldr	r3, [r7, #4]
10004b92:	693a      	ldr	r2, [r7, #16]
10004b94:	601a      	str	r2, [r3, #0]
			return metal_generic_dev_sys_open(dev);
10004b96:	6938      	ldr	r0, [r7, #16]
10004b98:	f000 f890 	bl	10004cbc <metal_generic_dev_sys_open>
10004b9c:	4603      	mov	r3, r0
10004b9e:	e008      	b.n	10004bb2 <metal_generic_dev_open+0x4e>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
10004ba0:	697b      	ldr	r3, [r7, #20]
10004ba2:	681b      	ldr	r3, [r3, #0]
10004ba4:	617b      	str	r3, [r7, #20]
10004ba6:	697b      	ldr	r3, [r7, #20]
10004ba8:	4a05      	ldr	r2, [pc, #20]	@ (10004bc0 <metal_generic_dev_open+0x5c>)
10004baa:	4293      	cmp	r3, r2
10004bac:	d1e4      	bne.n	10004b78 <metal_generic_dev_open+0x14>
		}
	}

	return -ENODEV;
10004bae:	f06f 0312 	mvn.w	r3, #18
}
10004bb2:	4618      	mov	r0, r3
10004bb4:	3718      	adds	r7, #24
10004bb6:	46bd      	mov	sp, r7
10004bb8:	bd80      	pop	{r7, pc}
10004bba:	bf00      	nop
10004bbc:	1002020c 	.word	0x1002020c
10004bc0:	10020224 	.word	0x10020224

10004bc4 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
10004bc4:	b580      	push	{r7, lr}
10004bc6:	b086      	sub	sp, #24
10004bc8:	af00      	add	r7, sp, #0
10004bca:	60f8      	str	r0, [r7, #12]
10004bcc:	60b9      	str	r1, [r7, #8]
10004bce:	607a      	str	r2, [r7, #4]
10004bd0:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;

	if (sg_out != sg_in)
10004bd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10004bd4:	683b      	ldr	r3, [r7, #0]
10004bd6:	429a      	cmp	r2, r3
10004bd8:	d009      	beq.n	10004bee <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
10004bda:	6a3a      	ldr	r2, [r7, #32]
10004bdc:	4613      	mov	r3, r2
10004bde:	005b      	lsls	r3, r3, #1
10004be0:	4413      	add	r3, r2
10004be2:	009b      	lsls	r3, r3, #2
10004be4:	461a      	mov	r2, r3
10004be6:	6839      	ldr	r1, [r7, #0]
10004be8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
10004bea:	f002 fa62 	bl	100070b2 <memcpy>
	for (i = 0; i < nents_in; i++) {
10004bee:	2300      	movs	r3, #0
10004bf0:	617b      	str	r3, [r7, #20]
10004bf2:	e02f      	b.n	10004c54 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
10004bf4:	687b      	ldr	r3, [r7, #4]
10004bf6:	2b02      	cmp	r3, #2
10004bf8:	d114      	bne.n	10004c24 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
10004bfa:	697a      	ldr	r2, [r7, #20]
10004bfc:	4613      	mov	r3, r2
10004bfe:	005b      	lsls	r3, r3, #1
10004c00:	4413      	add	r3, r2
10004c02:	009b      	lsls	r3, r3, #2
10004c04:	461a      	mov	r2, r3
10004c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10004c08:	4413      	add	r3, r2
10004c0a:	6818      	ldr	r0, [r3, #0]
10004c0c:	697a      	ldr	r2, [r7, #20]
10004c0e:	4613      	mov	r3, r2
10004c10:	005b      	lsls	r3, r3, #1
10004c12:	4413      	add	r3, r2
10004c14:	009b      	lsls	r3, r3, #2
10004c16:	461a      	mov	r2, r3
10004c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10004c1a:	4413      	add	r3, r2
10004c1c:	689b      	ldr	r3, [r3, #8]
10004c1e:	4619      	mov	r1, r3
10004c20:	f7ff feaf 	bl	10004982 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
10004c24:	697a      	ldr	r2, [r7, #20]
10004c26:	4613      	mov	r3, r2
10004c28:	005b      	lsls	r3, r3, #1
10004c2a:	4413      	add	r3, r2
10004c2c:	009b      	lsls	r3, r3, #2
10004c2e:	461a      	mov	r2, r3
10004c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10004c32:	4413      	add	r3, r2
10004c34:	6818      	ldr	r0, [r3, #0]
10004c36:	697a      	ldr	r2, [r7, #20]
10004c38:	4613      	mov	r3, r2
10004c3a:	005b      	lsls	r3, r3, #1
10004c3c:	4413      	add	r3, r2
10004c3e:	009b      	lsls	r3, r3, #2
10004c40:	461a      	mov	r2, r3
10004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10004c44:	4413      	add	r3, r2
10004c46:	689b      	ldr	r3, [r3, #8]
10004c48:	4619      	mov	r1, r3
10004c4a:	f7ff fea7 	bl	1000499c <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
10004c4e:	697b      	ldr	r3, [r7, #20]
10004c50:	3301      	adds	r3, #1
10004c52:	617b      	str	r3, [r7, #20]
10004c54:	697a      	ldr	r2, [r7, #20]
10004c56:	6a3b      	ldr	r3, [r7, #32]
10004c58:	429a      	cmp	r2, r3
10004c5a:	dbcb      	blt.n	10004bf4 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
10004c5c:	6a3b      	ldr	r3, [r7, #32]
}
10004c5e:	4618      	mov	r0, r3
10004c60:	3718      	adds	r7, #24
10004c62:	46bd      	mov	sp, r7
10004c64:	bd80      	pop	{r7, pc}

10004c66 <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
10004c66:	b580      	push	{r7, lr}
10004c68:	b086      	sub	sp, #24
10004c6a:	af00      	add	r7, sp, #0
10004c6c:	60f8      	str	r0, [r7, #12]
10004c6e:	60b9      	str	r1, [r7, #8]
10004c70:	607a      	str	r2, [r7, #4]
10004c72:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;
	(void)dir;

	for (i = 0; i < nents; i++) {
10004c74:	2300      	movs	r3, #0
10004c76:	617b      	str	r3, [r7, #20]
10004c78:	e017      	b.n	10004caa <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
10004c7a:	697a      	ldr	r2, [r7, #20]
10004c7c:	4613      	mov	r3, r2
10004c7e:	005b      	lsls	r3, r3, #1
10004c80:	4413      	add	r3, r2
10004c82:	009b      	lsls	r3, r3, #2
10004c84:	461a      	mov	r2, r3
10004c86:	683b      	ldr	r3, [r7, #0]
10004c88:	4413      	add	r3, r2
10004c8a:	6818      	ldr	r0, [r3, #0]
10004c8c:	697a      	ldr	r2, [r7, #20]
10004c8e:	4613      	mov	r3, r2
10004c90:	005b      	lsls	r3, r3, #1
10004c92:	4413      	add	r3, r2
10004c94:	009b      	lsls	r3, r3, #2
10004c96:	461a      	mov	r2, r3
10004c98:	683b      	ldr	r3, [r7, #0]
10004c9a:	4413      	add	r3, r2
10004c9c:	689b      	ldr	r3, [r3, #8]
10004c9e:	4619      	mov	r1, r3
10004ca0:	f7ff fe7c 	bl	1000499c <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
10004ca4:	697b      	ldr	r3, [r7, #20]
10004ca6:	3301      	adds	r3, #1
10004ca8:	617b      	str	r3, [r7, #20]
10004caa:	697a      	ldr	r2, [r7, #20]
10004cac:	6a3b      	ldr	r3, [r7, #32]
10004cae:	429a      	cmp	r2, r3
10004cb0:	dbe3      	blt.n	10004c7a <metal_generic_dev_dma_unmap+0x14>
	}
}
10004cb2:	bf00      	nop
10004cb4:	bf00      	nop
10004cb6:	3718      	adds	r7, #24
10004cb8:	46bd      	mov	sp, r7
10004cba:	bd80      	pop	{r7, pc}

10004cbc <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
10004cbc:	b580      	push	{r7, lr}
10004cbe:	b084      	sub	sp, #16
10004cc0:	af00      	add	r7, sp, #0
10004cc2:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned int i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
10004cc4:	2300      	movs	r3, #0
10004cc6:	60fb      	str	r3, [r7, #12]
10004cc8:	e013      	b.n	10004cf2 <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
10004cca:	68fa      	ldr	r2, [r7, #12]
10004ccc:	4613      	mov	r3, r2
10004cce:	00db      	lsls	r3, r3, #3
10004cd0:	1a9b      	subs	r3, r3, r2
10004cd2:	00db      	lsls	r3, r3, #3
10004cd4:	3308      	adds	r3, #8
10004cd6:	687a      	ldr	r2, [r7, #4]
10004cd8:	4413      	add	r3, r2
10004cda:	3304      	adds	r3, #4
10004cdc:	60bb      	str	r3, [r7, #8]
		if (!io->size)
10004cde:	68bb      	ldr	r3, [r7, #8]
10004ce0:	689b      	ldr	r3, [r3, #8]
10004ce2:	2b00      	cmp	r3, #0
10004ce4:	d00b      	beq.n	10004cfe <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
10004ce6:	68b8      	ldr	r0, [r7, #8]
10004ce8:	f000 f81e 	bl	10004d28 <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
10004cec:	68fb      	ldr	r3, [r7, #12]
10004cee:	3301      	adds	r3, #1
10004cf0:	60fb      	str	r3, [r7, #12]
10004cf2:	687b      	ldr	r3, [r7, #4]
10004cf4:	689b      	ldr	r3, [r3, #8]
10004cf6:	68fa      	ldr	r2, [r7, #12]
10004cf8:	429a      	cmp	r2, r3
10004cfa:	d3e6      	bcc.n	10004cca <metal_generic_dev_sys_open+0xe>
10004cfc:	e000      	b.n	10004d00 <metal_generic_dev_sys_open+0x44>
			break;
10004cfe:	bf00      	nop
	}

	return 0;
10004d00:	2300      	movs	r3, #0
}
10004d02:	4618      	mov	r0, r3
10004d04:	3710      	adds	r7, #16
10004d06:	46bd      	mov	sp, r7
10004d08:	bd80      	pop	{r7, pc}
	...

10004d0c <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
10004d0c:	b580      	push	{r7, lr}
10004d0e:	b082      	sub	sp, #8
10004d10:	af00      	add	r7, sp, #0
10004d12:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
10004d14:	4803      	ldr	r0, [pc, #12]	@ (10004d24 <metal_sys_init+0x18>)
10004d16:	f7ff fe4f 	bl	100049b8 <metal_bus_register>
	return 0;
10004d1a:	2300      	movs	r3, #0
}
10004d1c:	4618      	mov	r0, r3
10004d1e:	3708      	adds	r7, #8
10004d20:	46bd      	mov	sp, r7
10004d22:	bd80      	pop	{r7, pc}
10004d24:	1002000c 	.word	0x1002000c

10004d28 <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
10004d28:	b580      	push	{r7, lr}
10004d2a:	b086      	sub	sp, #24
10004d2c:	af00      	add	r7, sp, #0
10004d2e:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = io->virt;
10004d30:	687b      	ldr	r3, [r7, #4]
10004d32:	681b      	ldr	r3, [r3, #0]
10004d34:	60fb      	str	r3, [r7, #12]
	psize = (size_t)io->size;
10004d36:	687b      	ldr	r3, [r7, #4]
10004d38:	689b      	ldr	r3, [r3, #8]
10004d3a:	613b      	str	r3, [r7, #16]
	if (psize) {
10004d3c:	693b      	ldr	r3, [r7, #16]
10004d3e:	2b00      	cmp	r3, #0
10004d40:	d02c      	beq.n	10004d9c <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
10004d42:	687b      	ldr	r3, [r7, #4]
10004d44:	68db      	ldr	r3, [r3, #12]
10004d46:	693a      	ldr	r2, [r7, #16]
10004d48:	fa22 f303 	lsr.w	r3, r2, r3
10004d4c:	2b00      	cmp	r3, #0
10004d4e:	d005      	beq.n	10004d5c <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
10004d50:	687b      	ldr	r3, [r7, #4]
10004d52:	68db      	ldr	r3, [r3, #12]
10004d54:	2201      	movs	r2, #1
10004d56:	fa02 f303 	lsl.w	r3, r2, r3
10004d5a:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10004d5c:	2300      	movs	r3, #0
10004d5e:	617b      	str	r3, [r7, #20]
10004d60:	e013      	b.n	10004d8a <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
10004d62:	687b      	ldr	r3, [r7, #4]
10004d64:	685a      	ldr	r2, [r3, #4]
10004d66:	697b      	ldr	r3, [r7, #20]
10004d68:	009b      	lsls	r3, r3, #2
10004d6a:	4413      	add	r3, r2
10004d6c:	6819      	ldr	r1, [r3, #0]
10004d6e:	687b      	ldr	r3, [r7, #4]
10004d70:	695b      	ldr	r3, [r3, #20]
10004d72:	693a      	ldr	r2, [r7, #16]
10004d74:	68f8      	ldr	r0, [r7, #12]
10004d76:	f001 fa2f 	bl	100061d8 <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
10004d7a:	693b      	ldr	r3, [r7, #16]
10004d7c:	009b      	lsls	r3, r3, #2
10004d7e:	68fa      	ldr	r2, [r7, #12]
10004d80:	4413      	add	r3, r2
10004d82:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10004d84:	697b      	ldr	r3, [r7, #20]
10004d86:	3301      	adds	r3, #1
10004d88:	617b      	str	r3, [r7, #20]
10004d8a:	687b      	ldr	r3, [r7, #4]
10004d8c:	689a      	ldr	r2, [r3, #8]
10004d8e:	687b      	ldr	r3, [r7, #4]
10004d90:	68db      	ldr	r3, [r3, #12]
10004d92:	fa22 f303 	lsr.w	r3, r2, r3
10004d96:	697a      	ldr	r2, [r7, #20]
10004d98:	429a      	cmp	r2, r3
10004d9a:	d9e2      	bls.n	10004d62 <metal_sys_io_mem_map+0x3a>
		}
	}
}
10004d9c:	bf00      	nop
10004d9e:	3718      	adds	r7, #24
10004da0:	46bd      	mov	sp, r7
10004da2:	bd80      	pop	{r7, pc}

10004da4 <metal_list_init>:
{
10004da4:	b480      	push	{r7}
10004da6:	b083      	sub	sp, #12
10004da8:	af00      	add	r7, sp, #0
10004daa:	6078      	str	r0, [r7, #4]
	list->prev = list;
10004dac:	687b      	ldr	r3, [r7, #4]
10004dae:	687a      	ldr	r2, [r7, #4]
10004db0:	605a      	str	r2, [r3, #4]
	list->next = list;
10004db2:	687b      	ldr	r3, [r7, #4]
10004db4:	687a      	ldr	r2, [r7, #4]
10004db6:	601a      	str	r2, [r3, #0]
}
10004db8:	bf00      	nop
10004dba:	370c      	adds	r7, #12
10004dbc:	46bd      	mov	sp, r7
10004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
10004dc2:	4770      	bx	lr

10004dc4 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
10004dc4:	b580      	push	{r7, lr}
10004dc6:	b084      	sub	sp, #16
10004dc8:	af00      	add	r7, sp, #0
10004dca:	6078      	str	r0, [r7, #4]
	int error = 0;
10004dcc:	2300      	movs	r3, #0
10004dce:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
10004dd0:	2220      	movs	r2, #32
10004dd2:	2100      	movs	r1, #0
10004dd4:	4810      	ldr	r0, [pc, #64]	@ (10004e18 <metal_init+0x54>)
10004dd6:	f002 f8bc 	bl	10006f52 <memset>

	_metal.common.log_handler   = params->log_handler;
10004dda:	687b      	ldr	r3, [r7, #4]
10004ddc:	681b      	ldr	r3, [r3, #0]
10004dde:	4a0e      	ldr	r2, [pc, #56]	@ (10004e18 <metal_init+0x54>)
10004de0:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
10004de2:	687b      	ldr	r3, [r7, #4]
10004de4:	791a      	ldrb	r2, [r3, #4]
10004de6:	4b0c      	ldr	r3, [pc, #48]	@ (10004e18 <metal_init+0x54>)
10004de8:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
10004dea:	480c      	ldr	r0, [pc, #48]	@ (10004e1c <metal_init+0x58>)
10004dec:	f7ff ffda 	bl	10004da4 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
10004df0:	480b      	ldr	r0, [pc, #44]	@ (10004e20 <metal_init+0x5c>)
10004df2:	f7ff ffd7 	bl	10004da4 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
10004df6:	480b      	ldr	r0, [pc, #44]	@ (10004e24 <metal_init+0x60>)
10004df8:	f7ff ffd4 	bl	10004da4 <metal_list_init>

	error = metal_sys_init(params);
10004dfc:	6878      	ldr	r0, [r7, #4]
10004dfe:	f7ff ff85 	bl	10004d0c <metal_sys_init>
10004e02:	60f8      	str	r0, [r7, #12]
	if (error)
10004e04:	68fb      	ldr	r3, [r7, #12]
10004e06:	2b00      	cmp	r3, #0
10004e08:	d001      	beq.n	10004e0e <metal_init+0x4a>
		return error;
10004e0a:	68fb      	ldr	r3, [r7, #12]
10004e0c:	e000      	b.n	10004e10 <metal_init+0x4c>

	return error;
10004e0e:	68fb      	ldr	r3, [r7, #12]
}
10004e10:	4618      	mov	r0, r3
10004e12:	3710      	adds	r7, #16
10004e14:	46bd      	mov	sp, r7
10004e16:	bd80      	pop	{r7, pc}
10004e18:	1002020c 	.word	0x1002020c
10004e1c:	10020214 	.word	0x10020214
10004e20:	1002021c 	.word	0x1002021c
10004e24:	10020224 	.word	0x10020224

10004e28 <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
10004e28:	b480      	push	{r7}
10004e2a:	b083      	sub	sp, #12
10004e2c:	af00      	add	r7, sp, #0
10004e2e:	6078      	str	r0, [r7, #4]
10004e30:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10004e32:	687b      	ldr	r3, [r7, #4]
10004e34:	681b      	ldr	r3, [r3, #0]
		? (void *)((uintptr_t)io->virt + offset)
		: NULL);
10004e36:	f1b3 3fff 	cmp.w	r3, #4294967295
10004e3a:	d00a      	beq.n	10004e52 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10004e3c:	687b      	ldr	r3, [r7, #4]
10004e3e:	689b      	ldr	r3, [r3, #8]
10004e40:	683a      	ldr	r2, [r7, #0]
10004e42:	429a      	cmp	r2, r3
10004e44:	d205      	bcs.n	10004e52 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10004e46:	687b      	ldr	r3, [r7, #4]
10004e48:	681b      	ldr	r3, [r3, #0]
10004e4a:	461a      	mov	r2, r3
10004e4c:	683b      	ldr	r3, [r7, #0]
10004e4e:	4413      	add	r3, r2
		: NULL);
10004e50:	e000      	b.n	10004e54 <metal_io_virt+0x2c>
10004e52:	2300      	movs	r3, #0
}
10004e54:	4618      	mov	r0, r3
10004e56:	370c      	adds	r7, #12
10004e58:	46bd      	mov	sp, r7
10004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
10004e5e:	4770      	bx	lr

10004e60 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
10004e60:	b5b0      	push	{r4, r5, r7, lr}
10004e62:	b08c      	sub	sp, #48	@ 0x30
10004e64:	af00      	add	r7, sp, #0
10004e66:	60f8      	str	r0, [r7, #12]
10004e68:	60b9      	str	r1, [r7, #8]
10004e6a:	607a      	str	r2, [r7, #4]
10004e6c:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {
10004e6e:	f107 0310 	add.w	r3, r7, #16
10004e72:	2220      	movs	r2, #32
10004e74:	2100      	movs	r1, #0
10004e76:	4618      	mov	r0, r3
10004e78:	f002 f86b 	bl	10006f52 <memset>
		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
	};

	io->virt = virt;
10004e7c:	68fb      	ldr	r3, [r7, #12]
10004e7e:	68ba      	ldr	r2, [r7, #8]
10004e80:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
10004e82:	68fb      	ldr	r3, [r7, #12]
10004e84:	687a      	ldr	r2, [r7, #4]
10004e86:	605a      	str	r2, [r3, #4]
	io->size = size;
10004e88:	68fb      	ldr	r3, [r7, #12]
10004e8a:	683a      	ldr	r2, [r7, #0]
10004e8c:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
10004e8e:	68fb      	ldr	r3, [r7, #12]
10004e90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
10004e92:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
10004e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
10004e96:	2b1f      	cmp	r3, #31
10004e98:	d904      	bls.n	10004ea4 <metal_io_init+0x44>
		/* avoid overflow */
		io->page_mask = -1UL;
10004e9a:	68fb      	ldr	r3, [r7, #12]
10004e9c:	f04f 32ff 	mov.w	r2, #4294967295
10004ea0:	611a      	str	r2, [r3, #16]
10004ea2:	e006      	b.n	10004eb2 <metal_io_init+0x52>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
10004ea4:	2201      	movs	r2, #1
10004ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
10004ea8:	fa02 f303 	lsl.w	r3, r2, r3
10004eac:	1e5a      	subs	r2, r3, #1
10004eae:	68fb      	ldr	r3, [r7, #12]
10004eb0:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
10004eb2:	68fb      	ldr	r3, [r7, #12]
10004eb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
10004eb6:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
10004eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
10004eba:	2b00      	cmp	r3, #0
10004ebc:	d00b      	beq.n	10004ed6 <metal_io_init+0x76>
10004ebe:	68fb      	ldr	r3, [r7, #12]
10004ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
10004ec2:	f103 0418 	add.w	r4, r3, #24
10004ec6:	4615      	mov	r5, r2
10004ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10004eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10004ecc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
10004ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
10004ed4:	e00a      	b.n	10004eec <metal_io_init+0x8c>
10004ed6:	68fb      	ldr	r3, [r7, #12]
10004ed8:	f103 0418 	add.w	r4, r3, #24
10004edc:	f107 0510 	add.w	r5, r7, #16
10004ee0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10004ee2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10004ee4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
10004ee8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
10004eec:	68f8      	ldr	r0, [r7, #12]
10004eee:	f7ff ff1b 	bl	10004d28 <metal_sys_io_mem_map>
}
10004ef2:	bf00      	nop
10004ef4:	3730      	adds	r7, #48	@ 0x30
10004ef6:	46bd      	mov	sp, r7
10004ef8:	bdb0      	pop	{r4, r5, r7, pc}

10004efa <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
10004efa:	b590      	push	{r4, r7, lr}
10004efc:	b08b      	sub	sp, #44	@ 0x2c
10004efe:	af02      	add	r7, sp, #8
10004f00:	60f8      	str	r0, [r7, #12]
10004f02:	60b9      	str	r1, [r7, #8]
10004f04:	607a      	str	r2, [r7, #4]
10004f06:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
10004f08:	68b9      	ldr	r1, [r7, #8]
10004f0a:	68f8      	ldr	r0, [r7, #12]
10004f0c:	f7ff ff8c 	bl	10004e28 <metal_io_virt>
10004f10:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
10004f12:	687b      	ldr	r3, [r7, #4]
10004f14:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
10004f16:	69fb      	ldr	r3, [r7, #28]
10004f18:	2b00      	cmp	r3, #0
10004f1a:	d102      	bne.n	10004f22 <metal_io_block_read+0x28>
		return -ERANGE;
10004f1c:	f06f 0321 	mvn.w	r3, #33	@ 0x21
10004f20:	e05c      	b.n	10004fdc <metal_io_block_read+0xe2>
	if ((offset + len) > io->size)
10004f22:	683a      	ldr	r2, [r7, #0]
10004f24:	68bb      	ldr	r3, [r7, #8]
10004f26:	441a      	add	r2, r3
10004f28:	68fb      	ldr	r3, [r7, #12]
10004f2a:	689b      	ldr	r3, [r3, #8]
10004f2c:	429a      	cmp	r2, r3
10004f2e:	d904      	bls.n	10004f3a <metal_io_block_read+0x40>
		len = io->size - offset;
10004f30:	68fb      	ldr	r3, [r7, #12]
10004f32:	689a      	ldr	r2, [r3, #8]
10004f34:	68bb      	ldr	r3, [r7, #8]
10004f36:	1ad3      	subs	r3, r2, r3
10004f38:	603b      	str	r3, [r7, #0]
	retlen = len;
10004f3a:	683b      	ldr	r3, [r7, #0]
10004f3c:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
10004f3e:	68fb      	ldr	r3, [r7, #12]
10004f40:	6a1b      	ldr	r3, [r3, #32]
10004f42:	2b00      	cmp	r3, #0
10004f44:	d00a      	beq.n	10004f5c <metal_io_block_read+0x62>
		retlen = (*io->ops.block_read)(
10004f46:	68fb      	ldr	r3, [r7, #12]
10004f48:	6a1c      	ldr	r4, [r3, #32]
10004f4a:	683b      	ldr	r3, [r7, #0]
10004f4c:	9300      	str	r3, [sp, #0]
10004f4e:	2305      	movs	r3, #5
10004f50:	687a      	ldr	r2, [r7, #4]
10004f52:	68b9      	ldr	r1, [r7, #8]
10004f54:	68f8      	ldr	r0, [r7, #12]
10004f56:	47a0      	blx	r4
10004f58:	6178      	str	r0, [r7, #20]
10004f5a:	e03e      	b.n	10004fda <metal_io_block_read+0xe0>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
10004f5c:	f3bf 8f5b 	dmb	ish
		while ( len && (
10004f60:	e00c      	b.n	10004f7c <metal_io_block_read+0x82>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
10004f62:	69fb      	ldr	r3, [r7, #28]
10004f64:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
10004f66:	69bb      	ldr	r3, [r7, #24]
10004f68:	701a      	strb	r2, [r3, #0]
			dest++;
10004f6a:	69bb      	ldr	r3, [r7, #24]
10004f6c:	3301      	adds	r3, #1
10004f6e:	61bb      	str	r3, [r7, #24]
			ptr++;
10004f70:	69fb      	ldr	r3, [r7, #28]
10004f72:	3301      	adds	r3, #1
10004f74:	61fb      	str	r3, [r7, #28]
			len--;
10004f76:	683b      	ldr	r3, [r7, #0]
10004f78:	3b01      	subs	r3, #1
10004f7a:	603b      	str	r3, [r7, #0]
		while ( len && (
10004f7c:	683b      	ldr	r3, [r7, #0]
10004f7e:	2b00      	cmp	r3, #0
10004f80:	d017      	beq.n	10004fb2 <metal_io_block_read+0xb8>
			((uintptr_t)dest % sizeof(int)) ||
10004f82:	69bb      	ldr	r3, [r7, #24]
10004f84:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
10004f88:	2b00      	cmp	r3, #0
10004f8a:	d1ea      	bne.n	10004f62 <metal_io_block_read+0x68>
			((uintptr_t)ptr % sizeof(int)))) {
10004f8c:	69fb      	ldr	r3, [r7, #28]
10004f8e:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
10004f92:	2b00      	cmp	r3, #0
10004f94:	d1e5      	bne.n	10004f62 <metal_io_block_read+0x68>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
10004f96:	e00c      	b.n	10004fb2 <metal_io_block_read+0xb8>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
10004f98:	69fb      	ldr	r3, [r7, #28]
10004f9a:	681a      	ldr	r2, [r3, #0]
10004f9c:	69bb      	ldr	r3, [r7, #24]
10004f9e:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
10004fa0:	69bb      	ldr	r3, [r7, #24]
10004fa2:	3304      	adds	r3, #4
10004fa4:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
10004fa6:	69fb      	ldr	r3, [r7, #28]
10004fa8:	3304      	adds	r3, #4
10004faa:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
10004fac:	683b      	ldr	r3, [r7, #0]
10004fae:	3b04      	subs	r3, #4
10004fb0:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
10004fb2:	683b      	ldr	r3, [r7, #0]
10004fb4:	2b03      	cmp	r3, #3
10004fb6:	dcef      	bgt.n	10004f98 <metal_io_block_read+0x9e>
		for (; len != 0; dest++, ptr++, len--)
10004fb8:	e00c      	b.n	10004fd4 <metal_io_block_read+0xda>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
10004fba:	69fb      	ldr	r3, [r7, #28]
10004fbc:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
10004fbe:	69bb      	ldr	r3, [r7, #24]
10004fc0:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
10004fc2:	69bb      	ldr	r3, [r7, #24]
10004fc4:	3301      	adds	r3, #1
10004fc6:	61bb      	str	r3, [r7, #24]
10004fc8:	69fb      	ldr	r3, [r7, #28]
10004fca:	3301      	adds	r3, #1
10004fcc:	61fb      	str	r3, [r7, #28]
10004fce:	683b      	ldr	r3, [r7, #0]
10004fd0:	3b01      	subs	r3, #1
10004fd2:	603b      	str	r3, [r7, #0]
10004fd4:	683b      	ldr	r3, [r7, #0]
10004fd6:	2b00      	cmp	r3, #0
10004fd8:	d1ef      	bne.n	10004fba <metal_io_block_read+0xc0>
	}
	return retlen;
10004fda:	697b      	ldr	r3, [r7, #20]
}
10004fdc:	4618      	mov	r0, r3
10004fde:	3724      	adds	r7, #36	@ 0x24
10004fe0:	46bd      	mov	sp, r7
10004fe2:	bd90      	pop	{r4, r7, pc}

10004fe4 <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
10004fe4:	b590      	push	{r4, r7, lr}
10004fe6:	b08b      	sub	sp, #44	@ 0x2c
10004fe8:	af02      	add	r7, sp, #8
10004fea:	60f8      	str	r0, [r7, #12]
10004fec:	60b9      	str	r1, [r7, #8]
10004fee:	607a      	str	r2, [r7, #4]
10004ff0:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
10004ff2:	68b9      	ldr	r1, [r7, #8]
10004ff4:	68f8      	ldr	r0, [r7, #12]
10004ff6:	f7ff ff17 	bl	10004e28 <metal_io_virt>
10004ffa:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
10004ffc:	687b      	ldr	r3, [r7, #4]
10004ffe:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
10005000:	69fb      	ldr	r3, [r7, #28]
10005002:	2b00      	cmp	r3, #0
10005004:	d102      	bne.n	1000500c <metal_io_block_write+0x28>
		return -ERANGE;
10005006:	f06f 0321 	mvn.w	r3, #33	@ 0x21
1000500a:	e05b      	b.n	100050c4 <metal_io_block_write+0xe0>
	if ((offset + len) > io->size)
1000500c:	683a      	ldr	r2, [r7, #0]
1000500e:	68bb      	ldr	r3, [r7, #8]
10005010:	441a      	add	r2, r3
10005012:	68fb      	ldr	r3, [r7, #12]
10005014:	689b      	ldr	r3, [r3, #8]
10005016:	429a      	cmp	r2, r3
10005018:	d904      	bls.n	10005024 <metal_io_block_write+0x40>
		len = io->size - offset;
1000501a:	68fb      	ldr	r3, [r7, #12]
1000501c:	689a      	ldr	r2, [r3, #8]
1000501e:	68bb      	ldr	r3, [r7, #8]
10005020:	1ad3      	subs	r3, r2, r3
10005022:	603b      	str	r3, [r7, #0]
	retlen = len;
10005024:	683b      	ldr	r3, [r7, #0]
10005026:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
10005028:	68fb      	ldr	r3, [r7, #12]
1000502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
1000502c:	2b00      	cmp	r3, #0
1000502e:	d017      	beq.n	10005060 <metal_io_block_write+0x7c>
		retlen = (*io->ops.block_write)(
10005030:	68fb      	ldr	r3, [r7, #12]
10005032:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
10005034:	683b      	ldr	r3, [r7, #0]
10005036:	9300      	str	r3, [sp, #0]
10005038:	2305      	movs	r3, #5
1000503a:	687a      	ldr	r2, [r7, #4]
1000503c:	68b9      	ldr	r1, [r7, #8]
1000503e:	68f8      	ldr	r0, [r7, #12]
10005040:	47a0      	blx	r4
10005042:	6178      	str	r0, [r7, #20]
10005044:	e03d      	b.n	100050c2 <metal_io_block_write+0xde>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
10005046:	69bb      	ldr	r3, [r7, #24]
10005048:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
1000504a:	69fb      	ldr	r3, [r7, #28]
1000504c:	701a      	strb	r2, [r3, #0]
			ptr++;
1000504e:	69fb      	ldr	r3, [r7, #28]
10005050:	3301      	adds	r3, #1
10005052:	61fb      	str	r3, [r7, #28]
			source++;
10005054:	69bb      	ldr	r3, [r7, #24]
10005056:	3301      	adds	r3, #1
10005058:	61bb      	str	r3, [r7, #24]
			len--;
1000505a:	683b      	ldr	r3, [r7, #0]
1000505c:	3b01      	subs	r3, #1
1000505e:	603b      	str	r3, [r7, #0]
		while ( len && (
10005060:	683b      	ldr	r3, [r7, #0]
10005062:	2b00      	cmp	r3, #0
10005064:	d017      	beq.n	10005096 <metal_io_block_write+0xb2>
			((uintptr_t)ptr % sizeof(int)) ||
10005066:	69fb      	ldr	r3, [r7, #28]
10005068:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
1000506c:	2b00      	cmp	r3, #0
1000506e:	d1ea      	bne.n	10005046 <metal_io_block_write+0x62>
			((uintptr_t)source % sizeof(int)))) {
10005070:	69bb      	ldr	r3, [r7, #24]
10005072:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
10005076:	2b00      	cmp	r3, #0
10005078:	d1e5      	bne.n	10005046 <metal_io_block_write+0x62>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
1000507a:	e00c      	b.n	10005096 <metal_io_block_write+0xb2>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
1000507c:	69bb      	ldr	r3, [r7, #24]
1000507e:	681a      	ldr	r2, [r3, #0]
10005080:	69fb      	ldr	r3, [r7, #28]
10005082:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
10005084:	69fb      	ldr	r3, [r7, #28]
10005086:	3304      	adds	r3, #4
10005088:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
1000508a:	69bb      	ldr	r3, [r7, #24]
1000508c:	3304      	adds	r3, #4
1000508e:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
10005090:	683b      	ldr	r3, [r7, #0]
10005092:	3b04      	subs	r3, #4
10005094:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
10005096:	683b      	ldr	r3, [r7, #0]
10005098:	2b03      	cmp	r3, #3
1000509a:	dcef      	bgt.n	1000507c <metal_io_block_write+0x98>
		for (; len != 0; ptr++, source++, len--)
1000509c:	e00c      	b.n	100050b8 <metal_io_block_write+0xd4>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
1000509e:	69bb      	ldr	r3, [r7, #24]
100050a0:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
100050a2:	69fb      	ldr	r3, [r7, #28]
100050a4:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
100050a6:	69fb      	ldr	r3, [r7, #28]
100050a8:	3301      	adds	r3, #1
100050aa:	61fb      	str	r3, [r7, #28]
100050ac:	69bb      	ldr	r3, [r7, #24]
100050ae:	3301      	adds	r3, #1
100050b0:	61bb      	str	r3, [r7, #24]
100050b2:	683b      	ldr	r3, [r7, #0]
100050b4:	3b01      	subs	r3, #1
100050b6:	603b      	str	r3, [r7, #0]
100050b8:	683b      	ldr	r3, [r7, #0]
100050ba:	2b00      	cmp	r3, #0
100050bc:	d1ef      	bne.n	1000509e <metal_io_block_write+0xba>
		atomic_thread_fence(memory_order_seq_cst);
100050be:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
100050c2:	697b      	ldr	r3, [r7, #20]
}
100050c4:	4618      	mov	r0, r3
100050c6:	3724      	adds	r7, #36	@ 0x24
100050c8:	46bd      	mov	sp, r7
100050ca:	bd90      	pop	{r4, r7, pc}

100050cc <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
100050cc:	b40e      	push	{r1, r2, r3}
100050ce:	b480      	push	{r7}
100050d0:	b082      	sub	sp, #8
100050d2:	af00      	add	r7, sp, #0
100050d4:	4603      	mov	r3, r0
100050d6:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
100050d8:	bf00      	nop
100050da:	3708      	adds	r7, #8
100050dc:	46bd      	mov	sp, r7
100050de:	f85d 7b04 	ldr.w	r7, [sp], #4
100050e2:	b003      	add	sp, #12
100050e4:	4770      	bx	lr

100050e6 <metal_io_virt>:
{
100050e6:	b480      	push	{r7}
100050e8:	b083      	sub	sp, #12
100050ea:	af00      	add	r7, sp, #0
100050ec:	6078      	str	r0, [r7, #4]
100050ee:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
100050f0:	687b      	ldr	r3, [r7, #4]
100050f2:	681b      	ldr	r3, [r3, #0]
		: NULL);
100050f4:	f1b3 3fff 	cmp.w	r3, #4294967295
100050f8:	d00a      	beq.n	10005110 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
100050fa:	687b      	ldr	r3, [r7, #4]
100050fc:	689b      	ldr	r3, [r3, #8]
100050fe:	683a      	ldr	r2, [r7, #0]
10005100:	429a      	cmp	r2, r3
10005102:	d205      	bcs.n	10005110 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10005104:	687b      	ldr	r3, [r7, #4]
10005106:	681b      	ldr	r3, [r3, #0]
10005108:	461a      	mov	r2, r3
1000510a:	683b      	ldr	r3, [r7, #0]
1000510c:	4413      	add	r3, r2
		: NULL);
1000510e:	e000      	b.n	10005112 <metal_io_virt+0x2c>
10005110:	2300      	movs	r3, #0
}
10005112:	4618      	mov	r0, r3
10005114:	370c      	adds	r7, #12
10005116:	46bd      	mov	sp, r7
10005118:	f85d 7b04 	ldr.w	r7, [sp], #4
1000511c:	4770      	bx	lr

1000511e <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
1000511e:	b480      	push	{r7}
10005120:	b085      	sub	sp, #20
10005122:	af00      	add	r7, sp, #0
10005124:	6078      	str	r0, [r7, #4]
10005126:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
10005128:	683b      	ldr	r3, [r7, #0]
1000512a:	687a      	ldr	r2, [r7, #4]
1000512c:	6812      	ldr	r2, [r2, #0]
1000512e:	1a9b      	subs	r3, r3, r2
10005130:	60fb      	str	r3, [r7, #12]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
10005132:	687b      	ldr	r3, [r7, #4]
10005134:	689b      	ldr	r3, [r3, #8]
10005136:	68fa      	ldr	r2, [r7, #12]
10005138:	429a      	cmp	r2, r3
1000513a:	d201      	bcs.n	10005140 <metal_io_virt_to_offset+0x22>
1000513c:	68fb      	ldr	r3, [r7, #12]
1000513e:	e001      	b.n	10005144 <metal_io_virt_to_offset+0x26>
10005140:	f04f 33ff 	mov.w	r3, #4294967295
}
10005144:	4618      	mov	r0, r3
10005146:	3714      	adds	r7, #20
10005148:	46bd      	mov	sp, r7
1000514a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000514e:	4770      	bx	lr

10005150 <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
10005150:	b5b0      	push	{r4, r5, r7, lr}
10005152:	b08c      	sub	sp, #48	@ 0x30
10005154:	af00      	add	r7, sp, #0
10005156:	60f8      	str	r0, [r7, #12]
10005158:	60b9      	str	r1, [r7, #8]
1000515a:	603b      	str	r3, [r7, #0]
1000515c:	4613      	mov	r3, r2
1000515e:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
10005160:	68b9      	ldr	r1, [r7, #8]
10005162:	68f8      	ldr	r0, [r7, #12]
10005164:	f7ff ffbf 	bl	100050e6 <metal_io_virt>
10005168:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (io->ops.read)
1000516a:	68fb      	ldr	r3, [r7, #12]
1000516c:	699b      	ldr	r3, [r3, #24]
1000516e:	2b00      	cmp	r3, #0
10005170:	d009      	beq.n	10005186 <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
10005172:	68fb      	ldr	r3, [r7, #12]
10005174:	699c      	ldr	r4, [r3, #24]
10005176:	79fa      	ldrb	r2, [r7, #7]
10005178:	683b      	ldr	r3, [r7, #0]
1000517a:	68b9      	ldr	r1, [r7, #8]
1000517c:	68f8      	ldr	r0, [r7, #12]
1000517e:	47a0      	blx	r4
10005180:	4604      	mov	r4, r0
10005182:	460d      	mov	r5, r1
10005184:	e059      	b.n	1000523a <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uchar) == width)
10005186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10005188:	2b00      	cmp	r3, #0
1000518a:	d012      	beq.n	100051b2 <metal_io_read+0x62>
1000518c:	683b      	ldr	r3, [r7, #0]
1000518e:	2b01      	cmp	r3, #1
10005190:	d10f      	bne.n	100051b2 <metal_io_read+0x62>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
10005192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10005194:	62bb      	str	r3, [r7, #40]	@ 0x28
10005196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10005198:	f3bf 8f5b 	dmb	ish
1000519c:	781b      	ldrb	r3, [r3, #0]
1000519e:	f3bf 8f5b 	dmb	ish
100051a2:	b2db      	uxtb	r3, r3
100051a4:	76fb      	strb	r3, [r7, #27]
100051a6:	7efb      	ldrb	r3, [r7, #27]
100051a8:	b2db      	uxtb	r3, r3
100051aa:	2200      	movs	r2, #0
100051ac:	461c      	mov	r4, r3
100051ae:	4615      	mov	r5, r2
100051b0:	e043      	b.n	1000523a <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ushort) == width)
100051b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100051b4:	2b00      	cmp	r3, #0
100051b6:	d012      	beq.n	100051de <metal_io_read+0x8e>
100051b8:	683b      	ldr	r3, [r7, #0]
100051ba:	2b02      	cmp	r3, #2
100051bc:	d10f      	bne.n	100051de <metal_io_read+0x8e>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
100051be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100051c0:	627b      	str	r3, [r7, #36]	@ 0x24
100051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100051c4:	f3bf 8f5b 	dmb	ish
100051c8:	881b      	ldrh	r3, [r3, #0]
100051ca:	f3bf 8f5b 	dmb	ish
100051ce:	b29b      	uxth	r3, r3
100051d0:	833b      	strh	r3, [r7, #24]
100051d2:	8b3b      	ldrh	r3, [r7, #24]
100051d4:	b29b      	uxth	r3, r3
100051d6:	2200      	movs	r2, #0
100051d8:	461c      	mov	r4, r3
100051da:	4615      	mov	r5, r2
100051dc:	e02d      	b.n	1000523a <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uint) == width)
100051de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100051e0:	2b00      	cmp	r3, #0
100051e2:	d010      	beq.n	10005206 <metal_io_read+0xb6>
100051e4:	683b      	ldr	r3, [r7, #0]
100051e6:	2b04      	cmp	r3, #4
100051e8:	d10d      	bne.n	10005206 <metal_io_read+0xb6>
		return atomic_load_explicit((atomic_uint *)ptr, order);
100051ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100051ec:	623b      	str	r3, [r7, #32]
100051ee:	6a3b      	ldr	r3, [r7, #32]
100051f0:	f3bf 8f5b 	dmb	ish
100051f4:	681b      	ldr	r3, [r3, #0]
100051f6:	f3bf 8f5b 	dmb	ish
100051fa:	617b      	str	r3, [r7, #20]
100051fc:	697b      	ldr	r3, [r7, #20]
100051fe:	2200      	movs	r2, #0
10005200:	461c      	mov	r4, r3
10005202:	4615      	mov	r5, r2
10005204:	e019      	b.n	1000523a <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ulong) == width)
10005206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10005208:	2b00      	cmp	r3, #0
1000520a:	d010      	beq.n	1000522e <metal_io_read+0xde>
1000520c:	683b      	ldr	r3, [r7, #0]
1000520e:	2b04      	cmp	r3, #4
10005210:	d10d      	bne.n	1000522e <metal_io_read+0xde>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
10005212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10005214:	61fb      	str	r3, [r7, #28]
10005216:	69fb      	ldr	r3, [r7, #28]
10005218:	f3bf 8f5b 	dmb	ish
1000521c:	681b      	ldr	r3, [r3, #0]
1000521e:	f3bf 8f5b 	dmb	ish
10005222:	613b      	str	r3, [r7, #16]
10005224:	693b      	ldr	r3, [r7, #16]
10005226:	2200      	movs	r2, #0
10005228:	461c      	mov	r4, r3
1000522a:	4615      	mov	r5, r2
1000522c:	e005      	b.n	1000523a <metal_io_read+0xea>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
1000522e:	4b06      	ldr	r3, [pc, #24]	@ (10005248 <metal_io_read+0xf8>)
10005230:	4a06      	ldr	r2, [pc, #24]	@ (1000524c <metal_io_read+0xfc>)
10005232:	21fe      	movs	r1, #254	@ 0xfe
10005234:	4806      	ldr	r0, [pc, #24]	@ (10005250 <metal_io_read+0x100>)
10005236:	f001 fc99 	bl	10006b6c <__assert_func>
	return 0; /* quiet compiler */
}
1000523a:	4622      	mov	r2, r4
1000523c:	462b      	mov	r3, r5
1000523e:	4610      	mov	r0, r2
10005240:	4619      	mov	r1, r3
10005242:	3730      	adds	r7, #48	@ 0x30
10005244:	46bd      	mov	sp, r7
10005246:	bdb0      	pop	{r4, r5, r7, pc}
10005248:	10007c40 	.word	0x10007c40
1000524c:	10007e60 	.word	0x10007e60
10005250:	10007c44 	.word	0x10007c44

10005254 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
10005254:	b580      	push	{r7, lr}
10005256:	b082      	sub	sp, #8
10005258:	af00      	add	r7, sp, #0
1000525a:	6078      	str	r0, [r7, #4]
	return malloc(size);
1000525c:	6878      	ldr	r0, [r7, #4]
1000525e:	f001 fca3 	bl	10006ba8 <malloc>
10005262:	4603      	mov	r3, r0
}
10005264:	4618      	mov	r0, r3
10005266:	3708      	adds	r7, #8
10005268:	46bd      	mov	sp, r7
1000526a:	bd80      	pop	{r7, pc}

1000526c <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
1000526c:	b580      	push	{r7, lr}
1000526e:	b082      	sub	sp, #8
10005270:	af00      	add	r7, sp, #0
10005272:	6078      	str	r0, [r7, #4]
	free(ptr);
10005274:	6878      	ldr	r0, [r7, #4]
10005276:	f001 fc9f 	bl	10006bb8 <free>
}
1000527a:	bf00      	nop
1000527c:	3708      	adds	r7, #8
1000527e:	46bd      	mov	sp, r7
10005280:	bd80      	pop	{r7, pc}

10005282 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
10005282:	b580      	push	{r7, lr}
10005284:	b084      	sub	sp, #16
10005286:	af00      	add	r7, sp, #0
10005288:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
1000528a:	687b      	ldr	r3, [r7, #4]
1000528c:	00db      	lsls	r3, r3, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
1000528e:	3334      	adds	r3, #52	@ 0x34
10005290:	60fb      	str	r3, [r7, #12]

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
10005292:	68f8      	ldr	r0, [r7, #12]
10005294:	f7ff ffde 	bl	10005254 <metal_allocate_memory>
10005298:	60b8      	str	r0, [r7, #8]
	if (vqs) {
1000529a:	68bb      	ldr	r3, [r7, #8]
1000529c:	2b00      	cmp	r3, #0
1000529e:	d004      	beq.n	100052aa <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
100052a0:	68fa      	ldr	r2, [r7, #12]
100052a2:	2100      	movs	r1, #0
100052a4:	68b8      	ldr	r0, [r7, #8]
100052a6:	f001 fe54 	bl	10006f52 <memset>
	}

	return vqs;
100052aa:	68bb      	ldr	r3, [r7, #8]
}
100052ac:	4618      	mov	r0, r3
100052ae:	3710      	adds	r7, #16
100052b0:	46bd      	mov	sp, r7
100052b2:	bd80      	pop	{r7, pc}

100052b4 <rproc_virtio_virtqueue_notify>:
#include <metal/cpu.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
100052b4:	b580      	push	{r7, lr}
100052b6:	b086      	sub	sp, #24
100052b8:	af00      	add	r7, sp, #0
100052ba:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
100052bc:	687b      	ldr	r3, [r7, #4]
100052be:	891b      	ldrh	r3, [r3, #8]
100052c0:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
100052c2:	687b      	ldr	r3, [r7, #4]
100052c4:	681b      	ldr	r3, [r3, #0]
100052c6:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100052c8:	693b      	ldr	r3, [r7, #16]
100052ca:	3b10      	subs	r3, #16
100052cc:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id < vdev->vrings_num);
100052ce:	693b      	ldr	r3, [r7, #16]
100052d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100052d2:	697a      	ldr	r2, [r7, #20]
100052d4:	429a      	cmp	r2, r3
100052d6:	d305      	bcc.n	100052e4 <rproc_virtio_virtqueue_notify+0x30>
100052d8:	4b0d      	ldr	r3, [pc, #52]	@ (10005310 <rproc_virtio_virtqueue_notify+0x5c>)
100052da:	4a0e      	ldr	r2, [pc, #56]	@ (10005314 <rproc_virtio_virtqueue_notify+0x60>)
100052dc:	211c      	movs	r1, #28
100052de:	480e      	ldr	r0, [pc, #56]	@ (10005318 <rproc_virtio_virtqueue_notify+0x64>)
100052e0:	f001 fc44 	bl	10006b6c <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
100052e4:	693b      	ldr	r3, [r7, #16]
100052e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
100052e8:	697a      	ldr	r2, [r7, #20]
100052ea:	4613      	mov	r3, r2
100052ec:	005b      	lsls	r3, r3, #1
100052ee:	4413      	add	r3, r2
100052f0:	00db      	lsls	r3, r3, #3
100052f2:	440b      	add	r3, r1
100052f4:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
100052f6:	68fb      	ldr	r3, [r7, #12]
100052f8:	68db      	ldr	r3, [r3, #12]
100052fa:	68fa      	ldr	r2, [r7, #12]
100052fc:	6810      	ldr	r0, [r2, #0]
100052fe:	68ba      	ldr	r2, [r7, #8]
10005300:	6912      	ldr	r2, [r2, #16]
10005302:	4611      	mov	r1, r2
10005304:	4798      	blx	r3
}
10005306:	bf00      	nop
10005308:	3718      	adds	r7, #24
1000530a:	46bd      	mov	sp, r7
1000530c:	bd80      	pop	{r7, pc}
1000530e:	bf00      	nop
10005310:	10007c8c 	.word	0x10007c8c
10005314:	10007e40 	.word	0x10007e40
10005318:	10007ca8 	.word	0x10007ca8

1000531c <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
1000531c:	b580      	push	{r7, lr}
1000531e:	b086      	sub	sp, #24
10005320:	af00      	add	r7, sp, #0
10005322:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10005324:	687b      	ldr	r3, [r7, #4]
10005326:	3b10      	subs	r3, #16
10005328:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
1000532a:	697b      	ldr	r3, [r7, #20]
1000532c:	685b      	ldr	r3, [r3, #4]
1000532e:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
10005330:	697b      	ldr	r3, [r7, #20]
10005332:	689b      	ldr	r3, [r3, #8]
10005334:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
10005336:	693b      	ldr	r3, [r7, #16]
10005338:	3318      	adds	r3, #24
1000533a:	4619      	mov	r1, r3
1000533c:	68f8      	ldr	r0, [r7, #12]
1000533e:	f7ff feee 	bl	1000511e <metal_io_virt_to_offset>
10005342:	4601      	mov	r1, r0
10005344:	2301      	movs	r3, #1
10005346:	2205      	movs	r2, #5
10005348:	68f8      	ldr	r0, [r7, #12]
1000534a:	f7ff ff01 	bl	10005150 <metal_io_read>
1000534e:	4602      	mov	r2, r0
10005350:	460b      	mov	r3, r1
10005352:	4613      	mov	r3, r2
10005354:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
10005356:	7afb      	ldrb	r3, [r7, #11]
}
10005358:	4618      	mov	r0, r3
1000535a:	3718      	adds	r7, #24
1000535c:	46bd      	mov	sp, r7
1000535e:	bd80      	pop	{r7, pc}

10005360 <rproc_virtio_get_dfeatures>:
	rpvdev->notify(rpvdev->priv, vdev->notifyid);
}
#endif

static uint32_t rproc_virtio_get_dfeatures(struct virtio_device *vdev)
{
10005360:	b580      	push	{r7, lr}
10005362:	b086      	sub	sp, #24
10005364:	af00      	add	r7, sp, #0
10005366:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10005368:	687b      	ldr	r3, [r7, #4]
1000536a:	3b10      	subs	r3, #16
1000536c:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
1000536e:	697b      	ldr	r3, [r7, #20]
10005370:	685b      	ldr	r3, [r3, #4]
10005372:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
10005374:	697b      	ldr	r3, [r7, #20]
10005376:	689b      	ldr	r3, [r3, #8]
10005378:	60fb      	str	r3, [r7, #12]
	features = metal_io_read32(io,
1000537a:	693b      	ldr	r3, [r7, #16]
1000537c:	330c      	adds	r3, #12
1000537e:	4619      	mov	r1, r3
10005380:	68f8      	ldr	r0, [r7, #12]
10005382:	f7ff fecc 	bl	1000511e <metal_io_virt_to_offset>
10005386:	4601      	mov	r1, r0
10005388:	2304      	movs	r3, #4
1000538a:	2205      	movs	r2, #5
1000538c:	68f8      	ldr	r0, [r7, #12]
1000538e:	f7ff fedf 	bl	10005150 <metal_io_read>
10005392:	4602      	mov	r2, r0
10005394:	460b      	mov	r3, r1
10005396:	4613      	mov	r3, r2
10005398:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
1000539a:	68bb      	ldr	r3, [r7, #8]
}
1000539c:	4618      	mov	r0, r3
1000539e:	3718      	adds	r7, #24
100053a0:	46bd      	mov	sp, r7
100053a2:	bd80      	pop	{r7, pc}

100053a4 <rproc_virtio_get_features>:

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
100053a4:	b580      	push	{r7, lr}
100053a6:	b088      	sub	sp, #32
100053a8:	af00      	add	r7, sp, #0
100053aa:	6078      	str	r0, [r7, #4]
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t gfeatures;
	uint32_t dfeatures;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100053ac:	687b      	ldr	r3, [r7, #4]
100053ae:	3b10      	subs	r3, #16
100053b0:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
100053b2:	69fb      	ldr	r3, [r7, #28]
100053b4:	685b      	ldr	r3, [r3, #4]
100053b6:	61bb      	str	r3, [r7, #24]
	io = rpvdev->vdev_rsc_io;
100053b8:	69fb      	ldr	r3, [r7, #28]
100053ba:	689b      	ldr	r3, [r3, #8]
100053bc:	617b      	str	r3, [r7, #20]
	gfeatures = metal_io_read32(io,
100053be:	69bb      	ldr	r3, [r7, #24]
100053c0:	3310      	adds	r3, #16
100053c2:	4619      	mov	r1, r3
100053c4:	6978      	ldr	r0, [r7, #20]
100053c6:	f7ff feaa 	bl	1000511e <metal_io_virt_to_offset>
100053ca:	4601      	mov	r1, r0
100053cc:	2304      	movs	r3, #4
100053ce:	2205      	movs	r2, #5
100053d0:	6978      	ldr	r0, [r7, #20]
100053d2:	f7ff febd 	bl	10005150 <metal_io_read>
100053d6:	4602      	mov	r2, r0
100053d8:	460b      	mov	r3, r1
100053da:	4613      	mov	r3, r2
100053dc:	613b      	str	r3, [r7, #16]
			metal_io_virt_to_offset(io, &vdev_rsc->gfeatures));
	dfeatures = rproc_virtio_get_dfeatures(vdev);
100053de:	6878      	ldr	r0, [r7, #4]
100053e0:	f7ff ffbe 	bl	10005360 <rproc_virtio_get_dfeatures>
100053e4:	60f8      	str	r0, [r7, #12]

	return dfeatures & gfeatures;
100053e6:	68fa      	ldr	r2, [r7, #12]
100053e8:	693b      	ldr	r3, [r7, #16]
100053ea:	4013      	ands	r3, r2
}
100053ec:	4618      	mov	r0, r3
100053ee:	3720      	adds	r7, #32
100053f0:	46bd      	mov	sp, r7
100053f2:	bd80      	pop	{r7, pc}

100053f4 <rproc_virtio_read_config>:
}
#endif

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
100053f4:	b580      	push	{r7, lr}
100053f6:	b088      	sub	sp, #32
100053f8:	af00      	add	r7, sp, #0
100053fa:	60f8      	str	r0, [r7, #12]
100053fc:	60b9      	str	r1, [r7, #8]
100053fe:	607a      	str	r2, [r7, #4]
10005400:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char *config;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10005402:	68fb      	ldr	r3, [r7, #12]
10005404:	3b10      	subs	r3, #16
10005406:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
10005408:	69fb      	ldr	r3, [r7, #28]
1000540a:	685b      	ldr	r3, [r3, #4]
1000540c:	61bb      	str	r3, [r7, #24]
	config = (char *)(&vdev_rsc->vring[vdev->vrings_num]);
1000540e:	68fb      	ldr	r3, [r7, #12]
10005410:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10005412:	4613      	mov	r3, r2
10005414:	009b      	lsls	r3, r3, #2
10005416:	4413      	add	r3, r2
10005418:	009b      	lsls	r3, r3, #2
1000541a:	3318      	adds	r3, #24
1000541c:	69ba      	ldr	r2, [r7, #24]
1000541e:	4413      	add	r3, r2
10005420:	3304      	adds	r3, #4
10005422:	617b      	str	r3, [r7, #20]
	io = rpvdev->vdev_rsc_io;
10005424:	69fb      	ldr	r3, [r7, #28]
10005426:	689b      	ldr	r3, [r3, #8]
10005428:	613b      	str	r3, [r7, #16]

	if (offset + length <= vdev_rsc->config_len)
1000542a:	683a      	ldr	r2, [r7, #0]
1000542c:	68bb      	ldr	r3, [r7, #8]
1000542e:	441a      	add	r2, r3
10005430:	69bb      	ldr	r3, [r7, #24]
10005432:	695b      	ldr	r3, [r3, #20]
10005434:	429a      	cmp	r2, r3
10005436:	d80c      	bhi.n	10005452 <rproc_virtio_read_config+0x5e>
		metal_io_block_read(io,
				metal_io_virt_to_offset(io, config + offset),
10005438:	697a      	ldr	r2, [r7, #20]
1000543a:	68bb      	ldr	r3, [r7, #8]
1000543c:	4413      	add	r3, r2
		metal_io_block_read(io,
1000543e:	4619      	mov	r1, r3
10005440:	6938      	ldr	r0, [r7, #16]
10005442:	f7ff fe6c 	bl	1000511e <metal_io_virt_to_offset>
10005446:	4601      	mov	r1, r0
10005448:	683b      	ldr	r3, [r7, #0]
1000544a:	687a      	ldr	r2, [r7, #4]
1000544c:	6938      	ldr	r0, [r7, #16]
1000544e:	f7ff fd54 	bl	10004efa <metal_io_block_read>
				dst, length);
}
10005452:	bf00      	nop
10005454:	3720      	adds	r7, #32
10005456:	46bd      	mov	sp, r7
10005458:	bd80      	pop	{r7, pc}
	...

1000545c <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
1000545c:	b580      	push	{r7, lr}
1000545e:	b08e      	sub	sp, #56	@ 0x38
10005460:	af00      	add	r7, sp, #0
10005462:	60f8      	str	r0, [r7, #12]
10005464:	60b9      	str	r1, [r7, #8]
10005466:	607a      	str	r2, [r7, #4]
10005468:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
1000546a:	687b      	ldr	r3, [r7, #4]
1000546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
1000546e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10005470:	7e5b      	ldrb	r3, [r3, #25]
10005472:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
10005474:	2048      	movs	r0, #72	@ 0x48
10005476:	f7ff feed 	bl	10005254 <metal_allocate_memory>
1000547a:	6278      	str	r0, [r7, #36]	@ 0x24
	if (!rpvdev)
1000547c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1000547e:	2b00      	cmp	r3, #0
10005480:	d101      	bne.n	10005486 <rproc_virtio_create_vdev+0x2a>
		return NULL;
10005482:	2300      	movs	r3, #0
10005484:	e092      	b.n	100055ac <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
10005486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10005488:	4613      	mov	r3, r2
1000548a:	005b      	lsls	r3, r3, #1
1000548c:	4413      	add	r3, r2
1000548e:	00db      	lsls	r3, r3, #3
10005490:	4618      	mov	r0, r3
10005492:	f7ff fedf 	bl	10005254 <metal_allocate_memory>
10005496:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
10005498:	6a3b      	ldr	r3, [r7, #32]
1000549a:	2b00      	cmp	r3, #0
1000549c:	f000 8081 	beq.w	100055a2 <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
100054a0:	2248      	movs	r2, #72	@ 0x48
100054a2:	2100      	movs	r1, #0
100054a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
100054a6:	f001 fd54 	bl	10006f52 <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
100054aa:	2218      	movs	r2, #24
100054ac:	2100      	movs	r1, #0
100054ae:	6a38      	ldr	r0, [r7, #32]
100054b0:	f001 fd4f 	bl	10006f52 <memset>
	vdev = &rpvdev->vdev;
100054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100054b6:	3310      	adds	r3, #16
100054b8:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
100054ba:	2300      	movs	r3, #0
100054bc:	637b      	str	r3, [r7, #52]	@ 0x34
100054be:	e025      	b.n	1000550c <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
100054c0:	2300      	movs	r3, #0
100054c2:	633b      	str	r3, [r7, #48]	@ 0x30

		vring_rsc = &vdev_rsc->vring[i];
100054c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
100054c6:	4613      	mov	r3, r2
100054c8:	009b      	lsls	r3, r3, #2
100054ca:	4413      	add	r3, r2
100054cc:	009b      	lsls	r3, r3, #2
100054ce:	3318      	adds	r3, #24
100054d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
100054d2:	4413      	add	r3, r2
100054d4:	3304      	adds	r3, #4
100054d6:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
100054d8:	68fb      	ldr	r3, [r7, #12]
100054da:	2b00      	cmp	r3, #0
100054dc:	d102      	bne.n	100054e4 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
100054de:	69bb      	ldr	r3, [r7, #24]
100054e0:	689b      	ldr	r3, [r3, #8]
100054e2:	633b      	str	r3, [r7, #48]	@ 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
100054e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
100054e6:	f7ff fecc 	bl	10005282 <virtqueue_allocate>
100054ea:	6178      	str	r0, [r7, #20]
		if (!vq)
100054ec:	697b      	ldr	r3, [r7, #20]
100054ee:	2b00      	cmp	r3, #0
100054f0:	d031      	beq.n	10005556 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
100054f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
100054f4:	4613      	mov	r3, r2
100054f6:	005b      	lsls	r3, r3, #1
100054f8:	4413      	add	r3, r2
100054fa:	00db      	lsls	r3, r3, #3
100054fc:	461a      	mov	r2, r3
100054fe:	6a3b      	ldr	r3, [r7, #32]
10005500:	4413      	add	r3, r2
10005502:	697a      	ldr	r2, [r7, #20]
10005504:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
10005506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10005508:	3301      	adds	r3, #1
1000550a:	637b      	str	r3, [r7, #52]	@ 0x34
1000550c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
1000550e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10005510:	429a      	cmp	r2, r3
10005512:	d3d5      	bcc.n	100054c0 <rproc_virtio_create_vdev+0x64>
	}

	rpvdev->notify = notify;
10005514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
10005518:	60da      	str	r2, [r3, #12]
	rpvdev->priv = priv;
1000551a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1000551c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
1000551e:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
10005520:	69fb      	ldr	r3, [r7, #28]
10005522:	6a3a      	ldr	r2, [r7, #32]
10005524:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
10005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005528:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
1000552a:	605a      	str	r2, [r3, #4]
	rpvdev->vdev_rsc_io = rsc_io;
1000552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1000552e:	683a      	ldr	r2, [r7, #0]
10005530:	609a      	str	r2, [r3, #8]

	vdev->notifyid = notifyid;
10005532:	69fb      	ldr	r3, [r7, #28]
10005534:	68ba      	ldr	r2, [r7, #8]
10005536:	601a      	str	r2, [r3, #0]
	vdev->role = role;
10005538:	69fb      	ldr	r3, [r7, #28]
1000553a:	68fa      	ldr	r2, [r7, #12]
1000553c:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
1000553e:	69fb      	ldr	r3, [r7, #28]
10005540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
10005542:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
10005544:	69fb      	ldr	r3, [r7, #28]
10005546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10005548:	629a      	str	r2, [r3, #40]	@ 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
1000554a:	69fb      	ldr	r3, [r7, #28]
1000554c:	4a19      	ldr	r2, [pc, #100]	@ (100055b4 <rproc_virtio_create_vdev+0x158>)
1000554e:	621a      	str	r2, [r3, #32]
		/* Assume the master support all slave features */
		rproc_virtio_negotiate_features(vdev, dfeatures);
	}
#endif

	return &rpvdev->vdev;
10005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005552:	3310      	adds	r3, #16
10005554:	e02a      	b.n	100055ac <rproc_virtio_create_vdev+0x150>
			goto err1;
10005556:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
10005558:	2300      	movs	r3, #0
1000555a:	637b      	str	r3, [r7, #52]	@ 0x34
1000555c:	e019      	b.n	10005592 <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
1000555e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005560:	4613      	mov	r3, r2
10005562:	005b      	lsls	r3, r3, #1
10005564:	4413      	add	r3, r2
10005566:	00db      	lsls	r3, r3, #3
10005568:	461a      	mov	r2, r3
1000556a:	6a3b      	ldr	r3, [r7, #32]
1000556c:	4413      	add	r3, r2
1000556e:	681b      	ldr	r3, [r3, #0]
10005570:	2b00      	cmp	r3, #0
10005572:	d00b      	beq.n	1000558c <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
10005574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005576:	4613      	mov	r3, r2
10005578:	005b      	lsls	r3, r3, #1
1000557a:	4413      	add	r3, r2
1000557c:	00db      	lsls	r3, r3, #3
1000557e:	461a      	mov	r2, r3
10005580:	6a3b      	ldr	r3, [r7, #32]
10005582:	4413      	add	r3, r2
10005584:	681b      	ldr	r3, [r3, #0]
10005586:	4618      	mov	r0, r3
10005588:	f7ff fe70 	bl	1000526c <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
1000558c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1000558e:	3301      	adds	r3, #1
10005590:	637b      	str	r3, [r7, #52]	@ 0x34
10005592:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10005596:	429a      	cmp	r2, r3
10005598:	d3e1      	bcc.n	1000555e <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
1000559a:	6a38      	ldr	r0, [r7, #32]
1000559c:	f7ff fe66 	bl	1000526c <metal_free_memory>
100055a0:	e000      	b.n	100055a4 <rproc_virtio_create_vdev+0x148>
		goto err0;
100055a2:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
100055a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
100055a6:	f7ff fe61 	bl	1000526c <metal_free_memory>
	return NULL;
100055aa:	2300      	movs	r3, #0
}
100055ac:	4618      	mov	r0, r3
100055ae:	3738      	adds	r7, #56	@ 0x38
100055b0:	46bd      	mov	sp, r7
100055b2:	bd80      	pop	{r7, pc}
100055b4:	10007e1c 	.word	0x10007e1c

100055b8 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
100055b8:	b480      	push	{r7}
100055ba:	b087      	sub	sp, #28
100055bc:	af00      	add	r7, sp, #0
100055be:	60f8      	str	r0, [r7, #12]
100055c0:	60b9      	str	r1, [r7, #8]
100055c2:	607a      	str	r2, [r7, #4]
100055c4:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
100055c6:	68fb      	ldr	r3, [r7, #12]
100055c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100055ca:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
100055cc:	68ba      	ldr	r2, [r7, #8]
100055ce:	697b      	ldr	r3, [r7, #20]
100055d0:	429a      	cmp	r2, r3
100055d2:	d302      	bcc.n	100055da <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
100055d4:	f06f 0301 	mvn.w	r3, #1
100055d8:	e019      	b.n	1000560e <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
100055da:	68fb      	ldr	r3, [r7, #12]
100055dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
100055de:	68ba      	ldr	r2, [r7, #8]
100055e0:	4613      	mov	r3, r2
100055e2:	005b      	lsls	r3, r3, #1
100055e4:	4413      	add	r3, r2
100055e6:	00db      	lsls	r3, r3, #3
100055e8:	440b      	add	r3, r1
100055ea:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
100055ec:	693b      	ldr	r3, [r7, #16]
100055ee:	6a3a      	ldr	r2, [r7, #32]
100055f0:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
100055f2:	693b      	ldr	r3, [r7, #16]
100055f4:	687a      	ldr	r2, [r7, #4]
100055f6:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
100055f8:	693b      	ldr	r3, [r7, #16]
100055fa:	683a      	ldr	r2, [r7, #0]
100055fc:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
100055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005600:	b29a      	uxth	r2, r3
10005602:	693b      	ldr	r3, [r7, #16]
10005604:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
10005606:	693b      	ldr	r3, [r7, #16]
10005608:	6aba      	ldr	r2, [r7, #40]	@ 0x28
1000560a:	609a      	str	r2, [r3, #8]

	return 0;
1000560c:	2300      	movs	r3, #0
}
1000560e:	4618      	mov	r0, r3
10005610:	371c      	adds	r7, #28
10005612:	46bd      	mov	sp, r7
10005614:	f85d 7b04 	ldr.w	r7, [sp], #4
10005618:	4770      	bx	lr

1000561a <rproc_virtio_wait_remote_ready>:
	}
	return 0;
}

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
1000561a:	b580      	push	{r7, lr}
1000561c:	b084      	sub	sp, #16
1000561e:	af00      	add	r7, sp, #0
10005620:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
10005622:	687b      	ldr	r3, [r7, #4]
10005624:	699b      	ldr	r3, [r3, #24]
10005626:	2b00      	cmp	r3, #0
10005628:	d00a      	beq.n	10005640 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
1000562a:	6878      	ldr	r0, [r7, #4]
1000562c:	f7ff fe76 	bl	1000531c <rproc_virtio_get_status>
10005630:	4603      	mov	r3, r0
10005632:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
10005634:	7bfb      	ldrb	r3, [r7, #15]
10005636:	f003 0304 	and.w	r3, r3, #4
1000563a:	2b00      	cmp	r3, #0
1000563c:	d102      	bne.n	10005644 <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
1000563e:	e7f4      	b.n	1000562a <rproc_virtio_wait_remote_ready+0x10>
		return;
10005640:	bf00      	nop
10005642:	e000      	b.n	10005646 <rproc_virtio_wait_remote_ready+0x2c>
			return;
10005644:	bf00      	nop
		metal_cpu_yield();
	}
}
10005646:	3710      	adds	r7, #16
10005648:	46bd      	mov	sp, r7
1000564a:	bd80      	pop	{r7, pc}

1000564c <metal_list_add_before>:
{
1000564c:	b480      	push	{r7}
1000564e:	b083      	sub	sp, #12
10005650:	af00      	add	r7, sp, #0
10005652:	6078      	str	r0, [r7, #4]
10005654:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
10005656:	687b      	ldr	r3, [r7, #4]
10005658:	685a      	ldr	r2, [r3, #4]
1000565a:	683b      	ldr	r3, [r7, #0]
1000565c:	605a      	str	r2, [r3, #4]
	new_node->next = node;
1000565e:	683b      	ldr	r3, [r7, #0]
10005660:	687a      	ldr	r2, [r7, #4]
10005662:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
10005664:	683b      	ldr	r3, [r7, #0]
10005666:	681b      	ldr	r3, [r3, #0]
10005668:	683a      	ldr	r2, [r7, #0]
1000566a:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
1000566c:	683b      	ldr	r3, [r7, #0]
1000566e:	685b      	ldr	r3, [r3, #4]
10005670:	683a      	ldr	r2, [r7, #0]
10005672:	601a      	str	r2, [r3, #0]
}
10005674:	bf00      	nop
10005676:	370c      	adds	r7, #12
10005678:	46bd      	mov	sp, r7
1000567a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000567e:	4770      	bx	lr

10005680 <metal_list_add_tail>:
{
10005680:	b580      	push	{r7, lr}
10005682:	b082      	sub	sp, #8
10005684:	af00      	add	r7, sp, #0
10005686:	6078      	str	r0, [r7, #4]
10005688:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
1000568a:	6839      	ldr	r1, [r7, #0]
1000568c:	6878      	ldr	r0, [r7, #4]
1000568e:	f7ff ffdd 	bl	1000564c <metal_list_add_before>
}
10005692:	bf00      	nop
10005694:	3708      	adds	r7, #8
10005696:	46bd      	mov	sp, r7
10005698:	bd80      	pop	{r7, pc}

1000569a <rpmsg_get_endpoint>:
}

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
1000569a:	b580      	push	{r7, lr}
1000569c:	b088      	sub	sp, #32
1000569e:	af00      	add	r7, sp, #0
100056a0:	60f8      	str	r0, [r7, #12]
100056a2:	60b9      	str	r1, [r7, #8]
100056a4:	607a      	str	r2, [r7, #4]
100056a6:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
100056a8:	68fb      	ldr	r3, [r7, #12]
100056aa:	681b      	ldr	r3, [r3, #0]
100056ac:	61fb      	str	r3, [r7, #28]
100056ae:	e04b      	b.n	10005748 <rpmsg_get_endpoint+0xae>
		int name_match = 0;
100056b0:	2300      	movs	r3, #0
100056b2:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
100056b4:	69fb      	ldr	r3, [r7, #28]
100056b6:	3b34      	subs	r3, #52	@ 0x34
100056b8:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
100056ba:	687b      	ldr	r3, [r7, #4]
100056bc:	f1b3 3fff 	cmp.w	r3, #4294967295
100056c0:	d006      	beq.n	100056d0 <rpmsg_get_endpoint+0x36>
100056c2:	697b      	ldr	r3, [r7, #20]
100056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100056c6:	687a      	ldr	r2, [r7, #4]
100056c8:	429a      	cmp	r2, r3
100056ca:	d101      	bne.n	100056d0 <rpmsg_get_endpoint+0x36>
			return ept;
100056cc:	697b      	ldr	r3, [r7, #20]
100056ce:	e040      	b.n	10005752 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
100056d0:	697b      	ldr	r3, [r7, #20]
100056d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
100056d4:	687a      	ldr	r2, [r7, #4]
100056d6:	429a      	cmp	r2, r3
100056d8:	d106      	bne.n	100056e8 <rpmsg_get_endpoint+0x4e>
100056da:	697b      	ldr	r3, [r7, #20]
100056dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100056de:	683a      	ldr	r2, [r7, #0]
100056e0:	429a      	cmp	r2, r3
100056e2:	d101      	bne.n	100056e8 <rpmsg_get_endpoint+0x4e>
			return ept;
100056e4:	697b      	ldr	r3, [r7, #20]
100056e6:	e034      	b.n	10005752 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
100056e8:	68bb      	ldr	r3, [r7, #8]
100056ea:	2b00      	cmp	r3, #0
100056ec:	d00c      	beq.n	10005708 <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
100056ee:	697b      	ldr	r3, [r7, #20]
100056f0:	2220      	movs	r2, #32
100056f2:	68b9      	ldr	r1, [r7, #8]
100056f4:	4618      	mov	r0, r3
100056f6:	f001 fc34 	bl	10006f62 <strncmp>
100056fa:	4603      	mov	r3, r0
100056fc:	2b00      	cmp	r3, #0
100056fe:	bf0c      	ite	eq
10005700:	2301      	moveq	r3, #1
10005702:	2300      	movne	r3, #0
10005704:	b2db      	uxtb	r3, r3
10005706:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
10005708:	68bb      	ldr	r3, [r7, #8]
1000570a:	2b00      	cmp	r3, #0
1000570c:	d018      	beq.n	10005740 <rpmsg_get_endpoint+0xa6>
1000570e:	69bb      	ldr	r3, [r7, #24]
10005710:	2b00      	cmp	r3, #0
10005712:	d015      	beq.n	10005740 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address */
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
10005714:	683b      	ldr	r3, [r7, #0]
10005716:	f1b3 3fff 	cmp.w	r3, #4294967295
1000571a:	d006      	beq.n	1000572a <rpmsg_get_endpoint+0x90>
1000571c:	697b      	ldr	r3, [r7, #20]
1000571e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10005720:	683a      	ldr	r2, [r7, #0]
10005722:	429a      	cmp	r2, r3
10005724:	d101      	bne.n	1000572a <rpmsg_get_endpoint+0x90>
			return ept;
10005726:	697b      	ldr	r3, [r7, #20]
10005728:	e013      	b.n	10005752 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept */
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
1000572a:	687b      	ldr	r3, [r7, #4]
1000572c:	f1b3 3fff 	cmp.w	r3, #4294967295
10005730:	d107      	bne.n	10005742 <rpmsg_get_endpoint+0xa8>
10005732:	697b      	ldr	r3, [r7, #20]
10005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10005736:	f1b3 3fff 	cmp.w	r3, #4294967295
1000573a:	d102      	bne.n	10005742 <rpmsg_get_endpoint+0xa8>
			return ept;
1000573c:	697b      	ldr	r3, [r7, #20]
1000573e:	e008      	b.n	10005752 <rpmsg_get_endpoint+0xb8>
			continue;
10005740:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
10005742:	69fb      	ldr	r3, [r7, #28]
10005744:	681b      	ldr	r3, [r3, #0]
10005746:	61fb      	str	r3, [r7, #28]
10005748:	68fb      	ldr	r3, [r7, #12]
1000574a:	69fa      	ldr	r2, [r7, #28]
1000574c:	429a      	cmp	r2, r3
1000574e:	d1af      	bne.n	100056b0 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
10005750:	2300      	movs	r3, #0
}
10005752:	4618      	mov	r0, r3
10005754:	3720      	adds	r7, #32
10005756:	46bd      	mov	sp, r7
10005758:	bd80      	pop	{r7, pc}

1000575a <rpmsg_register_endpoint>:
	metal_mutex_release(&rdev->lock);
}

void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept)
{
1000575a:	b580      	push	{r7, lr}
1000575c:	b082      	sub	sp, #8
1000575e:	af00      	add	r7, sp, #0
10005760:	6078      	str	r0, [r7, #4]
10005762:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
10005764:	683b      	ldr	r3, [r7, #0]
10005766:	687a      	ldr	r2, [r7, #4]
10005768:	621a      	str	r2, [r3, #32]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
1000576a:	687a      	ldr	r2, [r7, #4]
1000576c:	683b      	ldr	r3, [r7, #0]
1000576e:	3334      	adds	r3, #52	@ 0x34
10005770:	4619      	mov	r1, r3
10005772:	4610      	mov	r0, r2
10005774:	f7ff ff84 	bl	10005680 <metal_list_add_tail>
}
10005778:	bf00      	nop
1000577a:	3708      	adds	r7, #8
1000577c:	46bd      	mov	sp, r7
1000577e:	bd80      	pop	{r7, pc}

10005780 <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
10005780:	b480      	push	{r7}
10005782:	b083      	sub	sp, #12
10005784:	af00      	add	r7, sp, #0
10005786:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
10005788:	2300      	movs	r3, #0
}
1000578a:	4618      	mov	r0, r3
1000578c:	370c      	adds	r7, #12
1000578e:	46bd      	mov	sp, r7
10005790:	f85d 7b04 	ldr.w	r7, [sp], #4
10005794:	4770      	bx	lr

10005796 <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
10005796:	b580      	push	{r7, lr}
10005798:	b082      	sub	sp, #8
1000579a:	af00      	add	r7, sp, #0
1000579c:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
1000579e:	6878      	ldr	r0, [r7, #4]
100057a0:	f7ff ffee 	bl	10005780 <__metal_sleep_usec>
100057a4:	4603      	mov	r3, r0
}
100057a6:	4618      	mov	r0, r3
100057a8:	3708      	adds	r7, #8
100057aa:	46bd      	mov	sp, r7
100057ac:	bd80      	pop	{r7, pc}

100057ae <metal_list_init>:
{
100057ae:	b480      	push	{r7}
100057b0:	b083      	sub	sp, #12
100057b2:	af00      	add	r7, sp, #0
100057b4:	6078      	str	r0, [r7, #4]
	list->prev = list;
100057b6:	687b      	ldr	r3, [r7, #4]
100057b8:	687a      	ldr	r2, [r7, #4]
100057ba:	605a      	str	r2, [r3, #4]
	list->next = list;
100057bc:	687b      	ldr	r3, [r7, #4]
100057be:	687a      	ldr	r2, [r7, #4]
100057c0:	601a      	str	r2, [r3, #0]
}
100057c2:	bf00      	nop
100057c4:	370c      	adds	r7, #12
100057c6:	46bd      	mov	sp, r7
100057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
100057cc:	4770      	bx	lr

100057ce <metal_io_virt_to_offset>:
{
100057ce:	b480      	push	{r7}
100057d0:	b085      	sub	sp, #20
100057d2:	af00      	add	r7, sp, #0
100057d4:	6078      	str	r0, [r7, #4]
100057d6:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
100057d8:	683b      	ldr	r3, [r7, #0]
100057da:	687a      	ldr	r2, [r7, #4]
100057dc:	6812      	ldr	r2, [r2, #0]
100057de:	1a9b      	subs	r3, r3, r2
100057e0:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
100057e2:	687b      	ldr	r3, [r7, #4]
100057e4:	689b      	ldr	r3, [r3, #8]
100057e6:	68fa      	ldr	r2, [r7, #12]
100057e8:	429a      	cmp	r2, r3
100057ea:	d201      	bcs.n	100057f0 <metal_io_virt_to_offset+0x22>
100057ec:	68fb      	ldr	r3, [r7, #12]
100057ee:	e001      	b.n	100057f4 <metal_io_virt_to_offset+0x26>
100057f0:	f04f 33ff 	mov.w	r3, #4294967295
}
100057f4:	4618      	mov	r0, r3
100057f6:	3714      	adds	r7, #20
100057f8:	46bd      	mov	sp, r7
100057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
100057fe:	4770      	bx	lr

10005800 <__metal_mutex_init>:
 * static singleton mutex
 */
#define METAL_MUTEX_DEFINE(m) metal_mutex_t m = METAL_MUTEX_INIT(m)

static inline void __metal_mutex_init(metal_mutex_t *mutex)
{
10005800:	b480      	push	{r7}
10005802:	b085      	sub	sp, #20
10005804:	af00      	add	r7, sp, #0
10005806:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10005808:	687b      	ldr	r3, [r7, #4]
1000580a:	60fb      	str	r3, [r7, #12]
1000580c:	2300      	movs	r3, #0
1000580e:	60bb      	str	r3, [r7, #8]
10005810:	68bb      	ldr	r3, [r7, #8]
10005812:	461a      	mov	r2, r3
10005814:	68fb      	ldr	r3, [r7, #12]
10005816:	f3bf 8f5b 	dmb	ish
1000581a:	601a      	str	r2, [r3, #0]
1000581c:	f3bf 8f5b 	dmb	ish
}
10005820:	bf00      	nop
10005822:	3714      	adds	r7, #20
10005824:	46bd      	mov	sp, r7
10005826:	f85d 7b04 	ldr.w	r7, [sp], #4
1000582a:	4770      	bx	lr

1000582c <__metal_mutex_acquire>:
		return 0; /* not acquired */
	}
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
1000582c:	b490      	push	{r4, r7}
1000582e:	b086      	sub	sp, #24
10005830:	af00      	add	r7, sp, #0
10005832:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
10005834:	2300      	movs	r3, #0
10005836:	613b      	str	r3, [r7, #16]

	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
10005838:	bf00      	nop
1000583a:	687b      	ldr	r3, [r7, #4]
1000583c:	617b      	str	r3, [r7, #20]
1000583e:	2301      	movs	r3, #1
10005840:	60fb      	str	r3, [r7, #12]
10005842:	68fb      	ldr	r3, [r7, #12]
10005844:	461c      	mov	r4, r3
10005846:	697a      	ldr	r2, [r7, #20]
10005848:	f107 0310 	add.w	r3, r7, #16
1000584c:	6818      	ldr	r0, [r3, #0]
1000584e:	f3bf 8f5b 	dmb	ish
10005852:	e852 1f00 	ldrex	r1, [r2]
10005856:	4281      	cmp	r1, r0
10005858:	d103      	bne.n	10005862 <__metal_mutex_acquire+0x36>
1000585a:	e842 4c00 	strex	ip, r4, [r2]
1000585e:	f1bc 0f00 	cmp.w	ip, #0
10005862:	f3bf 8f5b 	dmb	ish
10005866:	bf0c      	ite	eq
10005868:	2201      	moveq	r2, #1
1000586a:	2200      	movne	r2, #0
1000586c:	2a00      	cmp	r2, #0
1000586e:	d100      	bne.n	10005872 <__metal_mutex_acquire+0x46>
10005870:	6019      	str	r1, [r3, #0]
10005872:	4613      	mov	r3, r2
10005874:	f083 0301 	eor.w	r3, r3, #1
10005878:	b2db      	uxtb	r3, r3
1000587a:	2b00      	cmp	r3, #0
1000587c:	d1dd      	bne.n	1000583a <__metal_mutex_acquire+0xe>
					     METAL_MUTEX_LOCKED)) {
		;
	}
}
1000587e:	bf00      	nop
10005880:	bf00      	nop
10005882:	3718      	adds	r7, #24
10005884:	46bd      	mov	sp, r7
10005886:	bc90      	pop	{r4, r7}
10005888:	4770      	bx	lr

1000588a <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
1000588a:	b480      	push	{r7}
1000588c:	b085      	sub	sp, #20
1000588e:	af00      	add	r7, sp, #0
10005890:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10005892:	687b      	ldr	r3, [r7, #4]
10005894:	60fb      	str	r3, [r7, #12]
10005896:	2300      	movs	r3, #0
10005898:	60bb      	str	r3, [r7, #8]
1000589a:	68bb      	ldr	r3, [r7, #8]
1000589c:	461a      	mov	r2, r3
1000589e:	68fb      	ldr	r3, [r7, #12]
100058a0:	f3bf 8f5b 	dmb	ish
100058a4:	601a      	str	r2, [r3, #0]
100058a6:	f3bf 8f5b 	dmb	ish
}
100058aa:	bf00      	nop
100058ac:	3714      	adds	r7, #20
100058ae:	46bd      	mov	sp, r7
100058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
100058b4:	4770      	bx	lr

100058b6 <metal_mutex_init>:
/**
 * @brief	Initialize a libmetal mutex.
 * @param[in]	mutex	Mutex to initialize.
 */
static inline void metal_mutex_init(metal_mutex_t *mutex)
{
100058b6:	b580      	push	{r7, lr}
100058b8:	b082      	sub	sp, #8
100058ba:	af00      	add	r7, sp, #0
100058bc:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
100058be:	6878      	ldr	r0, [r7, #4]
100058c0:	f7ff ff9e 	bl	10005800 <__metal_mutex_init>
}
100058c4:	bf00      	nop
100058c6:	3708      	adds	r7, #8
100058c8:	46bd      	mov	sp, r7
100058ca:	bd80      	pop	{r7, pc}

100058cc <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
100058cc:	b580      	push	{r7, lr}
100058ce:	b082      	sub	sp, #8
100058d0:	af00      	add	r7, sp, #0
100058d2:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
100058d4:	6878      	ldr	r0, [r7, #4]
100058d6:	f7ff ffa9 	bl	1000582c <__metal_mutex_acquire>
}
100058da:	bf00      	nop
100058dc:	3708      	adds	r7, #8
100058de:	46bd      	mov	sp, r7
100058e0:	bd80      	pop	{r7, pc}

100058e2 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
100058e2:	b580      	push	{r7, lr}
100058e4:	b082      	sub	sp, #8
100058e6:	af00      	add	r7, sp, #0
100058e8:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
100058ea:	6878      	ldr	r0, [r7, #4]
100058ec:	f7ff ffcd 	bl	1000588a <__metal_mutex_release>
}
100058f0:	bf00      	nop
100058f2:	3708      	adds	r7, #8
100058f4:	46bd      	mov	sp, r7
100058f6:	bd80      	pop	{r7, pc}

100058f8 <rpmsg_virtio_get_role>:
#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
100058f8:	b480      	push	{r7}
100058fa:	b083      	sub	sp, #12
100058fc:	af00      	add	r7, sp, #0
100058fe:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
10005900:	687b      	ldr	r3, [r7, #4]
10005902:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
10005904:	699b      	ldr	r3, [r3, #24]
}
10005906:	4618      	mov	r0, r3
10005908:	370c      	adds	r7, #12
1000590a:	46bd      	mov	sp, r7
1000590c:	f85d 7b04 	ldr.w	r7, [sp], #4
10005910:	4770      	bx	lr

10005912 <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
10005912:	b580      	push	{r7, lr}
10005914:	b082      	sub	sp, #8
10005916:	af00      	add	r7, sp, #0
10005918:	6078      	str	r0, [r7, #4]
1000591a:	460b      	mov	r3, r1
1000591c:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
1000591e:	687b      	ldr	r3, [r7, #4]
10005920:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
10005922:	6a1b      	ldr	r3, [r3, #32]
10005924:	685b      	ldr	r3, [r3, #4]
10005926:	687a      	ldr	r2, [r7, #4]
10005928:	6f92      	ldr	r2, [r2, #120]	@ 0x78
1000592a:	78f9      	ldrb	r1, [r7, #3]
1000592c:	4610      	mov	r0, r2
1000592e:	4798      	blx	r3
}
10005930:	bf00      	nop
10005932:	3708      	adds	r7, #8
10005934:	46bd      	mov	sp, r7
10005936:	bd80      	pop	{r7, pc}

10005938 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
10005938:	b580      	push	{r7, lr}
1000593a:	b082      	sub	sp, #8
1000593c:	af00      	add	r7, sp, #0
1000593e:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
10005940:	687b      	ldr	r3, [r7, #4]
10005942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
10005944:	6a1b      	ldr	r3, [r3, #32]
10005946:	681b      	ldr	r3, [r3, #0]
10005948:	687a      	ldr	r2, [r7, #4]
1000594a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
1000594c:	4610      	mov	r0, r2
1000594e:	4798      	blx	r3
10005950:	4603      	mov	r3, r0
}
10005952:	4618      	mov	r0, r3
10005954:	3708      	adds	r7, #8
10005956:	46bd      	mov	sp, r7
10005958:	bd80      	pop	{r7, pc}

1000595a <rpmsg_virtio_get_features>:

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
1000595a:	b580      	push	{r7, lr}
1000595c:	b082      	sub	sp, #8
1000595e:	af00      	add	r7, sp, #0
10005960:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
10005962:	687b      	ldr	r3, [r7, #4]
10005964:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
10005966:	6a1b      	ldr	r3, [r3, #32]
10005968:	689b      	ldr	r3, [r3, #8]
1000596a:	687a      	ldr	r2, [r7, #4]
1000596c:	6f92      	ldr	r2, [r2, #120]	@ 0x78
1000596e:	4610      	mov	r0, r2
10005970:	4798      	blx	r3
10005972:	4603      	mov	r3, r0
}
10005974:	4618      	mov	r0, r3
10005976:	3708      	adds	r7, #8
10005978:	46bd      	mov	sp, r7
1000597a:	bd80      	pop	{r7, pc}

1000597c <rpmsg_virtio_create_virtqueues>:
static inline int
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
1000597c:	b580      	push	{r7, lr}
1000597e:	b086      	sub	sp, #24
10005980:	af02      	add	r7, sp, #8
10005982:	60f8      	str	r0, [r7, #12]
10005984:	60b9      	str	r1, [r7, #8]
10005986:	607a      	str	r2, [r7, #4]
10005988:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
1000598a:	68fb      	ldr	r3, [r7, #12]
1000598c:	6f98      	ldr	r0, [r3, #120]	@ 0x78
1000598e:	68b9      	ldr	r1, [r7, #8]
10005990:	69bb      	ldr	r3, [r7, #24]
10005992:	9300      	str	r3, [sp, #0]
10005994:	683b      	ldr	r3, [r7, #0]
10005996:	687a      	ldr	r2, [r7, #4]
10005998:	f000 fc2c 	bl	100061f4 <virtio_create_virtqueues>
1000599c:	4603      	mov	r3, r0
					callbacks);
}
1000599e:	4618      	mov	r0, r3
100059a0:	3710      	adds	r7, #16
100059a2:	46bd      	mov	sp, r7
100059a4:	bd80      	pop	{r7, pc}
	...

100059a8 <rpmsg_initialize_ept>:
static inline void rpmsg_initialize_ept(struct rpmsg_endpoint *ept,
					const char *name,
					uint32_t src, uint32_t dest,
					rpmsg_ept_cb cb,
					rpmsg_ns_unbind_cb ns_unbind_cb)
{
100059a8:	b580      	push	{r7, lr}
100059aa:	b084      	sub	sp, #16
100059ac:	af00      	add	r7, sp, #0
100059ae:	60f8      	str	r0, [r7, #12]
100059b0:	60b9      	str	r1, [r7, #8]
100059b2:	607a      	str	r2, [r7, #4]
100059b4:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
100059b6:	68f8      	ldr	r0, [r7, #12]
100059b8:	68bb      	ldr	r3, [r7, #8]
100059ba:	2b00      	cmp	r3, #0
100059bc:	d001      	beq.n	100059c2 <rpmsg_initialize_ept+0x1a>
100059be:	68bb      	ldr	r3, [r7, #8]
100059c0:	e000      	b.n	100059c4 <rpmsg_initialize_ept+0x1c>
100059c2:	4b0a      	ldr	r3, [pc, #40]	@ (100059ec <rpmsg_initialize_ept+0x44>)
100059c4:	2220      	movs	r2, #32
100059c6:	4619      	mov	r1, r3
100059c8:	f001 fadd 	bl	10006f86 <strncpy>
	ept->addr = src;
100059cc:	68fb      	ldr	r3, [r7, #12]
100059ce:	687a      	ldr	r2, [r7, #4]
100059d0:	625a      	str	r2, [r3, #36]	@ 0x24
	ept->dest_addr = dest;
100059d2:	68fb      	ldr	r3, [r7, #12]
100059d4:	683a      	ldr	r2, [r7, #0]
100059d6:	629a      	str	r2, [r3, #40]	@ 0x28
	ept->cb = cb;
100059d8:	68fb      	ldr	r3, [r7, #12]
100059da:	69ba      	ldr	r2, [r7, #24]
100059dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
100059de:	68fb      	ldr	r3, [r7, #12]
100059e0:	69fa      	ldr	r2, [r7, #28]
100059e2:	631a      	str	r2, [r3, #48]	@ 0x30
}
100059e4:	bf00      	nop
100059e6:	3710      	adds	r7, #16
100059e8:	46bd      	mov	sp, r7
100059ea:	bd80      	pop	{r7, pc}
100059ec:	10007d2c 	.word	0x10007d2c

100059f0 <rpmsg_get_ept_from_addr>:
void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
100059f0:	b580      	push	{r7, lr}
100059f2:	b082      	sub	sp, #8
100059f4:	af00      	add	r7, sp, #0
100059f6:	6078      	str	r0, [r7, #4]
100059f8:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
100059fa:	f04f 33ff 	mov.w	r3, #4294967295
100059fe:	683a      	ldr	r2, [r7, #0]
10005a00:	2100      	movs	r1, #0
10005a02:	6878      	ldr	r0, [r7, #4]
10005a04:	f7ff fe49 	bl	1000569a <rpmsg_get_endpoint>
10005a08:	4603      	mov	r3, r0
}
10005a0a:	4618      	mov	r0, r3
10005a0c:	3708      	adds	r7, #8
10005a0e:	46bd      	mov	sp, r7
10005a10:	bd80      	pop	{r7, pc}

10005a12 <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
10005a12:	b480      	push	{r7}
10005a14:	b085      	sub	sp, #20
10005a16:	af00      	add	r7, sp, #0
10005a18:	60f8      	str	r0, [r7, #12]
10005a1a:	60b9      	str	r1, [r7, #8]
10005a1c:	607a      	str	r2, [r7, #4]
	if (!shpool)
10005a1e:	68fb      	ldr	r3, [r7, #12]
10005a20:	2b00      	cmp	r3, #0
10005a22:	d009      	beq.n	10005a38 <rpmsg_virtio_init_shm_pool+0x26>
		return;
	shpool->base = shb;
10005a24:	68fb      	ldr	r3, [r7, #12]
10005a26:	68ba      	ldr	r2, [r7, #8]
10005a28:	601a      	str	r2, [r3, #0]
	shpool->size = size;
10005a2a:	68fb      	ldr	r3, [r7, #12]
10005a2c:	687a      	ldr	r2, [r7, #4]
10005a2e:	609a      	str	r2, [r3, #8]
	shpool->avail = size;
10005a30:	68fb      	ldr	r3, [r7, #12]
10005a32:	687a      	ldr	r2, [r7, #4]
10005a34:	605a      	str	r2, [r3, #4]
10005a36:	e000      	b.n	10005a3a <rpmsg_virtio_init_shm_pool+0x28>
		return;
10005a38:	bf00      	nop
}
10005a3a:	3714      	adds	r7, #20
10005a3c:	46bd      	mov	sp, r7
10005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
10005a42:	4770      	bx	lr

10005a44 <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
10005a44:	b580      	push	{r7, lr}
10005a46:	b086      	sub	sp, #24
10005a48:	af00      	add	r7, sp, #0
10005a4a:	60f8      	str	r0, [r7, #12]
10005a4c:	60b9      	str	r1, [r7, #8]
10005a4e:	607a      	str	r2, [r7, #4]
10005a50:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005a52:	68f8      	ldr	r0, [r7, #12]
10005a54:	f7ff ff50 	bl	100058f8 <rpmsg_virtio_get_role>
10005a58:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10005a5a:	697b      	ldr	r3, [r7, #20]
10005a5c:	2b01      	cmp	r3, #1
10005a5e:	d106      	bne.n	10005a6e <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
10005a60:	68fb      	ldr	r3, [r7, #12]
10005a62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
10005a64:	8879      	ldrh	r1, [r7, #2]
10005a66:	687a      	ldr	r2, [r7, #4]
10005a68:	4618      	mov	r0, r3
10005a6a:	f000 fd95 	bl	10006598 <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
10005a6e:	bf00      	nop
10005a70:	3718      	adds	r7, #24
10005a72:	46bd      	mov	sp, r7
10005a74:	bd80      	pop	{r7, pc}

10005a76 <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
10005a76:	b580      	push	{r7, lr}
10005a78:	b086      	sub	sp, #24
10005a7a:	af00      	add	r7, sp, #0
10005a7c:	60f8      	str	r0, [r7, #12]
10005a7e:	60b9      	str	r1, [r7, #8]
10005a80:	607a      	str	r2, [r7, #4]
10005a82:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005a84:	68f8      	ldr	r0, [r7, #12]
10005a86:	f7ff ff37 	bl	100058f8 <rpmsg_virtio_get_role>
10005a8a:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10005a8c:	697b      	ldr	r3, [r7, #20]
10005a8e:	2b01      	cmp	r3, #1
10005a90:	d109      	bne.n	10005aa6 <rpmsg_virtio_enqueue_buffer+0x30>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
10005a92:	68fb      	ldr	r3, [r7, #12]
10005a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10005a98:	8879      	ldrh	r1, [r7, #2]
10005a9a:	687a      	ldr	r2, [r7, #4]
10005a9c:	4618      	mov	r0, r3
10005a9e:	f000 fd7b 	bl	10006598 <virtqueue_add_consumed_buffer>
10005aa2:	4603      	mov	r3, r0
10005aa4:	e000      	b.n	10005aa8 <rpmsg_virtio_enqueue_buffer+0x32>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
10005aa6:	2300      	movs	r3, #0
}
10005aa8:	4618      	mov	r0, r3
10005aaa:	3718      	adds	r7, #24
10005aac:	46bd      	mov	sp, r7
10005aae:	bd80      	pop	{r7, pc}

10005ab0 <rpmsg_virtio_get_tx_buffer>:
 *
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
10005ab0:	b580      	push	{r7, lr}
10005ab2:	b086      	sub	sp, #24
10005ab4:	af00      	add	r7, sp, #0
10005ab6:	60f8      	str	r0, [r7, #12]
10005ab8:	60b9      	str	r1, [r7, #8]
10005aba:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005abc:	68f8      	ldr	r0, [r7, #12]
10005abe:	f7ff ff1b 	bl	100058f8 <rpmsg_virtio_get_role>
10005ac2:	6138      	str	r0, [r7, #16]
	void *data = NULL;
10005ac4:	2300      	movs	r3, #0
10005ac6:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10005ac8:	693b      	ldr	r3, [r7, #16]
10005aca:	2b01      	cmp	r3, #1
10005acc:	d108      	bne.n	10005ae0 <rpmsg_virtio_get_tx_buffer+0x30>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
10005ace:	68fb      	ldr	r3, [r7, #12]
10005ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10005ad4:	68ba      	ldr	r2, [r7, #8]
10005ad6:	6879      	ldr	r1, [r7, #4]
10005ad8:	4618      	mov	r0, r3
10005ada:	f000 fd15 	bl	10006508 <virtqueue_get_available_buffer>
10005ade:	6178      	str	r0, [r7, #20]
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
10005ae0:	697b      	ldr	r3, [r7, #20]
}
10005ae2:	4618      	mov	r0, r3
10005ae4:	3718      	adds	r7, #24
10005ae6:	46bd      	mov	sp, r7
10005ae8:	bd80      	pop	{r7, pc}

10005aea <rpmsg_virtio_get_rx_buffer>:
 * @return - pointer to received buffer
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
10005aea:	b580      	push	{r7, lr}
10005aec:	b086      	sub	sp, #24
10005aee:	af00      	add	r7, sp, #0
10005af0:	60f8      	str	r0, [r7, #12]
10005af2:	60b9      	str	r1, [r7, #8]
10005af4:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005af6:	68f8      	ldr	r0, [r7, #12]
10005af8:	f7ff fefe 	bl	100058f8 <rpmsg_virtio_get_role>
10005afc:	6138      	str	r0, [r7, #16]
	void *data = NULL;
10005afe:	2300      	movs	r3, #0
10005b00:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10005b02:	693b      	ldr	r3, [r7, #16]
10005b04:	2b01      	cmp	r3, #1
10005b06:	d107      	bne.n	10005b18 <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
10005b08:	68fb      	ldr	r3, [r7, #12]
10005b0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
10005b0c:	68ba      	ldr	r2, [r7, #8]
10005b0e:	6879      	ldr	r1, [r7, #4]
10005b10:	4618      	mov	r0, r3
10005b12:	f000 fcf9 	bl	10006508 <virtqueue_get_available_buffer>
10005b16:	6178      	str	r0, [r7, #20]
#ifdef VIRTIO_CACHED_BUFFERS
	/* Invalidate the buffer before returning it */
	metal_cache_invalidate(data, *len);
#endif /* VIRTIO_CACHED_BUFFERS */

	return data;
10005b18:	697b      	ldr	r3, [r7, #20]
}
10005b1a:	4618      	mov	r0, r3
10005b1c:	3718      	adds	r7, #24
10005b1e:	46bd      	mov	sp, r7
10005b20:	bd80      	pop	{r7, pc}

10005b22 <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
10005b22:	b580      	push	{r7, lr}
10005b24:	b084      	sub	sp, #16
10005b26:	af00      	add	r7, sp, #0
10005b28:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
10005b2a:	6878      	ldr	r0, [r7, #4]
10005b2c:	f7ff ff04 	bl	10005938 <rpmsg_virtio_get_status>
10005b30:	4603      	mov	r3, r0
10005b32:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
10005b34:	7bfb      	ldrb	r3, [r7, #15]
10005b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
10005b3a:	2b00      	cmp	r3, #0
10005b3c:	d004      	beq.n	10005b48 <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
10005b3e:	2100      	movs	r1, #0
10005b40:	6878      	ldr	r0, [r7, #4]
10005b42:	f7ff fee6 	bl	10005912 <rpmsg_virtio_set_status>
10005b46:	e7f0      	b.n	10005b2a <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
10005b48:	7bfb      	ldrb	r3, [r7, #15]
10005b4a:	f003 0304 	and.w	r3, r3, #4
10005b4e:	2b00      	cmp	r3, #0
10005b50:	d0eb      	beq.n	10005b2a <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
10005b52:	2301      	movs	r3, #1
		}
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}
}
10005b54:	4618      	mov	r0, r3
10005b56:	3710      	adds	r7, #16
10005b58:	46bd      	mov	sp, r7
10005b5a:	bd80      	pop	{r7, pc}

10005b5c <rpmsg_virtio_hold_rx_buffer>:

	return length;
}

static void rpmsg_virtio_hold_rx_buffer(struct rpmsg_device *rdev, void *rxbuf)
{
10005b5c:	b480      	push	{r7}
10005b5e:	b085      	sub	sp, #20
10005b60:	af00      	add	r7, sp, #0
10005b62:	6078      	str	r0, [r7, #4]
10005b64:	6039      	str	r1, [r7, #0]
	struct rpmsg_hdr *rp_hdr;

	(void)rdev;

	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
10005b66:	683b      	ldr	r3, [r7, #0]
10005b68:	3b10      	subs	r3, #16
10005b6a:	60fb      	str	r3, [r7, #12]

	/* Set held status to keep buffer */
	rp_hdr->reserved |= RPMSG_BUF_HELD;
10005b6c:	68fb      	ldr	r3, [r7, #12]
10005b6e:	689b      	ldr	r3, [r3, #8]
10005b70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
10005b74:	68fb      	ldr	r3, [r7, #12]
10005b76:	609a      	str	r2, [r3, #8]
}
10005b78:	bf00      	nop
10005b7a:	3714      	adds	r7, #20
10005b7c:	46bd      	mov	sp, r7
10005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
10005b82:	4770      	bx	lr

10005b84 <rpmsg_virtio_release_rx_buffer>:

static void rpmsg_virtio_release_rx_buffer(struct rpmsg_device *rdev,
					   void *rxbuf)
{
10005b84:	b580      	push	{r7, lr}
10005b86:	b086      	sub	sp, #24
10005b88:	af00      	add	r7, sp, #0
10005b8a:	6078      	str	r0, [r7, #4]
10005b8c:	6039      	str	r1, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr *rp_hdr;
	uint16_t idx;
	uint32_t len;

	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10005b8e:	687b      	ldr	r3, [r7, #4]
10005b90:	617b      	str	r3, [r7, #20]
	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
10005b92:	683b      	ldr	r3, [r7, #0]
10005b94:	3b10      	subs	r3, #16
10005b96:	613b      	str	r3, [r7, #16]
	/* The reserved field contains buffer index */
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
10005b98:	693b      	ldr	r3, [r7, #16]
10005b9a:	689b      	ldr	r3, [r3, #8]
10005b9c:	81fb      	strh	r3, [r7, #14]

	metal_mutex_acquire(&rdev->lock);
10005b9e:	687b      	ldr	r3, [r7, #4]
10005ba0:	3358      	adds	r3, #88	@ 0x58
10005ba2:	4618      	mov	r0, r3
10005ba4:	f7ff fe92 	bl	100058cc <metal_mutex_acquire>
	/* Return buffer on virtqueue. */
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
10005ba8:	697b      	ldr	r3, [r7, #20]
10005baa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
10005bac:	89fa      	ldrh	r2, [r7, #14]
10005bae:	4611      	mov	r1, r2
10005bb0:	4618      	mov	r0, r3
10005bb2:	f000 fc97 	bl	100064e4 <virtqueue_get_buffer_length>
10005bb6:	60b8      	str	r0, [r7, #8]
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
10005bb8:	89fb      	ldrh	r3, [r7, #14]
10005bba:	68ba      	ldr	r2, [r7, #8]
10005bbc:	6939      	ldr	r1, [r7, #16]
10005bbe:	6978      	ldr	r0, [r7, #20]
10005bc0:	f7ff ff40 	bl	10005a44 <rpmsg_virtio_return_buffer>
	metal_mutex_release(&rdev->lock);
10005bc4:	687b      	ldr	r3, [r7, #4]
10005bc6:	3358      	adds	r3, #88	@ 0x58
10005bc8:	4618      	mov	r0, r3
10005bca:	f7ff fe8a 	bl	100058e2 <metal_mutex_release>
}
10005bce:	bf00      	nop
10005bd0:	3718      	adds	r7, #24
10005bd2:	46bd      	mov	sp, r7
10005bd4:	bd80      	pop	{r7, pc}

10005bd6 <rpmsg_virtio_get_tx_payload_buffer>:

static void *rpmsg_virtio_get_tx_payload_buffer(struct rpmsg_device *rdev,
						uint32_t *len, int wait)
{
10005bd6:	b580      	push	{r7, lr}
10005bd8:	b08a      	sub	sp, #40	@ 0x28
10005bda:	af00      	add	r7, sp, #0
10005bdc:	60f8      	str	r0, [r7, #12]
10005bde:	60b9      	str	r1, [r7, #8]
10005be0:	607a      	str	r2, [r7, #4]
	uint16_t idx;
	int tick_count;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10005be2:	68fb      	ldr	r3, [r7, #12]
10005be4:	623b      	str	r3, [r7, #32]

	/* Validate device state */
	status = rpmsg_virtio_get_status(rvdev);
10005be6:	6a38      	ldr	r0, [r7, #32]
10005be8:	f7ff fea6 	bl	10005938 <rpmsg_virtio_get_status>
10005bec:	4603      	mov	r3, r0
10005bee:	61fb      	str	r3, [r7, #28]
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
10005bf0:	69fb      	ldr	r3, [r7, #28]
10005bf2:	f003 0304 	and.w	r3, r3, #4
10005bf6:	2b00      	cmp	r3, #0
10005bf8:	d101      	bne.n	10005bfe <rpmsg_virtio_get_tx_payload_buffer+0x28>
		return NULL;
10005bfa:	2300      	movs	r3, #0
10005bfc:	e039      	b.n	10005c72 <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	if (wait)
10005bfe:	687b      	ldr	r3, [r7, #4]
10005c00:	2b00      	cmp	r3, #0
10005c02:	d003      	beq.n	10005c0c <rpmsg_virtio_get_tx_payload_buffer+0x36>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
10005c04:	f643 2398 	movw	r3, #15000	@ 0x3a98
10005c08:	627b      	str	r3, [r7, #36]	@ 0x24
10005c0a:	e001      	b.n	10005c10 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	else
		tick_count = 0;
10005c0c:	2300      	movs	r3, #0
10005c0e:	627b      	str	r3, [r7, #36]	@ 0x24

	while (1) {
		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
10005c10:	68fb      	ldr	r3, [r7, #12]
10005c12:	3358      	adds	r3, #88	@ 0x58
10005c14:	4618      	mov	r0, r3
10005c16:	f7ff fe59 	bl	100058cc <metal_mutex_acquire>
		rp_hdr = rpmsg_virtio_get_tx_buffer(rvdev, len, &idx);
10005c1a:	f107 0316 	add.w	r3, r7, #22
10005c1e:	461a      	mov	r2, r3
10005c20:	68b9      	ldr	r1, [r7, #8]
10005c22:	6a38      	ldr	r0, [r7, #32]
10005c24:	f7ff ff44 	bl	10005ab0 <rpmsg_virtio_get_tx_buffer>
10005c28:	61b8      	str	r0, [r7, #24]
		metal_mutex_release(&rdev->lock);
10005c2a:	68fb      	ldr	r3, [r7, #12]
10005c2c:	3358      	adds	r3, #88	@ 0x58
10005c2e:	4618      	mov	r0, r3
10005c30:	f7ff fe57 	bl	100058e2 <metal_mutex_release>
		if (rp_hdr || !tick_count)
10005c34:	69bb      	ldr	r3, [r7, #24]
10005c36:	2b00      	cmp	r3, #0
10005c38:	d10a      	bne.n	10005c50 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
10005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005c3c:	2b00      	cmp	r3, #0
10005c3e:	d007      	beq.n	10005c50 <rpmsg_virtio_get_tx_payload_buffer+0x7a>
			break;
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
10005c40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
10005c44:	f7ff fda7 	bl	10005796 <metal_sleep_usec>
		tick_count--;
10005c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005c4a:	3b01      	subs	r3, #1
10005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
		metal_mutex_acquire(&rdev->lock);
10005c4e:	e7df      	b.n	10005c10 <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	}

	if (!rp_hdr)
10005c50:	69bb      	ldr	r3, [r7, #24]
10005c52:	2b00      	cmp	r3, #0
10005c54:	d101      	bne.n	10005c5a <rpmsg_virtio_get_tx_payload_buffer+0x84>
		return NULL;
10005c56:	2300      	movs	r3, #0
10005c58:	e00b      	b.n	10005c72 <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	/* Store the index into the reserved field to be used when sending */
	rp_hdr->reserved = idx;
10005c5a:	8afb      	ldrh	r3, [r7, #22]
10005c5c:	461a      	mov	r2, r3
10005c5e:	69bb      	ldr	r3, [r7, #24]
10005c60:	609a      	str	r2, [r3, #8]

	/* Actual data buffer size is vring buffer size minus header length */
	*len -= sizeof(struct rpmsg_hdr);
10005c62:	68bb      	ldr	r3, [r7, #8]
10005c64:	681b      	ldr	r3, [r3, #0]
10005c66:	f1a3 0210 	sub.w	r2, r3, #16
10005c6a:	68bb      	ldr	r3, [r7, #8]
10005c6c:	601a      	str	r2, [r3, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
10005c6e:	69bb      	ldr	r3, [r7, #24]
10005c70:	3310      	adds	r3, #16
}
10005c72:	4618      	mov	r0, r3
10005c74:	3728      	adds	r7, #40	@ 0x28
10005c76:	46bd      	mov	sp, r7
10005c78:	bd80      	pop	{r7, pc}
	...

10005c7c <rpmsg_virtio_send_offchannel_nocopy>:

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
10005c7c:	b580      	push	{r7, lr}
10005c7e:	b08e      	sub	sp, #56	@ 0x38
10005c80:	af00      	add	r7, sp, #0
10005c82:	60f8      	str	r0, [r7, #12]
10005c84:	60b9      	str	r1, [r7, #8]
10005c86:	607a      	str	r2, [r7, #4]
10005c88:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	uint16_t idx;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10005c8a:	68fb      	ldr	r3, [r7, #12]
10005c8c:	637b      	str	r3, [r7, #52]	@ 0x34

	hdr = RPMSG_LOCATE_HDR(data);
10005c8e:	683b      	ldr	r3, [r7, #0]
10005c90:	3b10      	subs	r3, #16
10005c92:	633b      	str	r3, [r7, #48]	@ 0x30
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
10005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005c96:	689b      	ldr	r3, [r3, #8]
10005c98:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
10005c9a:	687b      	ldr	r3, [r7, #4]
10005c9c:	617b      	str	r3, [r7, #20]
	rp_hdr.src = src;
10005c9e:	68bb      	ldr	r3, [r7, #8]
10005ca0:	613b      	str	r3, [r7, #16]
	rp_hdr.len = len;
10005ca2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
10005ca4:	b29b      	uxth	r3, r3
10005ca6:	83bb      	strh	r3, [r7, #28]
	rp_hdr.reserved = 0;
10005ca8:	2300      	movs	r3, #0
10005caa:	61bb      	str	r3, [r7, #24]
	rp_hdr.flags = 0;
10005cac:	2300      	movs	r3, #0
10005cae:	83fb      	strh	r3, [r7, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
10005cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10005cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
10005cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
10005cb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10005cba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
10005cbc:	f7ff fd87 	bl	100057ce <metal_io_virt_to_offset>
10005cc0:	4601      	mov	r1, r0
10005cc2:	f107 0210 	add.w	r2, r7, #16
10005cc6:	2310      	movs	r3, #16
10005cc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
10005cca:	f7ff f98b 	bl	10004fe4 <metal_io_block_write>
10005cce:	6278      	str	r0, [r7, #36]	@ 0x24
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
10005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005cd2:	2b10      	cmp	r3, #16
10005cd4:	d006      	beq.n	10005ce4 <rpmsg_virtio_send_offchannel_nocopy+0x68>
10005cd6:	4b1b      	ldr	r3, [pc, #108]	@ (10005d44 <rpmsg_virtio_send_offchannel_nocopy+0xc8>)
10005cd8:	4a1b      	ldr	r2, [pc, #108]	@ (10005d48 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
10005cda:	f240 117d 	movw	r1, #381	@ 0x17d
10005cde:	481b      	ldr	r0, [pc, #108]	@ (10005d4c <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
10005ce0:	f000 ff44 	bl	10006b6c <__assert_func>

	metal_mutex_acquire(&rdev->lock);
10005ce4:	68fb      	ldr	r3, [r7, #12]
10005ce6:	3358      	adds	r3, #88	@ 0x58
10005ce8:	4618      	mov	r0, r3
10005cea:	f7ff fdef 	bl	100058cc <metal_mutex_acquire>
#ifndef VIRTIO_SLAVE_ONLY
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_MASTER)
		buff_len = RPMSG_BUFFER_SIZE;
	else
#endif /*!VIRTIO_SLAVE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
10005cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10005cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10005cf4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
10005cf6:	4611      	mov	r1, r2
10005cf8:	4618      	mov	r0, r3
10005cfa:	f000 fbf3 	bl	100064e4 <virtqueue_get_buffer_length>
10005cfe:	6238      	str	r0, [r7, #32]

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
10005d00:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
10005d02:	6a3a      	ldr	r2, [r7, #32]
10005d04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10005d06:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10005d08:	f7ff feb5 	bl	10005a76 <rpmsg_virtio_enqueue_buffer>
10005d0c:	6278      	str	r0, [r7, #36]	@ 0x24
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
10005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005d10:	2b00      	cmp	r3, #0
10005d12:	d006      	beq.n	10005d22 <rpmsg_virtio_send_offchannel_nocopy+0xa6>
10005d14:	4b0e      	ldr	r3, [pc, #56]	@ (10005d50 <rpmsg_virtio_send_offchannel_nocopy+0xd4>)
10005d16:	4a0c      	ldr	r2, [pc, #48]	@ (10005d48 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
10005d18:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
10005d1c:	480b      	ldr	r0, [pc, #44]	@ (10005d4c <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
10005d1e:	f000 ff25 	bl	10006b6c <__assert_func>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
10005d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10005d24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
10005d28:	4618      	mov	r0, r3
10005d2a:	f000 fcaf 	bl	1000668c <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
10005d2e:	68fb      	ldr	r3, [r7, #12]
10005d30:	3358      	adds	r3, #88	@ 0x58
10005d32:	4618      	mov	r0, r3
10005d34:	f7ff fdd5 	bl	100058e2 <metal_mutex_release>

	return len;
10005d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
10005d3a:	4618      	mov	r0, r3
10005d3c:	3738      	adds	r7, #56	@ 0x38
10005d3e:	46bd      	mov	sp, r7
10005d40:	bd80      	pop	{r7, pc}
10005d42:	bf00      	nop
10005d44:	10007d30 	.word	0x10007d30
10005d48:	10007e70 	.word	0x10007e70
10005d4c:	10007d4c 	.word	0x10007d4c
10005d50:	10007dc4 	.word	0x10007dc4

10005d54 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int len, int wait)
{
10005d54:	b580      	push	{r7, lr}
10005d56:	b08c      	sub	sp, #48	@ 0x30
10005d58:	af02      	add	r7, sp, #8
10005d5a:	60f8      	str	r0, [r7, #12]
10005d5c:	60b9      	str	r1, [r7, #8]
10005d5e:	607a      	str	r2, [r7, #4]
10005d60:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	void *buffer;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
10005d62:	68fb      	ldr	r3, [r7, #12]
10005d64:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Get the payload buffer. */
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
10005d66:	f107 0314 	add.w	r3, r7, #20
10005d6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005d6c:	4619      	mov	r1, r3
10005d6e:	68f8      	ldr	r0, [r7, #12]
10005d70:	f7ff ff31 	bl	10005bd6 <rpmsg_virtio_get_tx_payload_buffer>
10005d74:	6238      	str	r0, [r7, #32]
	if (!buffer)
10005d76:	6a3b      	ldr	r3, [r7, #32]
10005d78:	2b00      	cmp	r3, #0
10005d7a:	d101      	bne.n	10005d80 <rpmsg_virtio_send_offchannel_raw+0x2c>
		return RPMSG_ERR_NO_BUFF;
10005d7c:	4b17      	ldr	r3, [pc, #92]	@ (10005ddc <rpmsg_virtio_send_offchannel_raw+0x88>)
10005d7e:	e029      	b.n	10005dd4 <rpmsg_virtio_send_offchannel_raw+0x80>

	/* Copy data to rpmsg buffer. */
	if (len > (int)buff_len)
10005d80:	697b      	ldr	r3, [r7, #20]
10005d82:	461a      	mov	r2, r3
10005d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005d86:	4293      	cmp	r3, r2
10005d88:	dd01      	ble.n	10005d8e <rpmsg_virtio_send_offchannel_raw+0x3a>
		len = buff_len;
10005d8a:	697b      	ldr	r3, [r7, #20]
10005d8c:	633b      	str	r3, [r7, #48]	@ 0x30
	io = rvdev->shbuf_io;
10005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
10005d94:	61fb      	str	r3, [r7, #28]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
10005d96:	6a39      	ldr	r1, [r7, #32]
10005d98:	69f8      	ldr	r0, [r7, #28]
10005d9a:	f7ff fd18 	bl	100057ce <metal_io_virt_to_offset>
10005d9e:	4601      	mov	r1, r0
10005da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005da2:	683a      	ldr	r2, [r7, #0]
10005da4:	69f8      	ldr	r0, [r7, #28]
10005da6:	f7ff f91d 	bl	10004fe4 <metal_io_block_write>
10005daa:	61b8      	str	r0, [r7, #24]
				      data, len);
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
10005dac:	69ba      	ldr	r2, [r7, #24]
10005dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005db0:	429a      	cmp	r2, r3
10005db2:	d006      	beq.n	10005dc2 <rpmsg_virtio_send_offchannel_raw+0x6e>
10005db4:	4b0a      	ldr	r3, [pc, #40]	@ (10005de0 <rpmsg_virtio_send_offchannel_raw+0x8c>)
10005db6:	4a0b      	ldr	r2, [pc, #44]	@ (10005de4 <rpmsg_virtio_send_offchannel_raw+0x90>)
10005db8:	f44f 71dd 	mov.w	r1, #442	@ 0x1ba
10005dbc:	480a      	ldr	r0, [pc, #40]	@ (10005de8 <rpmsg_virtio_send_offchannel_raw+0x94>)
10005dbe:	f000 fed5 	bl	10006b6c <__assert_func>

	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
10005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005dc4:	9300      	str	r3, [sp, #0]
10005dc6:	6a3b      	ldr	r3, [r7, #32]
10005dc8:	687a      	ldr	r2, [r7, #4]
10005dca:	68b9      	ldr	r1, [r7, #8]
10005dcc:	68f8      	ldr	r0, [r7, #12]
10005dce:	f7ff ff55 	bl	10005c7c <rpmsg_virtio_send_offchannel_nocopy>
10005dd2:	4603      	mov	r3, r0
}
10005dd4:	4618      	mov	r0, r3
10005dd6:	3728      	adds	r7, #40	@ 0x28
10005dd8:	46bd      	mov	sp, r7
10005dda:	bd80      	pop	{r7, pc}
10005ddc:	fffff82e 	.word	0xfffff82e
10005de0:	10007dd0 	.word	0x10007dd0
10005de4:	10007e94 	.word	0x10007e94
10005de8:	10007d4c 	.word	0x10007d4c

10005dec <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
10005dec:	b480      	push	{r7}
10005dee:	b083      	sub	sp, #12
10005df0:	af00      	add	r7, sp, #0
10005df2:	6078      	str	r0, [r7, #4]
	(void)vq;
}
10005df4:	bf00      	nop
10005df6:	370c      	adds	r7, #12
10005df8:	46bd      	mov	sp, r7
10005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
10005dfe:	4770      	bx	lr

10005e00 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
10005e00:	b590      	push	{r4, r7, lr}
10005e02:	b08d      	sub	sp, #52	@ 0x34
10005e04:	af02      	add	r7, sp, #8
10005e06:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
10005e08:	687b      	ldr	r3, [r7, #4]
10005e0a:	681b      	ldr	r3, [r3, #0]
10005e0c:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
10005e0e:	6a3b      	ldr	r3, [r7, #32]
10005e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10005e12:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
10005e14:	69fb      	ldr	r3, [r7, #28]
10005e16:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
10005e18:	69bb      	ldr	r3, [r7, #24]
10005e1a:	3358      	adds	r3, #88	@ 0x58
10005e1c:	4618      	mov	r0, r3
10005e1e:	f7ff fd55 	bl	100058cc <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
10005e22:	f107 020a 	add.w	r2, r7, #10
10005e26:	f107 030c 	add.w	r3, r7, #12
10005e2a:	4619      	mov	r1, r3
10005e2c:	69f8      	ldr	r0, [r7, #28]
10005e2e:	f7ff fe5c 	bl	10005aea <rpmsg_virtio_get_rx_buffer>
10005e32:	6278      	str	r0, [r7, #36]	@ 0x24

	metal_mutex_release(&rdev->lock);
10005e34:	69bb      	ldr	r3, [r7, #24]
10005e36:	3358      	adds	r3, #88	@ 0x58
10005e38:	4618      	mov	r0, r3
10005e3a:	f7ff fd52 	bl	100058e2 <metal_mutex_release>

	while (rp_hdr) {
10005e3e:	e062      	b.n	10005f06 <rpmsg_virtio_rx_callback+0x106>
		rp_hdr->reserved = idx;
10005e40:	897b      	ldrh	r3, [r7, #10]
10005e42:	461a      	mov	r2, r3
10005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e46:	609a      	str	r2, [r3, #8]

		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
10005e48:	69bb      	ldr	r3, [r7, #24]
10005e4a:	3358      	adds	r3, #88	@ 0x58
10005e4c:	4618      	mov	r0, r3
10005e4e:	f7ff fd3d 	bl	100058cc <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
10005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e54:	685b      	ldr	r3, [r3, #4]
10005e56:	4619      	mov	r1, r3
10005e58:	69b8      	ldr	r0, [r7, #24]
10005e5a:	f7ff fdc9 	bl	100059f0 <rpmsg_get_ept_from_addr>
10005e5e:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
10005e60:	69bb      	ldr	r3, [r7, #24]
10005e62:	3358      	adds	r3, #88	@ 0x58
10005e64:	4618      	mov	r0, r3
10005e66:	f7ff fd3c 	bl	100058e2 <metal_mutex_release>

		if (ept) {
10005e6a:	697b      	ldr	r3, [r7, #20]
10005e6c:	2b00      	cmp	r3, #0
10005e6e:	d025      	beq.n	10005ebc <rpmsg_virtio_rx_callback+0xbc>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
10005e70:	697b      	ldr	r3, [r7, #20]
10005e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10005e74:	f1b3 3fff 	cmp.w	r3, #4294967295
10005e78:	d103      	bne.n	10005e82 <rpmsg_virtio_rx_callback+0x82>
				/*
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
10005e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e7c:	681a      	ldr	r2, [r3, #0]
10005e7e:	697b      	ldr	r3, [r7, #20]
10005e80:	629a      	str	r2, [r3, #40]	@ 0x28
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
10005e82:	697b      	ldr	r3, [r7, #20]
10005e84:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
10005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e88:	f103 0110 	add.w	r1, r3, #16
					 rp_hdr->len, rp_hdr->src, ept->priv);
10005e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e8e:	899b      	ldrh	r3, [r3, #12]
10005e90:	b29b      	uxth	r3, r3
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
10005e92:	4618      	mov	r0, r3
10005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005e96:	681a      	ldr	r2, [r3, #0]
10005e98:	697b      	ldr	r3, [r7, #20]
10005e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
10005e9c:	9300      	str	r3, [sp, #0]
10005e9e:	4613      	mov	r3, r2
10005ea0:	4602      	mov	r2, r0
10005ea2:	6978      	ldr	r0, [r7, #20]
10005ea4:	47a0      	blx	r4
10005ea6:	6138      	str	r0, [r7, #16]

			RPMSG_ASSERT(status >= 0,
10005ea8:	693b      	ldr	r3, [r7, #16]
10005eaa:	2b00      	cmp	r3, #0
10005eac:	da06      	bge.n	10005ebc <rpmsg_virtio_rx_callback+0xbc>
10005eae:	4b1a      	ldr	r3, [pc, #104]	@ (10005f18 <rpmsg_virtio_rx_callback+0x118>)
10005eb0:	4a1a      	ldr	r2, [pc, #104]	@ (10005f1c <rpmsg_virtio_rx_callback+0x11c>)
10005eb2:	f44f 71fd 	mov.w	r1, #506	@ 0x1fa
10005eb6:	481a      	ldr	r0, [pc, #104]	@ (10005f20 <rpmsg_virtio_rx_callback+0x120>)
10005eb8:	f000 fe58 	bl	10006b6c <__assert_func>
				     "unexpected callback status\r\n");
		}

		metal_mutex_acquire(&rdev->lock);
10005ebc:	69bb      	ldr	r3, [r7, #24]
10005ebe:	3358      	adds	r3, #88	@ 0x58
10005ec0:	4618      	mov	r0, r3
10005ec2:	f7ff fd03 	bl	100058cc <metal_mutex_acquire>

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
10005ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005ec8:	689b      	ldr	r3, [r3, #8]
10005eca:	2b00      	cmp	r3, #0
10005ecc:	db05      	blt.n	10005eda <rpmsg_virtio_rx_callback+0xda>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
10005ece:	68fa      	ldr	r2, [r7, #12]
10005ed0:	897b      	ldrh	r3, [r7, #10]
10005ed2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
10005ed4:	69f8      	ldr	r0, [r7, #28]
10005ed6:	f7ff fdb5 	bl	10005a44 <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
10005eda:	f107 020a 	add.w	r2, r7, #10
10005ede:	f107 030c 	add.w	r3, r7, #12
10005ee2:	4619      	mov	r1, r3
10005ee4:	69f8      	ldr	r0, [r7, #28]
10005ee6:	f7ff fe00 	bl	10005aea <rpmsg_virtio_get_rx_buffer>
10005eea:	6278      	str	r0, [r7, #36]	@ 0x24
		if (!rp_hdr) {
10005eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005eee:	2b00      	cmp	r3, #0
10005ef0:	d104      	bne.n	10005efc <rpmsg_virtio_rx_callback+0xfc>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
10005ef2:	69fb      	ldr	r3, [r7, #28]
10005ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
10005ef6:	4618      	mov	r0, r3
10005ef8:	f000 fbc8 	bl	1000668c <virtqueue_kick>
		}
		metal_mutex_release(&rdev->lock);
10005efc:	69bb      	ldr	r3, [r7, #24]
10005efe:	3358      	adds	r3, #88	@ 0x58
10005f00:	4618      	mov	r0, r3
10005f02:	f7ff fcee 	bl	100058e2 <metal_mutex_release>
	while (rp_hdr) {
10005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10005f08:	2b00      	cmp	r3, #0
10005f0a:	d199      	bne.n	10005e40 <rpmsg_virtio_rx_callback+0x40>
	}
}
10005f0c:	bf00      	nop
10005f0e:	bf00      	nop
10005f10:	372c      	adds	r7, #44	@ 0x2c
10005f12:	46bd      	mov	sp, r7
10005f14:	bd90      	pop	{r4, r7, pc}
10005f16:	bf00      	nop
10005f18:	10007de0 	.word	0x10007de0
10005f1c:	10007eb8 	.word	0x10007eb8
10005f20:	10007d4c 	.word	0x10007d4c

10005f24 <rpmsg_virtio_ns_callback>:
 *
 * @return - rpmag endpoint callback handled
 */
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
10005f24:	b580      	push	{r7, lr}
10005f26:	b092      	sub	sp, #72	@ 0x48
10005f28:	af00      	add	r7, sp, #0
10005f2a:	60f8      	str	r0, [r7, #12]
10005f2c:	60b9      	str	r1, [r7, #8]
10005f2e:	607a      	str	r2, [r7, #4]
10005f30:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
10005f32:	68fb      	ldr	r3, [r7, #12]
10005f34:	6a1b      	ldr	r3, [r3, #32]
10005f36:	647b      	str	r3, [r7, #68]	@ 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
10005f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005f3a:	643b      	str	r3, [r7, #64]	@ 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
10005f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
10005f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
10005f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = data;
10005f44:	68bb      	ldr	r3, [r7, #8]
10005f46:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (len != sizeof(*ns_msg))
10005f48:	687b      	ldr	r3, [r7, #4]
10005f4a:	2b28      	cmp	r3, #40	@ 0x28
10005f4c:	d001      	beq.n	10005f52 <rpmsg_virtio_ns_callback+0x2e>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
10005f4e:	2300      	movs	r3, #0
10005f50:	e057      	b.n	10006002 <rpmsg_virtio_ns_callback+0xde>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
10005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
	metal_io_block_read(io,
10005f54:	4619      	mov	r1, r3
10005f56:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
10005f58:	f7ff fc39 	bl	100057ce <metal_io_virt_to_offset>
10005f5c:	4601      	mov	r1, r0
10005f5e:	f107 0210 	add.w	r2, r7, #16
10005f62:	2320      	movs	r3, #32
10005f64:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
10005f66:	f7fe ffc8 	bl	10004efa <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
10005f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
10005f6c:	6a1b      	ldr	r3, [r3, #32]
10005f6e:	637b      	str	r3, [r7, #52]	@ 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
10005f70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005f72:	3358      	adds	r3, #88	@ 0x58
10005f74:	4618      	mov	r0, r3
10005f76:	f7ff fca9 	bl	100058cc <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
10005f7a:	f107 0110 	add.w	r1, r7, #16
10005f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10005f80:	f04f 32ff 	mov.w	r2, #4294967295
10005f84:	6c78      	ldr	r0, [r7, #68]	@ 0x44
10005f86:	f7ff fb88 	bl	1000569a <rpmsg_get_endpoint>
10005f8a:	6338      	str	r0, [r7, #48]	@ 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
10005f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
10005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10005f90:	f003 0301 	and.w	r3, r3, #1
10005f94:	2b00      	cmp	r3, #0
10005f96:	d017      	beq.n	10005fc8 <rpmsg_virtio_ns_callback+0xa4>
		if (_ept)
10005f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005f9a:	2b00      	cmp	r3, #0
10005f9c:	d003      	beq.n	10005fa6 <rpmsg_virtio_ns_callback+0x82>
			_ept->dest_addr = RPMSG_ADDR_ANY;
10005f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005fa0:	f04f 32ff 	mov.w	r2, #4294967295
10005fa4:	629a      	str	r2, [r3, #40]	@ 0x28
		metal_mutex_release(&rdev->lock);
10005fa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005fa8:	3358      	adds	r3, #88	@ 0x58
10005faa:	4618      	mov	r0, r3
10005fac:	f7ff fc99 	bl	100058e2 <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
10005fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005fb2:	2b00      	cmp	r3, #0
10005fb4:	d024      	beq.n	10006000 <rpmsg_virtio_ns_callback+0xdc>
10005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10005fba:	2b00      	cmp	r3, #0
10005fbc:	d020      	beq.n	10006000 <rpmsg_virtio_ns_callback+0xdc>
			_ept->ns_unbind_cb(_ept);
10005fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10005fc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
10005fc4:	4798      	blx	r3
10005fc6:	e01b      	b.n	10006000 <rpmsg_virtio_ns_callback+0xdc>
	} else {
		if (!_ept) {
10005fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005fca:	2b00      	cmp	r3, #0
10005fcc:	d110      	bne.n	10005ff0 <rpmsg_virtio_ns_callback+0xcc>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
10005fce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005fd0:	3358      	adds	r3, #88	@ 0x58
10005fd2:	4618      	mov	r0, r3
10005fd4:	f7ff fc85 	bl	100058e2 <metal_mutex_release>
			if (rdev->ns_bind_cb)
10005fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
10005fdc:	2b00      	cmp	r3, #0
10005fde:	d00f      	beq.n	10006000 <rpmsg_virtio_ns_callback+0xdc>
				rdev->ns_bind_cb(rdev, name, dest);
10005fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
10005fe4:	f107 0110 	add.w	r1, r7, #16
10005fe8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005fea:	6c78      	ldr	r0, [r7, #68]	@ 0x44
10005fec:	4798      	blx	r3
10005fee:	e007      	b.n	10006000 <rpmsg_virtio_ns_callback+0xdc>
		} else {
			_ept->dest_addr = dest;
10005ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10005ff2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10005ff4:	629a      	str	r2, [r3, #40]	@ 0x28
			metal_mutex_release(&rdev->lock);
10005ff6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10005ff8:	3358      	adds	r3, #88	@ 0x58
10005ffa:	4618      	mov	r0, r3
10005ffc:	f7ff fc71 	bl	100058e2 <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
10006000:	2300      	movs	r3, #0
}
10006002:	4618      	mov	r0, r3
10006004:	3748      	adds	r7, #72	@ 0x48
10006006:	46bd      	mov	sp, r7
10006008:	bd80      	pop	{r7, pc}
	...

1000600c <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
1000600c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
10006010:	b090      	sub	sp, #64	@ 0x40
10006012:	af02      	add	r7, sp, #8
10006014:	60f8      	str	r0, [r7, #12]
10006016:	60b9      	str	r1, [r7, #8]
10006018:	607a      	str	r2, [r7, #4]
1000601a:	603b      	str	r3, [r7, #0]
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
1000601c:	68fb      	ldr	r3, [r7, #12]
1000601e:	633b      	str	r3, [r7, #48]	@ 0x30
	memset(rdev, 0, sizeof(*rdev));
10006020:	2278      	movs	r2, #120	@ 0x78
10006022:	2100      	movs	r1, #0
10006024:	6b38      	ldr	r0, [r7, #48]	@ 0x30
10006026:	f000 ff94 	bl	10006f52 <memset>
	metal_mutex_init(&rdev->lock);
1000602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1000602c:	3358      	adds	r3, #88	@ 0x58
1000602e:	4618      	mov	r0, r3
10006030:	f7ff fc41 	bl	100058b6 <metal_mutex_init>
	rvdev->vdev = vdev;
10006034:	68fb      	ldr	r3, [r7, #12]
10006036:	68ba      	ldr	r2, [r7, #8]
10006038:	679a      	str	r2, [r3, #120]	@ 0x78
	rdev->ns_bind_cb = ns_bind_cb;
1000603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1000603c:	687a      	ldr	r2, [r7, #4]
1000603e:	65da      	str	r2, [r3, #92]	@ 0x5c
	vdev->priv = rvdev;
10006040:	68bb      	ldr	r3, [r7, #8]
10006042:	68fa      	ldr	r2, [r7, #12]
10006044:	625a      	str	r2, [r3, #36]	@ 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
10006046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006048:	4a4d      	ldr	r2, [pc, #308]	@ (10006180 <rpmsg_init_vdev+0x174>)
1000604a:	661a      	str	r2, [r3, #96]	@ 0x60
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
1000604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1000604e:	4a4d      	ldr	r2, [pc, #308]	@ (10006184 <rpmsg_init_vdev+0x178>)
10006050:	665a      	str	r2, [r3, #100]	@ 0x64
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
10006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006054:	4a4c      	ldr	r2, [pc, #304]	@ (10006188 <rpmsg_init_vdev+0x17c>)
10006056:	669a      	str	r2, [r3, #104]	@ 0x68
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
10006058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1000605a:	4a4c      	ldr	r2, [pc, #304]	@ (1000618c <rpmsg_init_vdev+0x180>)
1000605c:	66da      	str	r2, [r3, #108]	@ 0x6c
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
1000605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006060:	4a4b      	ldr	r2, [pc, #300]	@ (10006190 <rpmsg_init_vdev+0x184>)
10006062:	671a      	str	r2, [r3, #112]	@ 0x70
	role = rpmsg_virtio_get_role(rvdev);
10006064:	68f8      	ldr	r0, [r7, #12]
10006066:	f7ff fc47 	bl	100058f8 <rpmsg_virtio_get_role>
1000606a:	62f8      	str	r0, [r7, #44]	@ 0x2c

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000606c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
1000606e:	2b01      	cmp	r3, #1
10006070:	d102      	bne.n	10006078 <rpmsg_init_vdev+0x6c>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
10006072:	68f8      	ldr	r0, [r7, #12]
10006074:	f7ff fd55 	bl	10005b22 <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	vdev->features = rpmsg_virtio_get_features(rvdev);
10006078:	68f8      	ldr	r0, [r7, #12]
1000607a:	f7ff fc6e 	bl	1000595a <rpmsg_virtio_get_features>
1000607e:	4603      	mov	r3, r0
10006080:	2200      	movs	r2, #0
10006082:	4698      	mov	r8, r3
10006084:	4691      	mov	r9, r2
10006086:	68bb      	ldr	r3, [r7, #8]
10006088:	e9c3 8904 	strd	r8, r9, [r3, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
1000608c:	68bb      	ldr	r3, [r7, #8]
1000608e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
10006092:	f002 0401 	and.w	r4, r2, #1
10006096:	2500      	movs	r5, #0
10006098:	ea44 0305 	orr.w	r3, r4, r5
1000609c:	2b00      	cmp	r3, #0
1000609e:	bf14      	ite	ne
100060a0:	2301      	movne	r3, #1
100060a2:	2300      	moveq	r3, #0
100060a4:	b2da      	uxtb	r2, r3
100060a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100060a8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
100060ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100060ae:	2b01      	cmp	r3, #1
100060b0:	d113      	bne.n	100060da <rpmsg_init_vdev+0xce>
		vq_names[0] = "tx_vq";
100060b2:	4b38      	ldr	r3, [pc, #224]	@ (10006194 <rpmsg_init_vdev+0x188>)
100060b4:	61fb      	str	r3, [r7, #28]
		vq_names[1] = "rx_vq";
100060b6:	4b38      	ldr	r3, [pc, #224]	@ (10006198 <rpmsg_init_vdev+0x18c>)
100060b8:	623b      	str	r3, [r7, #32]
		callback[0] = rpmsg_virtio_tx_callback;
100060ba:	4b38      	ldr	r3, [pc, #224]	@ (1000619c <rpmsg_init_vdev+0x190>)
100060bc:	617b      	str	r3, [r7, #20]
		callback[1] = rpmsg_virtio_rx_callback;
100060be:	4b38      	ldr	r3, [pc, #224]	@ (100061a0 <rpmsg_init_vdev+0x194>)
100060c0:	61bb      	str	r3, [r7, #24]
		rvdev->rvq  = vdev->vrings_info[1].vq;
100060c2:	68bb      	ldr	r3, [r7, #8]
100060c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100060c6:	3318      	adds	r3, #24
100060c8:	681a      	ldr	r2, [r3, #0]
100060ca:	68fb      	ldr	r3, [r7, #12]
100060cc:	67da      	str	r2, [r3, #124]	@ 0x7c
		rvdev->svq  = vdev->vrings_info[0].vq;
100060ce:	68bb      	ldr	r3, [r7, #8]
100060d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100060d2:	681a      	ldr	r2, [r3, #0]
100060d4:	68fb      	ldr	r3, [r7, #12]
100060d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
100060da:	68fb      	ldr	r3, [r7, #12]
100060dc:	683a      	ldr	r2, [r7, #0]
100060de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
100060e2:	f107 021c 	add.w	r2, r7, #28
100060e6:	f107 0314 	add.w	r3, r7, #20
100060ea:	9300      	str	r3, [sp, #0]
100060ec:	4613      	mov	r3, r2
100060ee:	2202      	movs	r2, #2
100060f0:	2100      	movs	r1, #0
100060f2:	68f8      	ldr	r0, [r7, #12]
100060f4:	f7ff fc42 	bl	1000597c <rpmsg_virtio_create_virtqueues>
100060f8:	62b8      	str	r0, [r7, #40]	@ 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
100060fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100060fc:	2b00      	cmp	r3, #0
100060fe:	d001      	beq.n	10006104 <rpmsg_init_vdev+0xf8>
		return status;
10006100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10006102:	e037      	b.n	10006174 <rpmsg_init_vdev+0x168>

	/*
	 * Suppress "tx-complete" interrupts
	 * since send method use busy loop when buffer pool exhaust
	 */
	virtqueue_disable_cb(rvdev->svq);
10006104:	68fb      	ldr	r3, [r7, #12]
10006106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
1000610a:	4618      	mov	r0, r3
1000610c:	f000 fa86 	bl	1000661c <virtqueue_disable_cb>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
10006110:	2300      	movs	r3, #0
10006112:	637b      	str	r3, [r7, #52]	@ 0x34
10006114:	e00f      	b.n	10006136 <rpmsg_init_vdev+0x12a>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
10006116:	68bb      	ldr	r3, [r7, #8]
10006118:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
1000611a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
1000611c:	4613      	mov	r3, r2
1000611e:	005b      	lsls	r3, r3, #1
10006120:	4413      	add	r3, r2
10006122:	00db      	lsls	r3, r3, #3
10006124:	440b      	add	r3, r1
10006126:	681b      	ldr	r3, [r3, #0]
10006128:	627b      	str	r3, [r7, #36]	@ 0x24
		vq->shm_io = shm_io;
1000612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1000612c:	683a      	ldr	r2, [r7, #0]
1000612e:	629a      	str	r2, [r3, #40]	@ 0x28
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
10006130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10006132:	3301      	adds	r3, #1
10006134:	637b      	str	r3, [r7, #52]	@ 0x34
10006136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10006138:	2b01      	cmp	r3, #1
1000613a:	d9ec      	bls.n	10006116 <rpmsg_init_vdev+0x10a>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
1000613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
1000613e:	4618      	mov	r0, r3
10006140:	f7ff fb35 	bl	100057ae <metal_list_init>

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if (rdev->support_ns) {
10006144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006146:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
1000614a:	2b00      	cmp	r3, #0
1000614c:	d011      	beq.n	10006172 <rpmsg_init_vdev+0x166>
		rpmsg_initialize_ept(&rdev->ns_ept, "NS",
1000614e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006150:	f103 0008 	add.w	r0, r3, #8
10006154:	2300      	movs	r3, #0
10006156:	9301      	str	r3, [sp, #4]
10006158:	4b12      	ldr	r3, [pc, #72]	@ (100061a4 <rpmsg_init_vdev+0x198>)
1000615a:	9300      	str	r3, [sp, #0]
1000615c:	2335      	movs	r3, #53	@ 0x35
1000615e:	2235      	movs	r2, #53	@ 0x35
10006160:	4911      	ldr	r1, [pc, #68]	@ (100061a8 <rpmsg_init_vdev+0x19c>)
10006162:	f7ff fc21 	bl	100059a8 <rpmsg_initialize_ept>
				     RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
				     rpmsg_virtio_ns_callback, NULL);
		rpmsg_register_endpoint(rdev, &rdev->ns_ept);
10006166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10006168:	3308      	adds	r3, #8
1000616a:	4619      	mov	r1, r3
1000616c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
1000616e:	f7ff faf4 	bl	1000575a <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
10006172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
10006174:	4618      	mov	r0, r3
10006176:	3738      	adds	r7, #56	@ 0x38
10006178:	46bd      	mov	sp, r7
1000617a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
1000617e:	bf00      	nop
10006180:	10005d55 	.word	0x10005d55
10006184:	10005b5d 	.word	0x10005b5d
10006188:	10005b85 	.word	0x10005b85
1000618c:	10005bd7 	.word	0x10005bd7
10006190:	10005c7d 	.word	0x10005c7d
10006194:	10007dec 	.word	0x10007dec
10006198:	10007df4 	.word	0x10007df4
1000619c:	10005ded 	.word	0x10005ded
100061a0:	10005e01 	.word	0x10005e01
100061a4:	10005f25 	.word	0x10005f25
100061a8:	10007dfc 	.word	0x10007dfc

100061ac <metal_machine_cache_flush>:

	/* Add implementation here */
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
100061ac:	b480      	push	{r7}
100061ae:	b083      	sub	sp, #12
100061b0:	af00      	add	r7, sp, #0
100061b2:	6078      	str	r0, [r7, #4]
100061b4:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
100061b6:	bf00      	nop
100061b8:	370c      	adds	r7, #12
100061ba:	46bd      	mov	sp, r7
100061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
100061c0:	4770      	bx	lr

100061c2 <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
100061c2:	b480      	push	{r7}
100061c4:	b083      	sub	sp, #12
100061c6:	af00      	add	r7, sp, #0
100061c8:	6078      	str	r0, [r7, #4]
100061ca:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
100061cc:	bf00      	nop
100061ce:	370c      	adds	r7, #12
100061d0:	46bd      	mov	sp, r7
100061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
100061d6:	4770      	bx	lr

100061d8 <metal_machine_io_mem_map>:
	/* Add implementation here */
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
100061d8:	b480      	push	{r7}
100061da:	b085      	sub	sp, #20
100061dc:	af00      	add	r7, sp, #0
100061de:	60f8      	str	r0, [r7, #12]
100061e0:	60b9      	str	r1, [r7, #8]
100061e2:	607a      	str	r2, [r7, #4]
100061e4:	603b      	str	r3, [r7, #0]
	metal_unused(size);
	metal_unused(flags);

	/* Add implementation here */

	return va;
100061e6:	68fb      	ldr	r3, [r7, #12]
}
100061e8:	4618      	mov	r0, r3
100061ea:	3714      	adds	r7, #20
100061ec:	46bd      	mov	sp, r7
100061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
100061f2:	4770      	bx	lr

100061f4 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
100061f4:	b590      	push	{r4, r7, lr}
100061f6:	b08f      	sub	sp, #60	@ 0x3c
100061f8:	af04      	add	r7, sp, #16
100061fa:	60f8      	str	r0, [r7, #12]
100061fc:	60b9      	str	r1, [r7, #8]
100061fe:	607a      	str	r2, [r7, #4]
10006200:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
10006202:	68fb      	ldr	r3, [r7, #12]
10006204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10006206:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
10006208:	687a      	ldr	r2, [r7, #4]
1000620a:	6a3b      	ldr	r3, [r7, #32]
1000620c:	429a      	cmp	r2, r3
1000620e:	d901      	bls.n	10006214 <virtio_create_virtqueues+0x20>
		return ERROR_VQUEUE_INVLD_PARAM;
10006210:	4b1e      	ldr	r3, [pc, #120]	@ (1000628c <virtio_create_virtqueues+0x98>)
10006212:	e036      	b.n	10006282 <virtio_create_virtqueues+0x8e>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
10006214:	2300      	movs	r3, #0
10006216:	627b      	str	r3, [r7, #36]	@ 0x24
10006218:	e02e      	b.n	10006278 <virtio_create_virtqueues+0x84>
		vring_info = &vdev->vrings_info[i];
1000621a:	68fb      	ldr	r3, [r7, #12]
1000621c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
1000621e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10006220:	4613      	mov	r3, r2
10006222:	005b      	lsls	r3, r3, #1
10006224:	4413      	add	r3, r2
10006226:	00db      	lsls	r3, r3, #3
10006228:	440b      	add	r3, r1
1000622a:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
1000622c:	69fb      	ldr	r3, [r7, #28]
1000622e:	3304      	adds	r3, #4
10006230:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10006234:	b298      	uxth	r0, r3
10006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10006238:	009b      	lsls	r3, r3, #2
1000623a:	683a      	ldr	r2, [r7, #0]
1000623c:	4413      	add	r3, r2
1000623e:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
10006240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10006242:	009b      	lsls	r3, r3, #2
10006244:	6bba      	ldr	r2, [r7, #56]	@ 0x38
10006246:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10006248:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
1000624a:	68fa      	ldr	r2, [r7, #12]
1000624c:	6a12      	ldr	r2, [r2, #32]
1000624e:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10006250:	69f9      	ldr	r1, [r7, #28]
10006252:	6809      	ldr	r1, [r1, #0]
10006254:	9102      	str	r1, [sp, #8]
10006256:	9201      	str	r2, [sp, #4]
10006258:	9300      	str	r3, [sp, #0]
1000625a:	69bb      	ldr	r3, [r7, #24]
1000625c:	4622      	mov	r2, r4
1000625e:	4601      	mov	r1, r0
10006260:	68f8      	ldr	r0, [r7, #12]
10006262:	f000 f90e 	bl	10006482 <virtqueue_create>
10006266:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
10006268:	697b      	ldr	r3, [r7, #20]
1000626a:	2b00      	cmp	r3, #0
1000626c:	d001      	beq.n	10006272 <virtio_create_virtqueues+0x7e>
			return ret;
1000626e:	697b      	ldr	r3, [r7, #20]
10006270:	e007      	b.n	10006282 <virtio_create_virtqueues+0x8e>
	for (i = 0; i < nvqs; i++) {
10006272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10006274:	3301      	adds	r3, #1
10006276:	627b      	str	r3, [r7, #36]	@ 0x24
10006278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
1000627a:	687b      	ldr	r3, [r7, #4]
1000627c:	429a      	cmp	r2, r3
1000627e:	d3cc      	bcc.n	1000621a <virtio_create_virtqueues+0x26>
	}
	return 0;
10006280:	2300      	movs	r3, #0
}
10006282:	4618      	mov	r0, r3
10006284:	372c      	adds	r7, #44	@ 0x2c
10006286:	46bd      	mov	sp, r7
10006288:	bd90      	pop	{r4, r7, pc}
1000628a:	bf00      	nop
1000628c:	fffff440 	.word	0xfffff440

10006290 <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
10006290:	b480      	push	{r7}
10006292:	b085      	sub	sp, #20
10006294:	af00      	add	r7, sp, #0
10006296:	60f8      	str	r0, [r7, #12]
10006298:	60b9      	str	r1, [r7, #8]
1000629a:	607a      	str	r2, [r7, #4]
1000629c:	603b      	str	r3, [r7, #0]
	vr->num = num;
1000629e:	68fb      	ldr	r3, [r7, #12]
100062a0:	68ba      	ldr	r2, [r7, #8]
100062a2:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
100062a4:	68fb      	ldr	r3, [r7, #12]
100062a6:	687a      	ldr	r2, [r7, #4]
100062a8:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
100062aa:	68bb      	ldr	r3, [r7, #8]
100062ac:	011b      	lsls	r3, r3, #4
100062ae:	687a      	ldr	r2, [r7, #4]
100062b0:	441a      	add	r2, r3
100062b2:	68fb      	ldr	r3, [r7, #12]
100062b4:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
100062b6:	68fb      	ldr	r3, [r7, #12]
100062b8:	689a      	ldr	r2, [r3, #8]
100062ba:	68bb      	ldr	r3, [r7, #8]
100062bc:	005b      	lsls	r3, r3, #1
100062be:	4413      	add	r3, r2
100062c0:	3304      	adds	r3, #4
100062c2:	461a      	mov	r2, r3
100062c4:	683b      	ldr	r3, [r7, #0]
100062c6:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
100062c8:	1c5a      	adds	r2, r3, #1
100062ca:	683b      	ldr	r3, [r7, #0]
100062cc:	425b      	negs	r3, r3
100062ce:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
100062d0:	461a      	mov	r2, r3
100062d2:	68fb      	ldr	r3, [r7, #12]
100062d4:	60da      	str	r2, [r3, #12]
}
100062d6:	bf00      	nop
100062d8:	3714      	adds	r7, #20
100062da:	46bd      	mov	sp, r7
100062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
100062e0:	4770      	bx	lr

100062e2 <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
100062e2:	b480      	push	{r7}
100062e4:	b083      	sub	sp, #12
100062e6:	af00      	add	r7, sp, #0
100062e8:	4603      	mov	r3, r0
100062ea:	80fb      	strh	r3, [r7, #6]
100062ec:	460b      	mov	r3, r1
100062ee:	80bb      	strh	r3, [r7, #4]
100062f0:	4613      	mov	r3, r2
100062f2:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
100062f4:	88ba      	ldrh	r2, [r7, #4]
100062f6:	88fb      	ldrh	r3, [r7, #6]
100062f8:	1ad3      	subs	r3, r2, r3
100062fa:	b29b      	uxth	r3, r3
100062fc:	3b01      	subs	r3, #1
100062fe:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
10006300:	88b9      	ldrh	r1, [r7, #4]
10006302:	887b      	ldrh	r3, [r7, #2]
10006304:	1acb      	subs	r3, r1, r3
10006306:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
10006308:	429a      	cmp	r2, r3
1000630a:	bf34      	ite	cc
1000630c:	2301      	movcc	r3, #1
1000630e:	2300      	movcs	r3, #0
10006310:	b2db      	uxtb	r3, r3
}
10006312:	4618      	mov	r0, r3
10006314:	370c      	adds	r7, #12
10006316:	46bd      	mov	sp, r7
10006318:	f85d 7b04 	ldr.w	r7, [sp], #4
1000631c:	4770      	bx	lr

1000631e <metal_io_virt>:
{
1000631e:	b480      	push	{r7}
10006320:	b083      	sub	sp, #12
10006322:	af00      	add	r7, sp, #0
10006324:	6078      	str	r0, [r7, #4]
10006326:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10006328:	687b      	ldr	r3, [r7, #4]
1000632a:	681b      	ldr	r3, [r3, #0]
		: NULL);
1000632c:	f1b3 3fff 	cmp.w	r3, #4294967295
10006330:	d00a      	beq.n	10006348 <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10006332:	687b      	ldr	r3, [r7, #4]
10006334:	689b      	ldr	r3, [r3, #8]
10006336:	683a      	ldr	r2, [r7, #0]
10006338:	429a      	cmp	r2, r3
1000633a:	d205      	bcs.n	10006348 <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
1000633c:	687b      	ldr	r3, [r7, #4]
1000633e:	681b      	ldr	r3, [r3, #0]
10006340:	461a      	mov	r2, r3
10006342:	683b      	ldr	r3, [r7, #0]
10006344:	4413      	add	r3, r2
		: NULL);
10006346:	e000      	b.n	1000634a <metal_io_virt+0x2c>
10006348:	2300      	movs	r3, #0
}
1000634a:	4618      	mov	r0, r3
1000634c:	370c      	adds	r7, #12
1000634e:	46bd      	mov	sp, r7
10006350:	f85d 7b04 	ldr.w	r7, [sp], #4
10006354:	4770      	bx	lr

10006356 <metal_io_phys>:
{
10006356:	b580      	push	{r7, lr}
10006358:	b084      	sub	sp, #16
1000635a:	af00      	add	r7, sp, #0
1000635c:	6078      	str	r0, [r7, #4]
1000635e:	6039      	str	r1, [r7, #0]
	if (!io->ops.offset_to_phys) {
10006360:	687b      	ldr	r3, [r7, #4]
10006362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10006364:	2b00      	cmp	r3, #0
10006366:	d123      	bne.n	100063b0 <metal_io_phys+0x5a>
		unsigned long page = (io->page_shift >=
10006368:	687b      	ldr	r3, [r7, #4]
1000636a:	68db      	ldr	r3, [r3, #12]
				     0 : offset >> io->page_shift);
1000636c:	2b1f      	cmp	r3, #31
1000636e:	d805      	bhi.n	1000637c <metal_io_phys+0x26>
10006370:	687b      	ldr	r3, [r7, #4]
10006372:	68db      	ldr	r3, [r3, #12]
10006374:	683a      	ldr	r2, [r7, #0]
10006376:	fa22 f303 	lsr.w	r3, r2, r3
1000637a:	e000      	b.n	1000637e <metal_io_phys+0x28>
1000637c:	2300      	movs	r3, #0
		unsigned long page = (io->page_shift >=
1000637e:	60fb      	str	r3, [r7, #12]
		return (io->physmap && offset < io->size
10006380:	687b      	ldr	r3, [r7, #4]
10006382:	685b      	ldr	r3, [r3, #4]
			: METAL_BAD_PHYS);
10006384:	2b00      	cmp	r3, #0
10006386:	d010      	beq.n	100063aa <metal_io_phys+0x54>
		return (io->physmap && offset < io->size
10006388:	687b      	ldr	r3, [r7, #4]
1000638a:	689b      	ldr	r3, [r3, #8]
1000638c:	683a      	ldr	r2, [r7, #0]
1000638e:	429a      	cmp	r2, r3
10006390:	d20b      	bcs.n	100063aa <metal_io_phys+0x54>
			? io->physmap[page] + (offset & io->page_mask)
10006392:	687b      	ldr	r3, [r7, #4]
10006394:	685a      	ldr	r2, [r3, #4]
10006396:	68fb      	ldr	r3, [r7, #12]
10006398:	009b      	lsls	r3, r3, #2
1000639a:	4413      	add	r3, r2
1000639c:	681a      	ldr	r2, [r3, #0]
1000639e:	687b      	ldr	r3, [r7, #4]
100063a0:	6919      	ldr	r1, [r3, #16]
100063a2:	683b      	ldr	r3, [r7, #0]
100063a4:	400b      	ands	r3, r1
			: METAL_BAD_PHYS);
100063a6:	4413      	add	r3, r2
100063a8:	e008      	b.n	100063bc <metal_io_phys+0x66>
100063aa:	f04f 33ff 	mov.w	r3, #4294967295
100063ae:	e005      	b.n	100063bc <metal_io_phys+0x66>
	return io->ops.offset_to_phys(io, offset);
100063b0:	687b      	ldr	r3, [r7, #4]
100063b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
100063b4:	6839      	ldr	r1, [r7, #0]
100063b6:	6878      	ldr	r0, [r7, #4]
100063b8:	4798      	blx	r3
100063ba:	4603      	mov	r3, r0
}
100063bc:	4618      	mov	r0, r3
100063be:	3710      	adds	r7, #16
100063c0:	46bd      	mov	sp, r7
100063c2:	bd80      	pop	{r7, pc}

100063c4 <metal_io_phys_to_offset>:
{
100063c4:	b580      	push	{r7, lr}
100063c6:	b084      	sub	sp, #16
100063c8:	af00      	add	r7, sp, #0
100063ca:	6078      	str	r0, [r7, #4]
100063cc:	6039      	str	r1, [r7, #0]
	if (!io->ops.phys_to_offset) {
100063ce:	687b      	ldr	r3, [r7, #4]
100063d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
100063d2:	2b00      	cmp	r3, #0
100063d4:	d127      	bne.n	10006426 <metal_io_phys_to_offset+0x62>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
100063d6:	687b      	ldr	r3, [r7, #4]
100063d8:	691b      	ldr	r3, [r3, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
100063da:	f1b3 3fff 	cmp.w	r3, #4294967295
100063de:	d105      	bne.n	100063ec <metal_io_phys_to_offset+0x28>
100063e0:	687b      	ldr	r3, [r7, #4]
100063e2:	685b      	ldr	r3, [r3, #4]
100063e4:	681b      	ldr	r3, [r3, #0]
100063e6:	683a      	ldr	r2, [r7, #0]
100063e8:	1ad3      	subs	r3, r2, r3
100063ea:	e003      	b.n	100063f4 <metal_io_phys_to_offset+0x30>
100063ec:	687b      	ldr	r3, [r7, #4]
100063ee:	691a      	ldr	r2, [r3, #16]
100063f0:	683b      	ldr	r3, [r7, #0]
100063f2:	4013      	ands	r3, r2
		unsigned long offset =
100063f4:	60fb      	str	r3, [r7, #12]
			if (metal_io_phys(io, offset) == phys)
100063f6:	68f9      	ldr	r1, [r7, #12]
100063f8:	6878      	ldr	r0, [r7, #4]
100063fa:	f7ff ffac 	bl	10006356 <metal_io_phys>
100063fe:	4602      	mov	r2, r0
10006400:	683b      	ldr	r3, [r7, #0]
10006402:	4293      	cmp	r3, r2
10006404:	d101      	bne.n	1000640a <metal_io_phys_to_offset+0x46>
				return offset;
10006406:	68fb      	ldr	r3, [r7, #12]
10006408:	e013      	b.n	10006432 <metal_io_phys_to_offset+0x6e>
			offset += io->page_mask + 1;
1000640a:	687b      	ldr	r3, [r7, #4]
1000640c:	691a      	ldr	r2, [r3, #16]
1000640e:	68fb      	ldr	r3, [r7, #12]
10006410:	4413      	add	r3, r2
10006412:	3301      	adds	r3, #1
10006414:	60fb      	str	r3, [r7, #12]
		} while (offset < io->size);
10006416:	687b      	ldr	r3, [r7, #4]
10006418:	689b      	ldr	r3, [r3, #8]
1000641a:	68fa      	ldr	r2, [r7, #12]
1000641c:	429a      	cmp	r2, r3
1000641e:	d3ea      	bcc.n	100063f6 <metal_io_phys_to_offset+0x32>
		return METAL_BAD_OFFSET;
10006420:	f04f 33ff 	mov.w	r3, #4294967295
10006424:	e005      	b.n	10006432 <metal_io_phys_to_offset+0x6e>
	return (*io->ops.phys_to_offset)(io, phys);
10006426:	687b      	ldr	r3, [r7, #4]
10006428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
1000642a:	6839      	ldr	r1, [r7, #0]
1000642c:	6878      	ldr	r0, [r7, #4]
1000642e:	4798      	blx	r3
10006430:	4603      	mov	r3, r0
}
10006432:	4618      	mov	r0, r3
10006434:	3710      	adds	r7, #16
10006436:	46bd      	mov	sp, r7
10006438:	bd80      	pop	{r7, pc}

1000643a <metal_io_phys_to_virt>:
{
1000643a:	b580      	push	{r7, lr}
1000643c:	b082      	sub	sp, #8
1000643e:	af00      	add	r7, sp, #0
10006440:	6078      	str	r0, [r7, #4]
10006442:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
10006444:	6839      	ldr	r1, [r7, #0]
10006446:	6878      	ldr	r0, [r7, #4]
10006448:	f7ff ffbc 	bl	100063c4 <metal_io_phys_to_offset>
1000644c:	4603      	mov	r3, r0
1000644e:	4619      	mov	r1, r3
10006450:	6878      	ldr	r0, [r7, #4]
10006452:	f7ff ff64 	bl	1000631e <metal_io_virt>
10006456:	4603      	mov	r3, r0
}
10006458:	4618      	mov	r0, r3
1000645a:	3708      	adds	r7, #8
1000645c:	46bd      	mov	sp, r7
1000645e:	bd80      	pop	{r7, pc}

10006460 <virtqueue_phys_to_virt>:
#endif /* VIRTIO_CACHED_VRINGS */

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
10006460:	b580      	push	{r7, lr}
10006462:	b084      	sub	sp, #16
10006464:	af00      	add	r7, sp, #0
10006466:	6078      	str	r0, [r7, #4]
10006468:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
1000646a:	687b      	ldr	r3, [r7, #4]
1000646c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1000646e:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
10006470:	6839      	ldr	r1, [r7, #0]
10006472:	68f8      	ldr	r0, [r7, #12]
10006474:	f7ff ffe1 	bl	1000643a <metal_io_phys_to_virt>
10006478:	4603      	mov	r3, r0
}
1000647a:	4618      	mov	r0, r3
1000647c:	3710      	adds	r7, #16
1000647e:	46bd      	mov	sp, r7
10006480:	bd80      	pop	{r7, pc}

10006482 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
10006482:	b580      	push	{r7, lr}
10006484:	b086      	sub	sp, #24
10006486:	af00      	add	r7, sp, #0
10006488:	60f8      	str	r0, [r7, #12]
1000648a:	607a      	str	r2, [r7, #4]
1000648c:	603b      	str	r3, [r7, #0]
1000648e:	460b      	mov	r3, r1
10006490:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
10006492:	2300      	movs	r3, #0
10006494:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
10006496:	697b      	ldr	r3, [r7, #20]
10006498:	2b00      	cmp	r3, #0
1000649a:	d11e      	bne.n	100064da <virtqueue_create+0x58>
		vq->vq_dev = virt_dev;
1000649c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
1000649e:	68fa      	ldr	r2, [r7, #12]
100064a0:	601a      	str	r2, [r3, #0]
		vq->vq_name = name;
100064a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064a4:	687a      	ldr	r2, [r7, #4]
100064a6:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
100064a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064aa:	897a      	ldrh	r2, [r7, #10]
100064ac:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
100064ae:	683b      	ldr	r3, [r7, #0]
100064b0:	891a      	ldrh	r2, [r3, #8]
100064b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064b4:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
100064b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064b8:	895a      	ldrh	r2, [r3, #10]
100064ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064bc:	849a      	strh	r2, [r3, #36]	@ 0x24
		vq->callback = callback;
100064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064c0:	6a3a      	ldr	r2, [r7, #32]
100064c2:	60da      	str	r2, [r3, #12]
		vq->notify = notify;
100064c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100064c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
100064c8:	611a      	str	r2, [r3, #16]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, ring->vaddr, ring->align);
100064ca:	683b      	ldr	r3, [r7, #0]
100064cc:	6819      	ldr	r1, [r3, #0]
100064ce:	683b      	ldr	r3, [r7, #0]
100064d0:	685b      	ldr	r3, [r3, #4]
100064d2:	461a      	mov	r2, r3
100064d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
100064d6:	f000 f8ef 	bl	100066b8 <vq_ring_init>
	/*
	 * CACHE: nothing to be done here. Only desc.next is setup at this
	 * stage but that is only written by master, so no need to flush it.
	 */

	return status;
100064da:	697b      	ldr	r3, [r7, #20]
}
100064dc:	4618      	mov	r0, r3
100064de:	3718      	adds	r7, #24
100064e0:	46bd      	mov	sp, r7
100064e2:	bd80      	pop	{r7, pc}

100064e4 <virtqueue_get_buffer_length>:

	return cookie;
}

uint32_t virtqueue_get_buffer_length(struct virtqueue *vq, uint16_t idx)
{
100064e4:	b480      	push	{r7}
100064e6:	b083      	sub	sp, #12
100064e8:	af00      	add	r7, sp, #0
100064ea:	6078      	str	r0, [r7, #4]
100064ec:	460b      	mov	r3, r1
100064ee:	807b      	strh	r3, [r7, #2]
	VRING_INVALIDATE(vq->vq_ring.desc[idx].len);
	return vq->vq_ring.desc[idx].len;
100064f0:	687b      	ldr	r3, [r7, #4]
100064f2:	699a      	ldr	r2, [r3, #24]
100064f4:	887b      	ldrh	r3, [r7, #2]
100064f6:	011b      	lsls	r3, r3, #4
100064f8:	4413      	add	r3, r2
100064fa:	689b      	ldr	r3, [r3, #8]
}
100064fc:	4618      	mov	r0, r3
100064fe:	370c      	adds	r7, #12
10006500:	46bd      	mov	sp, r7
10006502:	f85d 7b04 	ldr.w	r7, [sp], #4
10006506:	4770      	bx	lr

10006508 <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
10006508:	b580      	push	{r7, lr}
1000650a:	b086      	sub	sp, #24
1000650c:	af00      	add	r7, sp, #0
1000650e:	60f8      	str	r0, [r7, #12]
10006510:	60b9      	str	r1, [r7, #8]
10006512:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
10006514:	2300      	movs	r3, #0
10006516:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
10006518:	f3bf 8f5b 	dmb	ish

	/* Avail.idx is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->idx);
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
1000651c:	68fb      	ldr	r3, [r7, #12]
1000651e:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
10006520:	68fb      	ldr	r3, [r7, #12]
10006522:	69db      	ldr	r3, [r3, #28]
10006524:	885b      	ldrh	r3, [r3, #2]
10006526:	b29b      	uxth	r3, r3
10006528:	429a      	cmp	r2, r3
1000652a:	d101      	bne.n	10006530 <virtqueue_get_available_buffer+0x28>
		return NULL;
1000652c:	2300      	movs	r3, #0
1000652e:	e02f      	b.n	10006590 <virtqueue_get_available_buffer+0x88>
	VQUEUE_BUSY(vq);

	/* Avail.ring is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->ring[head_idx]);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
10006530:	68fb      	ldr	r3, [r7, #12]
10006532:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
10006534:	1c5a      	adds	r2, r3, #1
10006536:	b291      	uxth	r1, r2
10006538:	68fa      	ldr	r2, [r7, #12]
1000653a:	8611      	strh	r1, [r2, #48]	@ 0x30
1000653c:	b21a      	sxth	r2, r3
1000653e:	68fb      	ldr	r3, [r7, #12]
10006540:	895b      	ldrh	r3, [r3, #10]
10006542:	3b01      	subs	r3, #1
10006544:	b29b      	uxth	r3, r3
10006546:	b21b      	sxth	r3, r3
10006548:	4013      	ands	r3, r2
1000654a:	b21b      	sxth	r3, r3
1000654c:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
1000654e:	68fb      	ldr	r3, [r7, #12]
10006550:	69da      	ldr	r2, [r3, #28]
10006552:	8afb      	ldrh	r3, [r7, #22]
10006554:	005b      	lsls	r3, r3, #1
10006556:	4413      	add	r3, r2
10006558:	889b      	ldrh	r3, [r3, #4]
1000655a:	b29a      	uxth	r2, r3
1000655c:	68bb      	ldr	r3, [r7, #8]
1000655e:	801a      	strh	r2, [r3, #0]

	/* Invalidate the desc entry written by master before accessing it */
	VRING_INVALIDATE(vq->vq_ring.desc[*avail_idx]);
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
10006560:	68fb      	ldr	r3, [r7, #12]
10006562:	699a      	ldr	r2, [r3, #24]
10006564:	68bb      	ldr	r3, [r7, #8]
10006566:	881b      	ldrh	r3, [r3, #0]
10006568:	011b      	lsls	r3, r3, #4
1000656a:	18d1      	adds	r1, r2, r3
1000656c:	680a      	ldr	r2, [r1, #0]
1000656e:	684b      	ldr	r3, [r1, #4]
10006570:	4613      	mov	r3, r2
10006572:	4619      	mov	r1, r3
10006574:	68f8      	ldr	r0, [r7, #12]
10006576:	f7ff ff73 	bl	10006460 <virtqueue_phys_to_virt>
1000657a:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
1000657c:	68fb      	ldr	r3, [r7, #12]
1000657e:	699a      	ldr	r2, [r3, #24]
10006580:	68bb      	ldr	r3, [r7, #8]
10006582:	881b      	ldrh	r3, [r3, #0]
10006584:	011b      	lsls	r3, r3, #4
10006586:	4413      	add	r3, r2
10006588:	689a      	ldr	r2, [r3, #8]
1000658a:	687b      	ldr	r3, [r7, #4]
1000658c:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
1000658e:	693b      	ldr	r3, [r7, #16]
}
10006590:	4618      	mov	r0, r3
10006592:	3718      	adds	r7, #24
10006594:	46bd      	mov	sp, r7
10006596:	bd80      	pop	{r7, pc}

10006598 <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
10006598:	b480      	push	{r7}
1000659a:	b087      	sub	sp, #28
1000659c:	af00      	add	r7, sp, #0
1000659e:	60f8      	str	r0, [r7, #12]
100065a0:	460b      	mov	r3, r1
100065a2:	607a      	str	r2, [r7, #4]
100065a4:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
100065a6:	2300      	movs	r3, #0
100065a8:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
100065aa:	68fb      	ldr	r3, [r7, #12]
100065ac:	895b      	ldrh	r3, [r3, #10]
100065ae:	897a      	ldrh	r2, [r7, #10]
100065b0:	429a      	cmp	r2, r3
100065b2:	d901      	bls.n	100065b8 <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
100065b4:	4b18      	ldr	r3, [pc, #96]	@ (10006618 <virtqueue_add_consumed_buffer+0x80>)
100065b6:	e029      	b.n	1000660c <virtqueue_add_consumed_buffer+0x74>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by master, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
100065b8:	68fb      	ldr	r3, [r7, #12]
100065ba:	6a1b      	ldr	r3, [r3, #32]
100065bc:	885b      	ldrh	r3, [r3, #2]
100065be:	b29b      	uxth	r3, r3
100065c0:	b21a      	sxth	r2, r3
100065c2:	68fb      	ldr	r3, [r7, #12]
100065c4:	895b      	ldrh	r3, [r3, #10]
100065c6:	3b01      	subs	r3, #1
100065c8:	b29b      	uxth	r3, r3
100065ca:	b21b      	sxth	r3, r3
100065cc:	4013      	ands	r3, r2
100065ce:	b21b      	sxth	r3, r3
100065d0:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
100065d2:	68fb      	ldr	r3, [r7, #12]
100065d4:	6a1a      	ldr	r2, [r3, #32]
100065d6:	8a7b      	ldrh	r3, [r7, #18]
100065d8:	00db      	lsls	r3, r3, #3
100065da:	4413      	add	r3, r2
100065dc:	3304      	adds	r3, #4
100065de:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
100065e0:	897a      	ldrh	r2, [r7, #10]
100065e2:	697b      	ldr	r3, [r7, #20]
100065e4:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
100065e6:	697b      	ldr	r3, [r7, #20]
100065e8:	687a      	ldr	r2, [r7, #4]
100065ea:	605a      	str	r2, [r3, #4]

	/* We still need to flush it because this is read by master */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
100065ec:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
100065f0:	68fb      	ldr	r3, [r7, #12]
100065f2:	6a1b      	ldr	r3, [r3, #32]
100065f4:	885a      	ldrh	r2, [r3, #2]
100065f6:	b292      	uxth	r2, r2
100065f8:	3201      	adds	r2, #1
100065fa:	b292      	uxth	r2, r2
100065fc:	805a      	strh	r2, [r3, #2]

	/* Used.idx is read by master, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
100065fe:	68fb      	ldr	r3, [r7, #12]
10006600:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
10006602:	3301      	adds	r3, #1
10006604:	b29a      	uxth	r2, r3
10006606:	68fb      	ldr	r3, [r7, #12]
10006608:	84da      	strh	r2, [r3, #38]	@ 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
1000660a:	2300      	movs	r3, #0
}
1000660c:	4618      	mov	r0, r3
1000660e:	371c      	adds	r7, #28
10006610:	46bd      	mov	sp, r7
10006612:	f85d 7b04 	ldr.w	r7, [sp], #4
10006616:	4770      	bx	lr
10006618:	fffff441 	.word	0xfffff441

1000661c <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
1000661c:	b480      	push	{r7}
1000661e:	b083      	sub	sp, #12
10006620:	af00      	add	r7, sp, #0
10006622:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
10006624:	6879      	ldr	r1, [r7, #4]
10006626:	6809      	ldr	r1, [r1, #0]
10006628:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
1000662c:	f000 5200 	and.w	r2, r0, #536870912	@ 0x20000000
10006630:	2300      	movs	r3, #0
10006632:	4313      	orrs	r3, r2
10006634:	d015      	beq.n	10006662 <virtqueue_disable_cb+0x46>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
			VRING_FLUSH(vring_used_event(&vq->vq_ring));
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10006636:	687b      	ldr	r3, [r7, #4]
10006638:	681b      	ldr	r3, [r3, #0]
1000663a:	699b      	ldr	r3, [r3, #24]
1000663c:	2b01      	cmp	r3, #1
1000663e:	d11f      	bne.n	10006680 <virtqueue_disable_cb+0x64>
			vring_avail_event(&vq->vq_ring) =
			    vq->vq_available_idx - vq->vq_nentries - 1;
10006640:	687b      	ldr	r3, [r7, #4]
10006642:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
10006644:	687b      	ldr	r3, [r7, #4]
10006646:	895b      	ldrh	r3, [r3, #10]
10006648:	1ad3      	subs	r3, r2, r3
1000664a:	b299      	uxth	r1, r3
			vring_avail_event(&vq->vq_ring) =
1000664c:	687b      	ldr	r3, [r7, #4]
1000664e:	6a1a      	ldr	r2, [r3, #32]
10006650:	687b      	ldr	r3, [r7, #4]
10006652:	695b      	ldr	r3, [r3, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
10006654:	3901      	subs	r1, #1
10006656:	b289      	uxth	r1, r1
			vring_avail_event(&vq->vq_ring) =
10006658:	00db      	lsls	r3, r3, #3
1000665a:	4413      	add	r3, r2
1000665c:	460a      	mov	r2, r1
1000665e:	809a      	strh	r2, [r3, #4]
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	VQUEUE_IDLE(vq);
}
10006660:	e00e      	b.n	10006680 <virtqueue_disable_cb+0x64>
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10006662:	687b      	ldr	r3, [r7, #4]
10006664:	681b      	ldr	r3, [r3, #0]
10006666:	699b      	ldr	r3, [r3, #24]
10006668:	2b01      	cmp	r3, #1
1000666a:	d109      	bne.n	10006680 <virtqueue_disable_cb+0x64>
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
1000666c:	687b      	ldr	r3, [r7, #4]
1000666e:	6a1b      	ldr	r3, [r3, #32]
10006670:	881b      	ldrh	r3, [r3, #0]
10006672:	b29a      	uxth	r2, r3
10006674:	687b      	ldr	r3, [r7, #4]
10006676:	6a1b      	ldr	r3, [r3, #32]
10006678:	f042 0201 	orr.w	r2, r2, #1
1000667c:	b292      	uxth	r2, r2
1000667e:	801a      	strh	r2, [r3, #0]
}
10006680:	bf00      	nop
10006682:	370c      	adds	r7, #12
10006684:	46bd      	mov	sp, r7
10006686:	f85d 7b04 	ldr.w	r7, [sp], #4
1000668a:	4770      	bx	lr

1000668c <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
1000668c:	b580      	push	{r7, lr}
1000668e:	b082      	sub	sp, #8
10006690:	af00      	add	r7, sp, #0
10006692:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
10006694:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify(vq))
10006698:	6878      	ldr	r0, [r7, #4]
1000669a:	f000 f823 	bl	100066e4 <vq_ring_must_notify>
1000669e:	4603      	mov	r3, r0
100066a0:	2b00      	cmp	r3, #0
100066a2:	d002      	beq.n	100066aa <virtqueue_kick+0x1e>
		vq_ring_notify(vq);
100066a4:	6878      	ldr	r0, [r7, #4]
100066a6:	f000 f86b 	bl	10006780 <vq_ring_notify>

	vq->vq_queued_cnt = 0;
100066aa:	687b      	ldr	r3, [r7, #4]
100066ac:	2200      	movs	r2, #0
100066ae:	84da      	strh	r2, [r3, #38]	@ 0x26

	VQUEUE_IDLE(vq);
}
100066b0:	bf00      	nop
100066b2:	3708      	adds	r7, #8
100066b4:	46bd      	mov	sp, r7
100066b6:	bd80      	pop	{r7, pc}

100066b8 <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
100066b8:	b580      	push	{r7, lr}
100066ba:	b086      	sub	sp, #24
100066bc:	af00      	add	r7, sp, #0
100066be:	60f8      	str	r0, [r7, #12]
100066c0:	60b9      	str	r1, [r7, #8]
100066c2:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int size;

	size = vq->vq_nentries;
100066c4:	68fb      	ldr	r3, [r7, #12]
100066c6:	895b      	ldrh	r3, [r3, #10]
100066c8:	617b      	str	r3, [r7, #20]
	vr = &vq->vq_ring;
100066ca:	68fb      	ldr	r3, [r7, #12]
100066cc:	3314      	adds	r3, #20
100066ce:	613b      	str	r3, [r7, #16]

	vring_init(vr, size, ring_mem, alignment);
100066d0:	6979      	ldr	r1, [r7, #20]
100066d2:	687b      	ldr	r3, [r7, #4]
100066d4:	68ba      	ldr	r2, [r7, #8]
100066d6:	6938      	ldr	r0, [r7, #16]
100066d8:	f7ff fdda 	bl	10006290 <vring_init>
		for (i = 0; i < size - 1; i++)
			vr->desc[i].next = i + 1;
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
	}
#endif /*VIRTIO_SLAVE_ONLY*/
}
100066dc:	bf00      	nop
100066de:	3718      	adds	r7, #24
100066e0:	46bd      	mov	sp, r7
100066e2:	bd80      	pop	{r7, pc}

100066e4 <vq_ring_must_notify>:
 *
 * vq_ring_must_notify
 *
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
100066e4:	b580      	push	{r7, lr}
100066e6:	b084      	sub	sp, #16
100066e8:	af00      	add	r7, sp, #0
100066ea:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
100066ec:	6879      	ldr	r1, [r7, #4]
100066ee:	6809      	ldr	r1, [r1, #0]
100066f0:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
100066f4:	f000 5200 	and.w	r2, r0, #536870912	@ 0x20000000
100066f8:	2300      	movs	r3, #0
100066fa:	4313      	orrs	r3, r2
100066fc:	d02a      	beq.n	10006754 <vq_ring_must_notify+0x70>
			return vring_need_event(event_idx, new_idx,
						prev_idx) != 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
100066fe:	687b      	ldr	r3, [r7, #4]
10006700:	681b      	ldr	r3, [r3, #0]
10006702:	699b      	ldr	r3, [r3, #24]
10006704:	2b01      	cmp	r3, #1
10006706:	d136      	bne.n	10006776 <vq_ring_must_notify+0x92>
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
10006708:	687b      	ldr	r3, [r7, #4]
1000670a:	6a1b      	ldr	r3, [r3, #32]
1000670c:	789a      	ldrb	r2, [r3, #2]
1000670e:	78db      	ldrb	r3, [r3, #3]
10006710:	021b      	lsls	r3, r3, #8
10006712:	4313      	orrs	r3, r2
10006714:	81fb      	strh	r3, [r7, #14]
			prev_idx = new_idx - vq->vq_queued_cnt;
10006716:	687b      	ldr	r3, [r7, #4]
10006718:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
1000671a:	89fa      	ldrh	r2, [r7, #14]
1000671c:	1ad3      	subs	r3, r2, r3
1000671e:	81bb      	strh	r3, [r7, #12]
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
10006720:	687b      	ldr	r3, [r7, #4]
10006722:	69da      	ldr	r2, [r3, #28]
10006724:	687b      	ldr	r3, [r7, #4]
10006726:	6959      	ldr	r1, [r3, #20]
10006728:	004b      	lsls	r3, r1, #1
1000672a:	4413      	add	r3, r2
1000672c:	7918      	ldrb	r0, [r3, #4]
1000672e:	004b      	lsls	r3, r1, #1
10006730:	4413      	add	r3, r2
10006732:	795b      	ldrb	r3, [r3, #5]
10006734:	021b      	lsls	r3, r3, #8
10006736:	4303      	orrs	r3, r0
10006738:	817b      	strh	r3, [r7, #10]
			return vring_need_event(event_idx, new_idx,
1000673a:	89ba      	ldrh	r2, [r7, #12]
1000673c:	89f9      	ldrh	r1, [r7, #14]
1000673e:	897b      	ldrh	r3, [r7, #10]
10006740:	4618      	mov	r0, r3
10006742:	f7ff fdce 	bl	100062e2 <vring_need_event>
10006746:	4603      	mov	r3, r0
						prev_idx) != 0;
10006748:	2b00      	cmp	r3, #0
1000674a:	bf14      	ite	ne
1000674c:	2301      	movne	r3, #1
1000674e:	2300      	moveq	r3, #0
10006750:	b2db      	uxtb	r3, r3
10006752:	e011      	b.n	10006778 <vq_ring_must_notify+0x94>
			return (vq->vq_ring.used->flags &
				VRING_USED_F_NO_NOTIFY) == 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10006754:	687b      	ldr	r3, [r7, #4]
10006756:	681b      	ldr	r3, [r3, #0]
10006758:	699b      	ldr	r3, [r3, #24]
1000675a:	2b01      	cmp	r3, #1
1000675c:	d10b      	bne.n	10006776 <vq_ring_must_notify+0x92>
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
1000675e:	687b      	ldr	r3, [r7, #4]
10006760:	69db      	ldr	r3, [r3, #28]
10006762:	881b      	ldrh	r3, [r3, #0]
10006764:	b29b      	uxth	r3, r3
10006766:	f003 0301 	and.w	r3, r3, #1
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
1000676a:	2b00      	cmp	r3, #0
1000676c:	bf0c      	ite	eq
1000676e:	2301      	moveq	r3, #1
10006770:	2300      	movne	r3, #0
10006772:	b2db      	uxtb	r3, r3
10006774:	e000      	b.n	10006778 <vq_ring_must_notify+0x94>
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	return 0;
10006776:	2300      	movs	r3, #0
}
10006778:	4618      	mov	r0, r3
1000677a:	3710      	adds	r7, #16
1000677c:	46bd      	mov	sp, r7
1000677e:	bd80      	pop	{r7, pc}

10006780 <vq_ring_notify>:
 *
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
10006780:	b580      	push	{r7, lr}
10006782:	b082      	sub	sp, #8
10006784:	af00      	add	r7, sp, #0
10006786:	6078      	str	r0, [r7, #4]
	if (vq->notify)
10006788:	687b      	ldr	r3, [r7, #4]
1000678a:	691b      	ldr	r3, [r3, #16]
1000678c:	2b00      	cmp	r3, #0
1000678e:	d003      	beq.n	10006798 <vq_ring_notify+0x18>
		vq->notify(vq);
10006790:	687b      	ldr	r3, [r7, #4]
10006792:	691b      	ldr	r3, [r3, #16]
10006794:	6878      	ldr	r0, [r7, #4]
10006796:	4798      	blx	r3
}
10006798:	bf00      	nop
1000679a:	3708      	adds	r7, #8
1000679c:	46bd      	mov	sp, r7
1000679e:	bd80      	pop	{r7, pc}

100067a0 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
100067a0:	b580      	push	{r7, lr}
100067a2:	af00      	add	r7, sp, #0

   /* USER CODE BEGIN PRE_MAILBOX_INIT */

   /* USER CODE END  PRE_MAILBOX_INIT */

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_1, IPCC_CHANNEL_DIR_RX,
100067a4:	4b0d      	ldr	r3, [pc, #52]	@ (100067dc <MAILBOX_Init+0x3c>)
100067a6:	2201      	movs	r2, #1
100067a8:	2100      	movs	r1, #0
100067aa:	480d      	ldr	r0, [pc, #52]	@ (100067e0 <MAILBOX_Init+0x40>)
100067ac:	f7fa f9f4 	bl	10000b98 <HAL_IPCC_ActivateNotification>
100067b0:	4603      	mov	r3, r0
100067b2:	2b00      	cmp	r3, #0
100067b4:	d002      	beq.n	100067bc <MAILBOX_Init+0x1c>
          IPCC_channel1_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_1 RX fail\n", __func__);
    return -1;
100067b6:	f04f 33ff 	mov.w	r3, #4294967295
100067ba:	e00c      	b.n	100067d6 <MAILBOX_Init+0x36>
  }

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_2, IPCC_CHANNEL_DIR_RX,
100067bc:	4b09      	ldr	r3, [pc, #36]	@ (100067e4 <MAILBOX_Init+0x44>)
100067be:	2201      	movs	r2, #1
100067c0:	2101      	movs	r1, #1
100067c2:	4807      	ldr	r0, [pc, #28]	@ (100067e0 <MAILBOX_Init+0x40>)
100067c4:	f7fa f9e8 	bl	10000b98 <HAL_IPCC_ActivateNotification>
100067c8:	4603      	mov	r3, r0
100067ca:	2b00      	cmp	r3, #0
100067cc:	d002      	beq.n	100067d4 <MAILBOX_Init+0x34>
          IPCC_channel2_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_2 RX fail\n", __func__);
    return -1;
100067ce:	f04f 33ff 	mov.w	r3, #4294967295
100067d2:	e000      	b.n	100067d6 <MAILBOX_Init+0x36>
  }

  /* USER CODE BEGIN POST_MAILBOX_INIT */

  /* USER CODE END  POST_MAILBOX_INIT */
  return 0;
100067d4:	2300      	movs	r3, #0
}
100067d6:	4618      	mov	r0, r3
100067d8:	bd80      	pop	{r7, pc}
100067da:	bf00      	nop
100067dc:	1000684d 	.word	0x1000684d
100067e0:	100201c8 	.word	0x100201c8
100067e4:	10006879 	.word	0x10006879

100067e8 <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
100067e8:	b580      	push	{r7, lr}
100067ea:	b084      	sub	sp, #16
100067ec:	af00      	add	r7, sp, #0
100067ee:	6078      	str	r0, [r7, #4]
100067f0:	6039      	str	r1, [r7, #0]
   /* USER CODE BEGIN PRE_MAILBOX_NOTIFY */

   /* USER CODE END  PRE_MAILBOX_NOTIFY */

  /* Called after virtqueue processing: time to inform the remote */
  if (id == VRING0_ID) {
100067f2:	683b      	ldr	r3, [r7, #0]
100067f4:	2b00      	cmp	r3, #0
100067f6:	d102      	bne.n	100067fe <MAILBOX_Notify+0x16>
    channel = IPCC_CHANNEL_1;
100067f8:	2300      	movs	r3, #0
100067fa:	60fb      	str	r3, [r7, #12]
100067fc:	e008      	b.n	10006810 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send msg on ch_1\r\n");
  }
  else if (id == VRING1_ID) {
100067fe:	683b      	ldr	r3, [r7, #0]
10006800:	2b01      	cmp	r3, #1
10006802:	d102      	bne.n	1000680a <MAILBOX_Notify+0x22>
    /* Note: the OpenAMP framework never notifies this */
    channel = IPCC_CHANNEL_2;
10006804:	2301      	movs	r3, #1
10006806:	60fb      	str	r3, [r7, #12]
10006808:	e002      	b.n	10006810 <MAILBOX_Notify+0x28>
    OPENAMP_log_dbg("Send 'buff free' on ch_2\r\n");
  }
  else {
    OPENAMP_log_err("invalid vring (%d)\r\n", (int)id);
    return -1;
1000680a:	f04f 33ff 	mov.w	r3, #4294967295
1000680e:	e016      	b.n	1000683e <MAILBOX_Notify+0x56>
  }

  /* Check that the channel is free (otherwise wait until it is) */
  if (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED) {
10006810:	2200      	movs	r2, #0
10006812:	68f9      	ldr	r1, [r7, #12]
10006814:	480c      	ldr	r0, [pc, #48]	@ (10006848 <MAILBOX_Notify+0x60>)
10006816:	f7fa fa0d 	bl	10000c34 <HAL_IPCC_GetChannelStatus>
1000681a:	4603      	mov	r3, r0
1000681c:	2b01      	cmp	r3, #1
1000681e:	d108      	bne.n	10006832 <MAILBOX_Notify+0x4a>
    OPENAMP_log_dbg("Waiting for channel to be freed\r\n");
    while (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED)
10006820:	bf00      	nop
10006822:	2200      	movs	r2, #0
10006824:	68f9      	ldr	r1, [r7, #12]
10006826:	4808      	ldr	r0, [pc, #32]	@ (10006848 <MAILBOX_Notify+0x60>)
10006828:	f7fa fa04 	bl	10000c34 <HAL_IPCC_GetChannelStatus>
1000682c:	4603      	mov	r3, r0
1000682e:	2b01      	cmp	r3, #1
10006830:	d0f7      	beq.n	10006822 <MAILBOX_Notify+0x3a>
      ;
  }

  /* Inform A7 (either new message, or buf free) */
  HAL_IPCC_NotifyCPU(&hipcc, channel, IPCC_CHANNEL_DIR_TX);
10006832:	2200      	movs	r2, #0
10006834:	68f9      	ldr	r1, [r7, #12]
10006836:	4804      	ldr	r0, [pc, #16]	@ (10006848 <MAILBOX_Notify+0x60>)
10006838:	f7fa fa30 	bl	10000c9c <HAL_IPCC_NotifyCPU>

 /* USER CODE BEGIN POST_MAILBOX_NOTIFY */

 /* USER CODE END  POST_MAILBOX_NOTIFY */

  return 0;
1000683c:	2300      	movs	r3, #0
}
1000683e:	4618      	mov	r0, r3
10006840:	3710      	adds	r7, #16
10006842:	46bd      	mov	sp, r7
10006844:	bd80      	pop	{r7, pc}
10006846:	bf00      	nop
10006848:	100201c8 	.word	0x100201c8

1000684c <IPCC_channel1_callback>:

/* USER CODE END 0 */
/* Callback from IPCC Interrupt Handler: Master Processor informs that there are some free buffers */
void IPCC_channel1_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
1000684c:	b580      	push	{r7, lr}
1000684e:	b084      	sub	sp, #16
10006850:	af00      	add	r7, sp, #0
10006852:	60f8      	str	r0, [r7, #12]
10006854:	60b9      	str	r1, [r7, #8]
10006856:	4613      	mov	r3, r2
10006858:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL1_CALLBACK */

  if (msg_received_ch1 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel1_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch1);

  msg_received_ch1 = MBOX_BUF_FREE;
1000685a:	4b06      	ldr	r3, [pc, #24]	@ (10006874 <IPCC_channel1_callback+0x28>)
1000685c:	2202      	movs	r2, #2
1000685e:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the 'buff free' msg */
  OPENAMP_log_dbg("Ack 'buff free' message on ch1\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
10006860:	2201      	movs	r2, #1
10006862:	68b9      	ldr	r1, [r7, #8]
10006864:	68f8      	ldr	r0, [r7, #12]
10006866:	f7fa fa19 	bl	10000c9c <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL1_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL1_CALLBACK */
}
1000686a:	bf00      	nop
1000686c:	3710      	adds	r7, #16
1000686e:	46bd      	mov	sp, r7
10006870:	bd80      	pop	{r7, pc}
10006872:	bf00      	nop
10006874:	1002022c 	.word	0x1002022c

10006878 <IPCC_channel2_callback>:

/* Callback from IPCC Interrupt Handler: new message received from Master Processor */
void IPCC_channel2_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10006878:	b580      	push	{r7, lr}
1000687a:	b084      	sub	sp, #16
1000687c:	af00      	add	r7, sp, #0
1000687e:	60f8      	str	r0, [r7, #12]
10006880:	60b9      	str	r1, [r7, #8]
10006882:	4613      	mov	r3, r2
10006884:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL2_CALLBACK */

  if (msg_received_ch2 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel2_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch2);

  msg_received_ch2 = MBOX_NEW_MSG;
10006886:	4b06      	ldr	r3, [pc, #24]	@ (100068a0 <IPCC_channel2_callback+0x28>)
10006888:	2201      	movs	r2, #1
1000688a:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the new msg */
  OPENAMP_log_dbg("Ack new message on ch2\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
1000688c:	2201      	movs	r2, #1
1000688e:	68b9      	ldr	r1, [r7, #8]
10006890:	68f8      	ldr	r0, [r7, #12]
10006892:	f7fa fa03 	bl	10000c9c <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL2_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL2_CALLBACK */
}
10006896:	bf00      	nop
10006898:	3710      	adds	r7, #16
1000689a:	46bd      	mov	sp, r7
1000689c:	bd80      	pop	{r7, pc}
1000689e:	bf00      	nop
100068a0:	10020230 	.word	0x10020230

100068a4 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
100068a4:	b480      	push	{r7}
100068a6:	b083      	sub	sp, #12
100068a8:	af00      	add	r7, sp, #0
100068aa:	6078      	str	r0, [r7, #4]
100068ac:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
100068ae:	687b      	ldr	r3, [r7, #4]
100068b0:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
100068b2:	683a      	ldr	r2, [r7, #0]
100068b4:	429a      	cmp	r2, r3
100068b6:	d209      	bcs.n	100068cc <metal_device_io_region+0x28>
100068b8:	683a      	ldr	r2, [r7, #0]
100068ba:	4613      	mov	r3, r2
100068bc:	00db      	lsls	r3, r3, #3
100068be:	1a9b      	subs	r3, r3, r2
100068c0:	00db      	lsls	r3, r3, #3
100068c2:	3308      	adds	r3, #8
100068c4:	687a      	ldr	r2, [r7, #4]
100068c6:	4413      	add	r3, r2
100068c8:	3304      	adds	r3, #4
100068ca:	e000      	b.n	100068ce <metal_device_io_region+0x2a>
100068cc:	2300      	movs	r3, #0
}
100068ce:	4618      	mov	r0, r3
100068d0:	370c      	adds	r7, #12
100068d2:	46bd      	mov	sp, r7
100068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
100068d8:	4770      	bx	lr
	...

100068dc <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
100068dc:	b590      	push	{r4, r7, lr}
100068de:	b08d      	sub	sp, #52	@ 0x34
100068e0:	af04      	add	r7, sp, #16
100068e2:	6078      	str	r0, [r7, #4]
  int status = 0;
100068e4:	2300      	movs	r3, #0
100068e6:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
100068e8:	2300      	movs	r3, #0
100068ea:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
100068ec:	4a41      	ldr	r2, [pc, #260]	@ (100069f4 <OPENAMP_shmem_init+0x118>)
100068ee:	f107 0310 	add.w	r3, r7, #16
100068f2:	e892 0003 	ldmia.w	r2, {r0, r1}
100068f6:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
100068fa:	2300      	movs	r3, #0
100068fc:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
100068fe:	2300      	movs	r3, #0
10006900:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
10006902:	f107 0310 	add.w	r3, r7, #16
10006906:	4618      	mov	r0, r3
10006908:	f7fe fa5c 	bl	10004dc4 <metal_init>

  status = metal_register_generic_device(&shm_device);
1000690c:	483a      	ldr	r0, [pc, #232]	@ (100069f8 <OPENAMP_shmem_init+0x11c>)
1000690e:	f7fe f903 	bl	10004b18 <metal_register_generic_device>
10006912:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
10006914:	69fb      	ldr	r3, [r7, #28]
10006916:	2b00      	cmp	r3, #0
10006918:	d001      	beq.n	1000691e <OPENAMP_shmem_init+0x42>
    return status;
1000691a:	69fb      	ldr	r3, [r7, #28]
1000691c:	e066      	b.n	100069ec <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
1000691e:	f107 0318 	add.w	r3, r7, #24
10006922:	461a      	mov	r2, r3
10006924:	4935      	ldr	r1, [pc, #212]	@ (100069fc <OPENAMP_shmem_init+0x120>)
10006926:	4836      	ldr	r0, [pc, #216]	@ (10006a00 <OPENAMP_shmem_init+0x124>)
10006928:	f7fe f8b8 	bl	10004a9c <metal_device_open>
1000692c:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
1000692e:	69fb      	ldr	r3, [r7, #28]
10006930:	2b00      	cmp	r3, #0
10006932:	d001      	beq.n	10006938 <OPENAMP_shmem_init+0x5c>
    return status;
10006934:	69fb      	ldr	r3, [r7, #28]
10006936:	e059      	b.n	100069ec <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
10006938:	4a32      	ldr	r2, [pc, #200]	@ (10006a04 <OPENAMP_shmem_init+0x128>)
1000693a:	4b33      	ldr	r3, [pc, #204]	@ (10006a08 <OPENAMP_shmem_init+0x12c>)
1000693c:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000693e:	69bb      	ldr	r3, [r7, #24]
10006940:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, (unsigned int)-1, 0, NULL);
10006944:	4a31      	ldr	r2, [pc, #196]	@ (10006a0c <OPENAMP_shmem_init+0x130>)
10006946:	4b2f      	ldr	r3, [pc, #188]	@ (10006a04 <OPENAMP_shmem_init+0x128>)
10006948:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
1000694a:	461a      	mov	r2, r3
1000694c:	2300      	movs	r3, #0
1000694e:	9302      	str	r3, [sp, #8]
10006950:	2300      	movs	r3, #0
10006952:	9301      	str	r3, [sp, #4]
10006954:	f04f 33ff 	mov.w	r3, #4294967295
10006958:	9300      	str	r3, [sp, #0]
1000695a:	4613      	mov	r3, r2
1000695c:	4a2a      	ldr	r2, [pc, #168]	@ (10006a08 <OPENAMP_shmem_init+0x12c>)
1000695e:	4929      	ldr	r1, [pc, #164]	@ (10006a04 <OPENAMP_shmem_init+0x128>)
10006960:	f7fe fa7e 	bl	10004e60 <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
10006964:	69bb      	ldr	r3, [r7, #24]
10006966:	2100      	movs	r1, #0
10006968:	4618      	mov	r0, r3
1000696a:	f7ff ff9b 	bl	100068a4 <metal_device_io_region>
1000696e:	4603      	mov	r3, r0
10006970:	4a27      	ldr	r2, [pc, #156]	@ (10006a10 <OPENAMP_shmem_init+0x134>)
10006972:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
10006974:	4b26      	ldr	r3, [pc, #152]	@ (10006a10 <OPENAMP_shmem_init+0x134>)
10006976:	681b      	ldr	r3, [r3, #0]
10006978:	2b00      	cmp	r3, #0
1000697a:	d102      	bne.n	10006982 <OPENAMP_shmem_init+0xa6>
    return -1;
1000697c:	f04f 33ff 	mov.w	r3, #4294967295
10006980:	e034      	b.n	100069ec <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
10006982:	f107 0208 	add.w	r2, r7, #8
10006986:	f107 030c 	add.w	r3, r7, #12
1000698a:	4619      	mov	r1, r3
1000698c:	6878      	ldr	r0, [r7, #4]
1000698e:	f000 f8d9 	bl	10006b44 <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
10006992:	68fb      	ldr	r3, [r7, #12]
10006994:	4a1f      	ldr	r2, [pc, #124]	@ (10006a14 <OPENAMP_shmem_init+0x138>)
10006996:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
10006998:	4b1e      	ldr	r3, [pc, #120]	@ (10006a14 <OPENAMP_shmem_init+0x138>)
1000699a:	681b      	ldr	r3, [r3, #0]
1000699c:	2b00      	cmp	r3, #0
1000699e:	d102      	bne.n	100069a6 <OPENAMP_shmem_init+0xca>
  {
    return -1;
100069a0:	f04f 33ff 	mov.w	r3, #4294967295
100069a4:	e022      	b.n	100069ec <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
100069a6:	69bb      	ldr	r3, [r7, #24]
100069a8:	f103 0044 	add.w	r0, r3, #68	@ 0x44
100069ac:	4b19      	ldr	r3, [pc, #100]	@ (10006a14 <OPENAMP_shmem_init+0x138>)
100069ae:	6819      	ldr	r1, [r3, #0]
100069b0:	4b18      	ldr	r3, [pc, #96]	@ (10006a14 <OPENAMP_shmem_init+0x138>)
100069b2:	681a      	ldr	r2, [r3, #0]
100069b4:	68bb      	ldr	r3, [r7, #8]
100069b6:	461c      	mov	r4, r3
100069b8:	2300      	movs	r3, #0
100069ba:	9302      	str	r3, [sp, #8]
100069bc:	2300      	movs	r3, #0
100069be:	9301      	str	r3, [sp, #4]
100069c0:	f04f 33ff 	mov.w	r3, #4294967295
100069c4:	9300      	str	r3, [sp, #0]
100069c6:	4623      	mov	r3, r4
100069c8:	f7fe fa4a 	bl	10004e60 <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
100069cc:	69bb      	ldr	r3, [r7, #24]
100069ce:	2101      	movs	r1, #1
100069d0:	4618      	mov	r0, r3
100069d2:	f7ff ff67 	bl	100068a4 <metal_device_io_region>
100069d6:	4603      	mov	r3, r0
100069d8:	4a0f      	ldr	r2, [pc, #60]	@ (10006a18 <OPENAMP_shmem_init+0x13c>)
100069da:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
100069dc:	4b0e      	ldr	r3, [pc, #56]	@ (10006a18 <OPENAMP_shmem_init+0x13c>)
100069de:	681b      	ldr	r3, [r3, #0]
100069e0:	2b00      	cmp	r3, #0
100069e2:	d102      	bne.n	100069ea <OPENAMP_shmem_init+0x10e>
    return -1;
100069e4:	f04f 33ff 	mov.w	r3, #4294967295
100069e8:	e000      	b.n	100069ec <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
100069ea:	2300      	movs	r3, #0
}
100069ec:	4618      	mov	r0, r3
100069ee:	3724      	adds	r7, #36	@ 0x24
100069f0:	46bd      	mov	sp, r7
100069f2:	bd90      	pop	{r4, r7, pc}
100069f4:	10007e14 	.word	0x10007e14
100069f8:	10020038 	.word	0x10020038
100069fc:	10007e00 	.word	0x10007e00
10006a00:	10007e0c 	.word	0x10007e0c
10006a04:	10040000 	.word	0x10040000
10006a08:	100202d8 	.word	0x100202d8
10006a0c:	10050000 	.word	0x10050000
10006a10:	10020234 	.word	0x10020234
10006a14:	1002023c 	.word	0x1002023c
10006a18:	10020238 	.word	0x10020238

10006a1c <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
10006a1c:	b590      	push	{r4, r7, lr}
10006a1e:	b08b      	sub	sp, #44	@ 0x2c
10006a20:	af04      	add	r7, sp, #16
10006a22:	6078      	str	r0, [r7, #4]
10006a24:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
10006a26:	2300      	movs	r3, #0
10006a28:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
10006a2a:	2300      	movs	r3, #0
10006a2c:	613b      	str	r3, [r7, #16]
  int status = 0;
10006a2e:	2300      	movs	r3, #0
10006a30:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
10006a32:	f7ff feb5 	bl	100067a0 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
10006a36:	6878      	ldr	r0, [r7, #4]
10006a38:	f7ff ff50 	bl	100068dc <OPENAMP_shmem_init>
10006a3c:	60f8      	str	r0, [r7, #12]
  if(status)
10006a3e:	68fb      	ldr	r3, [r7, #12]
10006a40:	2b00      	cmp	r3, #0
10006a42:	d001      	beq.n	10006a48 <MX_OPENAMP_Init+0x2c>
  {
    return status;
10006a44:	68fb      	ldr	r3, [r7, #12]
10006a46:	e068      	b.n	10006b1a <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
10006a48:	6878      	ldr	r0, [r7, #4]
10006a4a:	4b36      	ldr	r3, [pc, #216]	@ (10006b24 <MX_OPENAMP_Init+0x108>)
10006a4c:	681b      	ldr	r3, [r3, #0]
10006a4e:	f103 0218 	add.w	r2, r3, #24
10006a52:	4b35      	ldr	r3, [pc, #212]	@ (10006b28 <MX_OPENAMP_Init+0x10c>)
10006a54:	681b      	ldr	r3, [r3, #0]
10006a56:	2100      	movs	r1, #0
10006a58:	9102      	str	r1, [sp, #8]
10006a5a:	4934      	ldr	r1, [pc, #208]	@ (10006b2c <MX_OPENAMP_Init+0x110>)
10006a5c:	9101      	str	r1, [sp, #4]
10006a5e:	2100      	movs	r1, #0
10006a60:	9100      	str	r1, [sp, #0]
10006a62:	21ff      	movs	r1, #255	@ 0xff
10006a64:	f7fe fcfa 	bl	1000545c <rproc_virtio_create_vdev>
10006a68:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
10006a6a:	693b      	ldr	r3, [r7, #16]
10006a6c:	2b00      	cmp	r3, #0
10006a6e:	d102      	bne.n	10006a76 <MX_OPENAMP_Init+0x5a>
  {
    return -1;
10006a70:	f04f 33ff 	mov.w	r3, #4294967295
10006a74:	e051      	b.n	10006b1a <MX_OPENAMP_Init+0xfe>
  }

  rproc_virtio_wait_remote_ready(vdev);
10006a76:	6938      	ldr	r0, [r7, #16]
10006a78:	f7fe fdcf 	bl	1000561a <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
10006a7c:	4b29      	ldr	r3, [pc, #164]	@ (10006b24 <MX_OPENAMP_Init+0x108>)
10006a7e:	681b      	ldr	r3, [r3, #0]
10006a80:	3334      	adds	r3, #52	@ 0x34
10006a82:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10006a84:	697b      	ldr	r3, [r7, #20]
10006a86:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
10006a88:	697b      	ldr	r3, [r7, #20]
10006a8a:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10006a8c:	461c      	mov	r4, r3
10006a8e:	4b28      	ldr	r3, [pc, #160]	@ (10006b30 <MX_OPENAMP_Init+0x114>)
10006a90:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
10006a92:	697a      	ldr	r2, [r7, #20]
10006a94:	6892      	ldr	r2, [r2, #8]
10006a96:	6979      	ldr	r1, [r7, #20]
10006a98:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10006a9a:	9102      	str	r1, [sp, #8]
10006a9c:	9201      	str	r2, [sp, #4]
10006a9e:	9300      	str	r3, [sp, #0]
10006aa0:	4623      	mov	r3, r4
10006aa2:	4602      	mov	r2, r0
10006aa4:	2100      	movs	r1, #0
10006aa6:	6938      	ldr	r0, [r7, #16]
10006aa8:	f7fe fd86 	bl	100055b8 <rproc_virtio_init_vring>
10006aac:	60f8      	str	r0, [r7, #12]
  if (status != 0)
10006aae:	68fb      	ldr	r3, [r7, #12]
10006ab0:	2b00      	cmp	r3, #0
10006ab2:	d001      	beq.n	10006ab8 <MX_OPENAMP_Init+0x9c>
  {
    return status;
10006ab4:	68fb      	ldr	r3, [r7, #12]
10006ab6:	e030      	b.n	10006b1a <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
10006ab8:	4b1a      	ldr	r3, [pc, #104]	@ (10006b24 <MX_OPENAMP_Init+0x108>)
10006aba:	681b      	ldr	r3, [r3, #0]
10006abc:	3348      	adds	r3, #72	@ 0x48
10006abe:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10006ac0:	697b      	ldr	r3, [r7, #20]
10006ac2:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
10006ac4:	697b      	ldr	r3, [r7, #20]
10006ac6:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10006ac8:	461c      	mov	r4, r3
10006aca:	4b19      	ldr	r3, [pc, #100]	@ (10006b30 <MX_OPENAMP_Init+0x114>)
10006acc:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
10006ace:	697a      	ldr	r2, [r7, #20]
10006ad0:	6892      	ldr	r2, [r2, #8]
10006ad2:	6979      	ldr	r1, [r7, #20]
10006ad4:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10006ad6:	9102      	str	r1, [sp, #8]
10006ad8:	9201      	str	r2, [sp, #4]
10006ada:	9300      	str	r3, [sp, #0]
10006adc:	4623      	mov	r3, r4
10006ade:	4602      	mov	r2, r0
10006ae0:	2101      	movs	r1, #1
10006ae2:	6938      	ldr	r0, [r7, #16]
10006ae4:	f7fe fd68 	bl	100055b8 <rproc_virtio_init_vring>
10006ae8:	60f8      	str	r0, [r7, #12]
  if (status != 0)
10006aea:	68fb      	ldr	r3, [r7, #12]
10006aec:	2b00      	cmp	r3, #0
10006aee:	d001      	beq.n	10006af4 <MX_OPENAMP_Init+0xd8>
  {
    return status;
10006af0:	68fb      	ldr	r3, [r7, #12]
10006af2:	e012      	b.n	10006b1a <MX_OPENAMP_Init+0xfe>
  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
                             (size_t)SHM_SIZE);
10006af4:	4a0f      	ldr	r2, [pc, #60]	@ (10006b34 <MX_OPENAMP_Init+0x118>)
10006af6:	4b10      	ldr	r3, [pc, #64]	@ (10006b38 <MX_OPENAMP_Init+0x11c>)
10006af8:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
10006afa:	461a      	mov	r2, r3
10006afc:	f04f 31ff 	mov.w	r1, #4294967295
10006b00:	480e      	ldr	r0, [pc, #56]	@ (10006b3c <MX_OPENAMP_Init+0x120>)
10006b02:	f7fe ff86 	bl	10005a12 <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
10006b06:	4b0a      	ldr	r3, [pc, #40]	@ (10006b30 <MX_OPENAMP_Init+0x114>)
10006b08:	681b      	ldr	r3, [r3, #0]
10006b0a:	4a0c      	ldr	r2, [pc, #48]	@ (10006b3c <MX_OPENAMP_Init+0x120>)
10006b0c:	9200      	str	r2, [sp, #0]
10006b0e:	683a      	ldr	r2, [r7, #0]
10006b10:	6939      	ldr	r1, [r7, #16]
10006b12:	480b      	ldr	r0, [pc, #44]	@ (10006b40 <MX_OPENAMP_Init+0x124>)
10006b14:	f7ff fa7a 	bl	1000600c <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
10006b18:	2300      	movs	r3, #0
}
10006b1a:	4618      	mov	r0, r3
10006b1c:	371c      	adds	r7, #28
10006b1e:	46bd      	mov	sp, r7
10006b20:	bd90      	pop	{r4, r7, pc}
10006b22:	bf00      	nop
10006b24:	1002023c 	.word	0x1002023c
10006b28:	10020238 	.word	0x10020238
10006b2c:	100067e9 	.word	0x100067e9
10006b30:	10020234 	.word	0x10020234
10006b34:	10050000 	.word	0x10050000
10006b38:	10040000 	.word	0x10040000
10006b3c:	10020240 	.word	0x10020240
10006b40:	1002024c 	.word	0x1002024c

10006b44 <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
10006b44:	b480      	push	{r7}
10006b46:	b085      	sub	sp, #20
10006b48:	af00      	add	r7, sp, #0
10006b4a:	60f8      	str	r0, [r7, #12]
10006b4c:	60b9      	str	r1, [r7, #8]
10006b4e:	607a      	str	r2, [r7, #4]
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
10006b50:	687b      	ldr	r3, [r7, #4]
10006b52:	228c      	movs	r2, #140	@ 0x8c
10006b54:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
10006b56:	68bb      	ldr	r3, [r7, #8]
10006b58:	4a03      	ldr	r2, [pc, #12]	@ (10006b68 <resource_table_init+0x24>)
10006b5a:	601a      	str	r2, [r3, #0]
}
10006b5c:	bf00      	nop
10006b5e:	3714      	adds	r7, #20
10006b60:	46bd      	mov	sp, r7
10006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
10006b66:	4770      	bx	lr
10006b68:	10020120 	.word	0x10020120

10006b6c <__assert_func>:
10006b6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10006b6e:	4614      	mov	r4, r2
10006b70:	461a      	mov	r2, r3
10006b72:	4b09      	ldr	r3, [pc, #36]	@ (10006b98 <__assert_func+0x2c>)
10006b74:	681b      	ldr	r3, [r3, #0]
10006b76:	4605      	mov	r5, r0
10006b78:	68d8      	ldr	r0, [r3, #12]
10006b7a:	b954      	cbnz	r4, 10006b92 <__assert_func+0x26>
10006b7c:	4b07      	ldr	r3, [pc, #28]	@ (10006b9c <__assert_func+0x30>)
10006b7e:	461c      	mov	r4, r3
10006b80:	e9cd 3401 	strd	r3, r4, [sp, #4]
10006b84:	9100      	str	r1, [sp, #0]
10006b86:	462b      	mov	r3, r5
10006b88:	4905      	ldr	r1, [pc, #20]	@ (10006ba0 <__assert_func+0x34>)
10006b8a:	f000 f96f 	bl	10006e6c <fiprintf>
10006b8e:	f000 fa9e 	bl	100070ce <abort>
10006b92:	4b04      	ldr	r3, [pc, #16]	@ (10006ba4 <__assert_func+0x38>)
10006b94:	e7f4      	b.n	10006b80 <__assert_func+0x14>
10006b96:	bf00      	nop
10006b98:	100200d0 	.word	0x100200d0
10006b9c:	10007f0c 	.word	0x10007f0c
10006ba0:	10007ede 	.word	0x10007ede
10006ba4:	10007ed1 	.word	0x10007ed1

10006ba8 <malloc>:
10006ba8:	4b02      	ldr	r3, [pc, #8]	@ (10006bb4 <malloc+0xc>)
10006baa:	4601      	mov	r1, r0
10006bac:	6818      	ldr	r0, [r3, #0]
10006bae:	f000 b82d 	b.w	10006c0c <_malloc_r>
10006bb2:	bf00      	nop
10006bb4:	100200d0 	.word	0x100200d0

10006bb8 <free>:
10006bb8:	4b02      	ldr	r3, [pc, #8]	@ (10006bc4 <free+0xc>)
10006bba:	4601      	mov	r1, r0
10006bbc:	6818      	ldr	r0, [r3, #0]
10006bbe:	f000 ba8d 	b.w	100070dc <_free_r>
10006bc2:	bf00      	nop
10006bc4:	100200d0 	.word	0x100200d0

10006bc8 <sbrk_aligned>:
10006bc8:	b570      	push	{r4, r5, r6, lr}
10006bca:	4e0f      	ldr	r6, [pc, #60]	@ (10006c08 <sbrk_aligned+0x40>)
10006bcc:	460c      	mov	r4, r1
10006bce:	6831      	ldr	r1, [r6, #0]
10006bd0:	4605      	mov	r5, r0
10006bd2:	b911      	cbnz	r1, 10006bda <sbrk_aligned+0x12>
10006bd4:	f000 fa1e 	bl	10007014 <_sbrk_r>
10006bd8:	6030      	str	r0, [r6, #0]
10006bda:	4621      	mov	r1, r4
10006bdc:	4628      	mov	r0, r5
10006bde:	f000 fa19 	bl	10007014 <_sbrk_r>
10006be2:	1c43      	adds	r3, r0, #1
10006be4:	d103      	bne.n	10006bee <sbrk_aligned+0x26>
10006be6:	f04f 34ff 	mov.w	r4, #4294967295
10006bea:	4620      	mov	r0, r4
10006bec:	bd70      	pop	{r4, r5, r6, pc}
10006bee:	1cc4      	adds	r4, r0, #3
10006bf0:	f024 0403 	bic.w	r4, r4, #3
10006bf4:	42a0      	cmp	r0, r4
10006bf6:	d0f8      	beq.n	10006bea <sbrk_aligned+0x22>
10006bf8:	1a21      	subs	r1, r4, r0
10006bfa:	4628      	mov	r0, r5
10006bfc:	f000 fa0a 	bl	10007014 <_sbrk_r>
10006c00:	3001      	adds	r0, #1
10006c02:	d1f2      	bne.n	10006bea <sbrk_aligned+0x22>
10006c04:	e7ef      	b.n	10006be6 <sbrk_aligned+0x1e>
10006c06:	bf00      	nop
10006c08:	100202dc 	.word	0x100202dc

10006c0c <_malloc_r>:
10006c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
10006c10:	1ccd      	adds	r5, r1, #3
10006c12:	f025 0503 	bic.w	r5, r5, #3
10006c16:	3508      	adds	r5, #8
10006c18:	2d0c      	cmp	r5, #12
10006c1a:	bf38      	it	cc
10006c1c:	250c      	movcc	r5, #12
10006c1e:	2d00      	cmp	r5, #0
10006c20:	4606      	mov	r6, r0
10006c22:	db01      	blt.n	10006c28 <_malloc_r+0x1c>
10006c24:	42a9      	cmp	r1, r5
10006c26:	d904      	bls.n	10006c32 <_malloc_r+0x26>
10006c28:	230c      	movs	r3, #12
10006c2a:	6033      	str	r3, [r6, #0]
10006c2c:	2000      	movs	r0, #0
10006c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
10006c32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 10006d08 <_malloc_r+0xfc>
10006c36:	f000 f869 	bl	10006d0c <__malloc_lock>
10006c3a:	f8d8 3000 	ldr.w	r3, [r8]
10006c3e:	461c      	mov	r4, r3
10006c40:	bb44      	cbnz	r4, 10006c94 <_malloc_r+0x88>
10006c42:	4629      	mov	r1, r5
10006c44:	4630      	mov	r0, r6
10006c46:	f7ff ffbf 	bl	10006bc8 <sbrk_aligned>
10006c4a:	1c43      	adds	r3, r0, #1
10006c4c:	4604      	mov	r4, r0
10006c4e:	d158      	bne.n	10006d02 <_malloc_r+0xf6>
10006c50:	f8d8 4000 	ldr.w	r4, [r8]
10006c54:	4627      	mov	r7, r4
10006c56:	2f00      	cmp	r7, #0
10006c58:	d143      	bne.n	10006ce2 <_malloc_r+0xd6>
10006c5a:	2c00      	cmp	r4, #0
10006c5c:	d04b      	beq.n	10006cf6 <_malloc_r+0xea>
10006c5e:	6823      	ldr	r3, [r4, #0]
10006c60:	4639      	mov	r1, r7
10006c62:	4630      	mov	r0, r6
10006c64:	eb04 0903 	add.w	r9, r4, r3
10006c68:	f000 f9d4 	bl	10007014 <_sbrk_r>
10006c6c:	4581      	cmp	r9, r0
10006c6e:	d142      	bne.n	10006cf6 <_malloc_r+0xea>
10006c70:	6821      	ldr	r1, [r4, #0]
10006c72:	1a6d      	subs	r5, r5, r1
10006c74:	4629      	mov	r1, r5
10006c76:	4630      	mov	r0, r6
10006c78:	f7ff ffa6 	bl	10006bc8 <sbrk_aligned>
10006c7c:	3001      	adds	r0, #1
10006c7e:	d03a      	beq.n	10006cf6 <_malloc_r+0xea>
10006c80:	6823      	ldr	r3, [r4, #0]
10006c82:	442b      	add	r3, r5
10006c84:	6023      	str	r3, [r4, #0]
10006c86:	f8d8 3000 	ldr.w	r3, [r8]
10006c8a:	685a      	ldr	r2, [r3, #4]
10006c8c:	bb62      	cbnz	r2, 10006ce8 <_malloc_r+0xdc>
10006c8e:	f8c8 7000 	str.w	r7, [r8]
10006c92:	e00f      	b.n	10006cb4 <_malloc_r+0xa8>
10006c94:	6822      	ldr	r2, [r4, #0]
10006c96:	1b52      	subs	r2, r2, r5
10006c98:	d420      	bmi.n	10006cdc <_malloc_r+0xd0>
10006c9a:	2a0b      	cmp	r2, #11
10006c9c:	d917      	bls.n	10006cce <_malloc_r+0xc2>
10006c9e:	1961      	adds	r1, r4, r5
10006ca0:	42a3      	cmp	r3, r4
10006ca2:	6025      	str	r5, [r4, #0]
10006ca4:	bf18      	it	ne
10006ca6:	6059      	strne	r1, [r3, #4]
10006ca8:	6863      	ldr	r3, [r4, #4]
10006caa:	bf08      	it	eq
10006cac:	f8c8 1000 	streq.w	r1, [r8]
10006cb0:	5162      	str	r2, [r4, r5]
10006cb2:	604b      	str	r3, [r1, #4]
10006cb4:	4630      	mov	r0, r6
10006cb6:	f000 f82f 	bl	10006d18 <__malloc_unlock>
10006cba:	f104 000b 	add.w	r0, r4, #11
10006cbe:	1d23      	adds	r3, r4, #4
10006cc0:	f020 0007 	bic.w	r0, r0, #7
10006cc4:	1ac2      	subs	r2, r0, r3
10006cc6:	bf1c      	itt	ne
10006cc8:	1a1b      	subne	r3, r3, r0
10006cca:	50a3      	strne	r3, [r4, r2]
10006ccc:	e7af      	b.n	10006c2e <_malloc_r+0x22>
10006cce:	6862      	ldr	r2, [r4, #4]
10006cd0:	42a3      	cmp	r3, r4
10006cd2:	bf0c      	ite	eq
10006cd4:	f8c8 2000 	streq.w	r2, [r8]
10006cd8:	605a      	strne	r2, [r3, #4]
10006cda:	e7eb      	b.n	10006cb4 <_malloc_r+0xa8>
10006cdc:	4623      	mov	r3, r4
10006cde:	6864      	ldr	r4, [r4, #4]
10006ce0:	e7ae      	b.n	10006c40 <_malloc_r+0x34>
10006ce2:	463c      	mov	r4, r7
10006ce4:	687f      	ldr	r7, [r7, #4]
10006ce6:	e7b6      	b.n	10006c56 <_malloc_r+0x4a>
10006ce8:	461a      	mov	r2, r3
10006cea:	685b      	ldr	r3, [r3, #4]
10006cec:	42a3      	cmp	r3, r4
10006cee:	d1fb      	bne.n	10006ce8 <_malloc_r+0xdc>
10006cf0:	2300      	movs	r3, #0
10006cf2:	6053      	str	r3, [r2, #4]
10006cf4:	e7de      	b.n	10006cb4 <_malloc_r+0xa8>
10006cf6:	230c      	movs	r3, #12
10006cf8:	6033      	str	r3, [r6, #0]
10006cfa:	4630      	mov	r0, r6
10006cfc:	f000 f80c 	bl	10006d18 <__malloc_unlock>
10006d00:	e794      	b.n	10006c2c <_malloc_r+0x20>
10006d02:	6005      	str	r5, [r0, #0]
10006d04:	e7d6      	b.n	10006cb4 <_malloc_r+0xa8>
10006d06:	bf00      	nop
10006d08:	100202e0 	.word	0x100202e0

10006d0c <__malloc_lock>:
10006d0c:	4801      	ldr	r0, [pc, #4]	@ (10006d14 <__malloc_lock+0x8>)
10006d0e:	f000 b9ce 	b.w	100070ae <__retarget_lock_acquire_recursive>
10006d12:	bf00      	nop
10006d14:	10020424 	.word	0x10020424

10006d18 <__malloc_unlock>:
10006d18:	4801      	ldr	r0, [pc, #4]	@ (10006d20 <__malloc_unlock+0x8>)
10006d1a:	f000 b9c9 	b.w	100070b0 <__retarget_lock_release_recursive>
10006d1e:	bf00      	nop
10006d20:	10020424 	.word	0x10020424

10006d24 <std>:
10006d24:	2300      	movs	r3, #0
10006d26:	b510      	push	{r4, lr}
10006d28:	4604      	mov	r4, r0
10006d2a:	e9c0 3300 	strd	r3, r3, [r0]
10006d2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
10006d32:	6083      	str	r3, [r0, #8]
10006d34:	8181      	strh	r1, [r0, #12]
10006d36:	6643      	str	r3, [r0, #100]	@ 0x64
10006d38:	81c2      	strh	r2, [r0, #14]
10006d3a:	6183      	str	r3, [r0, #24]
10006d3c:	4619      	mov	r1, r3
10006d3e:	2208      	movs	r2, #8
10006d40:	305c      	adds	r0, #92	@ 0x5c
10006d42:	f000 f906 	bl	10006f52 <memset>
10006d46:	4b0d      	ldr	r3, [pc, #52]	@ (10006d7c <std+0x58>)
10006d48:	6263      	str	r3, [r4, #36]	@ 0x24
10006d4a:	4b0d      	ldr	r3, [pc, #52]	@ (10006d80 <std+0x5c>)
10006d4c:	62a3      	str	r3, [r4, #40]	@ 0x28
10006d4e:	4b0d      	ldr	r3, [pc, #52]	@ (10006d84 <std+0x60>)
10006d50:	62e3      	str	r3, [r4, #44]	@ 0x2c
10006d52:	4b0d      	ldr	r3, [pc, #52]	@ (10006d88 <std+0x64>)
10006d54:	6323      	str	r3, [r4, #48]	@ 0x30
10006d56:	4b0d      	ldr	r3, [pc, #52]	@ (10006d8c <std+0x68>)
10006d58:	6224      	str	r4, [r4, #32]
10006d5a:	429c      	cmp	r4, r3
10006d5c:	d006      	beq.n	10006d6c <std+0x48>
10006d5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
10006d62:	4294      	cmp	r4, r2
10006d64:	d002      	beq.n	10006d6c <std+0x48>
10006d66:	33d0      	adds	r3, #208	@ 0xd0
10006d68:	429c      	cmp	r4, r3
10006d6a:	d105      	bne.n	10006d78 <std+0x54>
10006d6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
10006d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10006d74:	f000 b99a 	b.w	100070ac <__retarget_lock_init_recursive>
10006d78:	bd10      	pop	{r4, pc}
10006d7a:	bf00      	nop
10006d7c:	10006ecd 	.word	0x10006ecd
10006d80:	10006eef 	.word	0x10006eef
10006d84:	10006f27 	.word	0x10006f27
10006d88:	10006f4b 	.word	0x10006f4b
10006d8c:	100202e4 	.word	0x100202e4

10006d90 <stdio_exit_handler>:
10006d90:	4a02      	ldr	r2, [pc, #8]	@ (10006d9c <stdio_exit_handler+0xc>)
10006d92:	4903      	ldr	r1, [pc, #12]	@ (10006da0 <stdio_exit_handler+0x10>)
10006d94:	4803      	ldr	r0, [pc, #12]	@ (10006da4 <stdio_exit_handler+0x14>)
10006d96:	f000 b87b 	b.w	10006e90 <_fwalk_sglue>
10006d9a:	bf00      	nop
10006d9c:	100200c4 	.word	0x100200c4
10006da0:	10007819 	.word	0x10007819
10006da4:	100200d4 	.word	0x100200d4

10006da8 <cleanup_stdio>:
10006da8:	6841      	ldr	r1, [r0, #4]
10006daa:	4b0c      	ldr	r3, [pc, #48]	@ (10006ddc <cleanup_stdio+0x34>)
10006dac:	4299      	cmp	r1, r3
10006dae:	b510      	push	{r4, lr}
10006db0:	4604      	mov	r4, r0
10006db2:	d001      	beq.n	10006db8 <cleanup_stdio+0x10>
10006db4:	f000 fd30 	bl	10007818 <_fflush_r>
10006db8:	68a1      	ldr	r1, [r4, #8]
10006dba:	4b09      	ldr	r3, [pc, #36]	@ (10006de0 <cleanup_stdio+0x38>)
10006dbc:	4299      	cmp	r1, r3
10006dbe:	d002      	beq.n	10006dc6 <cleanup_stdio+0x1e>
10006dc0:	4620      	mov	r0, r4
10006dc2:	f000 fd29 	bl	10007818 <_fflush_r>
10006dc6:	68e1      	ldr	r1, [r4, #12]
10006dc8:	4b06      	ldr	r3, [pc, #24]	@ (10006de4 <cleanup_stdio+0x3c>)
10006dca:	4299      	cmp	r1, r3
10006dcc:	d004      	beq.n	10006dd8 <cleanup_stdio+0x30>
10006dce:	4620      	mov	r0, r4
10006dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10006dd4:	f000 bd20 	b.w	10007818 <_fflush_r>
10006dd8:	bd10      	pop	{r4, pc}
10006dda:	bf00      	nop
10006ddc:	100202e4 	.word	0x100202e4
10006de0:	1002034c 	.word	0x1002034c
10006de4:	100203b4 	.word	0x100203b4

10006de8 <global_stdio_init.part.0>:
10006de8:	b510      	push	{r4, lr}
10006dea:	4b0b      	ldr	r3, [pc, #44]	@ (10006e18 <global_stdio_init.part.0+0x30>)
10006dec:	4c0b      	ldr	r4, [pc, #44]	@ (10006e1c <global_stdio_init.part.0+0x34>)
10006dee:	4a0c      	ldr	r2, [pc, #48]	@ (10006e20 <global_stdio_init.part.0+0x38>)
10006df0:	601a      	str	r2, [r3, #0]
10006df2:	4620      	mov	r0, r4
10006df4:	2200      	movs	r2, #0
10006df6:	2104      	movs	r1, #4
10006df8:	f7ff ff94 	bl	10006d24 <std>
10006dfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
10006e00:	2201      	movs	r2, #1
10006e02:	2109      	movs	r1, #9
10006e04:	f7ff ff8e 	bl	10006d24 <std>
10006e08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
10006e0c:	2202      	movs	r2, #2
10006e0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10006e12:	2112      	movs	r1, #18
10006e14:	f7ff bf86 	b.w	10006d24 <std>
10006e18:	1002041c 	.word	0x1002041c
10006e1c:	100202e4 	.word	0x100202e4
10006e20:	10006d91 	.word	0x10006d91

10006e24 <__sfp_lock_acquire>:
10006e24:	4801      	ldr	r0, [pc, #4]	@ (10006e2c <__sfp_lock_acquire+0x8>)
10006e26:	f000 b942 	b.w	100070ae <__retarget_lock_acquire_recursive>
10006e2a:	bf00      	nop
10006e2c:	10020425 	.word	0x10020425

10006e30 <__sfp_lock_release>:
10006e30:	4801      	ldr	r0, [pc, #4]	@ (10006e38 <__sfp_lock_release+0x8>)
10006e32:	f000 b93d 	b.w	100070b0 <__retarget_lock_release_recursive>
10006e36:	bf00      	nop
10006e38:	10020425 	.word	0x10020425

10006e3c <__sinit>:
10006e3c:	b510      	push	{r4, lr}
10006e3e:	4604      	mov	r4, r0
10006e40:	f7ff fff0 	bl	10006e24 <__sfp_lock_acquire>
10006e44:	6a23      	ldr	r3, [r4, #32]
10006e46:	b11b      	cbz	r3, 10006e50 <__sinit+0x14>
10006e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10006e4c:	f7ff bff0 	b.w	10006e30 <__sfp_lock_release>
10006e50:	4b04      	ldr	r3, [pc, #16]	@ (10006e64 <__sinit+0x28>)
10006e52:	6223      	str	r3, [r4, #32]
10006e54:	4b04      	ldr	r3, [pc, #16]	@ (10006e68 <__sinit+0x2c>)
10006e56:	681b      	ldr	r3, [r3, #0]
10006e58:	2b00      	cmp	r3, #0
10006e5a:	d1f5      	bne.n	10006e48 <__sinit+0xc>
10006e5c:	f7ff ffc4 	bl	10006de8 <global_stdio_init.part.0>
10006e60:	e7f2      	b.n	10006e48 <__sinit+0xc>
10006e62:	bf00      	nop
10006e64:	10006da9 	.word	0x10006da9
10006e68:	1002041c 	.word	0x1002041c

10006e6c <fiprintf>:
10006e6c:	b40e      	push	{r1, r2, r3}
10006e6e:	b503      	push	{r0, r1, lr}
10006e70:	4601      	mov	r1, r0
10006e72:	ab03      	add	r3, sp, #12
10006e74:	4805      	ldr	r0, [pc, #20]	@ (10006e8c <fiprintf+0x20>)
10006e76:	f853 2b04 	ldr.w	r2, [r3], #4
10006e7a:	6800      	ldr	r0, [r0, #0]
10006e7c:	9301      	str	r3, [sp, #4]
10006e7e:	f000 f9a1 	bl	100071c4 <_vfiprintf_r>
10006e82:	b002      	add	sp, #8
10006e84:	f85d eb04 	ldr.w	lr, [sp], #4
10006e88:	b003      	add	sp, #12
10006e8a:	4770      	bx	lr
10006e8c:	100200d0 	.word	0x100200d0

10006e90 <_fwalk_sglue>:
10006e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
10006e94:	4607      	mov	r7, r0
10006e96:	4688      	mov	r8, r1
10006e98:	4614      	mov	r4, r2
10006e9a:	2600      	movs	r6, #0
10006e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
10006ea0:	f1b9 0901 	subs.w	r9, r9, #1
10006ea4:	d505      	bpl.n	10006eb2 <_fwalk_sglue+0x22>
10006ea6:	6824      	ldr	r4, [r4, #0]
10006ea8:	2c00      	cmp	r4, #0
10006eaa:	d1f7      	bne.n	10006e9c <_fwalk_sglue+0xc>
10006eac:	4630      	mov	r0, r6
10006eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
10006eb2:	89ab      	ldrh	r3, [r5, #12]
10006eb4:	2b01      	cmp	r3, #1
10006eb6:	d907      	bls.n	10006ec8 <_fwalk_sglue+0x38>
10006eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
10006ebc:	3301      	adds	r3, #1
10006ebe:	d003      	beq.n	10006ec8 <_fwalk_sglue+0x38>
10006ec0:	4629      	mov	r1, r5
10006ec2:	4638      	mov	r0, r7
10006ec4:	47c0      	blx	r8
10006ec6:	4306      	orrs	r6, r0
10006ec8:	3568      	adds	r5, #104	@ 0x68
10006eca:	e7e9      	b.n	10006ea0 <_fwalk_sglue+0x10>

10006ecc <__sread>:
10006ecc:	b510      	push	{r4, lr}
10006ece:	460c      	mov	r4, r1
10006ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006ed4:	f000 f88c 	bl	10006ff0 <_read_r>
10006ed8:	2800      	cmp	r0, #0
10006eda:	bfab      	itete	ge
10006edc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
10006ede:	89a3      	ldrhlt	r3, [r4, #12]
10006ee0:	181b      	addge	r3, r3, r0
10006ee2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
10006ee6:	bfac      	ite	ge
10006ee8:	6563      	strge	r3, [r4, #84]	@ 0x54
10006eea:	81a3      	strhlt	r3, [r4, #12]
10006eec:	bd10      	pop	{r4, pc}

10006eee <__swrite>:
10006eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10006ef2:	461f      	mov	r7, r3
10006ef4:	898b      	ldrh	r3, [r1, #12]
10006ef6:	05db      	lsls	r3, r3, #23
10006ef8:	4605      	mov	r5, r0
10006efa:	460c      	mov	r4, r1
10006efc:	4616      	mov	r6, r2
10006efe:	d505      	bpl.n	10006f0c <__swrite+0x1e>
10006f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006f04:	2302      	movs	r3, #2
10006f06:	2200      	movs	r2, #0
10006f08:	f000 f860 	bl	10006fcc <_lseek_r>
10006f0c:	89a3      	ldrh	r3, [r4, #12]
10006f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
10006f12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
10006f16:	81a3      	strh	r3, [r4, #12]
10006f18:	4632      	mov	r2, r6
10006f1a:	463b      	mov	r3, r7
10006f1c:	4628      	mov	r0, r5
10006f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
10006f22:	f000 b887 	b.w	10007034 <_write_r>

10006f26 <__sseek>:
10006f26:	b510      	push	{r4, lr}
10006f28:	460c      	mov	r4, r1
10006f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006f2e:	f000 f84d 	bl	10006fcc <_lseek_r>
10006f32:	1c43      	adds	r3, r0, #1
10006f34:	89a3      	ldrh	r3, [r4, #12]
10006f36:	bf15      	itete	ne
10006f38:	6560      	strne	r0, [r4, #84]	@ 0x54
10006f3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
10006f3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
10006f42:	81a3      	strheq	r3, [r4, #12]
10006f44:	bf18      	it	ne
10006f46:	81a3      	strhne	r3, [r4, #12]
10006f48:	bd10      	pop	{r4, pc}

10006f4a <__sclose>:
10006f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006f4e:	f000 b82d 	b.w	10006fac <_close_r>

10006f52 <memset>:
10006f52:	4402      	add	r2, r0
10006f54:	4603      	mov	r3, r0
10006f56:	4293      	cmp	r3, r2
10006f58:	d100      	bne.n	10006f5c <memset+0xa>
10006f5a:	4770      	bx	lr
10006f5c:	f803 1b01 	strb.w	r1, [r3], #1
10006f60:	e7f9      	b.n	10006f56 <memset+0x4>

10006f62 <strncmp>:
10006f62:	b510      	push	{r4, lr}
10006f64:	b16a      	cbz	r2, 10006f82 <strncmp+0x20>
10006f66:	3901      	subs	r1, #1
10006f68:	1884      	adds	r4, r0, r2
10006f6a:	f810 2b01 	ldrb.w	r2, [r0], #1
10006f6e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
10006f72:	429a      	cmp	r2, r3
10006f74:	d103      	bne.n	10006f7e <strncmp+0x1c>
10006f76:	42a0      	cmp	r0, r4
10006f78:	d001      	beq.n	10006f7e <strncmp+0x1c>
10006f7a:	2a00      	cmp	r2, #0
10006f7c:	d1f5      	bne.n	10006f6a <strncmp+0x8>
10006f7e:	1ad0      	subs	r0, r2, r3
10006f80:	bd10      	pop	{r4, pc}
10006f82:	4610      	mov	r0, r2
10006f84:	e7fc      	b.n	10006f80 <strncmp+0x1e>

10006f86 <strncpy>:
10006f86:	b510      	push	{r4, lr}
10006f88:	3901      	subs	r1, #1
10006f8a:	4603      	mov	r3, r0
10006f8c:	b132      	cbz	r2, 10006f9c <strncpy+0x16>
10006f8e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
10006f92:	f803 4b01 	strb.w	r4, [r3], #1
10006f96:	3a01      	subs	r2, #1
10006f98:	2c00      	cmp	r4, #0
10006f9a:	d1f7      	bne.n	10006f8c <strncpy+0x6>
10006f9c:	441a      	add	r2, r3
10006f9e:	2100      	movs	r1, #0
10006fa0:	4293      	cmp	r3, r2
10006fa2:	d100      	bne.n	10006fa6 <strncpy+0x20>
10006fa4:	bd10      	pop	{r4, pc}
10006fa6:	f803 1b01 	strb.w	r1, [r3], #1
10006faa:	e7f9      	b.n	10006fa0 <strncpy+0x1a>

10006fac <_close_r>:
10006fac:	b538      	push	{r3, r4, r5, lr}
10006fae:	4d06      	ldr	r5, [pc, #24]	@ (10006fc8 <_close_r+0x1c>)
10006fb0:	2300      	movs	r3, #0
10006fb2:	4604      	mov	r4, r0
10006fb4:	4608      	mov	r0, r1
10006fb6:	602b      	str	r3, [r5, #0]
10006fb8:	f7f9 fbce 	bl	10000758 <_close>
10006fbc:	1c43      	adds	r3, r0, #1
10006fbe:	d102      	bne.n	10006fc6 <_close_r+0x1a>
10006fc0:	682b      	ldr	r3, [r5, #0]
10006fc2:	b103      	cbz	r3, 10006fc6 <_close_r+0x1a>
10006fc4:	6023      	str	r3, [r4, #0]
10006fc6:	bd38      	pop	{r3, r4, r5, pc}
10006fc8:	10020420 	.word	0x10020420

10006fcc <_lseek_r>:
10006fcc:	b538      	push	{r3, r4, r5, lr}
10006fce:	4d07      	ldr	r5, [pc, #28]	@ (10006fec <_lseek_r+0x20>)
10006fd0:	4604      	mov	r4, r0
10006fd2:	4608      	mov	r0, r1
10006fd4:	4611      	mov	r1, r2
10006fd6:	2200      	movs	r2, #0
10006fd8:	602a      	str	r2, [r5, #0]
10006fda:	461a      	mov	r2, r3
10006fdc:	f7f9 fbe3 	bl	100007a6 <_lseek>
10006fe0:	1c43      	adds	r3, r0, #1
10006fe2:	d102      	bne.n	10006fea <_lseek_r+0x1e>
10006fe4:	682b      	ldr	r3, [r5, #0]
10006fe6:	b103      	cbz	r3, 10006fea <_lseek_r+0x1e>
10006fe8:	6023      	str	r3, [r4, #0]
10006fea:	bd38      	pop	{r3, r4, r5, pc}
10006fec:	10020420 	.word	0x10020420

10006ff0 <_read_r>:
10006ff0:	b538      	push	{r3, r4, r5, lr}
10006ff2:	4d07      	ldr	r5, [pc, #28]	@ (10007010 <_read_r+0x20>)
10006ff4:	4604      	mov	r4, r0
10006ff6:	4608      	mov	r0, r1
10006ff8:	4611      	mov	r1, r2
10006ffa:	2200      	movs	r2, #0
10006ffc:	602a      	str	r2, [r5, #0]
10006ffe:	461a      	mov	r2, r3
10007000:	f7f9 fb71 	bl	100006e6 <_read>
10007004:	1c43      	adds	r3, r0, #1
10007006:	d102      	bne.n	1000700e <_read_r+0x1e>
10007008:	682b      	ldr	r3, [r5, #0]
1000700a:	b103      	cbz	r3, 1000700e <_read_r+0x1e>
1000700c:	6023      	str	r3, [r4, #0]
1000700e:	bd38      	pop	{r3, r4, r5, pc}
10007010:	10020420 	.word	0x10020420

10007014 <_sbrk_r>:
10007014:	b538      	push	{r3, r4, r5, lr}
10007016:	4d06      	ldr	r5, [pc, #24]	@ (10007030 <_sbrk_r+0x1c>)
10007018:	2300      	movs	r3, #0
1000701a:	4604      	mov	r4, r0
1000701c:	4608      	mov	r0, r1
1000701e:	602b      	str	r3, [r5, #0]
10007020:	f7f9 fbce 	bl	100007c0 <_sbrk>
10007024:	1c43      	adds	r3, r0, #1
10007026:	d102      	bne.n	1000702e <_sbrk_r+0x1a>
10007028:	682b      	ldr	r3, [r5, #0]
1000702a:	b103      	cbz	r3, 1000702e <_sbrk_r+0x1a>
1000702c:	6023      	str	r3, [r4, #0]
1000702e:	bd38      	pop	{r3, r4, r5, pc}
10007030:	10020420 	.word	0x10020420

10007034 <_write_r>:
10007034:	b538      	push	{r3, r4, r5, lr}
10007036:	4d07      	ldr	r5, [pc, #28]	@ (10007054 <_write_r+0x20>)
10007038:	4604      	mov	r4, r0
1000703a:	4608      	mov	r0, r1
1000703c:	4611      	mov	r1, r2
1000703e:	2200      	movs	r2, #0
10007040:	602a      	str	r2, [r5, #0]
10007042:	461a      	mov	r2, r3
10007044:	f7f9 fb6c 	bl	10000720 <_write>
10007048:	1c43      	adds	r3, r0, #1
1000704a:	d102      	bne.n	10007052 <_write_r+0x1e>
1000704c:	682b      	ldr	r3, [r5, #0]
1000704e:	b103      	cbz	r3, 10007052 <_write_r+0x1e>
10007050:	6023      	str	r3, [r4, #0]
10007052:	bd38      	pop	{r3, r4, r5, pc}
10007054:	10020420 	.word	0x10020420

10007058 <__errno>:
10007058:	4b01      	ldr	r3, [pc, #4]	@ (10007060 <__errno+0x8>)
1000705a:	6818      	ldr	r0, [r3, #0]
1000705c:	4770      	bx	lr
1000705e:	bf00      	nop
10007060:	100200d0 	.word	0x100200d0

10007064 <__libc_init_array>:
10007064:	b570      	push	{r4, r5, r6, lr}
10007066:	4d0d      	ldr	r5, [pc, #52]	@ (1000709c <__libc_init_array+0x38>)
10007068:	4c0d      	ldr	r4, [pc, #52]	@ (100070a0 <__libc_init_array+0x3c>)
1000706a:	1b64      	subs	r4, r4, r5
1000706c:	10a4      	asrs	r4, r4, #2
1000706e:	2600      	movs	r6, #0
10007070:	42a6      	cmp	r6, r4
10007072:	d109      	bne.n	10007088 <__libc_init_array+0x24>
10007074:	4d0b      	ldr	r5, [pc, #44]	@ (100070a4 <__libc_init_array+0x40>)
10007076:	4c0c      	ldr	r4, [pc, #48]	@ (100070a8 <__libc_init_array+0x44>)
10007078:	f000 fd52 	bl	10007b20 <_init>
1000707c:	1b64      	subs	r4, r4, r5
1000707e:	10a4      	asrs	r4, r4, #2
10007080:	2600      	movs	r6, #0
10007082:	42a6      	cmp	r6, r4
10007084:	d105      	bne.n	10007092 <__libc_init_array+0x2e>
10007086:	bd70      	pop	{r4, r5, r6, pc}
10007088:	f855 3b04 	ldr.w	r3, [r5], #4
1000708c:	4798      	blx	r3
1000708e:	3601      	adds	r6, #1
10007090:	e7ee      	b.n	10007070 <__libc_init_array+0xc>
10007092:	f855 3b04 	ldr.w	r3, [r5], #4
10007096:	4798      	blx	r3
10007098:	3601      	adds	r6, #1
1000709a:	e7f2      	b.n	10007082 <__libc_init_array+0x1e>
1000709c:	10007f48 	.word	0x10007f48
100070a0:	10007f48 	.word	0x10007f48
100070a4:	10007f48 	.word	0x10007f48
100070a8:	10007f4c 	.word	0x10007f4c

100070ac <__retarget_lock_init_recursive>:
100070ac:	4770      	bx	lr

100070ae <__retarget_lock_acquire_recursive>:
100070ae:	4770      	bx	lr

100070b0 <__retarget_lock_release_recursive>:
100070b0:	4770      	bx	lr

100070b2 <memcpy>:
100070b2:	440a      	add	r2, r1
100070b4:	4291      	cmp	r1, r2
100070b6:	f100 33ff 	add.w	r3, r0, #4294967295
100070ba:	d100      	bne.n	100070be <memcpy+0xc>
100070bc:	4770      	bx	lr
100070be:	b510      	push	{r4, lr}
100070c0:	f811 4b01 	ldrb.w	r4, [r1], #1
100070c4:	f803 4f01 	strb.w	r4, [r3, #1]!
100070c8:	4291      	cmp	r1, r2
100070ca:	d1f9      	bne.n	100070c0 <memcpy+0xe>
100070cc:	bd10      	pop	{r4, pc}

100070ce <abort>:
100070ce:	b508      	push	{r3, lr}
100070d0:	2006      	movs	r0, #6
100070d2:	f000 fc85 	bl	100079e0 <raise>
100070d6:	2001      	movs	r0, #1
100070d8:	f7f9 fafa 	bl	100006d0 <_exit>

100070dc <_free_r>:
100070dc:	b538      	push	{r3, r4, r5, lr}
100070de:	4605      	mov	r5, r0
100070e0:	2900      	cmp	r1, #0
100070e2:	d041      	beq.n	10007168 <_free_r+0x8c>
100070e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
100070e8:	1f0c      	subs	r4, r1, #4
100070ea:	2b00      	cmp	r3, #0
100070ec:	bfb8      	it	lt
100070ee:	18e4      	addlt	r4, r4, r3
100070f0:	f7ff fe0c 	bl	10006d0c <__malloc_lock>
100070f4:	4a1d      	ldr	r2, [pc, #116]	@ (1000716c <_free_r+0x90>)
100070f6:	6813      	ldr	r3, [r2, #0]
100070f8:	b933      	cbnz	r3, 10007108 <_free_r+0x2c>
100070fa:	6063      	str	r3, [r4, #4]
100070fc:	6014      	str	r4, [r2, #0]
100070fe:	4628      	mov	r0, r5
10007100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
10007104:	f7ff be08 	b.w	10006d18 <__malloc_unlock>
10007108:	42a3      	cmp	r3, r4
1000710a:	d908      	bls.n	1000711e <_free_r+0x42>
1000710c:	6820      	ldr	r0, [r4, #0]
1000710e:	1821      	adds	r1, r4, r0
10007110:	428b      	cmp	r3, r1
10007112:	bf01      	itttt	eq
10007114:	6819      	ldreq	r1, [r3, #0]
10007116:	685b      	ldreq	r3, [r3, #4]
10007118:	1809      	addeq	r1, r1, r0
1000711a:	6021      	streq	r1, [r4, #0]
1000711c:	e7ed      	b.n	100070fa <_free_r+0x1e>
1000711e:	461a      	mov	r2, r3
10007120:	685b      	ldr	r3, [r3, #4]
10007122:	b10b      	cbz	r3, 10007128 <_free_r+0x4c>
10007124:	42a3      	cmp	r3, r4
10007126:	d9fa      	bls.n	1000711e <_free_r+0x42>
10007128:	6811      	ldr	r1, [r2, #0]
1000712a:	1850      	adds	r0, r2, r1
1000712c:	42a0      	cmp	r0, r4
1000712e:	d10b      	bne.n	10007148 <_free_r+0x6c>
10007130:	6820      	ldr	r0, [r4, #0]
10007132:	4401      	add	r1, r0
10007134:	1850      	adds	r0, r2, r1
10007136:	4283      	cmp	r3, r0
10007138:	6011      	str	r1, [r2, #0]
1000713a:	d1e0      	bne.n	100070fe <_free_r+0x22>
1000713c:	6818      	ldr	r0, [r3, #0]
1000713e:	685b      	ldr	r3, [r3, #4]
10007140:	6053      	str	r3, [r2, #4]
10007142:	4408      	add	r0, r1
10007144:	6010      	str	r0, [r2, #0]
10007146:	e7da      	b.n	100070fe <_free_r+0x22>
10007148:	d902      	bls.n	10007150 <_free_r+0x74>
1000714a:	230c      	movs	r3, #12
1000714c:	602b      	str	r3, [r5, #0]
1000714e:	e7d6      	b.n	100070fe <_free_r+0x22>
10007150:	6820      	ldr	r0, [r4, #0]
10007152:	1821      	adds	r1, r4, r0
10007154:	428b      	cmp	r3, r1
10007156:	bf04      	itt	eq
10007158:	6819      	ldreq	r1, [r3, #0]
1000715a:	685b      	ldreq	r3, [r3, #4]
1000715c:	6063      	str	r3, [r4, #4]
1000715e:	bf04      	itt	eq
10007160:	1809      	addeq	r1, r1, r0
10007162:	6021      	streq	r1, [r4, #0]
10007164:	6054      	str	r4, [r2, #4]
10007166:	e7ca      	b.n	100070fe <_free_r+0x22>
10007168:	bd38      	pop	{r3, r4, r5, pc}
1000716a:	bf00      	nop
1000716c:	100202e0 	.word	0x100202e0

10007170 <__sfputc_r>:
10007170:	6893      	ldr	r3, [r2, #8]
10007172:	3b01      	subs	r3, #1
10007174:	2b00      	cmp	r3, #0
10007176:	b410      	push	{r4}
10007178:	6093      	str	r3, [r2, #8]
1000717a:	da08      	bge.n	1000718e <__sfputc_r+0x1e>
1000717c:	6994      	ldr	r4, [r2, #24]
1000717e:	42a3      	cmp	r3, r4
10007180:	db01      	blt.n	10007186 <__sfputc_r+0x16>
10007182:	290a      	cmp	r1, #10
10007184:	d103      	bne.n	1000718e <__sfputc_r+0x1e>
10007186:	f85d 4b04 	ldr.w	r4, [sp], #4
1000718a:	f000 bb6d 	b.w	10007868 <__swbuf_r>
1000718e:	6813      	ldr	r3, [r2, #0]
10007190:	1c58      	adds	r0, r3, #1
10007192:	6010      	str	r0, [r2, #0]
10007194:	7019      	strb	r1, [r3, #0]
10007196:	4608      	mov	r0, r1
10007198:	f85d 4b04 	ldr.w	r4, [sp], #4
1000719c:	4770      	bx	lr

1000719e <__sfputs_r>:
1000719e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100071a0:	4606      	mov	r6, r0
100071a2:	460f      	mov	r7, r1
100071a4:	4614      	mov	r4, r2
100071a6:	18d5      	adds	r5, r2, r3
100071a8:	42ac      	cmp	r4, r5
100071aa:	d101      	bne.n	100071b0 <__sfputs_r+0x12>
100071ac:	2000      	movs	r0, #0
100071ae:	e007      	b.n	100071c0 <__sfputs_r+0x22>
100071b0:	f814 1b01 	ldrb.w	r1, [r4], #1
100071b4:	463a      	mov	r2, r7
100071b6:	4630      	mov	r0, r6
100071b8:	f7ff ffda 	bl	10007170 <__sfputc_r>
100071bc:	1c43      	adds	r3, r0, #1
100071be:	d1f3      	bne.n	100071a8 <__sfputs_r+0xa>
100071c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

100071c4 <_vfiprintf_r>:
100071c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
100071c8:	460d      	mov	r5, r1
100071ca:	b09d      	sub	sp, #116	@ 0x74
100071cc:	4614      	mov	r4, r2
100071ce:	4698      	mov	r8, r3
100071d0:	4606      	mov	r6, r0
100071d2:	b118      	cbz	r0, 100071dc <_vfiprintf_r+0x18>
100071d4:	6a03      	ldr	r3, [r0, #32]
100071d6:	b90b      	cbnz	r3, 100071dc <_vfiprintf_r+0x18>
100071d8:	f7ff fe30 	bl	10006e3c <__sinit>
100071dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
100071de:	07d9      	lsls	r1, r3, #31
100071e0:	d405      	bmi.n	100071ee <_vfiprintf_r+0x2a>
100071e2:	89ab      	ldrh	r3, [r5, #12]
100071e4:	059a      	lsls	r2, r3, #22
100071e6:	d402      	bmi.n	100071ee <_vfiprintf_r+0x2a>
100071e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
100071ea:	f7ff ff60 	bl	100070ae <__retarget_lock_acquire_recursive>
100071ee:	89ab      	ldrh	r3, [r5, #12]
100071f0:	071b      	lsls	r3, r3, #28
100071f2:	d501      	bpl.n	100071f8 <_vfiprintf_r+0x34>
100071f4:	692b      	ldr	r3, [r5, #16]
100071f6:	b99b      	cbnz	r3, 10007220 <_vfiprintf_r+0x5c>
100071f8:	4629      	mov	r1, r5
100071fa:	4630      	mov	r0, r6
100071fc:	f000 fb72 	bl	100078e4 <__swsetup_r>
10007200:	b170      	cbz	r0, 10007220 <_vfiprintf_r+0x5c>
10007202:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
10007204:	07dc      	lsls	r4, r3, #31
10007206:	d504      	bpl.n	10007212 <_vfiprintf_r+0x4e>
10007208:	f04f 30ff 	mov.w	r0, #4294967295
1000720c:	b01d      	add	sp, #116	@ 0x74
1000720e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10007212:	89ab      	ldrh	r3, [r5, #12]
10007214:	0598      	lsls	r0, r3, #22
10007216:	d4f7      	bmi.n	10007208 <_vfiprintf_r+0x44>
10007218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
1000721a:	f7ff ff49 	bl	100070b0 <__retarget_lock_release_recursive>
1000721e:	e7f3      	b.n	10007208 <_vfiprintf_r+0x44>
10007220:	2300      	movs	r3, #0
10007222:	9309      	str	r3, [sp, #36]	@ 0x24
10007224:	2320      	movs	r3, #32
10007226:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
1000722a:	f8cd 800c 	str.w	r8, [sp, #12]
1000722e:	2330      	movs	r3, #48	@ 0x30
10007230:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 100073e0 <_vfiprintf_r+0x21c>
10007234:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
10007238:	f04f 0901 	mov.w	r9, #1
1000723c:	4623      	mov	r3, r4
1000723e:	469a      	mov	sl, r3
10007240:	f813 2b01 	ldrb.w	r2, [r3], #1
10007244:	b10a      	cbz	r2, 1000724a <_vfiprintf_r+0x86>
10007246:	2a25      	cmp	r2, #37	@ 0x25
10007248:	d1f9      	bne.n	1000723e <_vfiprintf_r+0x7a>
1000724a:	ebba 0b04 	subs.w	fp, sl, r4
1000724e:	d00b      	beq.n	10007268 <_vfiprintf_r+0xa4>
10007250:	465b      	mov	r3, fp
10007252:	4622      	mov	r2, r4
10007254:	4629      	mov	r1, r5
10007256:	4630      	mov	r0, r6
10007258:	f7ff ffa1 	bl	1000719e <__sfputs_r>
1000725c:	3001      	adds	r0, #1
1000725e:	f000 80a7 	beq.w	100073b0 <_vfiprintf_r+0x1ec>
10007262:	9a09      	ldr	r2, [sp, #36]	@ 0x24
10007264:	445a      	add	r2, fp
10007266:	9209      	str	r2, [sp, #36]	@ 0x24
10007268:	f89a 3000 	ldrb.w	r3, [sl]
1000726c:	2b00      	cmp	r3, #0
1000726e:	f000 809f 	beq.w	100073b0 <_vfiprintf_r+0x1ec>
10007272:	2300      	movs	r3, #0
10007274:	f04f 32ff 	mov.w	r2, #4294967295
10007278:	e9cd 2305 	strd	r2, r3, [sp, #20]
1000727c:	f10a 0a01 	add.w	sl, sl, #1
10007280:	9304      	str	r3, [sp, #16]
10007282:	9307      	str	r3, [sp, #28]
10007284:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
10007288:	931a      	str	r3, [sp, #104]	@ 0x68
1000728a:	4654      	mov	r4, sl
1000728c:	2205      	movs	r2, #5
1000728e:	f814 1b01 	ldrb.w	r1, [r4], #1
10007292:	4853      	ldr	r0, [pc, #332]	@ (100073e0 <_vfiprintf_r+0x21c>)
10007294:	f7f8 fee4 	bl	10000060 <memchr>
10007298:	9a04      	ldr	r2, [sp, #16]
1000729a:	b9d8      	cbnz	r0, 100072d4 <_vfiprintf_r+0x110>
1000729c:	06d1      	lsls	r1, r2, #27
1000729e:	bf44      	itt	mi
100072a0:	2320      	movmi	r3, #32
100072a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
100072a6:	0713      	lsls	r3, r2, #28
100072a8:	bf44      	itt	mi
100072aa:	232b      	movmi	r3, #43	@ 0x2b
100072ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
100072b0:	f89a 3000 	ldrb.w	r3, [sl]
100072b4:	2b2a      	cmp	r3, #42	@ 0x2a
100072b6:	d015      	beq.n	100072e4 <_vfiprintf_r+0x120>
100072b8:	9a07      	ldr	r2, [sp, #28]
100072ba:	4654      	mov	r4, sl
100072bc:	2000      	movs	r0, #0
100072be:	f04f 0c0a 	mov.w	ip, #10
100072c2:	4621      	mov	r1, r4
100072c4:	f811 3b01 	ldrb.w	r3, [r1], #1
100072c8:	3b30      	subs	r3, #48	@ 0x30
100072ca:	2b09      	cmp	r3, #9
100072cc:	d94b      	bls.n	10007366 <_vfiprintf_r+0x1a2>
100072ce:	b1b0      	cbz	r0, 100072fe <_vfiprintf_r+0x13a>
100072d0:	9207      	str	r2, [sp, #28]
100072d2:	e014      	b.n	100072fe <_vfiprintf_r+0x13a>
100072d4:	eba0 0308 	sub.w	r3, r0, r8
100072d8:	fa09 f303 	lsl.w	r3, r9, r3
100072dc:	4313      	orrs	r3, r2
100072de:	9304      	str	r3, [sp, #16]
100072e0:	46a2      	mov	sl, r4
100072e2:	e7d2      	b.n	1000728a <_vfiprintf_r+0xc6>
100072e4:	9b03      	ldr	r3, [sp, #12]
100072e6:	1d19      	adds	r1, r3, #4
100072e8:	681b      	ldr	r3, [r3, #0]
100072ea:	9103      	str	r1, [sp, #12]
100072ec:	2b00      	cmp	r3, #0
100072ee:	bfbb      	ittet	lt
100072f0:	425b      	neglt	r3, r3
100072f2:	f042 0202 	orrlt.w	r2, r2, #2
100072f6:	9307      	strge	r3, [sp, #28]
100072f8:	9307      	strlt	r3, [sp, #28]
100072fa:	bfb8      	it	lt
100072fc:	9204      	strlt	r2, [sp, #16]
100072fe:	7823      	ldrb	r3, [r4, #0]
10007300:	2b2e      	cmp	r3, #46	@ 0x2e
10007302:	d10a      	bne.n	1000731a <_vfiprintf_r+0x156>
10007304:	7863      	ldrb	r3, [r4, #1]
10007306:	2b2a      	cmp	r3, #42	@ 0x2a
10007308:	d132      	bne.n	10007370 <_vfiprintf_r+0x1ac>
1000730a:	9b03      	ldr	r3, [sp, #12]
1000730c:	1d1a      	adds	r2, r3, #4
1000730e:	681b      	ldr	r3, [r3, #0]
10007310:	9203      	str	r2, [sp, #12]
10007312:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
10007316:	3402      	adds	r4, #2
10007318:	9305      	str	r3, [sp, #20]
1000731a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 100073f0 <_vfiprintf_r+0x22c>
1000731e:	7821      	ldrb	r1, [r4, #0]
10007320:	2203      	movs	r2, #3
10007322:	4650      	mov	r0, sl
10007324:	f7f8 fe9c 	bl	10000060 <memchr>
10007328:	b138      	cbz	r0, 1000733a <_vfiprintf_r+0x176>
1000732a:	9b04      	ldr	r3, [sp, #16]
1000732c:	eba0 000a 	sub.w	r0, r0, sl
10007330:	2240      	movs	r2, #64	@ 0x40
10007332:	4082      	lsls	r2, r0
10007334:	4313      	orrs	r3, r2
10007336:	3401      	adds	r4, #1
10007338:	9304      	str	r3, [sp, #16]
1000733a:	f814 1b01 	ldrb.w	r1, [r4], #1
1000733e:	4829      	ldr	r0, [pc, #164]	@ (100073e4 <_vfiprintf_r+0x220>)
10007340:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
10007344:	2206      	movs	r2, #6
10007346:	f7f8 fe8b 	bl	10000060 <memchr>
1000734a:	2800      	cmp	r0, #0
1000734c:	d03f      	beq.n	100073ce <_vfiprintf_r+0x20a>
1000734e:	4b26      	ldr	r3, [pc, #152]	@ (100073e8 <_vfiprintf_r+0x224>)
10007350:	bb1b      	cbnz	r3, 1000739a <_vfiprintf_r+0x1d6>
10007352:	9b03      	ldr	r3, [sp, #12]
10007354:	3307      	adds	r3, #7
10007356:	f023 0307 	bic.w	r3, r3, #7
1000735a:	3308      	adds	r3, #8
1000735c:	9303      	str	r3, [sp, #12]
1000735e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10007360:	443b      	add	r3, r7
10007362:	9309      	str	r3, [sp, #36]	@ 0x24
10007364:	e76a      	b.n	1000723c <_vfiprintf_r+0x78>
10007366:	fb0c 3202 	mla	r2, ip, r2, r3
1000736a:	460c      	mov	r4, r1
1000736c:	2001      	movs	r0, #1
1000736e:	e7a8      	b.n	100072c2 <_vfiprintf_r+0xfe>
10007370:	2300      	movs	r3, #0
10007372:	3401      	adds	r4, #1
10007374:	9305      	str	r3, [sp, #20]
10007376:	4619      	mov	r1, r3
10007378:	f04f 0c0a 	mov.w	ip, #10
1000737c:	4620      	mov	r0, r4
1000737e:	f810 2b01 	ldrb.w	r2, [r0], #1
10007382:	3a30      	subs	r2, #48	@ 0x30
10007384:	2a09      	cmp	r2, #9
10007386:	d903      	bls.n	10007390 <_vfiprintf_r+0x1cc>
10007388:	2b00      	cmp	r3, #0
1000738a:	d0c6      	beq.n	1000731a <_vfiprintf_r+0x156>
1000738c:	9105      	str	r1, [sp, #20]
1000738e:	e7c4      	b.n	1000731a <_vfiprintf_r+0x156>
10007390:	fb0c 2101 	mla	r1, ip, r1, r2
10007394:	4604      	mov	r4, r0
10007396:	2301      	movs	r3, #1
10007398:	e7f0      	b.n	1000737c <_vfiprintf_r+0x1b8>
1000739a:	ab03      	add	r3, sp, #12
1000739c:	9300      	str	r3, [sp, #0]
1000739e:	462a      	mov	r2, r5
100073a0:	4b12      	ldr	r3, [pc, #72]	@ (100073ec <_vfiprintf_r+0x228>)
100073a2:	a904      	add	r1, sp, #16
100073a4:	4630      	mov	r0, r6
100073a6:	f3af 8000 	nop.w
100073aa:	4607      	mov	r7, r0
100073ac:	1c78      	adds	r0, r7, #1
100073ae:	d1d6      	bne.n	1000735e <_vfiprintf_r+0x19a>
100073b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
100073b2:	07d9      	lsls	r1, r3, #31
100073b4:	d405      	bmi.n	100073c2 <_vfiprintf_r+0x1fe>
100073b6:	89ab      	ldrh	r3, [r5, #12]
100073b8:	059a      	lsls	r2, r3, #22
100073ba:	d402      	bmi.n	100073c2 <_vfiprintf_r+0x1fe>
100073bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
100073be:	f7ff fe77 	bl	100070b0 <__retarget_lock_release_recursive>
100073c2:	89ab      	ldrh	r3, [r5, #12]
100073c4:	065b      	lsls	r3, r3, #25
100073c6:	f53f af1f 	bmi.w	10007208 <_vfiprintf_r+0x44>
100073ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
100073cc:	e71e      	b.n	1000720c <_vfiprintf_r+0x48>
100073ce:	ab03      	add	r3, sp, #12
100073d0:	9300      	str	r3, [sp, #0]
100073d2:	462a      	mov	r2, r5
100073d4:	4b05      	ldr	r3, [pc, #20]	@ (100073ec <_vfiprintf_r+0x228>)
100073d6:	a904      	add	r1, sp, #16
100073d8:	4630      	mov	r0, r6
100073da:	f000 f879 	bl	100074d0 <_printf_i>
100073de:	e7e4      	b.n	100073aa <_vfiprintf_r+0x1e6>
100073e0:	10007f0d 	.word	0x10007f0d
100073e4:	10007f17 	.word	0x10007f17
100073e8:	00000000 	.word	0x00000000
100073ec:	1000719f 	.word	0x1000719f
100073f0:	10007f13 	.word	0x10007f13

100073f4 <_printf_common>:
100073f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
100073f8:	4616      	mov	r6, r2
100073fa:	4698      	mov	r8, r3
100073fc:	688a      	ldr	r2, [r1, #8]
100073fe:	690b      	ldr	r3, [r1, #16]
10007400:	f8dd 9020 	ldr.w	r9, [sp, #32]
10007404:	4293      	cmp	r3, r2
10007406:	bfb8      	it	lt
10007408:	4613      	movlt	r3, r2
1000740a:	6033      	str	r3, [r6, #0]
1000740c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
10007410:	4607      	mov	r7, r0
10007412:	460c      	mov	r4, r1
10007414:	b10a      	cbz	r2, 1000741a <_printf_common+0x26>
10007416:	3301      	adds	r3, #1
10007418:	6033      	str	r3, [r6, #0]
1000741a:	6823      	ldr	r3, [r4, #0]
1000741c:	0699      	lsls	r1, r3, #26
1000741e:	bf42      	ittt	mi
10007420:	6833      	ldrmi	r3, [r6, #0]
10007422:	3302      	addmi	r3, #2
10007424:	6033      	strmi	r3, [r6, #0]
10007426:	6825      	ldr	r5, [r4, #0]
10007428:	f015 0506 	ands.w	r5, r5, #6
1000742c:	d106      	bne.n	1000743c <_printf_common+0x48>
1000742e:	f104 0a19 	add.w	sl, r4, #25
10007432:	68e3      	ldr	r3, [r4, #12]
10007434:	6832      	ldr	r2, [r6, #0]
10007436:	1a9b      	subs	r3, r3, r2
10007438:	42ab      	cmp	r3, r5
1000743a:	dc26      	bgt.n	1000748a <_printf_common+0x96>
1000743c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
10007440:	6822      	ldr	r2, [r4, #0]
10007442:	3b00      	subs	r3, #0
10007444:	bf18      	it	ne
10007446:	2301      	movne	r3, #1
10007448:	0692      	lsls	r2, r2, #26
1000744a:	d42b      	bmi.n	100074a4 <_printf_common+0xb0>
1000744c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
10007450:	4641      	mov	r1, r8
10007452:	4638      	mov	r0, r7
10007454:	47c8      	blx	r9
10007456:	3001      	adds	r0, #1
10007458:	d01e      	beq.n	10007498 <_printf_common+0xa4>
1000745a:	6823      	ldr	r3, [r4, #0]
1000745c:	6922      	ldr	r2, [r4, #16]
1000745e:	f003 0306 	and.w	r3, r3, #6
10007462:	2b04      	cmp	r3, #4
10007464:	bf02      	ittt	eq
10007466:	68e5      	ldreq	r5, [r4, #12]
10007468:	6833      	ldreq	r3, [r6, #0]
1000746a:	1aed      	subeq	r5, r5, r3
1000746c:	68a3      	ldr	r3, [r4, #8]
1000746e:	bf0c      	ite	eq
10007470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
10007474:	2500      	movne	r5, #0
10007476:	4293      	cmp	r3, r2
10007478:	bfc4      	itt	gt
1000747a:	1a9b      	subgt	r3, r3, r2
1000747c:	18ed      	addgt	r5, r5, r3
1000747e:	2600      	movs	r6, #0
10007480:	341a      	adds	r4, #26
10007482:	42b5      	cmp	r5, r6
10007484:	d11a      	bne.n	100074bc <_printf_common+0xc8>
10007486:	2000      	movs	r0, #0
10007488:	e008      	b.n	1000749c <_printf_common+0xa8>
1000748a:	2301      	movs	r3, #1
1000748c:	4652      	mov	r2, sl
1000748e:	4641      	mov	r1, r8
10007490:	4638      	mov	r0, r7
10007492:	47c8      	blx	r9
10007494:	3001      	adds	r0, #1
10007496:	d103      	bne.n	100074a0 <_printf_common+0xac>
10007498:	f04f 30ff 	mov.w	r0, #4294967295
1000749c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
100074a0:	3501      	adds	r5, #1
100074a2:	e7c6      	b.n	10007432 <_printf_common+0x3e>
100074a4:	18e1      	adds	r1, r4, r3
100074a6:	1c5a      	adds	r2, r3, #1
100074a8:	2030      	movs	r0, #48	@ 0x30
100074aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
100074ae:	4422      	add	r2, r4
100074b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
100074b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
100074b8:	3302      	adds	r3, #2
100074ba:	e7c7      	b.n	1000744c <_printf_common+0x58>
100074bc:	2301      	movs	r3, #1
100074be:	4622      	mov	r2, r4
100074c0:	4641      	mov	r1, r8
100074c2:	4638      	mov	r0, r7
100074c4:	47c8      	blx	r9
100074c6:	3001      	adds	r0, #1
100074c8:	d0e6      	beq.n	10007498 <_printf_common+0xa4>
100074ca:	3601      	adds	r6, #1
100074cc:	e7d9      	b.n	10007482 <_printf_common+0x8e>
	...

100074d0 <_printf_i>:
100074d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
100074d4:	7e0f      	ldrb	r7, [r1, #24]
100074d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
100074d8:	2f78      	cmp	r7, #120	@ 0x78
100074da:	4691      	mov	r9, r2
100074dc:	4680      	mov	r8, r0
100074de:	460c      	mov	r4, r1
100074e0:	469a      	mov	sl, r3
100074e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
100074e6:	d807      	bhi.n	100074f8 <_printf_i+0x28>
100074e8:	2f62      	cmp	r7, #98	@ 0x62
100074ea:	d80a      	bhi.n	10007502 <_printf_i+0x32>
100074ec:	2f00      	cmp	r7, #0
100074ee:	f000 80d2 	beq.w	10007696 <_printf_i+0x1c6>
100074f2:	2f58      	cmp	r7, #88	@ 0x58
100074f4:	f000 80b9 	beq.w	1000766a <_printf_i+0x19a>
100074f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
100074fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
10007500:	e03a      	b.n	10007578 <_printf_i+0xa8>
10007502:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
10007506:	2b15      	cmp	r3, #21
10007508:	d8f6      	bhi.n	100074f8 <_printf_i+0x28>
1000750a:	a101      	add	r1, pc, #4	@ (adr r1, 10007510 <_printf_i+0x40>)
1000750c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
10007510:	10007569 	.word	0x10007569
10007514:	1000757d 	.word	0x1000757d
10007518:	100074f9 	.word	0x100074f9
1000751c:	100074f9 	.word	0x100074f9
10007520:	100074f9 	.word	0x100074f9
10007524:	100074f9 	.word	0x100074f9
10007528:	1000757d 	.word	0x1000757d
1000752c:	100074f9 	.word	0x100074f9
10007530:	100074f9 	.word	0x100074f9
10007534:	100074f9 	.word	0x100074f9
10007538:	100074f9 	.word	0x100074f9
1000753c:	1000767d 	.word	0x1000767d
10007540:	100075a7 	.word	0x100075a7
10007544:	10007637 	.word	0x10007637
10007548:	100074f9 	.word	0x100074f9
1000754c:	100074f9 	.word	0x100074f9
10007550:	1000769f 	.word	0x1000769f
10007554:	100074f9 	.word	0x100074f9
10007558:	100075a7 	.word	0x100075a7
1000755c:	100074f9 	.word	0x100074f9
10007560:	100074f9 	.word	0x100074f9
10007564:	1000763f 	.word	0x1000763f
10007568:	6833      	ldr	r3, [r6, #0]
1000756a:	1d1a      	adds	r2, r3, #4
1000756c:	681b      	ldr	r3, [r3, #0]
1000756e:	6032      	str	r2, [r6, #0]
10007570:	f104 0642 	add.w	r6, r4, #66	@ 0x42
10007574:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
10007578:	2301      	movs	r3, #1
1000757a:	e09d      	b.n	100076b8 <_printf_i+0x1e8>
1000757c:	6833      	ldr	r3, [r6, #0]
1000757e:	6820      	ldr	r0, [r4, #0]
10007580:	1d19      	adds	r1, r3, #4
10007582:	6031      	str	r1, [r6, #0]
10007584:	0606      	lsls	r6, r0, #24
10007586:	d501      	bpl.n	1000758c <_printf_i+0xbc>
10007588:	681d      	ldr	r5, [r3, #0]
1000758a:	e003      	b.n	10007594 <_printf_i+0xc4>
1000758c:	0645      	lsls	r5, r0, #25
1000758e:	d5fb      	bpl.n	10007588 <_printf_i+0xb8>
10007590:	f9b3 5000 	ldrsh.w	r5, [r3]
10007594:	2d00      	cmp	r5, #0
10007596:	da03      	bge.n	100075a0 <_printf_i+0xd0>
10007598:	232d      	movs	r3, #45	@ 0x2d
1000759a:	426d      	negs	r5, r5
1000759c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
100075a0:	4859      	ldr	r0, [pc, #356]	@ (10007708 <_printf_i+0x238>)
100075a2:	230a      	movs	r3, #10
100075a4:	e011      	b.n	100075ca <_printf_i+0xfa>
100075a6:	6821      	ldr	r1, [r4, #0]
100075a8:	6833      	ldr	r3, [r6, #0]
100075aa:	0608      	lsls	r0, r1, #24
100075ac:	f853 5b04 	ldr.w	r5, [r3], #4
100075b0:	d402      	bmi.n	100075b8 <_printf_i+0xe8>
100075b2:	0649      	lsls	r1, r1, #25
100075b4:	bf48      	it	mi
100075b6:	b2ad      	uxthmi	r5, r5
100075b8:	2f6f      	cmp	r7, #111	@ 0x6f
100075ba:	4853      	ldr	r0, [pc, #332]	@ (10007708 <_printf_i+0x238>)
100075bc:	6033      	str	r3, [r6, #0]
100075be:	bf14      	ite	ne
100075c0:	230a      	movne	r3, #10
100075c2:	2308      	moveq	r3, #8
100075c4:	2100      	movs	r1, #0
100075c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
100075ca:	6866      	ldr	r6, [r4, #4]
100075cc:	60a6      	str	r6, [r4, #8]
100075ce:	2e00      	cmp	r6, #0
100075d0:	bfa2      	ittt	ge
100075d2:	6821      	ldrge	r1, [r4, #0]
100075d4:	f021 0104 	bicge.w	r1, r1, #4
100075d8:	6021      	strge	r1, [r4, #0]
100075da:	b90d      	cbnz	r5, 100075e0 <_printf_i+0x110>
100075dc:	2e00      	cmp	r6, #0
100075de:	d04b      	beq.n	10007678 <_printf_i+0x1a8>
100075e0:	4616      	mov	r6, r2
100075e2:	fbb5 f1f3 	udiv	r1, r5, r3
100075e6:	fb03 5711 	mls	r7, r3, r1, r5
100075ea:	5dc7      	ldrb	r7, [r0, r7]
100075ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
100075f0:	462f      	mov	r7, r5
100075f2:	42bb      	cmp	r3, r7
100075f4:	460d      	mov	r5, r1
100075f6:	d9f4      	bls.n	100075e2 <_printf_i+0x112>
100075f8:	2b08      	cmp	r3, #8
100075fa:	d10b      	bne.n	10007614 <_printf_i+0x144>
100075fc:	6823      	ldr	r3, [r4, #0]
100075fe:	07df      	lsls	r7, r3, #31
10007600:	d508      	bpl.n	10007614 <_printf_i+0x144>
10007602:	6923      	ldr	r3, [r4, #16]
10007604:	6861      	ldr	r1, [r4, #4]
10007606:	4299      	cmp	r1, r3
10007608:	bfde      	ittt	le
1000760a:	2330      	movle	r3, #48	@ 0x30
1000760c:	f806 3c01 	strble.w	r3, [r6, #-1]
10007610:	f106 36ff 	addle.w	r6, r6, #4294967295
10007614:	1b92      	subs	r2, r2, r6
10007616:	6122      	str	r2, [r4, #16]
10007618:	f8cd a000 	str.w	sl, [sp]
1000761c:	464b      	mov	r3, r9
1000761e:	aa03      	add	r2, sp, #12
10007620:	4621      	mov	r1, r4
10007622:	4640      	mov	r0, r8
10007624:	f7ff fee6 	bl	100073f4 <_printf_common>
10007628:	3001      	adds	r0, #1
1000762a:	d14a      	bne.n	100076c2 <_printf_i+0x1f2>
1000762c:	f04f 30ff 	mov.w	r0, #4294967295
10007630:	b004      	add	sp, #16
10007632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10007636:	6823      	ldr	r3, [r4, #0]
10007638:	f043 0320 	orr.w	r3, r3, #32
1000763c:	6023      	str	r3, [r4, #0]
1000763e:	4833      	ldr	r0, [pc, #204]	@ (1000770c <_printf_i+0x23c>)
10007640:	2778      	movs	r7, #120	@ 0x78
10007642:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
10007646:	6823      	ldr	r3, [r4, #0]
10007648:	6831      	ldr	r1, [r6, #0]
1000764a:	061f      	lsls	r7, r3, #24
1000764c:	f851 5b04 	ldr.w	r5, [r1], #4
10007650:	d402      	bmi.n	10007658 <_printf_i+0x188>
10007652:	065f      	lsls	r7, r3, #25
10007654:	bf48      	it	mi
10007656:	b2ad      	uxthmi	r5, r5
10007658:	6031      	str	r1, [r6, #0]
1000765a:	07d9      	lsls	r1, r3, #31
1000765c:	bf44      	itt	mi
1000765e:	f043 0320 	orrmi.w	r3, r3, #32
10007662:	6023      	strmi	r3, [r4, #0]
10007664:	b11d      	cbz	r5, 1000766e <_printf_i+0x19e>
10007666:	2310      	movs	r3, #16
10007668:	e7ac      	b.n	100075c4 <_printf_i+0xf4>
1000766a:	4827      	ldr	r0, [pc, #156]	@ (10007708 <_printf_i+0x238>)
1000766c:	e7e9      	b.n	10007642 <_printf_i+0x172>
1000766e:	6823      	ldr	r3, [r4, #0]
10007670:	f023 0320 	bic.w	r3, r3, #32
10007674:	6023      	str	r3, [r4, #0]
10007676:	e7f6      	b.n	10007666 <_printf_i+0x196>
10007678:	4616      	mov	r6, r2
1000767a:	e7bd      	b.n	100075f8 <_printf_i+0x128>
1000767c:	6833      	ldr	r3, [r6, #0]
1000767e:	6825      	ldr	r5, [r4, #0]
10007680:	6961      	ldr	r1, [r4, #20]
10007682:	1d18      	adds	r0, r3, #4
10007684:	6030      	str	r0, [r6, #0]
10007686:	062e      	lsls	r6, r5, #24
10007688:	681b      	ldr	r3, [r3, #0]
1000768a:	d501      	bpl.n	10007690 <_printf_i+0x1c0>
1000768c:	6019      	str	r1, [r3, #0]
1000768e:	e002      	b.n	10007696 <_printf_i+0x1c6>
10007690:	0668      	lsls	r0, r5, #25
10007692:	d5fb      	bpl.n	1000768c <_printf_i+0x1bc>
10007694:	8019      	strh	r1, [r3, #0]
10007696:	2300      	movs	r3, #0
10007698:	6123      	str	r3, [r4, #16]
1000769a:	4616      	mov	r6, r2
1000769c:	e7bc      	b.n	10007618 <_printf_i+0x148>
1000769e:	6833      	ldr	r3, [r6, #0]
100076a0:	1d1a      	adds	r2, r3, #4
100076a2:	6032      	str	r2, [r6, #0]
100076a4:	681e      	ldr	r6, [r3, #0]
100076a6:	6862      	ldr	r2, [r4, #4]
100076a8:	2100      	movs	r1, #0
100076aa:	4630      	mov	r0, r6
100076ac:	f7f8 fcd8 	bl	10000060 <memchr>
100076b0:	b108      	cbz	r0, 100076b6 <_printf_i+0x1e6>
100076b2:	1b80      	subs	r0, r0, r6
100076b4:	6060      	str	r0, [r4, #4]
100076b6:	6863      	ldr	r3, [r4, #4]
100076b8:	6123      	str	r3, [r4, #16]
100076ba:	2300      	movs	r3, #0
100076bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
100076c0:	e7aa      	b.n	10007618 <_printf_i+0x148>
100076c2:	6923      	ldr	r3, [r4, #16]
100076c4:	4632      	mov	r2, r6
100076c6:	4649      	mov	r1, r9
100076c8:	4640      	mov	r0, r8
100076ca:	47d0      	blx	sl
100076cc:	3001      	adds	r0, #1
100076ce:	d0ad      	beq.n	1000762c <_printf_i+0x15c>
100076d0:	6823      	ldr	r3, [r4, #0]
100076d2:	079b      	lsls	r3, r3, #30
100076d4:	d413      	bmi.n	100076fe <_printf_i+0x22e>
100076d6:	68e0      	ldr	r0, [r4, #12]
100076d8:	9b03      	ldr	r3, [sp, #12]
100076da:	4298      	cmp	r0, r3
100076dc:	bfb8      	it	lt
100076de:	4618      	movlt	r0, r3
100076e0:	e7a6      	b.n	10007630 <_printf_i+0x160>
100076e2:	2301      	movs	r3, #1
100076e4:	4632      	mov	r2, r6
100076e6:	4649      	mov	r1, r9
100076e8:	4640      	mov	r0, r8
100076ea:	47d0      	blx	sl
100076ec:	3001      	adds	r0, #1
100076ee:	d09d      	beq.n	1000762c <_printf_i+0x15c>
100076f0:	3501      	adds	r5, #1
100076f2:	68e3      	ldr	r3, [r4, #12]
100076f4:	9903      	ldr	r1, [sp, #12]
100076f6:	1a5b      	subs	r3, r3, r1
100076f8:	42ab      	cmp	r3, r5
100076fa:	dcf2      	bgt.n	100076e2 <_printf_i+0x212>
100076fc:	e7eb      	b.n	100076d6 <_printf_i+0x206>
100076fe:	2500      	movs	r5, #0
10007700:	f104 0619 	add.w	r6, r4, #25
10007704:	e7f5      	b.n	100076f2 <_printf_i+0x222>
10007706:	bf00      	nop
10007708:	10007f1e 	.word	0x10007f1e
1000770c:	10007f2f 	.word	0x10007f2f

10007710 <__sflush_r>:
10007710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
10007714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10007718:	0716      	lsls	r6, r2, #28
1000771a:	4605      	mov	r5, r0
1000771c:	460c      	mov	r4, r1
1000771e:	d454      	bmi.n	100077ca <__sflush_r+0xba>
10007720:	684b      	ldr	r3, [r1, #4]
10007722:	2b00      	cmp	r3, #0
10007724:	dc02      	bgt.n	1000772c <__sflush_r+0x1c>
10007726:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
10007728:	2b00      	cmp	r3, #0
1000772a:	dd48      	ble.n	100077be <__sflush_r+0xae>
1000772c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
1000772e:	2e00      	cmp	r6, #0
10007730:	d045      	beq.n	100077be <__sflush_r+0xae>
10007732:	2300      	movs	r3, #0
10007734:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
10007738:	682f      	ldr	r7, [r5, #0]
1000773a:	6a21      	ldr	r1, [r4, #32]
1000773c:	602b      	str	r3, [r5, #0]
1000773e:	d030      	beq.n	100077a2 <__sflush_r+0x92>
10007740:	6d62      	ldr	r2, [r4, #84]	@ 0x54
10007742:	89a3      	ldrh	r3, [r4, #12]
10007744:	0759      	lsls	r1, r3, #29
10007746:	d505      	bpl.n	10007754 <__sflush_r+0x44>
10007748:	6863      	ldr	r3, [r4, #4]
1000774a:	1ad2      	subs	r2, r2, r3
1000774c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
1000774e:	b10b      	cbz	r3, 10007754 <__sflush_r+0x44>
10007750:	6c23      	ldr	r3, [r4, #64]	@ 0x40
10007752:	1ad2      	subs	r2, r2, r3
10007754:	2300      	movs	r3, #0
10007756:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
10007758:	6a21      	ldr	r1, [r4, #32]
1000775a:	4628      	mov	r0, r5
1000775c:	47b0      	blx	r6
1000775e:	1c43      	adds	r3, r0, #1
10007760:	89a3      	ldrh	r3, [r4, #12]
10007762:	d106      	bne.n	10007772 <__sflush_r+0x62>
10007764:	6829      	ldr	r1, [r5, #0]
10007766:	291d      	cmp	r1, #29
10007768:	d82b      	bhi.n	100077c2 <__sflush_r+0xb2>
1000776a:	4a2a      	ldr	r2, [pc, #168]	@ (10007814 <__sflush_r+0x104>)
1000776c:	410a      	asrs	r2, r1
1000776e:	07d6      	lsls	r6, r2, #31
10007770:	d427      	bmi.n	100077c2 <__sflush_r+0xb2>
10007772:	2200      	movs	r2, #0
10007774:	6062      	str	r2, [r4, #4]
10007776:	04d9      	lsls	r1, r3, #19
10007778:	6922      	ldr	r2, [r4, #16]
1000777a:	6022      	str	r2, [r4, #0]
1000777c:	d504      	bpl.n	10007788 <__sflush_r+0x78>
1000777e:	1c42      	adds	r2, r0, #1
10007780:	d101      	bne.n	10007786 <__sflush_r+0x76>
10007782:	682b      	ldr	r3, [r5, #0]
10007784:	b903      	cbnz	r3, 10007788 <__sflush_r+0x78>
10007786:	6560      	str	r0, [r4, #84]	@ 0x54
10007788:	6b61      	ldr	r1, [r4, #52]	@ 0x34
1000778a:	602f      	str	r7, [r5, #0]
1000778c:	b1b9      	cbz	r1, 100077be <__sflush_r+0xae>
1000778e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
10007792:	4299      	cmp	r1, r3
10007794:	d002      	beq.n	1000779c <__sflush_r+0x8c>
10007796:	4628      	mov	r0, r5
10007798:	f7ff fca0 	bl	100070dc <_free_r>
1000779c:	2300      	movs	r3, #0
1000779e:	6363      	str	r3, [r4, #52]	@ 0x34
100077a0:	e00d      	b.n	100077be <__sflush_r+0xae>
100077a2:	2301      	movs	r3, #1
100077a4:	4628      	mov	r0, r5
100077a6:	47b0      	blx	r6
100077a8:	4602      	mov	r2, r0
100077aa:	1c50      	adds	r0, r2, #1
100077ac:	d1c9      	bne.n	10007742 <__sflush_r+0x32>
100077ae:	682b      	ldr	r3, [r5, #0]
100077b0:	2b00      	cmp	r3, #0
100077b2:	d0c6      	beq.n	10007742 <__sflush_r+0x32>
100077b4:	2b1d      	cmp	r3, #29
100077b6:	d001      	beq.n	100077bc <__sflush_r+0xac>
100077b8:	2b16      	cmp	r3, #22
100077ba:	d11e      	bne.n	100077fa <__sflush_r+0xea>
100077bc:	602f      	str	r7, [r5, #0]
100077be:	2000      	movs	r0, #0
100077c0:	e022      	b.n	10007808 <__sflush_r+0xf8>
100077c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
100077c6:	b21b      	sxth	r3, r3
100077c8:	e01b      	b.n	10007802 <__sflush_r+0xf2>
100077ca:	690f      	ldr	r7, [r1, #16]
100077cc:	2f00      	cmp	r7, #0
100077ce:	d0f6      	beq.n	100077be <__sflush_r+0xae>
100077d0:	0793      	lsls	r3, r2, #30
100077d2:	680e      	ldr	r6, [r1, #0]
100077d4:	bf08      	it	eq
100077d6:	694b      	ldreq	r3, [r1, #20]
100077d8:	600f      	str	r7, [r1, #0]
100077da:	bf18      	it	ne
100077dc:	2300      	movne	r3, #0
100077de:	eba6 0807 	sub.w	r8, r6, r7
100077e2:	608b      	str	r3, [r1, #8]
100077e4:	f1b8 0f00 	cmp.w	r8, #0
100077e8:	dde9      	ble.n	100077be <__sflush_r+0xae>
100077ea:	6a21      	ldr	r1, [r4, #32]
100077ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
100077ee:	4643      	mov	r3, r8
100077f0:	463a      	mov	r2, r7
100077f2:	4628      	mov	r0, r5
100077f4:	47b0      	blx	r6
100077f6:	2800      	cmp	r0, #0
100077f8:	dc08      	bgt.n	1000780c <__sflush_r+0xfc>
100077fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
100077fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
10007802:	81a3      	strh	r3, [r4, #12]
10007804:	f04f 30ff 	mov.w	r0, #4294967295
10007808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000780c:	4407      	add	r7, r0
1000780e:	eba8 0800 	sub.w	r8, r8, r0
10007812:	e7e7      	b.n	100077e4 <__sflush_r+0xd4>
10007814:	dfbffffe 	.word	0xdfbffffe

10007818 <_fflush_r>:
10007818:	b538      	push	{r3, r4, r5, lr}
1000781a:	690b      	ldr	r3, [r1, #16]
1000781c:	4605      	mov	r5, r0
1000781e:	460c      	mov	r4, r1
10007820:	b913      	cbnz	r3, 10007828 <_fflush_r+0x10>
10007822:	2500      	movs	r5, #0
10007824:	4628      	mov	r0, r5
10007826:	bd38      	pop	{r3, r4, r5, pc}
10007828:	b118      	cbz	r0, 10007832 <_fflush_r+0x1a>
1000782a:	6a03      	ldr	r3, [r0, #32]
1000782c:	b90b      	cbnz	r3, 10007832 <_fflush_r+0x1a>
1000782e:	f7ff fb05 	bl	10006e3c <__sinit>
10007832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10007836:	2b00      	cmp	r3, #0
10007838:	d0f3      	beq.n	10007822 <_fflush_r+0xa>
1000783a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
1000783c:	07d0      	lsls	r0, r2, #31
1000783e:	d404      	bmi.n	1000784a <_fflush_r+0x32>
10007840:	0599      	lsls	r1, r3, #22
10007842:	d402      	bmi.n	1000784a <_fflush_r+0x32>
10007844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10007846:	f7ff fc32 	bl	100070ae <__retarget_lock_acquire_recursive>
1000784a:	4628      	mov	r0, r5
1000784c:	4621      	mov	r1, r4
1000784e:	f7ff ff5f 	bl	10007710 <__sflush_r>
10007852:	6e63      	ldr	r3, [r4, #100]	@ 0x64
10007854:	07da      	lsls	r2, r3, #31
10007856:	4605      	mov	r5, r0
10007858:	d4e4      	bmi.n	10007824 <_fflush_r+0xc>
1000785a:	89a3      	ldrh	r3, [r4, #12]
1000785c:	059b      	lsls	r3, r3, #22
1000785e:	d4e1      	bmi.n	10007824 <_fflush_r+0xc>
10007860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10007862:	f7ff fc25 	bl	100070b0 <__retarget_lock_release_recursive>
10007866:	e7dd      	b.n	10007824 <_fflush_r+0xc>

10007868 <__swbuf_r>:
10007868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000786a:	460e      	mov	r6, r1
1000786c:	4614      	mov	r4, r2
1000786e:	4605      	mov	r5, r0
10007870:	b118      	cbz	r0, 1000787a <__swbuf_r+0x12>
10007872:	6a03      	ldr	r3, [r0, #32]
10007874:	b90b      	cbnz	r3, 1000787a <__swbuf_r+0x12>
10007876:	f7ff fae1 	bl	10006e3c <__sinit>
1000787a:	69a3      	ldr	r3, [r4, #24]
1000787c:	60a3      	str	r3, [r4, #8]
1000787e:	89a3      	ldrh	r3, [r4, #12]
10007880:	071a      	lsls	r2, r3, #28
10007882:	d501      	bpl.n	10007888 <__swbuf_r+0x20>
10007884:	6923      	ldr	r3, [r4, #16]
10007886:	b943      	cbnz	r3, 1000789a <__swbuf_r+0x32>
10007888:	4621      	mov	r1, r4
1000788a:	4628      	mov	r0, r5
1000788c:	f000 f82a 	bl	100078e4 <__swsetup_r>
10007890:	b118      	cbz	r0, 1000789a <__swbuf_r+0x32>
10007892:	f04f 37ff 	mov.w	r7, #4294967295
10007896:	4638      	mov	r0, r7
10007898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000789a:	6823      	ldr	r3, [r4, #0]
1000789c:	6922      	ldr	r2, [r4, #16]
1000789e:	1a98      	subs	r0, r3, r2
100078a0:	6963      	ldr	r3, [r4, #20]
100078a2:	b2f6      	uxtb	r6, r6
100078a4:	4283      	cmp	r3, r0
100078a6:	4637      	mov	r7, r6
100078a8:	dc05      	bgt.n	100078b6 <__swbuf_r+0x4e>
100078aa:	4621      	mov	r1, r4
100078ac:	4628      	mov	r0, r5
100078ae:	f7ff ffb3 	bl	10007818 <_fflush_r>
100078b2:	2800      	cmp	r0, #0
100078b4:	d1ed      	bne.n	10007892 <__swbuf_r+0x2a>
100078b6:	68a3      	ldr	r3, [r4, #8]
100078b8:	3b01      	subs	r3, #1
100078ba:	60a3      	str	r3, [r4, #8]
100078bc:	6823      	ldr	r3, [r4, #0]
100078be:	1c5a      	adds	r2, r3, #1
100078c0:	6022      	str	r2, [r4, #0]
100078c2:	701e      	strb	r6, [r3, #0]
100078c4:	6962      	ldr	r2, [r4, #20]
100078c6:	1c43      	adds	r3, r0, #1
100078c8:	429a      	cmp	r2, r3
100078ca:	d004      	beq.n	100078d6 <__swbuf_r+0x6e>
100078cc:	89a3      	ldrh	r3, [r4, #12]
100078ce:	07db      	lsls	r3, r3, #31
100078d0:	d5e1      	bpl.n	10007896 <__swbuf_r+0x2e>
100078d2:	2e0a      	cmp	r6, #10
100078d4:	d1df      	bne.n	10007896 <__swbuf_r+0x2e>
100078d6:	4621      	mov	r1, r4
100078d8:	4628      	mov	r0, r5
100078da:	f7ff ff9d 	bl	10007818 <_fflush_r>
100078de:	2800      	cmp	r0, #0
100078e0:	d0d9      	beq.n	10007896 <__swbuf_r+0x2e>
100078e2:	e7d6      	b.n	10007892 <__swbuf_r+0x2a>

100078e4 <__swsetup_r>:
100078e4:	b538      	push	{r3, r4, r5, lr}
100078e6:	4b29      	ldr	r3, [pc, #164]	@ (1000798c <__swsetup_r+0xa8>)
100078e8:	4605      	mov	r5, r0
100078ea:	6818      	ldr	r0, [r3, #0]
100078ec:	460c      	mov	r4, r1
100078ee:	b118      	cbz	r0, 100078f8 <__swsetup_r+0x14>
100078f0:	6a03      	ldr	r3, [r0, #32]
100078f2:	b90b      	cbnz	r3, 100078f8 <__swsetup_r+0x14>
100078f4:	f7ff faa2 	bl	10006e3c <__sinit>
100078f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
100078fc:	0719      	lsls	r1, r3, #28
100078fe:	d422      	bmi.n	10007946 <__swsetup_r+0x62>
10007900:	06da      	lsls	r2, r3, #27
10007902:	d407      	bmi.n	10007914 <__swsetup_r+0x30>
10007904:	2209      	movs	r2, #9
10007906:	602a      	str	r2, [r5, #0]
10007908:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000790c:	81a3      	strh	r3, [r4, #12]
1000790e:	f04f 30ff 	mov.w	r0, #4294967295
10007912:	e033      	b.n	1000797c <__swsetup_r+0x98>
10007914:	0758      	lsls	r0, r3, #29
10007916:	d512      	bpl.n	1000793e <__swsetup_r+0x5a>
10007918:	6b61      	ldr	r1, [r4, #52]	@ 0x34
1000791a:	b141      	cbz	r1, 1000792e <__swsetup_r+0x4a>
1000791c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
10007920:	4299      	cmp	r1, r3
10007922:	d002      	beq.n	1000792a <__swsetup_r+0x46>
10007924:	4628      	mov	r0, r5
10007926:	f7ff fbd9 	bl	100070dc <_free_r>
1000792a:	2300      	movs	r3, #0
1000792c:	6363      	str	r3, [r4, #52]	@ 0x34
1000792e:	89a3      	ldrh	r3, [r4, #12]
10007930:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
10007934:	81a3      	strh	r3, [r4, #12]
10007936:	2300      	movs	r3, #0
10007938:	6063      	str	r3, [r4, #4]
1000793a:	6923      	ldr	r3, [r4, #16]
1000793c:	6023      	str	r3, [r4, #0]
1000793e:	89a3      	ldrh	r3, [r4, #12]
10007940:	f043 0308 	orr.w	r3, r3, #8
10007944:	81a3      	strh	r3, [r4, #12]
10007946:	6923      	ldr	r3, [r4, #16]
10007948:	b94b      	cbnz	r3, 1000795e <__swsetup_r+0x7a>
1000794a:	89a3      	ldrh	r3, [r4, #12]
1000794c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
10007950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
10007954:	d003      	beq.n	1000795e <__swsetup_r+0x7a>
10007956:	4621      	mov	r1, r4
10007958:	4628      	mov	r0, r5
1000795a:	f000 f883 	bl	10007a64 <__smakebuf_r>
1000795e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10007962:	f013 0201 	ands.w	r2, r3, #1
10007966:	d00a      	beq.n	1000797e <__swsetup_r+0x9a>
10007968:	2200      	movs	r2, #0
1000796a:	60a2      	str	r2, [r4, #8]
1000796c:	6962      	ldr	r2, [r4, #20]
1000796e:	4252      	negs	r2, r2
10007970:	61a2      	str	r2, [r4, #24]
10007972:	6922      	ldr	r2, [r4, #16]
10007974:	b942      	cbnz	r2, 10007988 <__swsetup_r+0xa4>
10007976:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
1000797a:	d1c5      	bne.n	10007908 <__swsetup_r+0x24>
1000797c:	bd38      	pop	{r3, r4, r5, pc}
1000797e:	0799      	lsls	r1, r3, #30
10007980:	bf58      	it	pl
10007982:	6962      	ldrpl	r2, [r4, #20]
10007984:	60a2      	str	r2, [r4, #8]
10007986:	e7f4      	b.n	10007972 <__swsetup_r+0x8e>
10007988:	2000      	movs	r0, #0
1000798a:	e7f7      	b.n	1000797c <__swsetup_r+0x98>
1000798c:	100200d0 	.word	0x100200d0

10007990 <_raise_r>:
10007990:	291f      	cmp	r1, #31
10007992:	b538      	push	{r3, r4, r5, lr}
10007994:	4605      	mov	r5, r0
10007996:	460c      	mov	r4, r1
10007998:	d904      	bls.n	100079a4 <_raise_r+0x14>
1000799a:	2316      	movs	r3, #22
1000799c:	6003      	str	r3, [r0, #0]
1000799e:	f04f 30ff 	mov.w	r0, #4294967295
100079a2:	bd38      	pop	{r3, r4, r5, pc}
100079a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
100079a6:	b112      	cbz	r2, 100079ae <_raise_r+0x1e>
100079a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
100079ac:	b94b      	cbnz	r3, 100079c2 <_raise_r+0x32>
100079ae:	4628      	mov	r0, r5
100079b0:	f000 f830 	bl	10007a14 <_getpid_r>
100079b4:	4622      	mov	r2, r4
100079b6:	4601      	mov	r1, r0
100079b8:	4628      	mov	r0, r5
100079ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
100079be:	f000 b817 	b.w	100079f0 <_kill_r>
100079c2:	2b01      	cmp	r3, #1
100079c4:	d00a      	beq.n	100079dc <_raise_r+0x4c>
100079c6:	1c59      	adds	r1, r3, #1
100079c8:	d103      	bne.n	100079d2 <_raise_r+0x42>
100079ca:	2316      	movs	r3, #22
100079cc:	6003      	str	r3, [r0, #0]
100079ce:	2001      	movs	r0, #1
100079d0:	e7e7      	b.n	100079a2 <_raise_r+0x12>
100079d2:	2100      	movs	r1, #0
100079d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
100079d8:	4620      	mov	r0, r4
100079da:	4798      	blx	r3
100079dc:	2000      	movs	r0, #0
100079de:	e7e0      	b.n	100079a2 <_raise_r+0x12>

100079e0 <raise>:
100079e0:	4b02      	ldr	r3, [pc, #8]	@ (100079ec <raise+0xc>)
100079e2:	4601      	mov	r1, r0
100079e4:	6818      	ldr	r0, [r3, #0]
100079e6:	f7ff bfd3 	b.w	10007990 <_raise_r>
100079ea:	bf00      	nop
100079ec:	100200d0 	.word	0x100200d0

100079f0 <_kill_r>:
100079f0:	b538      	push	{r3, r4, r5, lr}
100079f2:	4d07      	ldr	r5, [pc, #28]	@ (10007a10 <_kill_r+0x20>)
100079f4:	2300      	movs	r3, #0
100079f6:	4604      	mov	r4, r0
100079f8:	4608      	mov	r0, r1
100079fa:	4611      	mov	r1, r2
100079fc:	602b      	str	r3, [r5, #0]
100079fe:	f7f8 fe57 	bl	100006b0 <_kill>
10007a02:	1c43      	adds	r3, r0, #1
10007a04:	d102      	bne.n	10007a0c <_kill_r+0x1c>
10007a06:	682b      	ldr	r3, [r5, #0]
10007a08:	b103      	cbz	r3, 10007a0c <_kill_r+0x1c>
10007a0a:	6023      	str	r3, [r4, #0]
10007a0c:	bd38      	pop	{r3, r4, r5, pc}
10007a0e:	bf00      	nop
10007a10:	10020420 	.word	0x10020420

10007a14 <_getpid_r>:
10007a14:	f7f8 be44 	b.w	100006a0 <_getpid>

10007a18 <__swhatbuf_r>:
10007a18:	b570      	push	{r4, r5, r6, lr}
10007a1a:	460c      	mov	r4, r1
10007a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10007a20:	2900      	cmp	r1, #0
10007a22:	b096      	sub	sp, #88	@ 0x58
10007a24:	4615      	mov	r5, r2
10007a26:	461e      	mov	r6, r3
10007a28:	da0d      	bge.n	10007a46 <__swhatbuf_r+0x2e>
10007a2a:	89a3      	ldrh	r3, [r4, #12]
10007a2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
10007a30:	f04f 0100 	mov.w	r1, #0
10007a34:	bf14      	ite	ne
10007a36:	2340      	movne	r3, #64	@ 0x40
10007a38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
10007a3c:	2000      	movs	r0, #0
10007a3e:	6031      	str	r1, [r6, #0]
10007a40:	602b      	str	r3, [r5, #0]
10007a42:	b016      	add	sp, #88	@ 0x58
10007a44:	bd70      	pop	{r4, r5, r6, pc}
10007a46:	466a      	mov	r2, sp
10007a48:	f000 f848 	bl	10007adc <_fstat_r>
10007a4c:	2800      	cmp	r0, #0
10007a4e:	dbec      	blt.n	10007a2a <__swhatbuf_r+0x12>
10007a50:	9901      	ldr	r1, [sp, #4]
10007a52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
10007a56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
10007a5a:	4259      	negs	r1, r3
10007a5c:	4159      	adcs	r1, r3
10007a5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
10007a62:	e7eb      	b.n	10007a3c <__swhatbuf_r+0x24>

10007a64 <__smakebuf_r>:
10007a64:	898b      	ldrh	r3, [r1, #12]
10007a66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10007a68:	079d      	lsls	r5, r3, #30
10007a6a:	4606      	mov	r6, r0
10007a6c:	460c      	mov	r4, r1
10007a6e:	d507      	bpl.n	10007a80 <__smakebuf_r+0x1c>
10007a70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
10007a74:	6023      	str	r3, [r4, #0]
10007a76:	6123      	str	r3, [r4, #16]
10007a78:	2301      	movs	r3, #1
10007a7a:	6163      	str	r3, [r4, #20]
10007a7c:	b003      	add	sp, #12
10007a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10007a80:	ab01      	add	r3, sp, #4
10007a82:	466a      	mov	r2, sp
10007a84:	f7ff ffc8 	bl	10007a18 <__swhatbuf_r>
10007a88:	9f00      	ldr	r7, [sp, #0]
10007a8a:	4605      	mov	r5, r0
10007a8c:	4639      	mov	r1, r7
10007a8e:	4630      	mov	r0, r6
10007a90:	f7ff f8bc 	bl	10006c0c <_malloc_r>
10007a94:	b948      	cbnz	r0, 10007aaa <__smakebuf_r+0x46>
10007a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10007a9a:	059a      	lsls	r2, r3, #22
10007a9c:	d4ee      	bmi.n	10007a7c <__smakebuf_r+0x18>
10007a9e:	f023 0303 	bic.w	r3, r3, #3
10007aa2:	f043 0302 	orr.w	r3, r3, #2
10007aa6:	81a3      	strh	r3, [r4, #12]
10007aa8:	e7e2      	b.n	10007a70 <__smakebuf_r+0xc>
10007aaa:	89a3      	ldrh	r3, [r4, #12]
10007aac:	6020      	str	r0, [r4, #0]
10007aae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
10007ab2:	81a3      	strh	r3, [r4, #12]
10007ab4:	9b01      	ldr	r3, [sp, #4]
10007ab6:	e9c4 0704 	strd	r0, r7, [r4, #16]
10007aba:	b15b      	cbz	r3, 10007ad4 <__smakebuf_r+0x70>
10007abc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
10007ac0:	4630      	mov	r0, r6
10007ac2:	f000 f81d 	bl	10007b00 <_isatty_r>
10007ac6:	b128      	cbz	r0, 10007ad4 <__smakebuf_r+0x70>
10007ac8:	89a3      	ldrh	r3, [r4, #12]
10007aca:	f023 0303 	bic.w	r3, r3, #3
10007ace:	f043 0301 	orr.w	r3, r3, #1
10007ad2:	81a3      	strh	r3, [r4, #12]
10007ad4:	89a3      	ldrh	r3, [r4, #12]
10007ad6:	431d      	orrs	r5, r3
10007ad8:	81a5      	strh	r5, [r4, #12]
10007ada:	e7cf      	b.n	10007a7c <__smakebuf_r+0x18>

10007adc <_fstat_r>:
10007adc:	b538      	push	{r3, r4, r5, lr}
10007ade:	4d07      	ldr	r5, [pc, #28]	@ (10007afc <_fstat_r+0x20>)
10007ae0:	2300      	movs	r3, #0
10007ae2:	4604      	mov	r4, r0
10007ae4:	4608      	mov	r0, r1
10007ae6:	4611      	mov	r1, r2
10007ae8:	602b      	str	r3, [r5, #0]
10007aea:	f7f8 fe41 	bl	10000770 <_fstat>
10007aee:	1c43      	adds	r3, r0, #1
10007af0:	d102      	bne.n	10007af8 <_fstat_r+0x1c>
10007af2:	682b      	ldr	r3, [r5, #0]
10007af4:	b103      	cbz	r3, 10007af8 <_fstat_r+0x1c>
10007af6:	6023      	str	r3, [r4, #0]
10007af8:	bd38      	pop	{r3, r4, r5, pc}
10007afa:	bf00      	nop
10007afc:	10020420 	.word	0x10020420

10007b00 <_isatty_r>:
10007b00:	b538      	push	{r3, r4, r5, lr}
10007b02:	4d06      	ldr	r5, [pc, #24]	@ (10007b1c <_isatty_r+0x1c>)
10007b04:	2300      	movs	r3, #0
10007b06:	4604      	mov	r4, r0
10007b08:	4608      	mov	r0, r1
10007b0a:	602b      	str	r3, [r5, #0]
10007b0c:	f7f8 fe40 	bl	10000790 <_isatty>
10007b10:	1c43      	adds	r3, r0, #1
10007b12:	d102      	bne.n	10007b1a <_isatty_r+0x1a>
10007b14:	682b      	ldr	r3, [r5, #0]
10007b16:	b103      	cbz	r3, 10007b1a <_isatty_r+0x1a>
10007b18:	6023      	str	r3, [r4, #0]
10007b1a:	bd38      	pop	{r3, r4, r5, pc}
10007b1c:	10020420 	.word	0x10020420

10007b20 <_init>:
10007b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10007b22:	bf00      	nop
10007b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
10007b26:	bc08      	pop	{r3}
10007b28:	469e      	mov	lr, r3
10007b2a:	4770      	bx	lr

10007b2c <_fini>:
10007b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10007b2e:	bf00      	nop
10007b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
10007b32:	bc08      	pop	{r3}
10007b34:	469e      	mov	lr, r3
10007b36:	4770      	bx	lr

Disassembly of section .startup_copro_fw.Reset_Handler:

10007b38 <Reset_Handler>:
  ldr   sp, =_estack      /* set stack pointer */
10007b38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 10007b70 <LoopForever+0x2>
  movs  r1, #0
10007b3c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
10007b3e:	e003      	b.n	10007b48 <LoopCopyDataInit>

10007b40 <CopyDataInit>:
  ldr  r3, =_sidata
10007b40:	4b0c      	ldr	r3, [pc, #48]	@ (10007b74 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10007b42:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10007b44:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
10007b46:	3104      	adds	r1, #4

10007b48 <LoopCopyDataInit>:
  ldr  r0, =_sdata
10007b48:	480b      	ldr	r0, [pc, #44]	@ (10007b78 <LoopForever+0xa>)
  ldr  r3, =_edata
10007b4a:	4b0c      	ldr	r3, [pc, #48]	@ (10007b7c <LoopForever+0xe>)
  adds  r2, r0, r1
10007b4c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
10007b4e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10007b50:	d3f6      	bcc.n	10007b40 <CopyDataInit>
  ldr  r2, =_sbss
10007b52:	4a0b      	ldr	r2, [pc, #44]	@ (10007b80 <LoopForever+0x12>)
  b  LoopFillZerobss
10007b54:	e002      	b.n	10007b5c <LoopFillZerobss>

10007b56 <FillZerobss>:
  movs  r3, #0
10007b56:	2300      	movs	r3, #0
  str  r3, [r2], #4
10007b58:	f842 3b04 	str.w	r3, [r2], #4

10007b5c <LoopFillZerobss>:
  ldr  r3, = _ebss
10007b5c:	4b09      	ldr	r3, [pc, #36]	@ (10007b84 <LoopForever+0x16>)
  cmp  r2, r3
10007b5e:	429a      	cmp	r2, r3
  bcc  FillZerobss
10007b60:	d3f9      	bcc.n	10007b56 <FillZerobss>
  bl  SystemInit
10007b62:	f7f8 facd 	bl	10000100 <SystemInit>
 bl __libc_init_array
10007b66:	f7ff fa7d 	bl	10007064 <__libc_init_array>
  bl main
10007b6a:	f7f8 faef 	bl	1000014c <main>

10007b6e <LoopForever>:
    b LoopForever
10007b6e:	e7fe      	b.n	10007b6e <LoopForever>
  ldr   sp, =_estack      /* set stack pointer */
10007b70:	10040000 	.word	0x10040000
  ldr  r3, =_sidata
10007b74:	10007f50 	.word	0x10007f50
  ldr  r0, =_sdata
10007b78:	10020000 	.word	0x10020000
  ldr  r3, =_edata
10007b7c:	10020120 	.word	0x10020120
  ldr  r2, =_sbss
10007b80:	100201ac 	.word	0x100201ac
  ldr  r3, = _ebss
10007b84:	10020428 	.word	0x10020428
