[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 135
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv
n<> u<134> t<Top_level_rule> c<1> l<1:1> el<27:1>
  n<> u<1> t<Null_rule> p<134> s<133> l<1:1>
  n<> u<133> t<Source_text> p<134> c<132> l<1:1> el<26:10>
    n<> u<132> t<Description> p<133> c<131> l<1:1> el<26:10>
      n<> u<131> t<Module_declaration> p<132> c<5> l<1:1> el<26:10>
        n<> u<5> t<Module_nonansi_header> p<131> c<2> s<26> l<1:1> el<1:25>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<PreDecodeStage> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:22>
          n<> u<4> t<List_of_ports> p<5> l<1:22> el<1:24>
        n<> u<26> t<Module_item> p<131> c<25> s<46> l<3:1> el<3:36>
          n<> u<25> t<Non_port_module_item> p<26> c<24> l<3:1> el<3:36>
            n<> u<24> t<Module_or_generate_item> p<25> c<23> l<3:1> el<3:36>
              n<> u<23> t<Module_common_item> p<24> c<22> l<3:1> el<3:36>
                n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<3:1> el<3:36>
                  n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<3:1> el<3:36>
                    n<> u<20> t<Data_declaration> p<21> c<19> l<3:1> el<3:36>
                      n<> u<19> t<Type_declaration> p<20> c<17> l<3:1> el<3:36>
                        n<> u<17> t<Data_type> p<19> c<6> s<18> l<3:9> el<3:20>
                          n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:9> el<3:14>
                          n<> u<16> t<Packed_dimension> p<17> c<15> l<3:15> el<3:20>
                            n<> u<15> t<Constant_range> p<16> c<10> l<3:16> el<3:19>
                              n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:16> el<3:17>
                                n<> u<9> t<Constant_primary> p<10> c<8> l<3:16> el<3:17>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<3:16> el<3:17>
                                    n<1> u<7> t<INT_CONST> p<8> l<3:16> el<3:17>
                              n<> u<14> t<Constant_expression> p<15> c<13> l<3:18> el<3:19>
                                n<> u<13> t<Constant_primary> p<14> c<12> l<3:18> el<3:19>
                                  n<> u<12> t<Primary_literal> p<13> c<11> l<3:18> el<3:19>
                                    n<0> u<11> t<INT_CONST> p<12> l<3:18> el<3:19>
                        n<MSHR_IndexPath> u<18> t<STRING_CONST> p<19> l<3:21> el<3:35>
        n<> u<46> t<Module_item> p<131> c<45> s<66> l<5:1> el<8:13>
          n<> u<45> t<Non_port_module_item> p<46> c<44> l<5:1> el<8:13>
            n<> u<44> t<Module_or_generate_item> p<45> c<43> l<5:1> el<8:13>
              n<> u<43> t<Module_common_item> p<44> c<42> l<5:1> el<8:13>
                n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<5:1> el<8:13>
                  n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<5:1> el<8:13>
                    n<> u<40> t<Data_declaration> p<41> c<39> l<5:1> el<8:13>
                      n<> u<39> t<Type_declaration> p<40> c<37> l<5:1> el<8:13>
                        n<> u<37> t<Data_type> p<39> c<28> s<38> l<5:9> el<8:2>
                          n<> u<28> t<Struct_union> p<37> c<27> s<29> l<5:9> el<5:15>
                            n<> u<27> t<Struct_keyword> p<28> l<5:9> el<5:15>
                          n<> u<29> t<Packed_keyword> p<37> s<36> l<5:16> el<5:22>
                          n<> u<36> t<Struct_union_member> p<37> c<32> l<7:5> el<7:27>
                            n<> u<32> t<Data_type_or_void> p<36> c<31> s<35> l<7:5> el<7:19>
                              n<MSHR_IndexPath> u<31> t<Data_type> p<32> c<30> l<7:5> el<7:19>
                                n<MSHR_IndexPath> u<30> t<STRING_CONST> p<31> l<7:5> el<7:19>
                            n<> u<35> t<List_of_variable_decl_assignments> p<36> c<34> l<7:20> el<7:26>
                              n<> u<34> t<Variable_decl_assignment> p<35> c<33> l<7:20> el<7:26>
                                n<mshrID> u<33> t<STRING_CONST> p<34> l<7:20> el<7:26>
                        n<MemOpInfo> u<38> t<STRING_CONST> p<39> l<8:3> el<8:12>
        n<> u<66> t<Module_item> p<131> c<65> s<96> l<10:1> el<13:22>
          n<> u<65> t<Non_port_module_item> p<66> c<64> l<10:1> el<13:22>
            n<> u<64> t<Module_or_generate_item> p<65> c<63> l<10:1> el<13:22>
              n<> u<63> t<Module_common_item> p<64> c<62> l<10:1> el<13:22>
                n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<10:1> el<13:22>
                  n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<10:1> el<13:22>
                    n<> u<60> t<Data_declaration> p<61> c<59> l<10:1> el<13:22>
                      n<> u<59> t<Type_declaration> p<60> c<57> l<10:1> el<13:22>
                        n<> u<57> t<Data_type> p<59> c<48> s<58> l<10:9> el<13:2>
                          n<> u<48> t<Struct_union> p<57> c<47> s<49> l<10:9> el<10:15>
                            n<> u<47> t<Struct_keyword> p<48> l<10:9> el<10:15>
                          n<> u<49> t<Packed_keyword> p<57> s<56> l<10:16> el<10:22>
                          n<> u<56> t<Struct_union_member> p<57> c<52> l<12:5> el<12:25>
                            n<> u<52> t<Data_type_or_void> p<56> c<51> s<55> l<12:5> el<12:14>
                              n<MemOpInfo> u<51> t<Data_type> p<52> c<50> l<12:5> el<12:14>
                                n<MemOpInfo> u<50> t<STRING_CONST> p<51> l<12:5> el<12:14>
                            n<> u<55> t<List_of_variable_decl_assignments> p<56> c<54> l<12:15> el<12:24>
                              n<> u<54> t<Variable_decl_assignment> p<55> c<53> l<12:15> el<12:24>
                                n<memOpInfo> u<53> t<STRING_CONST> p<54> l<12:15> el<12:24>
                        n<MemIssueQueueEntry> u<58> t<STRING_CONST> p<59> l<13:3> el<13:21>
        n<> u<96> t<Module_item> p<131> c<95> s<104> l<15:1> el<19:24>
          n<> u<95> t<Non_port_module_item> p<96> c<94> l<15:1> el<19:24>
            n<> u<94> t<Module_or_generate_item> p<95> c<93> l<15:1> el<19:24>
              n<> u<93> t<Module_common_item> p<94> c<92> l<15:1> el<19:24>
                n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<15:1> el<19:24>
                  n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<15:1> el<19:24>
                    n<> u<90> t<Data_declaration> p<91> c<89> l<15:1> el<19:24>
                      n<> u<89> t<Type_declaration> p<90> c<87> l<15:1> el<19:24>
                        n<> u<87> t<Data_type> p<89> c<68> s<88> l<15:9> el<19:6>
                          n<> u<68> t<Struct_union> p<87> c<67> s<69> l<15:9> el<15:15>
                            n<> u<67> t<Struct_keyword> p<68> l<15:9> el<15:15>
                          n<> u<69> t<Packed_keyword> p<87> s<86> l<15:16> el<15:22>
                          n<> u<86> t<Struct_union_member> p<87> c<82> l<17:9> el<17:44>
                            n<> u<82> t<Data_type_or_void> p<86> c<81> s<85> l<17:9> el<17:35>
                              n<MemIssueQueueEntry> u<81> t<Data_type> p<82> c<70> l<17:9> el<17:35>
                                n<MemIssueQueueEntry> u<70> t<STRING_CONST> p<81> s<80> l<17:9> el<17:27>
                                n<> u<80> t<Packed_dimension> p<81> c<79> l<17:28> el<17:35>
                                  n<> u<79> t<Constant_range> p<80> c<74> l<17:29> el<17:34>
                                    n<> u<74> t<Constant_expression> p<79> c<73> s<78> l<17:29> el<17:30>
                                      n<> u<73> t<Constant_primary> p<74> c<72> l<17:29> el<17:30>
                                        n<> u<72> t<Primary_literal> p<73> c<71> l<17:29> el<17:30>
                                          n<1> u<71> t<INT_CONST> p<72> l<17:29> el<17:30>
                                    n<> u<78> t<Constant_expression> p<79> c<77> l<17:33> el<17:34>
                                      n<> u<77> t<Constant_primary> p<78> c<76> l<17:33> el<17:34>
                                        n<> u<76> t<Primary_literal> p<77> c<75> l<17:33> el<17:34>
                                          n<0> u<75> t<INT_CONST> p<76> l<17:33> el<17:34>
                            n<> u<85> t<List_of_variable_decl_assignments> p<86> c<84> l<17:36> el<17:43>
                              n<> u<84> t<Variable_decl_assignment> p<85> c<83> l<17:36> el<17:43>
                                n<memData> u<83> t<STRING_CONST> p<84> l<17:36> el<17:43>
                        n<ReplayQueueEntry> u<88> t<STRING_CONST> p<89> l<19:7> el<19:23>
        n<> u<104> t<Module_item> p<131> c<103> s<129> l<22:1> el<22:33>
          n<> u<103> t<Port_declaration> p<104> c<102> l<22:1> el<22:32>
            n<> u<102> t<Interface_port_declaration> p<103> c<98> l<22:1> el<22:32>
              n<ReplayQueueEntry> u<98> t<Interface_identifier> p<102> c<97> s<101> l<22:1> el<22:17>
                n<ReplayQueueEntry> u<97> t<STRING_CONST> p<98> l<22:1> el<22:17>
              n<> u<101> t<List_of_interface_identifiers> p<102> c<100> l<22:18> el<22:32>
                n<replayEntryOut> u<100> t<Interface_identifier> p<101> c<99> l<22:18> el<22:32>
                  n<replayEntryOut> u<99> t<STRING_CONST> p<100> l<22:18> el<22:32>
        n<> u<129> t<Module_item> p<131> c<128> s<130> l<24:1> el<24:61>
          n<> u<128> t<Non_port_module_item> p<129> c<127> l<24:1> el<24:61>
            n<> u<127> t<Module_or_generate_item> p<128> c<126> l<24:1> el<24:61>
              n<> u<126> t<Module_common_item> p<127> c<125> l<24:1> el<24:61>
                n<> u<125> t<Continuous_assign> p<126> c<124> l<24:1> el<24:61>
                  n<> u<124> t<List_of_net_assignments> p<125> c<123> l<24:9> el<24:60>
                    n<> u<123> t<Net_assignment> p<124> c<109> l<24:9> el<24:60>
                      n<> u<109> t<Net_lvalue> p<123> c<106> s<122> l<24:9> el<24:15>
                        n<> u<106> t<Ps_or_hierarchical_identifier> p<109> c<105> s<108> l<24:9> el<24:15>
                          n<mshrID> u<105> t<STRING_CONST> p<106> l<24:9> el<24:15>
                        n<> u<108> t<Constant_select> p<109> c<107> l<24:16> el<24:16>
                          n<> u<107> t<Constant_bit_select> p<108> l<24:16> el<24:16>
                      n<> u<122> t<Expression> p<123> c<121> l<24:18> el<24:60>
                        n<> u<121> t<Primary> p<122> c<120> l<24:18> el<24:60>
                          n<> u<120> t<Complex_func_call> p<121> c<110> l<24:18> el<24:60>
                            n<replayEntryOut> u<110> t<STRING_CONST> p<120> s<111> l<24:18> el<24:32>
                            n<memData> u<111> t<STRING_CONST> p<120> s<115> l<24:33> el<24:40>
                            n<> u<115> t<Constant_expression> p<120> c<114> s<116> l<24:41> el<24:42>
                              n<> u<114> t<Constant_primary> p<115> c<113> l<24:41> el<24:42>
                                n<> u<113> t<Primary_literal> p<114> c<112> l<24:41> el<24:42>
                                  n<0> u<112> t<INT_CONST> p<113> l<24:41> el<24:42>
                            n<memOpInfo> u<116> t<STRING_CONST> p<120> s<117> l<24:44> el<24:53>
                            n<mshrID> u<117> t<STRING_CONST> p<120> s<119> l<24:54> el<24:60>
                            n<> u<119> t<Select> p<120> c<118> l<24:60> el<24:60>
                              n<> u<118> t<Bit_select> p<119> l<24:60> el<24:60>
        n<> u<130> t<ENDMODULE> p<131> l<26:1> el<26:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv:1:1: No timescale set for "PreDecodeStage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayBind/dut.sv:1:1: Compile module "work@PreDecodeStage".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               7
ContAssign                                             1
Design                                                 1
HierPath                                               1
LogicTypespec                                          1
Module                                                 1
PackedArrayTypespec                                    2
Range                                                  3
RefObj                                                 4
RefTypespec                                            5
StructTypespec                                         3
StructVar                                              1
TypespecMember                                         3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@PreDecodeStage
  |vpiVariables:
  \_StructVar: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_RefTypespec: (work@PreDecodeStage.replayEntryOut.ReplayQueueEntry), line:22:1, endln:22:17
      |vpiParent:
      \_StructVar: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
      |vpiName:ReplayQueueEntry
      |vpiFullName:work@PreDecodeStage.replayEntryOut.ReplayQueueEntry
      |vpiActual:
      \_StructTypespec: (ReplayQueueEntry), line:15:9, endln:19:6
    |vpiName:replayEntryOut
    |vpiFullName:work@PreDecodeStage.replayEntryOut
    |vpiVisibility:1
  |vpiTypedef:
  \_PackedArrayTypespec: , line:3:9, endln:3:20
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRange:
    \_Range: , line:3:15, endln:3:20
      |vpiParent:
      \_PackedArrayTypespec: , line:3:9, endln:3:20
      |vpiLeftRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:18, endln:3:19
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: (MSHR_IndexPath), line:3:9, endln:3:20
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MSHR_IndexPath
    |vpiRange:
    \_Range: , line:3:15, endln:3:20
      |vpiParent:
      \_LogicTypespec: (MSHR_IndexPath), line:3:9, endln:3:20
      |vpiLeftRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:18, endln:3:19
        |vpiParent:
        \_Range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StructTypespec: (MemOpInfo), line:5:9, endln:8:2
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MemOpInfo
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (mshrID), line:7:20, endln:7:26
      |vpiParent:
      \_StructTypespec: (MemOpInfo), line:5:9, endln:8:2
      |vpiName:mshrID
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.MemOpInfo.mshrID.MSHR_IndexPath), line:7:5, endln:7:19
        |vpiParent:
        \_TypespecMember: (mshrID), line:7:20, endln:7:26
        |vpiName:MSHR_IndexPath
        |vpiFullName:work@PreDecodeStage.MemOpInfo.mshrID.MSHR_IndexPath
        |vpiActual:
        \_LogicTypespec: (MSHR_IndexPath), line:3:9, endln:3:20
  |vpiTypedef:
  \_StructTypespec: (MemIssueQueueEntry), line:10:9, endln:13:2
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:MemIssueQueueEntry
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (memOpInfo), line:12:15, endln:12:24
      |vpiParent:
      \_StructTypespec: (MemIssueQueueEntry), line:10:9, endln:13:2
      |vpiName:memOpInfo
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.MemIssueQueueEntry.memOpInfo.MemOpInfo), line:12:5, endln:12:14
        |vpiParent:
        \_TypespecMember: (memOpInfo), line:12:15, endln:12:24
        |vpiName:MemOpInfo
        |vpiFullName:work@PreDecodeStage.MemIssueQueueEntry.memOpInfo.MemOpInfo
        |vpiActual:
        \_StructTypespec: (MemOpInfo), line:5:9, endln:8:2
  |vpiTypedef:
  \_StructTypespec: (ReplayQueueEntry), line:15:9, endln:19:6
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:ReplayQueueEntry
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (memData), line:17:36, endln:17:43
      |vpiParent:
      \_StructTypespec: (ReplayQueueEntry), line:15:9, endln:19:6
      |vpiName:memData
      |vpiTypespec:
      \_RefTypespec: (work@PreDecodeStage.ReplayQueueEntry.memData.MemIssueQueueEntry), line:17:9, endln:17:35
        |vpiParent:
        \_TypespecMember: (memData), line:17:36, endln:17:43
        |vpiName:MemIssueQueueEntry
        |vpiFullName:work@PreDecodeStage.ReplayQueueEntry.memData.MemIssueQueueEntry
        |vpiActual:
        \_PackedArrayTypespec: , line:17:28, endln:17:35
  |vpiTypedef:
  \_PackedArrayTypespec: , line:17:28, endln:17:35
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRange:
    \_Range: , line:17:28, endln:17:35
      |vpiParent:
      \_PackedArrayTypespec: , line:17:28, endln:17:35
      |vpiLeftRange:
      \_Constant: , line:17:29, endln:17:30
        |vpiParent:
        \_Range: , line:17:28, endln:17:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:33, endln:17:34
        |vpiParent:
        \_Range: , line:17:28, endln:17:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@PreDecodeStage.MemIssueQueueEntry), line:17:9, endln:17:27
      |vpiParent:
      \_PackedArrayTypespec: , line:17:28, endln:17:35
      |vpiName:MemIssueQueueEntry
      |vpiFullName:work@PreDecodeStage.MemIssueQueueEntry
      |vpiActual:
      \_StructTypespec: (MemIssueQueueEntry), line:10:9, endln:13:2
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:3:9, endln:3:20
  |vpiImportTypespec:
  \_LogicTypespec: (MSHR_IndexPath), line:3:9, endln:3:20
  |vpiImportTypespec:
  \_StructTypespec: (MemOpInfo), line:5:9, endln:8:2
  |vpiImportTypespec:
  \_StructTypespec: (MemIssueQueueEntry), line:10:9, endln:13:2
  |vpiImportTypespec:
  \_StructTypespec: (ReplayQueueEntry), line:15:9, endln:19:6
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:17:28, endln:17:35
  |vpiImportTypespec:
  \_StructVar: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.memOpInfo), line:24:44, endln:24:53
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:memOpInfo
    |vpiFullName:work@PreDecodeStage.memOpInfo
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiName:mshrID
    |vpiFullName:work@PreDecodeStage.mshrID
    |vpiNetType:1
  |vpiDefName:work@PreDecodeStage
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.memOpInfo), line:24:44, endln:24:53
  |vpiNet:
  \_LogicNet: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
  |vpiContAssign:
  \_ContAssign: , line:24:9, endln:24:60
    |vpiParent:
    \_Module: work@PreDecodeStage (work@PreDecodeStage), file:${SURELOG_DIR}/tests/PackedArrayBind/dut.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_HierPath: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
      |vpiParent:
      \_ContAssign: , line:24:9, endln:24:60
      |vpiActual:
      \_RefObj: (replayEntryOut), line:24:18, endln:24:32
        |vpiParent:
        \_HierPath: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:replayEntryOut
        |vpiActual:
        \_StructVar: (work@PreDecodeStage.replayEntryOut), line:22:18, endln:22:32
      |vpiActual:
      \_BitSelect: (replayEntryOut.memData[0]), line:24:33, endln:24:40
        |vpiParent:
        \_HierPath: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:replayEntryOut.memData
        |vpiFullName:replayEntryOut.memData[0]
        |vpiActual:
        \_TypespecMember: (memData), line:17:36, endln:17:43
        |vpiIndex:
        \_Constant: , line:24:41, endln:24:42
          |vpiParent:
          \_BitSelect: (replayEntryOut.memData[0]), line:24:33, endln:24:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (memOpInfo), line:24:44, endln:24:53
        |vpiParent:
        \_HierPath: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:memOpInfo
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.memOpInfo), line:24:44, endln:24:53
      |vpiActual:
      \_RefObj: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
        |vpiParent:
        \_HierPath: (replayEntryOut.memData[0].memOpInfo.mshrID), line:24:18, endln:24:60
        |vpiName:mshrID
        |vpiFullName:work@PreDecodeStage.mshrID
        |vpiActual:
        \_LogicNet: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
      |vpiName:replayEntryOut.memData[0].memOpInfo.mshrID
    |vpiLhs:
    \_RefObj: (work@PreDecodeStage.mshrID), line:24:9, endln:24:15
      |vpiParent:
      \_ContAssign: , line:24:9, endln:24:60
      |vpiName:mshrID
      |vpiFullName:work@PreDecodeStage.mshrID
      |vpiActual:
      \_LogicNet: (work@PreDecodeStage.mshrID), line:24:54, endln:24:60
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
