KEY LIBERO "12.100"
KEY CAPTURE "12.100.9.13"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300T_ES"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300T_ES"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "C:\Users\ciaran.lappin\Desktop\Github\PF_MPF300T_ES_Advanced_Devlopment_Kit - Copy\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_BaseDesign"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "PROC_SUBSYSTEM::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAPB3_LIB
COREAXITOAHBL
COREJTAGDEBUG_LIB
CORETIMER_LIB
CORERISCV_AXI4_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCV_AXI4_LIB
ALIAS=CORERISCV_AXI4_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1497360642"
SIZE="4344"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360642"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1485337836"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1485337836"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1485337836"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1485337836"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1485337836"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1485337837"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337836"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLSRAM_PF\2.3.104\COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1497360546"
SIZE="372"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1497360643"
SIZE="2657"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360643"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1497360645"
SIZE="2736"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360645"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1485337838"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1497360645"
SIZE="2919"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360645"
SIZE="442"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="18989"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="115199"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="4247"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="36011"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="1976"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="7051"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="2579"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="1805"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1485337838"
SIZE="1938"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="7801"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="14945"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337838"
SIZE="9084"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
STATE="utd"
TIME="1485337838"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1485337839"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1497360647"
SIZE="2725"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360647"
SIZE="4093"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1485337839"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1485337839"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1497360647"
SIZE="679"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1490973782"
SIZE="9851"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1490973782"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\2.0.102\CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1497360647"
SIZE="371"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1497360647"
SIZE="2315"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1485337839"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1485337839"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1485337839"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1485337839"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1497360649"
SIZE="779"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\CRN_COMMON_pre_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="1370"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\CRN_COMMON_syn_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="1367"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\DLL_pre_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="2238"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\DLL_syn_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="2175"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\HS_IO_CLK_pre_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="234"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\HS_IO_CLK_syn_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="210"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1497360649"
SIZE="1245"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\PLL_pre_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="4028"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.104\PLL_syn_comps.v,hdl"
STATE="utd"
TIME="1490973795"
SIZE="3905"
PARENT="<project>\component\Actel\SgCore\PF_CCC\1.0.104\PF_CCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.100\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1497360650"
SIZE="243"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.107\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1497360553"
SIZE="246"
PARENT="<project>\component\work\AHBL_SRAM\AHBL_SRAM.cxf"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf,actgen_cxf"
STATE="utd"
TIME="1497360640"
SIZE="468"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v,hdl"
STATE="utd"
TIME="1485337827"
SIZE="17843"
PARENT="<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\AHBL_SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1493283232"
SIZE="5880"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\AHBL_SRAM.v,hdl"
STATE="utd"
TIME="1493283230"
SIZE="7186"
PARENT="<project>\component\work\AHBL_SRAM\AHBL_SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\AHBL_SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1493283224"
SIZE="683"
PARENT="<project>\component\work\AHBL_SRAM\AHBL_SRAM.cxf"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v,hdl"
STATE="utd"
TIME="1493283224"
SIZE="14428"
PARENT="<project>\component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\AHBL_SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1493283224"
SIZE="6440"
PARENT="<project>\component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\AHBL_SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\PF_TPSRAM_0\AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1493283230"
SIZE="760"
PARENT="<project>\component\work\AHBL_SRAM\AHBL_SRAM.cxf"
ENDFILE
VALUE "<project>\component\work\AHBL_SRAM\PF_TPSRAM_0\AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1493283230"
SIZE="310617"
PARENT="<project>\component\work\AHBL_SRAM\PF_TPSRAM_0\AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1497360647"
SIZE="18987"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="23014"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9664"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="3671"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="4515"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="5691"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12203"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="18949"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="17225"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="10794"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="17641"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9456"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="8588"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7449"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="20006"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="14343"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="4723"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="4735"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="18929"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="30461"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12149"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="18410"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="14289"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="114444"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="48598"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="14334"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="1937"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="96018"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g5.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="10003"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="5842"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7178"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7608"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="3161"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="29299"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="5969"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="2457"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="21167"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="3008"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="6485"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="6487"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12653"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12071"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7720"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12199"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7096"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="6991"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="6827"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="10333"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12372"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="12374"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9192"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="5744"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="16812"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="17319"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="34332"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="34261"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="128392"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="114256"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="245737"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="13973"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="15926"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="8748"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="14924"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9325"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9325"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="6288"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="15546"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="15852"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="11767"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="10636"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="7784"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9501"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9501"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="174809"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="118496"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="16525"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="22579"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="22731"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="9814"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="13729"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="40058"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="22734"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="19127"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="52009"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v,hdl"
STATE="utd"
TIME="1497360647"
SIZE="142618"
LIBRARY="CORERISCV_AXI4_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="605"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1497360649"
SIZE="1011"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1497360649"
SIZE="2034"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1497360649"
SIZE="4141"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="8116"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="11267"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="2519"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="48866"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="4664"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="9159"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="25214"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="36331"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="4727"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="122540"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="13260"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="14314"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="13965"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="8295"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="21169"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="8867"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1497360649"
SIZE="8981"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PF_CCC_0\PROC_SUBSYSTEM_PF_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1497360649"
SIZE="727"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PF_CCC_0\PROC_SUBSYSTEM_PF_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1497360649"
SIZE="3838"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PF_CCC_0\PROC_SUBSYSTEM_PF_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PF_OSC_0\PROC_SUBSYSTEM_PF_OSC_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1497360650"
SIZE="483"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PF_OSC_0\PROC_SUBSYSTEM_PF_OSC_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1497360650"
SIZE="462"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PF_OSC_0\PROC_SUBSYSTEM_PF_OSC_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf,actgen_cxf"
STATE="utd"
TIME="1497360660"
SIZE="8025"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
STATE="utd"
TIME="1497360650"
SIZE="113943"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v,hdl"
STATE="utd"
TIME="1497360546"
SIZE="12760"
PARENT="<project>\component\work\SRAM\COREAHBLSRAM_PF_0\SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1497360546"
SIZE="6438"
PARENT="<project>\component\work\SRAM\COREAHBLSRAM_PF_0\SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\COREAHBLSRAM_PF_0\SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1497360546"
SIZE="678"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
ENDFILE
VALUE "<project>\component\work\SRAM\PF_TPSRAM_AHB_AXI_0\SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1497360552"
SIZE="766"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
ENDFILE
VALUE "<project>\component\work\SRAM\PF_TPSRAM_AHB_AXI_0\SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1497360552"
SIZE="311109"
PARENT="<project>\component\work\SRAM\PF_TPSRAM_AHB_AXI_0\SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1497360553"
SIZE="5856"
ENDFILE
VALUE "<project>\component\work\SRAM\SRAM.v,hdl"
STATE="utd"
TIME="1497360553"
SIZE="18089"
PARENT="<project>\component\work\SRAM\SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1485358760"
SIZE="435"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\test.pdc,io_pdc"
STATE="utd"
TIME="1485357724"
SIZE="163"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1497360709"
SIZE="2516"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1497360724"
SIZE="716"
ENDFILE
VALUE "<project>\constraint\user.sdc,sdc"
STATE="utd"
TIME="1485354720"
SIZE="286"
ENDFILE
VALUE "<project>\designer\impl1\AHBL_SRAM.ide_des,ide_des"
STATE="utd"
TIME="1494234752"
SIZE="290"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1485358760"
SIZE="904"
ENDFILE
VALUE "<project>\hdl\reset_synchronizer.v,hdl"
STATE="utd"
TIME="1490794928"
SIZE="625"
ENDFILE
VALUE "<project>\hdl\top_pf_spi.v,hdl"
STATE="utd"
TIME="1493894700"
SIZE="1653"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1485337836"
SIZE="1462"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1485337836"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1485337836"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1485337836"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1485337836"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1485337836"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1485337838"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1485337839"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1485337839"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1497360649"
SIZE="2906"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1497360649"
SIZE="13597"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1485337838"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1485337838"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1497360650"
SIZE="1702"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1485337839"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
FILE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST PROC_SUBSYSTEM
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="synplify_L201609M-G5W_patch"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\synplify_L201609M-G5W_patch\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\12_100_9_13_juno\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;PROC_SUBSYSTEM;0
ACTIVEVIEW;PROC_SUBSYSTEM
ENDLIST
LIST ModuleSubBlockList
LIST "AHBL_SRAM::work","component\work\AHBL_SRAM\AHBL_SRAM.v","TRUE","FALSE"
SUBBLOCK "AHBL_SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM::work","component\work\AHBL_SRAM\PF_TPSRAM_0\AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_SRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "AHBL_SRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\AHBL_SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM::work","component\work\AHBL_SRAM\PF_TPSRAM_0\AHBL_SRAM_PF_TPSRAM_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CRN_COMMON::work","component\Actel\SgCore\PF_CCC\1.0.104\CRN_COMMON_syn_comps.v","FALSE","FALSE"
ENDLIST
LIST "DLL::work","component\Actel\SgCore\PF_CCC\1.0.104\DLL_syn_comps.v","FALSE","FALSE"
ENDLIST
LIST "HS_IO_CLK::work","component\Actel\SgCore\PF_CCC\1.0.104\HS_IO_CLK_syn_comps.v","FALSE","FALSE"
ENDLIST
LIST "PF_SPI0::work","hdl\top_pf_spi.v","FALSE","FALSE"
ENDLIST
LIST "PLL::work","component\Actel\SgCore\PF_CCC\1.0.104\PLL_syn_comps.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM::work","component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v","TRUE","FALSE"
SUBBLOCK "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_PF_CCC_0_PF_CCC::work","component\work\PROC_SUBSYSTEM\PF_CCC_0\PROC_SUBSYSTEM_PF_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_PF_OSC_0_PF_OSC::work","component\work\PROC_SUBSYSTEM\PF_OSC_0\PROC_SUBSYSTEM_PF_OSC_0_PF_OSC.v","FALSE","FALSE"
SUBBLOCK "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
SUBBLOCK "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_256::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_256::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_ram256x8_g5::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_ram256x8_g5::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_PF_CCC_0_PF_CCC::work","component\work\PROC_SUBSYSTEM\PF_CCC_0\PROC_SUBSYSTEM_PF_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PLL::work","component\Actel\SgCore\PF_CCC\1.0.104\PLL_syn_comps.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_PF_OSC_0_PF_OSC::work","component\work\PROC_SUBSYSTEM\PF_OSC_0\PROC_SUBSYSTEM_PF_OSC_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "SRAM::work","component\work\SRAM\SRAM.v","TRUE","FALSE"
SUBBLOCK "SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\SRAM\PF_TPSRAM_AHB_AXI_0\SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "SRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\SRAM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\SRAM\PF_TPSRAM_AHB_AXI_0\SRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "top_SPI::work","hdl\top_pf_spi.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBL::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBLAPB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB2APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ASYNC_FIFO::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ROUTER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_router_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ARBITER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_arbiter_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE_DATA_ARRAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache_data_array_g5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_UNIT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_unit.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FLOW_THROUGH_SERIALIZER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_HELLA_CACHE_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FLOW_THROUGH_SERIALIZER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_flow_through_serializer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_5::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_6::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TO_CLIENT_STATELESS_BRIDGE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_METADATA_ARRAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ID_MAPPER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_id_mapper.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_IO_UNWRAPPER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_io_unwrapper.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TO_CLIENT_STATELESS_BRIDGE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_to_client_stateless_bridge.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_MEMORY_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_ported_tile_link_crossbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BASIC_BUS_4::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_basic_bus_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MANAGER_TILE_LINK_NETWORK_PORT_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_manager_tile_link_network_port_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_9::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ALU::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_alu.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FRONTEND::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_HELLA_CACHE_ARBITER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_8::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_3::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_ENQUEUER_2::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_enqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_MEMORY_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_memory_interconnect.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_ARBITER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CLIENT_UNCACHED_TILE_LINK_IO_CROSSBAR_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TLB::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tlb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_top.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_UNCORE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_uncore.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_debug_module.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LEVEL_GATEWAY::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_level_gateway.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_nasti_io_tile_link_io_converter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_OUTER_MEMORY_SYSTEM::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_outer_memory_system.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_prci.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_10::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_12::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_13::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_QUEUE_14::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TILE_LINK_RECURSIVE_INTERCONNECT::CORERISCV_AXI4_LIB","component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_tile_link_recursive_interconnect.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\test.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
VALUE "constraint\user.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
