LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity REG8 is
    port (
        x : in std_logic_vector(7 downto 0);
        EN : in std_logic;
        CLK : in std_logic;
        y : out std_logic_vector(7 downto 0)
    );
end entity REG8;
architecture clk of REG8 is
    
begin
    
    reg_proc: process(clk)
    begin
        if rising_edge(clk) then
            if EN = '1' then
                x <= y;
            end if
        end if;
    end process reg_proc;
    
end architecture clk;
