

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'
================================================================
* Date:           Wed Sep  4 19:39:29 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.055 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  2.548 us|  2.548 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2_VITIS_LOOP_56_3  |      770|      770|         4|          1|          1|   768|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     184|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     184|     235|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1073_fu_152_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln886_fu_178_p2      |         +|   0|  0|   9|           2|           1|
    |j_V_fu_192_p2            |         +|   0|  0|  16|           9|           1|
    |ret_V_fu_218_p2          |         +|   0|  0|  17|          10|          10|
    |icmp_ln1073_1_fu_164_p2  |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln1073_fu_146_p2    |      icmp|   0|  0|  11|          10|          10|
    |select_ln42_1_fu_184_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln42_fu_170_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  94|          53|          38|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_k_V_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_rhs_load             |  14|          3|    9|         27|
    |indvar_flatten_fu_72                  |   9|          2|   10|         20|
    |k_V_fu_68                             |   9|          2|    2|          4|
    |rhs_fu_64                             |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  77|         17|   44|         97|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gamma_lut_load_reg_285            |   8|   0|    8|          0|
    |indvar_flatten_fu_72              |  10|   0|   10|          0|
    |j_V_reg_275                       |   9|   0|    9|          0|
    |k_V_fu_68                         |   2|   0|    2|          0|
    |rhs_fu_64                         |   9|   0|    9|          0|
    |select_ln42_1_reg_270             |   2|   0|    2|          0|
    |select_ln42_reg_264               |   9|   0|    9|          0|
    |select_ln42_1_reg_270             |  64|  32|    2|          0|
    |select_ln42_reg_264               |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 184|  64|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3|  return value|
|gamma_lut_address0  |  out|   10|   ap_memory|                                                                      gamma_lut|         array|
|gamma_lut_ce0       |  out|    1|   ap_memory|                                                                      gamma_lut|         array|
|gamma_lut_q0        |   in|    8|   ap_memory|                                                                      gamma_lut|         array|
|lut_p_address0      |  out|    8|   ap_memory|                                                                          lut_p|         array|
|lut_p_ce0           |  out|    1|   ap_memory|                                                                          lut_p|         array|
|lut_p_we0           |  out|    1|   ap_memory|                                                                          lut_p|         array|
|lut_p_d0            |  out|    8|   ap_memory|                                                                          lut_p|         array|
|lut_p_1_address0    |  out|    8|   ap_memory|                                                                        lut_p_1|         array|
|lut_p_1_ce0         |  out|    1|   ap_memory|                                                                        lut_p_1|         array|
|lut_p_1_we0         |  out|    1|   ap_memory|                                                                        lut_p_1|         array|
|lut_p_1_d0          |  out|    8|   ap_memory|                                                                        lut_p_1|         array|
|lut_p_2_address0    |  out|    8|   ap_memory|                                                                        lut_p_2|         array|
|lut_p_2_ce0         |  out|    1|   ap_memory|                                                                        lut_p_2|         array|
|lut_p_2_we0         |  out|    1|   ap_memory|                                                                        lut_p_2|         array|
|lut_p_2_d0          |  out|    8|   ap_memory|                                                                        lut_p_2|         array|
+--------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

