<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>T.I.M | Hardware Documentation: /home/ben/Documents/Projects/tim/hw/instructions.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="style.css" rel="stylesheet" type="text/css"/>
<style type="text/css">
#nav-tree {
    background-image : none;
    background-color : white;
}
#nav-tree .selected{
    background-image : none;
    background-color : #222222;
    color : white;
}
#nav-sync{
    display:none;
}
#nav-tree .item{
    margin: 7px;
    padding: 3px;
    padding-right:0px;
    padding-left:0px;
    margin-right:0px;
    margin-left:0px;
}
#nav-tree .label{
    font-size : 14px;
}
#MSearchBox{
    display:none;
}
.ui-resizable-e{
    background-color: silver;
    background-image: none;
}
#titlearea table{
    width:100%;
}
#projectname{
    text-align: center;
}
#projectlogo{
    width:80px;
}
.head-navbar{
    width:270px;
    padding-right:12px;
}
.head-navbar ul {
    list-style:none;
    height:40px;
    padding:0;
    background: #eee;
    background: -moz-linear-gradient(top, #f8f8f8 0%, #dddddd 100%);
    background: -webkit-gradient(linear, left top, left bottom, color-stop(0%,#f8f8f8), color-stop(100%,#dddddd));
    background: -webkit-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -o-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -ms-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    border-radius:5px;
    border:1px solid #d2d2d2;
    box-shadow:inset #fff 0 1px 0, inset rgba(0,0,0,0.03) 0 -1px 0;
    width:270px;
}
.head-navbar li {
    width:89px;
    float:left;
    border-right:1px solid #d2d2d2;
    height:40px;
}
.head-navbar ul a {
    line-height:1;
    font-size:11px;
    color:#999;
    display:block;
    text-align:center;
    padding-top:6px;
    height:40px;
}
.head-navbar ul li + li {
      width:88px;
        border-left:1px solid #fff;
}
.head-navbar ul li + li + li {
      border-right:none;
        width:89px;
}
.head-navbar ul a strong {
      font-size:14px;
        display:block;
          color:#222;
}
</style>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="">
  <td id="projectlogo"><img alt="Logo" height="55px" style="padding:3px;" src="logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">T.I.M | Hardware Documentation
   </div>
  </td>
  <td class="head-navbar">
    <ul>
        <li><a href="../isa/index.html">Instruction Set<strong>Architecture</strong></a></li>
        <li><a href="../hw/index.html">Documentation<strong>Hardware</strong></a></li>
        <li><a href="../sw/index.html">Documentation<strong>Software</strong></a></li>
    </ul>
  </td>
   <td style="width:0px;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('instructions_8vhdl_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">instructions.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="instructions_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="vhdlkeyword">use </span>ieee.std_logic_1164.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="vhdlkeyword">use </span>ieee.numeric_std.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classtim__common.html">tim_common</a>.opcode_length;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="namespacetim__instructions.html">   16</a></span>&#160;<span class="keywordflow">package </span><a class="code" href="classtim__instructions.html">tim_instructions</a> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a1e9ac9192362f4d1b65cd29426212c44">   19</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a1e9ac9192362f4d1b65cd29426212c44">opcode_LOADR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a95ed8bb7e32496a65ba0df26936e460c">   22</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a95ed8bb7e32496a65ba0df26936e460c">opcode_length_LOADR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2c7d76c5e14d9226e6d5bc3f5f19b18c">   25</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2c7d76c5e14d9226e6d5bc3f5f19b18c">opcode_LOADI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2c92883ecc38cdcfad5bcc7230fc4afe">   28</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2c92883ecc38cdcfad5bcc7230fc4afe">opcode_length_LOADI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ab4945d0236f77aca1fd1723210d89bae">   31</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ab4945d0236f77aca1fd1723210d89bae">opcode_STORI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classtim__instructions.html#af9c50280ea986e297d684697b2a49881">   34</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#af9c50280ea986e297d684697b2a49881">opcode_length_STORI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a1f9783ab3a78bf5ddb83e6eeb678fc24">   37</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a1f9783ab3a78bf5ddb83e6eeb678fc24">opcode_STORR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a907a55013e1241c4a92668348fbd2ef2">   40</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a907a55013e1241c4a92668348fbd2ef2">opcode_length_STORR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7aafc6fcc65687559e3b7f4ec4e5345a">   43</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7aafc6fcc65687559e3b7f4ec4e5345a">opcode_PUSH</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ad3d0cb8969482e68fdbb9ceb9126b7a4">   46</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ad3d0cb8969482e68fdbb9ceb9126b7a4">opcode_length_PUSH</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aa9ca749f5a366985a4082de1a722a89d">   49</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aa9ca749f5a366985a4082de1a722a89d">opcode_POP</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a674557eaaf7e6b3423ea069514381bd0">   52</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a674557eaaf7e6b3423ea069514381bd0">opcode_length_POP</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a09e4d0d5caa9c672938b59cb358374ba">   55</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a09e4d0d5caa9c672938b59cb358374ba">opcode_MOVR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2acdb7b9f197694f113501d3ae59b85d">   58</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2acdb7b9f197694f113501d3ae59b85d">opcode_length_MOVR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a9e383e666fa7524a545e025c303796e5">   61</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a9e383e666fa7524a545e025c303796e5">opcode_MOVI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classtim__instructions.html#af311c29f3bd058e974be7fa98dfa881a">   64</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#af311c29f3bd058e974be7fa98dfa881a">opcode_length_MOVI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7380c34aa1131684fd71f11897bb7877">   67</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7380c34aa1131684fd71f11897bb7877">opcode_JUMPR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a4235ce3971dd81a01dc29e7cad26af21">   70</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a4235ce3971dd81a01dc29e7cad26af21">opcode_length_JUMPR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a926e1bd5655229ca7ecefb739a364e80">   73</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a926e1bd5655229ca7ecefb739a364e80">opcode_JUMPI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aab5340aae6da56da767ca151f9bdfbb1">   76</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aab5340aae6da56da767ca151f9bdfbb1">opcode_length_JUMPI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a550e5cda81c0706996056cf4bec34f9d">   79</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a550e5cda81c0706996056cf4bec34f9d">opcode_CALLR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a983ed69ec6a59744c4782e888fd47939">   82</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a983ed69ec6a59744c4782e888fd47939">opcode_length_CALLR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a4f859719a3c469cb4106f2b8602c0210">   85</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a4f859719a3c469cb4106f2b8602c0210">opcode_CALLI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aa75633587ce84fac35984478383d070d">   88</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aa75633587ce84fac35984478383d070d">opcode_length_CALLI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a6f48dd0fc5ad6a46b22864087548803c">   91</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a6f48dd0fc5ad6a46b22864087548803c">opcode_RETURN</a></span><span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a92473afe111279635a6f4c14b44b698c">   94</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a92473afe111279635a6f4c14b44b698c">opcode_length_RETURN</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a382f2e0642d78e6b9f3a88e3f879e85e">   97</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a382f2e0642d78e6b9f3a88e3f879e85e">opcode_TEST</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a995ffb6070f87fb06a87a7559719be4e">  100</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a995ffb6070f87fb06a87a7559719be4e">opcode_length_TEST</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a9882ccca6bc43d7c12c1950772dfecba">  103</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a9882ccca6bc43d7c12c1950772dfecba">opcode_HALT</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aba51d87adc47467866608c6958a5786c">  106</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aba51d87adc47467866608c6958a5786c">opcode_length_HALT</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a95d2be0ede5cd6063b9ba93f2ed2d8e6">  109</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a95d2be0ede5cd6063b9ba93f2ed2d8e6">opcode_ANDR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a3953dc449178c1377430b2c531c7ecd9">  112</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a3953dc449178c1377430b2c531c7ecd9">opcode_length_ANDR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2cd5b4e4b066d422066a3d91cf7786b1">  115</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2cd5b4e4b066d422066a3d91cf7786b1">opcode_NANDR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a1a2c51945e53d4739ac88c272cd91ad4">  118</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a1a2c51945e53d4739ac88c272cd91ad4">opcode_length_NANDR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a3ad80d7152478eb6c1c383fa6b2d759d">  121</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a3ad80d7152478eb6c1c383fa6b2d759d">opcode_ORR</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ac12304baa826cd05b8b5587c61894bf3">  124</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ac12304baa826cd05b8b5587c61894bf3">opcode_length_ORR</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ae60e737d5296ca13634ac1d78b9d8730">  127</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ae60e737d5296ca13634ac1d78b9d8730">opcode_NORR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ac7cd15a637cbaa031b81d004022a7031">  130</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ac7cd15a637cbaa031b81d004022a7031">opcode_length_NORR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a025a0805cb699fe818efc5d15771223d">  133</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a025a0805cb699fe818efc5d15771223d">opcode_XORR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a1fa1176fea2d3ea55dc59c8f1212655c">  136</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a1fa1176fea2d3ea55dc59c8f1212655c">opcode_length_XORR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a112e98bf051142b9e69afca71c999405">  139</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a112e98bf051142b9e69afca71c999405">opcode_LSLR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a3dd210559ceb0012cf0022eac44cb8f2">  142</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a3dd210559ceb0012cf0022eac44cb8f2">opcode_length_LSLR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a64dbf820984f4bf37fbf34a307e18b06">  145</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a64dbf820984f4bf37fbf34a307e18b06">opcode_LSRR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7e3cec69b5326f11b176f1c2e393a82e">  148</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7e3cec69b5326f11b176f1c2e393a82e">opcode_length_LSRR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aa9b8ec08f67178f1c335957a84c332a0">  151</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aa9b8ec08f67178f1c335957a84c332a0">opcode_NOTR</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a3ee086c1ba9dd4adb7c798ae0170f615">  154</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a3ee086c1ba9dd4adb7c798ae0170f615">opcode_length_NOTR</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a20f5524ed81d9780cf950f9d91265c7e">  157</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a20f5524ed81d9780cf950f9d91265c7e">opcode_ANDI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a679264bb3b4c3f9b347b04218e3fce02">  160</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a679264bb3b4c3f9b347b04218e3fce02">opcode_length_ANDI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2d8eb8a0c1962363d67795fe440ac23a">  163</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2d8eb8a0c1962363d67795fe440ac23a">opcode_NANDI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a9fa550c440be3a8a7361339284221cb4">  166</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a9fa550c440be3a8a7361339284221cb4">opcode_length_NANDI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a020442542ed73c80dbe4607a8e2f1d2b">  169</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a020442542ed73c80dbe4607a8e2f1d2b">opcode_ORI</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a9f08cf9e52d60fe219d172911a406c28">  172</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a9f08cf9e52d60fe219d172911a406c28">opcode_length_ORI</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2ff1264c5f0e6f39c6fa4d585201ed08">  175</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2ff1264c5f0e6f39c6fa4d585201ed08">opcode_NORI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classtim__instructions.html#adc92ca44c6e8f5c4efa70856032334d6">  178</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#adc92ca44c6e8f5c4efa70856032334d6">opcode_length_NORI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7cef5eb4dc9821e1a82ced95db3aa741">  181</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7cef5eb4dc9821e1a82ced95db3aa741">opcode_XORI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a826fc16edab9fb44623dcfc9d02ece2d">  184</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a826fc16edab9fb44623dcfc9d02ece2d">opcode_length_XORI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a768cab2452607d7e868819c5903f734e">  187</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a768cab2452607d7e868819c5903f734e">opcode_LSLI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ac4929f0133cdd8c693b3ffc5c90817f3">  190</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ac4929f0133cdd8c693b3ffc5c90817f3">opcode_length_LSLI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ae30b1d974b76ce3131eacd58f0a73126">  193</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ae30b1d974b76ce3131eacd58f0a73126">opcode_LSRI</a></span>  <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a565c99c80a138c7f30aeccc7084cd8e7">  196</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a565c99c80a138c7f30aeccc7084cd8e7">opcode_length_LSRI</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a51219d717707ada0dd109774695377ee">  199</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a51219d717707ada0dd109774695377ee">opcode_IADDI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a949323a8db5583939f819fbd1744555d">  202</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a949323a8db5583939f819fbd1744555d">opcode_length_IADDI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a4bebcc4375fe36ca880945fb0feaec22">  205</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a4bebcc4375fe36ca880945fb0feaec22">opcode_ISUBI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classtim__instructions.html#adbcf5cc49b59e9cf7fd6380ba788e7e4">  208</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#adbcf5cc49b59e9cf7fd6380ba788e7e4">opcode_length_ISUBI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a74093985e355be49cd7236d5a1a46930">  211</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a74093985e355be49cd7236d5a1a46930">opcode_IMULI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7aca6fd082979b31608cfcf562f54b88">  214</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7aca6fd082979b31608cfcf562f54b88">opcode_length_IMULI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ac3e66064635e6677f05002b8bbafd922">  217</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ac3e66064635e6677f05002b8bbafd922">opcode_IDIVI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a1e21ca65e62d979e2c2d6513bfa34044">  220</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a1e21ca65e62d979e2c2d6513bfa34044">opcode_length_IDIVI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ac98130afc769cbaff82be2f1863a0a69">  223</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ac98130afc769cbaff82be2f1863a0a69">opcode_IASRI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ad943c795e7a718c74930a9999030a4d8">  226</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ad943c795e7a718c74930a9999030a4d8">opcode_length_IASRI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aca5df36e2d67ba5c55960118cc4627a9">  229</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aca5df36e2d67ba5c55960118cc4627a9">opcode_IADDR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a44965832f5a953f2fb424e99f4cec1a4">  232</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a44965832f5a953f2fb424e99f4cec1a4">opcode_length_IADDR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a128f5a7ac2fc0803fdc12fff31c6243e">  235</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a128f5a7ac2fc0803fdc12fff31c6243e">opcode_ISUBR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a7c17841bc6a23709467e426647022695">  238</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a7c17841bc6a23709467e426647022695">opcode_length_ISUBR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a9c3aba6803fe64f806386cff1606fe4f">  241</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a9c3aba6803fe64f806386cff1606fe4f">opcode_IMULR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2aec167ad3cd72d30cbcc061a85af1e7">  244</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2aec167ad3cd72d30cbcc061a85af1e7">opcode_length_IMULR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classtim__instructions.html#af7efb940d0286e1d260fb723a27d57d0">  247</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#af7efb940d0286e1d260fb723a27d57d0">opcode_IDIVR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classtim__instructions.html#abc143bf95240c7bb89890f140db9934a">  250</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#abc143bf95240c7bb89890f140db9934a">opcode_length_IDIVR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a47eb84629daef0eb55e23485ed144c0c">  253</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a47eb84629daef0eb55e23485ed144c0c">opcode_IASRR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a8083d33528a367cdfd4be6344b4996ca">  256</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a8083d33528a367cdfd4be6344b4996ca">opcode_length_IASRR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a79bdee29284ffc64584a0d41d413c107">  259</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a79bdee29284ffc64584a0d41d413c107">opcode_FADDI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a825d9b194f58c9e007df0021ec26c1de">  262</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a825d9b194f58c9e007df0021ec26c1de">opcode_length_FADDI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a6ad48f7f00b6fd73a2d3a51f429833b9">  265</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a6ad48f7f00b6fd73a2d3a51f429833b9">opcode_FSUBI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a17df34999f99eacb8c71cff584225442">  268</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a17df34999f99eacb8c71cff584225442">opcode_length_FSUBI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a92ade0f4849e638aa8b99dc2865a8e39">  271</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a92ade0f4849e638aa8b99dc2865a8e39">opcode_FMULI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a2c79938361e108f881344a1a19c21182">  274</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a2c79938361e108f881344a1a19c21182">opcode_length_FMULI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ad00bbcd1d526cce2896628cbc0350e9c">  277</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ad00bbcd1d526cce2896628cbc0350e9c">opcode_FDIVI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a406fceb56e77fffe3a8230adeaf97ad7">  280</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a406fceb56e77fffe3a8230adeaf97ad7">opcode_length_FDIVI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classtim__instructions.html#af42258bfa3cc2af617257c3e0ef16834">  283</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#af42258bfa3cc2af617257c3e0ef16834">opcode_FASRI</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classtim__instructions.html#af4d1ea35d6aa66437fa98d8e76569ba1">  286</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#af4d1ea35d6aa66437fa98d8e76569ba1">opcode_length_FASRI</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a181631c2c935b979474a69c6b1af7c1b">  289</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a181631c2c935b979474a69c6b1af7c1b">opcode_FADDR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aab8fb0c9537d9dd2e6e503f3e6551c5a">  292</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aab8fb0c9537d9dd2e6e503f3e6551c5a">opcode_length_FADDR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a4feaa6e1c2e11dfcb4a5307949097cfa">  295</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a4feaa6e1c2e11dfcb4a5307949097cfa">opcode_FSUBR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aeb3048694d1ef3b2c24dd008b7257e43">  298</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aeb3048694d1ef3b2c24dd008b7257e43">opcode_length_FSUBR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a90a21062f6e001b3128db343240d9af0">  301</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a90a21062f6e001b3128db343240d9af0">opcode_FMULR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a6b61970108fcdd6d5e884dcd53660f2a">  304</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a6b61970108fcdd6d5e884dcd53660f2a">opcode_length_FMULR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a93bef7b1bedd8bd5c16d4b6df5814380">  307</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a93bef7b1bedd8bd5c16d4b6df5814380">opcode_FDIVR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classtim__instructions.html#aeefcf26793d53c2950e07ffc281d08cb">  310</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#aeefcf26793d53c2950e07ffc281d08cb">opcode_length_FDIVR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classtim__instructions.html#ad56388c00446e63d04f98ac0a243ddeb">  313</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#ad56388c00446e63d04f98ac0a243ddeb">opcode_FASRR</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">opcode_length</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">opcode_length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classtim__instructions.html#a5a2913b9dfa804676f53f440a1e24d1a">  316</a></span>&#160;    <span class="vhdlkeyword">constant</span> <span class="vhdlchar"><a class="code" href="classtim__instructions.html#a5a2913b9dfa804676f53f440a1e24d1a">opcode_length_FASRR</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">package</span>;</div>
<div class="ttc" id="classtim__instructions_html_a9f08cf9e52d60fe219d172911a406c28"><div class="ttname"><a href="classtim__instructions.html#a9f08cf9e52d60fe219d172911a406c28">tim_instructions.opcode_length_ORI</a></div><div class="ttdeci">integer  :=4 opcode_length_ORI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00172">instructions.vhdl:172</a></div></div>
<div class="ttc" id="classtim__instructions_html_a020442542ed73c80dbe4607a8e2f1d2b"><div class="ttname"><a href="classtim__instructions.html#a020442542ed73c80dbe4607a8e2f1d2b">tim_instructions.opcode_ORI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ORI</div><div class="ttdoc">Bitwise OR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00169">instructions.vhdl:169</a></div></div>
<div class="ttc" id="classtim__instructions_html_a907a55013e1241c4a92668348fbd2ef2"><div class="ttname"><a href="classtim__instructions.html#a907a55013e1241c4a92668348fbd2ef2">tim_instructions.opcode_length_STORR</a></div><div class="ttdeci">integer  :=4 opcode_length_STORR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00040">instructions.vhdl:40</a></div></div>
<div class="ttc" id="classtim__instructions_html"><div class="ttname"><a href="classtim__instructions.html">tim_instructions</a></div><div class="ttdoc">Package that contains declarations and definitions for all instruction opcodes and their lengths...</div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00016">instructions.vhdl:16</a></div></div>
<div class="ttc" id="classtim__instructions_html_ae30b1d974b76ce3131eacd58f0a73126"><div class="ttname"><a href="classtim__instructions.html#ae30b1d974b76ce3131eacd58f0a73126">tim_instructions.opcode_LSRI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LSRI</div><div class="ttdoc">Logical shift right the bits in register X by the immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00193">instructions.vhdl:193</a></div></div>
<div class="ttc" id="classtim__instructions_html_a382f2e0642d78e6b9f3a88e3f879e85e"><div class="ttname"><a href="classtim__instructions.html#a382f2e0642d78e6b9f3a88e3f879e85e">tim_instructions.opcode_TEST</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_TEST</div><div class="ttdoc">Test two general or special registers and set comparison bits. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00097">instructions.vhdl:97</a></div></div>
<div class="ttc" id="classtim__instructions_html_a74093985e355be49cd7236d5a1a46930"><div class="ttname"><a href="classtim__instructions.html#a74093985e355be49cd7236d5a1a46930">tim_instructions.opcode_IMULI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IMULI</div><div class="ttdoc">Integer Multiply register X by immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00211">instructions.vhdl:211</a></div></div>
<div class="ttc" id="classtim__common_html"><div class="ttname"><a href="classtim__common.html">tim_common</a></div><div class="ttdoc">Package header for all constants, functions and types used in TIM. </div><div class="ttdef"><b>Definition:</b> <a href="common_8vhdl_source.html#l00014">common.vhdl:14</a></div></div>
<div class="ttc" id="classtim__instructions_html_a64dbf820984f4bf37fbf34a307e18b06"><div class="ttname"><a href="classtim__instructions.html#a64dbf820984f4bf37fbf34a307e18b06">tim_instructions.opcode_LSRR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LSRR</div><div class="ttdoc">Logical shift right the bits in register X by the value in register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00145">instructions.vhdl:145</a></div></div>
<div class="ttc" id="classtim__instructions_html_a20f5524ed81d9780cf950f9d91265c7e"><div class="ttname"><a href="classtim__instructions.html#a20f5524ed81d9780cf950f9d91265c7e">tim_instructions.opcode_ANDI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ANDI</div><div class="ttdoc">Bitwise AND two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00157">instructions.vhdl:157</a></div></div>
<div class="ttc" id="classtim__instructions_html_a679264bb3b4c3f9b347b04218e3fce02"><div class="ttname"><a href="classtim__instructions.html#a679264bb3b4c3f9b347b04218e3fce02">tim_instructions.opcode_length_ANDI</a></div><div class="ttdeci">integer  :=4 opcode_length_ANDI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00160">instructions.vhdl:160</a></div></div>
<div class="ttc" id="classtim__instructions_html_a1e9ac9192362f4d1b65cd29426212c44"><div class="ttname"><a href="classtim__instructions.html#a1e9ac9192362f4d1b65cd29426212c44">tim_instructions.opcode_LOADR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LOADR</div><div class="ttdoc">Load to register X from address in register Y with offset in register Z. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00019">instructions.vhdl:19</a></div></div>
<div class="ttc" id="classtim__instructions_html_a51219d717707ada0dd109774695377ee"><div class="ttname"><a href="classtim__instructions.html#a51219d717707ada0dd109774695377ee">tim_instructions.opcode_IADDI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IADDI</div><div class="ttdoc">Integer Add register X to immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00199">instructions.vhdl:199</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2aec167ad3cd72d30cbcc061a85af1e7"><div class="ttname"><a href="classtim__instructions.html#a2aec167ad3cd72d30cbcc061a85af1e7">tim_instructions.opcode_length_IMULR</a></div><div class="ttdeci">integer  :=4 opcode_length_IMULR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00244">instructions.vhdl:244</a></div></div>
<div class="ttc" id="classtim__instructions_html_a92ade0f4849e638aa8b99dc2865a8e39"><div class="ttname"><a href="classtim__instructions.html#a92ade0f4849e638aa8b99dc2865a8e39">tim_instructions.opcode_FMULI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FMULI</div><div class="ttdoc">Floating point Multiply register X by immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00271">instructions.vhdl:271</a></div></div>
<div class="ttc" id="classtim__instructions_html_aba51d87adc47467866608c6958a5786c"><div class="ttname"><a href="classtim__instructions.html#aba51d87adc47467866608c6958a5786c">tim_instructions.opcode_length_HALT</a></div><div class="ttdeci">integer  :=4 opcode_length_HALT</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00106">instructions.vhdl:106</a></div></div>
<div class="ttc" id="classtim__instructions_html_a826fc16edab9fb44623dcfc9d02ece2d"><div class="ttname"><a href="classtim__instructions.html#a826fc16edab9fb44623dcfc9d02ece2d">tim_instructions.opcode_length_XORI</a></div><div class="ttdeci">integer  :=4 opcode_length_XORI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00184">instructions.vhdl:184</a></div></div>
<div class="ttc" id="classtim__instructions_html_a95ed8bb7e32496a65ba0df26936e460c"><div class="ttname"><a href="classtim__instructions.html#a95ed8bb7e32496a65ba0df26936e460c">tim_instructions.opcode_length_LOADR</a></div><div class="ttdeci">integer  :=4 opcode_length_LOADR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00022">instructions.vhdl:22</a></div></div>
<div class="ttc" id="classtim__instructions_html_a6b61970108fcdd6d5e884dcd53660f2a"><div class="ttname"><a href="classtim__instructions.html#a6b61970108fcdd6d5e884dcd53660f2a">tim_instructions.opcode_length_FMULR</a></div><div class="ttdeci">integer  :=4 opcode_length_FMULR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00304">instructions.vhdl:304</a></div></div>
<div class="ttc" id="classtim__instructions_html_a4f859719a3c469cb4106f2b8602c0210"><div class="ttname"><a href="classtim__instructions.html#a4f859719a3c469cb4106f2b8602c0210">tim_instructions.opcode_CALLI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_CALLI</div><div class="ttdoc">Call to function who&#39;s address is contained within instruction immediate. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00085">instructions.vhdl:85</a></div></div>
<div class="ttc" id="classtim__instructions_html_a112e98bf051142b9e69afca71c999405"><div class="ttname"><a href="classtim__instructions.html#a112e98bf051142b9e69afca71c999405">tim_instructions.opcode_LSLR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LSLR</div><div class="ttdoc">Logical shift left the bits in register X by the value in register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00139">instructions.vhdl:139</a></div></div>
<div class="ttc" id="classtim__instructions_html_af311c29f3bd058e974be7fa98dfa881a"><div class="ttname"><a href="classtim__instructions.html#af311c29f3bd058e974be7fa98dfa881a">tim_instructions.opcode_length_MOVI</a></div><div class="ttdeci">integer  :=4 opcode_length_MOVI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00064">instructions.vhdl:64</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7c17841bc6a23709467e426647022695"><div class="ttname"><a href="classtim__instructions.html#a7c17841bc6a23709467e426647022695">tim_instructions.opcode_length_ISUBR</a></div><div class="ttdeci">integer  :=4 opcode_length_ISUBR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00238">instructions.vhdl:238</a></div></div>
<div class="ttc" id="classtim__instructions_html_aa75633587ce84fac35984478383d070d"><div class="ttname"><a href="classtim__instructions.html#aa75633587ce84fac35984478383d070d">tim_instructions.opcode_length_CALLI</a></div><div class="ttdeci">integer  :=4 opcode_length_CALLI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00088">instructions.vhdl:88</a></div></div>
<div class="ttc" id="classtim__instructions_html_a565c99c80a138c7f30aeccc7084cd8e7"><div class="ttname"><a href="classtim__instructions.html#a565c99c80a138c7f30aeccc7084cd8e7">tim_instructions.opcode_length_LSRI</a></div><div class="ttdeci">integer  :=4 opcode_length_LSRI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00196">instructions.vhdl:196</a></div></div>
<div class="ttc" id="classtim__instructions_html_a47eb84629daef0eb55e23485ed144c0c"><div class="ttname"><a href="classtim__instructions.html#a47eb84629daef0eb55e23485ed144c0c">tim_instructions.opcode_IASRR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IASRR</div><div class="ttdoc">Integer Arithmetic shift register X right value in register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00253">instructions.vhdl:253</a></div></div>
<div class="ttc" id="classtim__instructions_html_adbcf5cc49b59e9cf7fd6380ba788e7e4"><div class="ttname"><a href="classtim__instructions.html#adbcf5cc49b59e9cf7fd6380ba788e7e4">tim_instructions.opcode_length_ISUBI</a></div><div class="ttdeci">integer  :=4 opcode_length_ISUBI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00208">instructions.vhdl:208</a></div></div>
<div class="ttc" id="classtim__instructions_html_a17df34999f99eacb8c71cff584225442"><div class="ttname"><a href="classtim__instructions.html#a17df34999f99eacb8c71cff584225442">tim_instructions.opcode_length_FSUBI</a></div><div class="ttdeci">integer  :=4 opcode_length_FSUBI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00268">instructions.vhdl:268</a></div></div>
<div class="ttc" id="classtim__instructions_html_af9c50280ea986e297d684697b2a49881"><div class="ttname"><a href="classtim__instructions.html#af9c50280ea986e297d684697b2a49881">tim_instructions.opcode_length_STORI</a></div><div class="ttdeci">integer  :=4 opcode_length_STORI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00034">instructions.vhdl:34</a></div></div>
<div class="ttc" id="classtim__instructions_html_a128f5a7ac2fc0803fdc12fff31c6243e"><div class="ttname"><a href="classtim__instructions.html#a128f5a7ac2fc0803fdc12fff31c6243e">tim_instructions.opcode_ISUBR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ISUBR</div><div class="ttdoc">Integer Subtract register X from register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00235">instructions.vhdl:235</a></div></div>
<div class="ttc" id="classtim__instructions_html_a92473afe111279635a6f4c14b44b698c"><div class="ttname"><a href="classtim__instructions.html#a92473afe111279635a6f4c14b44b698c">tim_instructions.opcode_length_RETURN</a></div><div class="ttdeci">integer  :=4 opcode_length_RETURN</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00094">instructions.vhdl:94</a></div></div>
<div class="ttc" id="classtim__instructions_html_ad943c795e7a718c74930a9999030a4d8"><div class="ttname"><a href="classtim__instructions.html#ad943c795e7a718c74930a9999030a4d8">tim_instructions.opcode_length_IASRI</a></div><div class="ttdeci">integer  :=4 opcode_length_IASRI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00226">instructions.vhdl:226</a></div></div>
<div class="ttc" id="classtim__instructions_html_a6ad48f7f00b6fd73a2d3a51f429833b9"><div class="ttname"><a href="classtim__instructions.html#a6ad48f7f00b6fd73a2d3a51f429833b9">tim_instructions.opcode_FSUBI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FSUBI</div><div class="ttdoc">Floating point Subtract immediate value from register X. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00265">instructions.vhdl:265</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7e3cec69b5326f11b176f1c2e393a82e"><div class="ttname"><a href="classtim__instructions.html#a7e3cec69b5326f11b176f1c2e393a82e">tim_instructions.opcode_length_LSRR</a></div><div class="ttdeci">integer  :=4 opcode_length_LSRR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00148">instructions.vhdl:148</a></div></div>
<div class="ttc" id="classtim__instructions_html_aab5340aae6da56da767ca151f9bdfbb1"><div class="ttname"><a href="classtim__instructions.html#aab5340aae6da56da767ca151f9bdfbb1">tim_instructions.opcode_length_JUMPI</a></div><div class="ttdeci">integer  :=4 opcode_length_JUMPI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00076">instructions.vhdl:76</a></div></div>
<div class="ttc" id="classtim__instructions_html_a5a2913b9dfa804676f53f440a1e24d1a"><div class="ttname"><a href="classtim__instructions.html#a5a2913b9dfa804676f53f440a1e24d1a">tim_instructions.opcode_length_FASRR</a></div><div class="ttdeci">integer  :=4 opcode_length_FASRR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00316">instructions.vhdl:316</a></div></div>
<div class="ttc" id="classtim__instructions_html_af7efb940d0286e1d260fb723a27d57d0"><div class="ttname"><a href="classtim__instructions.html#af7efb940d0286e1d260fb723a27d57d0">tim_instructions.opcode_IDIVR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IDIVR</div><div class="ttdoc">Integer Divide register X by register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00247">instructions.vhdl:247</a></div></div>
<div class="ttc" id="classtim__instructions_html_a4bebcc4375fe36ca880945fb0feaec22"><div class="ttname"><a href="classtim__instructions.html#a4bebcc4375fe36ca880945fb0feaec22">tim_instructions.opcode_ISUBI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ISUBI</div><div class="ttdoc">Integer Subtract immediate value from register X. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00205">instructions.vhdl:205</a></div></div>
<div class="ttc" id="classtim__instructions_html_a9e383e666fa7524a545e025c303796e5"><div class="ttname"><a href="classtim__instructions.html#a9e383e666fa7524a545e025c303796e5">tim_instructions.opcode_MOVI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_MOVI</div><div class="ttdoc">Move immediate I into register X. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00061">instructions.vhdl:61</a></div></div>
<div class="ttc" id="classtim__instructions_html_adc92ca44c6e8f5c4efa70856032334d6"><div class="ttname"><a href="classtim__instructions.html#adc92ca44c6e8f5c4efa70856032334d6">tim_instructions.opcode_length_NORI</a></div><div class="ttdeci">integer  :=4 opcode_length_NORI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00178">instructions.vhdl:178</a></div></div>
<div class="ttc" id="classtim__instructions_html_a3ad80d7152478eb6c1c383fa6b2d759d"><div class="ttname"><a href="classtim__instructions.html#a3ad80d7152478eb6c1c383fa6b2d759d">tim_instructions.opcode_ORR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ORR</div><div class="ttdoc">Bitwise OR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00121">instructions.vhdl:121</a></div></div>
<div class="ttc" id="classtim__instructions_html_ad3d0cb8969482e68fdbb9ceb9126b7a4"><div class="ttname"><a href="classtim__instructions.html#ad3d0cb8969482e68fdbb9ceb9126b7a4">tim_instructions.opcode_length_PUSH</a></div><div class="ttdeci">integer  :=4 opcode_length_PUSH</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00046">instructions.vhdl:46</a></div></div>
<div class="ttc" id="classtim__instructions_html_a983ed69ec6a59744c4782e888fd47939"><div class="ttname"><a href="classtim__instructions.html#a983ed69ec6a59744c4782e888fd47939">tim_instructions.opcode_length_CALLR</a></div><div class="ttdeci">integer  :=4 opcode_length_CALLR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00082">instructions.vhdl:82</a></div></div>
<div class="ttc" id="classtim__instructions_html_ab4945d0236f77aca1fd1723210d89bae"><div class="ttname"><a href="classtim__instructions.html#ab4945d0236f77aca1fd1723210d89bae">tim_instructions.opcode_STORI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_STORI</div><div class="ttdoc">Store register X to address in register Y with offset in register Z. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00031">instructions.vhdl:31</a></div></div>
<div class="ttc" id="classtim__instructions_html_a93bef7b1bedd8bd5c16d4b6df5814380"><div class="ttname"><a href="classtim__instructions.html#a93bef7b1bedd8bd5c16d4b6df5814380">tim_instructions.opcode_FDIVR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FDIVR</div><div class="ttdoc">Floating point Divide register X by register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00307">instructions.vhdl:307</a></div></div>
<div class="ttc" id="classtim__instructions_html_a1a2c51945e53d4739ac88c272cd91ad4"><div class="ttname"><a href="classtim__instructions.html#a1a2c51945e53d4739ac88c272cd91ad4">tim_instructions.opcode_length_NANDR</a></div><div class="ttdeci">integer  :=4 opcode_length_NANDR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00118">instructions.vhdl:118</a></div></div>
<div class="ttc" id="classtim__instructions_html_a09e4d0d5caa9c672938b59cb358374ba"><div class="ttname"><a href="classtim__instructions.html#a09e4d0d5caa9c672938b59cb358374ba">tim_instructions.opcode_MOVR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_MOVR</div><div class="ttdoc">Move the content of register X into register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00055">instructions.vhdl:55</a></div></div>
<div class="ttc" id="classtim__instructions_html_a406fceb56e77fffe3a8230adeaf97ad7"><div class="ttname"><a href="classtim__instructions.html#a406fceb56e77fffe3a8230adeaf97ad7">tim_instructions.opcode_length_FDIVI</a></div><div class="ttdeci">integer  :=4 opcode_length_FDIVI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00280">instructions.vhdl:280</a></div></div>
<div class="ttc" id="classtim__instructions_html_aeb3048694d1ef3b2c24dd008b7257e43"><div class="ttname"><a href="classtim__instructions.html#aeb3048694d1ef3b2c24dd008b7257e43">tim_instructions.opcode_length_FSUBR</a></div><div class="ttdeci">integer  :=4 opcode_length_FSUBR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00298">instructions.vhdl:298</a></div></div>
<div class="ttc" id="classtim__instructions_html_a95d2be0ede5cd6063b9ba93f2ed2d8e6"><div class="ttname"><a href="classtim__instructions.html#a95d2be0ede5cd6063b9ba93f2ed2d8e6">tim_instructions.opcode_ANDR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_ANDR</div><div class="ttdoc">Bitwise AND two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00109">instructions.vhdl:109</a></div></div>
<div class="ttc" id="classtim__instructions_html_a4235ce3971dd81a01dc29e7cad26af21"><div class="ttname"><a href="classtim__instructions.html#a4235ce3971dd81a01dc29e7cad26af21">tim_instructions.opcode_length_JUMPR</a></div><div class="ttdeci">integer  :=4 opcode_length_JUMPR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00070">instructions.vhdl:70</a></div></div>
<div class="ttc" id="classtim__instructions_html_ac12304baa826cd05b8b5587c61894bf3"><div class="ttname"><a href="classtim__instructions.html#ac12304baa826cd05b8b5587c61894bf3">tim_instructions.opcode_length_ORR</a></div><div class="ttdeci">integer  :=4 opcode_length_ORR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00124">instructions.vhdl:124</a></div></div>
<div class="ttc" id="classtim__instructions_html_af4d1ea35d6aa66437fa98d8e76569ba1"><div class="ttname"><a href="classtim__instructions.html#af4d1ea35d6aa66437fa98d8e76569ba1">tim_instructions.opcode_length_FASRI</a></div><div class="ttdeci">integer  :=4 opcode_length_FASRI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00286">instructions.vhdl:286</a></div></div>
<div class="ttc" id="classtim__instructions_html_a3953dc449178c1377430b2c531c7ecd9"><div class="ttname"><a href="classtim__instructions.html#a3953dc449178c1377430b2c531c7ecd9">tim_instructions.opcode_length_ANDR</a></div><div class="ttdeci">integer  :=4 opcode_length_ANDR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00112">instructions.vhdl:112</a></div></div>
<div class="ttc" id="classtim__instructions_html_a1fa1176fea2d3ea55dc59c8f1212655c"><div class="ttname"><a href="classtim__instructions.html#a1fa1176fea2d3ea55dc59c8f1212655c">tim_instructions.opcode_length_XORR</a></div><div class="ttdeci">integer  :=4 opcode_length_XORR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00136">instructions.vhdl:136</a></div></div>
<div class="ttc" id="classtim__instructions_html_a768cab2452607d7e868819c5903f734e"><div class="ttname"><a href="classtim__instructions.html#a768cab2452607d7e868819c5903f734e">tim_instructions.opcode_LSLI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LSLI</div><div class="ttdoc">Logical shift left the bits in register X by the immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00187">instructions.vhdl:187</a></div></div>
<div class="ttc" id="classtim__instructions_html_af42258bfa3cc2af617257c3e0ef16834"><div class="ttname"><a href="classtim__instructions.html#af42258bfa3cc2af617257c3e0ef16834">tim_instructions.opcode_FASRI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FASRI</div><div class="ttdoc">Floating point Arithmetic shift register X right immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00283">instructions.vhdl:283</a></div></div>
<div class="ttc" id="classtim__instructions_html_a181631c2c935b979474a69c6b1af7c1b"><div class="ttname"><a href="classtim__instructions.html#a181631c2c935b979474a69c6b1af7c1b">tim_instructions.opcode_FADDR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FADDR</div><div class="ttdoc">Floating point Add register X to register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00289">instructions.vhdl:289</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7cef5eb4dc9821e1a82ced95db3aa741"><div class="ttname"><a href="classtim__instructions.html#a7cef5eb4dc9821e1a82ced95db3aa741">tim_instructions.opcode_XORI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_XORI</div><div class="ttdoc">Bitwise XOR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00181">instructions.vhdl:181</a></div></div>
<div class="ttc" id="classtim__instructions_html_ad00bbcd1d526cce2896628cbc0350e9c"><div class="ttname"><a href="classtim__instructions.html#ad00bbcd1d526cce2896628cbc0350e9c">tim_instructions.opcode_FDIVI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FDIVI</div><div class="ttdoc">Floating point Divide register X by immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00277">instructions.vhdl:277</a></div></div>
<div class="ttc" id="classtim__instructions_html_a674557eaaf7e6b3423ea069514381bd0"><div class="ttname"><a href="classtim__instructions.html#a674557eaaf7e6b3423ea069514381bd0">tim_instructions.opcode_length_POP</a></div><div class="ttdeci">integer  :=4 opcode_length_POP</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00052">instructions.vhdl:52</a></div></div>
<div class="ttc" id="classtim__instructions_html_a1e21ca65e62d979e2c2d6513bfa34044"><div class="ttname"><a href="classtim__instructions.html#a1e21ca65e62d979e2c2d6513bfa34044">tim_instructions.opcode_length_IDIVI</a></div><div class="ttdeci">integer  :=4 opcode_length_IDIVI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00220">instructions.vhdl:220</a></div></div>
<div class="ttc" id="classtim__instructions_html_a3ee086c1ba9dd4adb7c798ae0170f615"><div class="ttname"><a href="classtim__instructions.html#a3ee086c1ba9dd4adb7c798ae0170f615">tim_instructions.opcode_length_NOTR</a></div><div class="ttdeci">integer  :=4 opcode_length_NOTR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00154">instructions.vhdl:154</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2d8eb8a0c1962363d67795fe440ac23a"><div class="ttname"><a href="classtim__instructions.html#a2d8eb8a0c1962363d67795fe440ac23a">tim_instructions.opcode_NANDI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_NANDI</div><div class="ttdoc">Bitwise NAND two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00163">instructions.vhdl:163</a></div></div>
<div class="ttc" id="classtim__instructions_html_a1f9783ab3a78bf5ddb83e6eeb678fc24"><div class="ttname"><a href="classtim__instructions.html#a1f9783ab3a78bf5ddb83e6eeb678fc24">tim_instructions.opcode_STORR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_STORR</div><div class="ttdoc">Store register X to address in register Y with immediate offset. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00037">instructions.vhdl:37</a></div></div>
<div class="ttc" id="classtim__instructions_html_ac3e66064635e6677f05002b8bbafd922"><div class="ttname"><a href="classtim__instructions.html#ac3e66064635e6677f05002b8bbafd922">tim_instructions.opcode_IDIVI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IDIVI</div><div class="ttdoc">Integer Divide register X by immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00217">instructions.vhdl:217</a></div></div>
<div class="ttc" id="classtim__instructions_html_ac4929f0133cdd8c693b3ffc5c90817f3"><div class="ttname"><a href="classtim__instructions.html#ac4929f0133cdd8c693b3ffc5c90817f3">tim_instructions.opcode_length_LSLI</a></div><div class="ttdeci">integer  :=4 opcode_length_LSLI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00190">instructions.vhdl:190</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7aca6fd082979b31608cfcf562f54b88"><div class="ttname"><a href="classtim__instructions.html#a7aca6fd082979b31608cfcf562f54b88">tim_instructions.opcode_length_IMULI</a></div><div class="ttdeci">integer  :=4 opcode_length_IMULI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00214">instructions.vhdl:214</a></div></div>
<div class="ttc" id="classtim__instructions_html_aa9ca749f5a366985a4082de1a722a89d"><div class="ttname"><a href="classtim__instructions.html#aa9ca749f5a366985a4082de1a722a89d">tim_instructions.opcode_POP</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_POP</div><div class="ttdoc">Pop element at top of stack into register X and increment the stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00049">instructions.vhdl:49</a></div></div>
<div class="ttc" id="classtim__instructions_html_a825d9b194f58c9e007df0021ec26c1de"><div class="ttname"><a href="classtim__instructions.html#a825d9b194f58c9e007df0021ec26c1de">tim_instructions.opcode_length_FADDI</a></div><div class="ttdeci">integer  :=4 opcode_length_FADDI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00262">instructions.vhdl:262</a></div></div>
<div class="ttc" id="classtim__instructions_html_ac98130afc769cbaff82be2f1863a0a69"><div class="ttname"><a href="classtim__instructions.html#ac98130afc769cbaff82be2f1863a0a69">tim_instructions.opcode_IASRI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IASRI</div><div class="ttdoc">Integer Arithmetic shift register X right immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00223">instructions.vhdl:223</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2c7d76c5e14d9226e6d5bc3f5f19b18c"><div class="ttname"><a href="classtim__instructions.html#a2c7d76c5e14d9226e6d5bc3f5f19b18c">tim_instructions.opcode_LOADI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_LOADI</div><div class="ttdoc">Load to register X from address in register Y with immediate offset. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00025">instructions.vhdl:25</a></div></div>
<div class="ttc" id="classtim__instructions_html_a90a21062f6e001b3128db343240d9af0"><div class="ttname"><a href="classtim__instructions.html#a90a21062f6e001b3128db343240d9af0">tim_instructions.opcode_FMULR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FMULR</div><div class="ttdoc">Floating point Multiply register X by register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00301">instructions.vhdl:301</a></div></div>
<div class="ttc" id="classtim__instructions_html_ad56388c00446e63d04f98ac0a243ddeb"><div class="ttname"><a href="classtim__instructions.html#ad56388c00446e63d04f98ac0a243ddeb">tim_instructions.opcode_FASRR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FASRR</div><div class="ttdoc">Floating point Arithmetic shift register X right value in register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00313">instructions.vhdl:313</a></div></div>
<div class="ttc" id="classtim__instructions_html_a3dd210559ceb0012cf0022eac44cb8f2"><div class="ttname"><a href="classtim__instructions.html#a3dd210559ceb0012cf0022eac44cb8f2">tim_instructions.opcode_length_LSLR</a></div><div class="ttdeci">integer  :=4 opcode_length_LSLR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00142">instructions.vhdl:142</a></div></div>
<div class="ttc" id="classtim__instructions_html_aca5df36e2d67ba5c55960118cc4627a9"><div class="ttname"><a href="classtim__instructions.html#aca5df36e2d67ba5c55960118cc4627a9">tim_instructions.opcode_IADDR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IADDR</div><div class="ttdoc">Integer Add register X to register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00229">instructions.vhdl:229</a></div></div>
<div class="ttc" id="classtim__instructions_html_a8083d33528a367cdfd4be6344b4996ca"><div class="ttname"><a href="classtim__instructions.html#a8083d33528a367cdfd4be6344b4996ca">tim_instructions.opcode_length_IASRR</a></div><div class="ttdeci">integer  :=4 opcode_length_IASRR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00256">instructions.vhdl:256</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2cd5b4e4b066d422066a3d91cf7786b1"><div class="ttname"><a href="classtim__instructions.html#a2cd5b4e4b066d422066a3d91cf7786b1">tim_instructions.opcode_NANDR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_NANDR</div><div class="ttdoc">Bitwise NAND two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00115">instructions.vhdl:115</a></div></div>
<div class="ttc" id="classtim__instructions_html_a025a0805cb699fe818efc5d15771223d"><div class="ttname"><a href="classtim__instructions.html#a025a0805cb699fe818efc5d15771223d">tim_instructions.opcode_XORR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_XORR</div><div class="ttdoc">Bitwise XOR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00133">instructions.vhdl:133</a></div></div>
<div class="ttc" id="classtim__instructions_html_a9fa550c440be3a8a7361339284221cb4"><div class="ttname"><a href="classtim__instructions.html#a9fa550c440be3a8a7361339284221cb4">tim_instructions.opcode_length_NANDI</a></div><div class="ttdeci">integer  :=4 opcode_length_NANDI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00166">instructions.vhdl:166</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2c79938361e108f881344a1a19c21182"><div class="ttname"><a href="classtim__instructions.html#a2c79938361e108f881344a1a19c21182">tim_instructions.opcode_length_FMULI</a></div><div class="ttdeci">integer  :=4 opcode_length_FMULI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00274">instructions.vhdl:274</a></div></div>
<div class="ttc" id="classtim__instructions_html_aa9b8ec08f67178f1c335957a84c332a0"><div class="ttname"><a href="classtim__instructions.html#aa9b8ec08f67178f1c335957a84c332a0">tim_instructions.opcode_NOTR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_NOTR</div><div class="ttdoc">Bitwise invert the specificed register. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00151">instructions.vhdl:151</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7aafc6fcc65687559e3b7f4ec4e5345a"><div class="ttname"><a href="classtim__instructions.html#a7aafc6fcc65687559e3b7f4ec4e5345a">tim_instructions.opcode_PUSH</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_PUSH</div><div class="ttdoc">Push register X onto the top of the stack and decrement the stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00043">instructions.vhdl:43</a></div></div>
<div class="ttc" id="classtim__instructions_html_a7380c34aa1131684fd71f11897bb7877"><div class="ttname"><a href="classtim__instructions.html#a7380c34aa1131684fd71f11897bb7877">tim_instructions.opcode_JUMPR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_JUMPR</div><div class="ttdoc">Jump to address contained within register X. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00067">instructions.vhdl:67</a></div></div>
<div class="ttc" id="classtim__instructions_html_a79bdee29284ffc64584a0d41d413c107"><div class="ttname"><a href="classtim__instructions.html#a79bdee29284ffc64584a0d41d413c107">tim_instructions.opcode_FADDI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FADDI</div><div class="ttdoc">Floating point Add register X to immediate value. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00259">instructions.vhdl:259</a></div></div>
<div class="ttc" id="classtim__instructions_html_a9882ccca6bc43d7c12c1950772dfecba"><div class="ttname"><a href="classtim__instructions.html#a9882ccca6bc43d7c12c1950772dfecba">tim_instructions.opcode_HALT</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_HALT</div><div class="ttdoc">Stop processing and wait to be reset. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00103">instructions.vhdl:103</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2ff1264c5f0e6f39c6fa4d585201ed08"><div class="ttname"><a href="classtim__instructions.html#a2ff1264c5f0e6f39c6fa4d585201ed08">tim_instructions.opcode_NORI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_NORI</div><div class="ttdoc">Bitwise NOR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00175">instructions.vhdl:175</a></div></div>
<div class="ttc" id="classtim__instructions_html_a949323a8db5583939f819fbd1744555d"><div class="ttname"><a href="classtim__instructions.html#a949323a8db5583939f819fbd1744555d">tim_instructions.opcode_length_IADDI</a></div><div class="ttdeci">integer  :=4 opcode_length_IADDI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00202">instructions.vhdl:202</a></div></div>
<div class="ttc" id="classtim__instructions_html_a4feaa6e1c2e11dfcb4a5307949097cfa"><div class="ttname"><a href="classtim__instructions.html#a4feaa6e1c2e11dfcb4a5307949097cfa">tim_instructions.opcode_FSUBR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_FSUBR</div><div class="ttdoc">Floating point Subtract register X from register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00295">instructions.vhdl:295</a></div></div>
<div class="ttc" id="classtim__instructions_html_a926e1bd5655229ca7ecefb739a364e80"><div class="ttname"><a href="classtim__instructions.html#a926e1bd5655229ca7ecefb739a364e80">tim_instructions.opcode_JUMPI</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_JUMPI</div><div class="ttdoc">Jump to address contained within instruction immediate. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00073">instructions.vhdl:73</a></div></div>
<div class="ttc" id="classtim__instructions_html_aeefcf26793d53c2950e07ffc281d08cb"><div class="ttname"><a href="classtim__instructions.html#aeefcf26793d53c2950e07ffc281d08cb">tim_instructions.opcode_length_FDIVR</a></div><div class="ttdeci">integer  :=4 opcode_length_FDIVR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00310">instructions.vhdl:310</a></div></div>
<div class="ttc" id="classtim__instructions_html_ac7cd15a637cbaa031b81d004022a7031"><div class="ttname"><a href="classtim__instructions.html#ac7cd15a637cbaa031b81d004022a7031">tim_instructions.opcode_length_NORR</a></div><div class="ttdeci">integer  :=4 opcode_length_NORR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00130">instructions.vhdl:130</a></div></div>
<div class="ttc" id="classtim__instructions_html_ae60e737d5296ca13634ac1d78b9d8730"><div class="ttname"><a href="classtim__instructions.html#ae60e737d5296ca13634ac1d78b9d8730">tim_instructions.opcode_NORR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_NORR</div><div class="ttdoc">Bitwise NOR two registers together. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00127">instructions.vhdl:127</a></div></div>
<div class="ttc" id="classtim__instructions_html_a995ffb6070f87fb06a87a7559719be4e"><div class="ttname"><a href="classtim__instructions.html#a995ffb6070f87fb06a87a7559719be4e">tim_instructions.opcode_length_TEST</a></div><div class="ttdeci">integer  :=4 opcode_length_TEST</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00100">instructions.vhdl:100</a></div></div>
<div class="ttc" id="classtim__instructions_html_abc143bf95240c7bb89890f140db9934a"><div class="ttname"><a href="classtim__instructions.html#abc143bf95240c7bb89890f140db9934a">tim_instructions.opcode_length_IDIVR</a></div><div class="ttdeci">integer  :=4 opcode_length_IDIVR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00250">instructions.vhdl:250</a></div></div>
<div class="ttc" id="classtim__instructions_html_aab8fb0c9537d9dd2e6e503f3e6551c5a"><div class="ttname"><a href="classtim__instructions.html#aab8fb0c9537d9dd2e6e503f3e6551c5a">tim_instructions.opcode_length_FADDR</a></div><div class="ttdeci">integer  :=4 opcode_length_FADDR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00292">instructions.vhdl:292</a></div></div>
<div class="ttc" id="classtim__instructions_html_a9c3aba6803fe64f806386cff1606fe4f"><div class="ttname"><a href="classtim__instructions.html#a9c3aba6803fe64f806386cff1606fe4f">tim_instructions.opcode_IMULR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_IMULR</div><div class="ttdoc">Integer Multiply register X by register Y. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00241">instructions.vhdl:241</a></div></div>
<div class="ttc" id="classtim__instructions_html_a44965832f5a953f2fb424e99f4cec1a4"><div class="ttname"><a href="classtim__instructions.html#a44965832f5a953f2fb424e99f4cec1a4">tim_instructions.opcode_length_IADDR</a></div><div class="ttdeci">integer  :=4 opcode_length_IADDR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00232">instructions.vhdl:232</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2c92883ecc38cdcfad5bcc7230fc4afe"><div class="ttname"><a href="classtim__instructions.html#a2c92883ecc38cdcfad5bcc7230fc4afe">tim_instructions.opcode_length_LOADI</a></div><div class="ttdeci">integer  :=4 opcode_length_LOADI</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00028">instructions.vhdl:28</a></div></div>
<div class="ttc" id="classtim__instructions_html_a2acdb7b9f197694f113501d3ae59b85d"><div class="ttname"><a href="classtim__instructions.html#a2acdb7b9f197694f113501d3ae59b85d">tim_instructions.opcode_length_MOVR</a></div><div class="ttdeci">integer  :=4 opcode_length_MOVR</div><div class="ttdoc">The length in bytes of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00058">instructions.vhdl:58</a></div></div>
<div class="ttc" id="classtim__instructions_html_a550e5cda81c0706996056cf4bec34f9d"><div class="ttname"><a href="classtim__instructions.html#a550e5cda81c0706996056cf4bec34f9d">tim_instructions.opcode_CALLR</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_CALLR</div><div class="ttdoc">Call to function who&#39;s address is contained within register X. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00079">instructions.vhdl:79</a></div></div>
<div class="ttc" id="classtim__instructions_html_a6f48dd0fc5ad6a46b22864087548803c"><div class="ttname"><a href="classtim__instructions.html#a6f48dd0fc5ad6a46b22864087548803c">tim_instructions.opcode_RETURN</a></div><div class="ttdeci">std_logic_vector (opcode_length - 1   downto   0) :=std_logic_vector (to_unsigned (0 ,opcode_length)) opcode_RETURN</div><div class="ttdoc">Return from the last function call. </div><div class="ttdef"><b>Definition:</b> <a href="instructions_8vhdl_source.html#l00091">instructions.vhdl:91</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_09571670ada7ed7a96bbb0146a01a89f.html">hw</a></li><li class="navelem"><a class="el" href="instructions_8vhdl.html">instructions.vhdl</a></li>
  </ul>
</div>
</body>
</html>
