# VLSI_Project
Repo for Fall 2022 VLSI project

Tyler Liddell (☞ ͡° ͜ʖ ͡°)☞
McKay Mower
Braxton Chappell 

# Instructions
Include the following files in a modelsim project:

-cache.v
-cache_coherenter.v
-input_collector.v
-output_emitter.v
-top_level.v
-macros.vh
-cache_coherenter_tb.v
-collector_emitter_tb.v
-top_level_tb.v
-cache_tb.v

Each of the testbenches may be run individually. The output will indicate if it completed with or without errors.
