// At most one instruction cache per core

define (arch=minippc) {

  define (regfile=GPR) {
    """
General purpose registers.
    """;
    size = 32;
    prefix = r;
  }

  define (instrfield=OPCD) {
    """
    Primary opcode.
    """;
    bits = (0,5);
  }

  define (instrfield=XO) {
    """
    Extended opcode.
    """;
    bits = (21,30);
  }

  define (instrfield=RA) {
    """
    Field used to specify a General Purpose Register to be used as a source.
    """;
    bits = (11,15);
  }
  define (instrfield=RB) {
    """
    Field used to specify a General Purpose Register to be used as a source.
    """;
    bits = (16,20);
  }
  define (instrfield=RT) {
    """
    Field used to specify a General Purpose Register to be used as a target.
    """;
    bits = (6,10);
  }
  define (instrfield=D) {
    """
    Immediate field used to specify a 16-bit signed two's complement integer
    which is sign-extended to 64-bits.
    """;
    bits = (16,31);
  }

  define (mem=instr) {
    size = 1024;
    addr_unit = 4;		 		
    instr_mem = true;
  }

  define (mem=data) {
    size = 1024;
    addr_unit = 4;		 		
  }


  define (reg = pc) {
    attrs = (cia,nia);
  }

}

define (core=P) {
  archs=minippc;

  define (mem=inst) {
    size = 1024;
    addr_unit = 4;		 		
    instr_mem = true;
  }
}
