#ifndef _VE32_SIMD0_VMEM_H_
#define _VE32_SIMD0_VMEM_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define VEXABC0_VMEM_VE32_SIMD0_BASE   ( 0x02828000 )
#define VEXABC1_VMEM_VE32_SIMD0_BASE   ( 0x02868000 )
#define VEXABC2_VMEM_VE32_SIMD0_BASE   ( 0x028a8000 )
#define VEXABC3_VMEM_VE32_SIMD0_BASE   ( 0x028e8000 )
#define VEXABC4_VMEM_VE32_SIMD0_BASE   ( 0x02928000 )
#define VEXABC5_VMEM_VE32_SIMD0_BASE   ( 0x02968000 )
#define VEXABC6_VMEM_VE32_SIMD0_BASE   ( 0x029a8000 )
#define VEXABC7_VMEM_VE32_SIMD0_BASE   ( 0x029e8000 )
#define VEXABC8_VMEM_VE32_SIMD0_BASE   ( 0x02a28000 )
#define VEXABC9_VMEM_VE32_SIMD0_BASE   ( 0x02a68000 )
#define VEXABC10_VMEM_VE32_SIMD0_BASE  ( 0x02aa8000 )
#define VEXABC11_VMEM_VE32_SIMD0_BASE  ( 0x02ae8000 )
#define VEXABC12_VMEM_VE32_SIMD0_BASE  ( 0x02b28000 )
#define VEXABC13_VMEM_VE32_SIMD0_BASE  ( 0x02b68000 )
#define VEXABC14_VMEM_VE32_SIMD0_BASE  ( 0x02ba8000 )
#define VEXABC15_VMEM_VE32_SIMD0_BASE  ( 0x02be8000 )
#define VEXABC16_VMEM_VE32_SIMD0_BASE  ( 0x02c28000 )
#define VEXABC17_VMEM_VE32_SIMD0_BASE  ( 0x02c68000 )
#define VEXABC18_VMEM_VE32_SIMD0_BASE  ( 0x02ca8000 )
#define VEXABC19_VMEM_VE32_SIMD0_BASE  ( 0x02ce8000 )
#define VEXABC20_VMEM_VE32_SIMD0_BASE  ( 0x02d28000 )
#define VEXABC21_VMEM_VE32_SIMD0_BASE  ( 0x02d68000 )
#define VEXABC22_VMEM_VE32_SIMD0_BASE  ( 0x02da8000 )
#define VEXABC23_VMEM_VE32_SIMD0_BASE  ( 0x02de8000 )
#define VEXABC24_VMEM_VE32_SIMD0_BASE  ( 0x02e28000 )
#define VEXABC25_VMEM_VE32_SIMD0_BASE  ( 0x02e68000 )
#define VEXABC26_VMEM_VE32_SIMD0_BASE  ( 0x02ea8000 )
#define VEXABC27_VMEM_VE32_SIMD0_BASE  ( 0x02ee8000 )
#define VEXABC28_VMEM_VE32_SIMD0_BASE  ( 0x02f28000 )
#define VEXABC29_VMEM_VE32_SIMD0_BASE  ( 0x02f68000 )
#define VEXABC30_VMEM_VE32_SIMD0_BASE  ( 0x02fa8000 )
#define VEXABC31_VMEM_VE32_SIMD0_BASE  ( 0x02fe8000 )
#define VEXABC32_VMEM_VE32_SIMD0_BASE  ( 0x03028000 )
#define VEXABC33_VMEM_VE32_SIMD0_BASE  ( 0x03068000 )
#define VEXABC34_VMEM_VE32_SIMD0_BASE  ( 0x030a8000 )
#define VEXABC35_VMEM_VE32_SIMD0_BASE  ( 0x030e8000 )
#define VEXABC36_VMEM_VE32_SIMD0_BASE  ( 0x03128000 )
#define VEXABC37_VMEM_VE32_SIMD0_BASE  ( 0x03168000 )
#define VEXABC38_VMEM_VE32_SIMD0_BASE  ( 0x031a8000 )
#define VEXABC39_VMEM_VE32_SIMD0_BASE  ( 0x031e8000 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define VE32_SIMD0_VMEM_FIRST_OFFSET ( 0x00000000U )
#define VE32_SIMD0_VMEM_LAST_OFFSET ( 0x0000fffcU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define VE32_SIMD0_VMEM_FIRST_ADR(_BASE) (( ( _BASE ) + ( VE32_SIMD0_VMEM_FIRST_OFFSET ) ))
#define VE32_SIMD0_VMEM_LAST_ADR(_BASE) (( ( _BASE ) + ( VE32_SIMD0_VMEM_LAST_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief VE32_SIMD0_VMEM_MAP_MEM_VE32_SIMD0_VMEM_MAP_VE32_SIMD0_VMEM_FIRST register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: ve32_simd0_vmem_map_MEM/ve32_simd0_vmem_map/ve32_simd0_vmem_first
  * simd0_vmem_word register.
  */

typedef union {
  struct {
    uint32_t VMEM_WORD : 32;
    ///< Vector memory word.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} ve32_simd0_vmem_first_reg_t;

#define VE32_SIMD0_VMEM_FIRST_DEFAULT (0x00000000U)
#define VE32_SIMD0_VMEM_FIRST_RD_MASK (0xffffffffU)
#define VE32_SIMD0_VMEM_FIRST_WR_MASK (0xffffffffU)


///< Vector memory word.
#define VE32_SIMD0_VMEM_FIRST_WORD_BF_OFF ( 0)
#define VE32_SIMD0_VMEM_FIRST_WORD_BF_WID (32)
#define VE32_SIMD0_VMEM_FIRST_WORD_BF_MSK (0xFFFFFFFF)
#define VE32_SIMD0_VMEM_FIRST_WORD_BF_DEF (0x00000000)


/** @brief VE32_SIMD0_VMEM_MAP_MEM_VE32_SIMD0_VMEM_MAP_VE32_SIMD0_VMEM_LAST register description at address offset 0xfffc
  *
  * Register default value:        0x00000000
  * Register full path in IP: ve32_simd0_vmem_map_MEM/ve32_simd0_vmem_map/ve32_simd0_vmem_last
  * simd0_vmem_word register.
  */

typedef union {
  struct {
    uint32_t VMEM_WORD : 32;
    ///< Vector memory word.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} ve32_simd0_vmem_last_reg_t;

#define VE32_SIMD0_VMEM_LAST_DEFAULT (0x00000000U)
#define VE32_SIMD0_VMEM_LAST_RD_MASK (0xffffffffU)
#define VE32_SIMD0_VMEM_LAST_WR_MASK (0xffffffffU)


///< Vector memory word.
#define VE32_SIMD0_VMEM_LAST_WORD_BF_OFF ( 0)
#define VE32_SIMD0_VMEM_LAST_WORD_BF_WID (32)
#define VE32_SIMD0_VMEM_LAST_WORD_BF_MSK (0xFFFFFFFF)
#define VE32_SIMD0_VMEM_LAST_WORD_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define VE32_SIMD0_VMEM_FIRST_REG(_BASE) ((ve32_simd0_vmem_first_reg_t*) VE32_SIMD0_VMEM_FIRST_ADR(_BASE))
#define VE32_SIMD0_VMEM_LAST_REG(_BASE) ((ve32_simd0_vmem_last_reg_t*) VE32_SIMD0_VMEM_LAST_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    ve32_simd0_vmem_first_reg_t VE32_SIMD0_VMEM_FIRST; /*< Address offset = 0x0 */
    const uint8_t        reservedArea0 [65528]; /*< Address offset = 0x4 */
    ve32_simd0_vmem_last_reg_t VE32_SIMD0_VMEM_LAST; /*< Address offset = 0xfffc */
} ve32_simd0_vmem_t;     // size: 0x0008

// AddressSpace struct pointer
//
#define VEXABC0_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC0_VMEM_VE32_SIMD0_BASE)
#define VEXABC1_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC1_VMEM_VE32_SIMD0_BASE)
#define VEXABC2_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC2_VMEM_VE32_SIMD0_BASE)
#define VEXABC3_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC3_VMEM_VE32_SIMD0_BASE)
#define VEXABC4_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC4_VMEM_VE32_SIMD0_BASE)
#define VEXABC5_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC5_VMEM_VE32_SIMD0_BASE)
#define VEXABC6_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC6_VMEM_VE32_SIMD0_BASE)
#define VEXABC7_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC7_VMEM_VE32_SIMD0_BASE)
#define VEXABC8_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC8_VMEM_VE32_SIMD0_BASE)
#define VEXABC9_VMEM_VE32_SIMD0   ((ve32_simd0_vmem_t*) VEXABC9_VMEM_VE32_SIMD0_BASE)
#define VEXABC10_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC10_VMEM_VE32_SIMD0_BASE)
#define VEXABC11_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC11_VMEM_VE32_SIMD0_BASE)
#define VEXABC12_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC12_VMEM_VE32_SIMD0_BASE)
#define VEXABC13_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC13_VMEM_VE32_SIMD0_BASE)
#define VEXABC14_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC14_VMEM_VE32_SIMD0_BASE)
#define VEXABC15_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC15_VMEM_VE32_SIMD0_BASE)
#define VEXABC16_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC16_VMEM_VE32_SIMD0_BASE)
#define VEXABC17_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC17_VMEM_VE32_SIMD0_BASE)
#define VEXABC18_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC18_VMEM_VE32_SIMD0_BASE)
#define VEXABC19_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC19_VMEM_VE32_SIMD0_BASE)
#define VEXABC20_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC20_VMEM_VE32_SIMD0_BASE)
#define VEXABC21_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC21_VMEM_VE32_SIMD0_BASE)
#define VEXABC22_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC22_VMEM_VE32_SIMD0_BASE)
#define VEXABC23_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC23_VMEM_VE32_SIMD0_BASE)
#define VEXABC24_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC24_VMEM_VE32_SIMD0_BASE)
#define VEXABC25_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC25_VMEM_VE32_SIMD0_BASE)
#define VEXABC26_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC26_VMEM_VE32_SIMD0_BASE)
#define VEXABC27_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC27_VMEM_VE32_SIMD0_BASE)
#define VEXABC28_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC28_VMEM_VE32_SIMD0_BASE)
#define VEXABC29_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC29_VMEM_VE32_SIMD0_BASE)
#define VEXABC30_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC30_VMEM_VE32_SIMD0_BASE)
#define VEXABC31_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC31_VMEM_VE32_SIMD0_BASE)
#define VEXABC32_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC32_VMEM_VE32_SIMD0_BASE)
#define VEXABC33_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC33_VMEM_VE32_SIMD0_BASE)
#define VEXABC34_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC34_VMEM_VE32_SIMD0_BASE)
#define VEXABC35_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC35_VMEM_VE32_SIMD0_BASE)
#define VEXABC36_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC36_VMEM_VE32_SIMD0_BASE)
#define VEXABC37_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC37_VMEM_VE32_SIMD0_BASE)
#define VEXABC38_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC38_VMEM_VE32_SIMD0_BASE)
#define VEXABC39_VMEM_VE32_SIMD0  ((ve32_simd0_vmem_t*) VEXABC39_VMEM_VE32_SIMD0_BASE)

// ******************************************* /Address Space

#endif      // _VE32_SIMD0_VMEM_H_

