<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='316' type='unsigned int llvm::SIMachineFunctionInfo::addDispatchID(const llvm::SIRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='246' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1697' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='202' ll='207' type='unsigned int llvm::SIMachineFunctionInfo::addDispatchID(const llvm::SIRegisterInfo &amp; TRI)'/>
