Command: synth_design -mode out_of_context -flatten_hierarchy full -top mpeg2fpga -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7145 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fifo_size.v:215]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:173]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:192]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:225]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_codes.v:231]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/modeline.v:55]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/modeline.v:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dctcodes.v:28]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/regfile_codes.v:42]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_codes.v:27]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:71]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:126]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:207]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:258]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:279]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:311]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:343]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:479]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:615]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:31]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:42]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:52]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld_codes.v:57]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/zigzag_table.v:168]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/zigzag_table.v:316]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.859 ; gain = 173.777 ; free physical = 10305 ; free virtual = 32713
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mpeg2fpga' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mpeg2fpga.v:51]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'reset' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/reset.v:31]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:32]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (1#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:32]
INFO: [Synth 8-256] done synthesizing module 'reset' (2#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/reset.v:31]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized0' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized1' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized2' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized3' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized3' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized4' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized4' (3#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'vbuf_write' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vbuf.v:35]
INFO: [Synth 8-256] done synthesizing module 'vbuf_write' (4#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vbuf.v:35]
INFO: [Synth 8-638] synthesizing module 'fifo_sc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010000000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010000000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc' (5#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc' (6#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000100000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000100000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized0' (6#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized0' (6#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'getbits_fifo' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/getbits.v:28]
	Parameter STATE_INIT bound to: 1'b0 
	Parameter STATE_READY bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/getbits.v:74]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/getbits.v:100]
INFO: [Synth 8-256] done synthesizing module 'getbits_fifo' (7#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/getbits.v:28]
INFO: [Synth 8-638] synthesizing module 'vld' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:33]
	Parameter STATE_NEXT_START_CODE bound to: 8'b00000000 
	Parameter STATE_START_CODE bound to: 8'b00000001 
	Parameter STATE_PICTURE_HEADER bound to: 8'b00000010 
	Parameter STATE_PICTURE_HEADER0 bound to: 8'b00000011 
	Parameter STATE_PICTURE_HEADER1 bound to: 8'b00000100 
	Parameter STATE_PICTURE_HEADER2 bound to: 8'b00000101 
	Parameter STATE_SEQUENCE_HEADER bound to: 8'b00000110 
	Parameter STATE_SEQUENCE_HEADER0 bound to: 8'b00000111 
	Parameter STATE_SEQUENCE_HEADER1 bound to: 8'b00001000 
	Parameter STATE_SEQUENCE_HEADER2 bound to: 8'b00001001 
	Parameter STATE_SEQUENCE_HEADER3 bound to: 8'b00001010 
	Parameter STATE_GROUP_HEADER bound to: 8'b00001011 
	Parameter STATE_GROUP_HEADER0 bound to: 8'b00001100 
	Parameter STATE_EXTENSION_START_CODE bound to: 8'b00010000 
	Parameter STATE_SEQUENCE_EXT bound to: 8'b00010001 
	Parameter STATE_SEQUENCE_EXT0 bound to: 8'b00010010 
	Parameter STATE_SEQUENCE_EXT1 bound to: 8'b00010011 
	Parameter STATE_SEQUENCE_DISPLAY_EXT bound to: 8'b00010100 
	Parameter STATE_SEQUENCE_DISPLAY_EXT0 bound to: 8'b00010101 
	Parameter STATE_SEQUENCE_DISPLAY_EXT1 bound to: 8'b00010110 
	Parameter STATE_SEQUENCE_DISPLAY_EXT2 bound to: 8'b00010111 
	Parameter STATE_QUANT_MATRIX_EXT bound to: 8'b00011000 
	Parameter STATE_PICTURE_CODING_EXT bound to: 8'b00011001 
	Parameter STATE_PICTURE_CODING_EXT0 bound to: 8'b00011010 
	Parameter STATE_PICTURE_CODING_EXT1 bound to: 8'b00011011 
	Parameter STATE_LD_INTRA_QUANT0 bound to: 8'b00100000 
	Parameter STATE_LD_INTRA_QUANT1 bound to: 8'b00100001 
	Parameter STATE_LD_NON_INTRA_QUANT0 bound to: 8'b00100010 
	Parameter STATE_LD_NON_INTRA_QUANT1 bound to: 8'b00100011 
	Parameter STATE_LD_CHROMA_INTRA_QUANT1 bound to: 8'b00100100 
	Parameter STATE_LD_CHROMA_NON_INTRA_QUANT1 bound to: 8'b00100101 
	Parameter STATE_SLICE bound to: 8'b00110001 
	Parameter STATE_SLICE_EXTENSION bound to: 8'b00110010 
	Parameter STATE_SLICE_EXTRA_INFORMATION bound to: 8'b00110011 
	Parameter STATE_NEXT_MACROBLOCK bound to: 8'b00110100 
	Parameter STATE_MACROBLOCK_SKIP bound to: 8'b00110101 
	Parameter STATE_DELAY_EMPTY_BLOCK bound to: 8'b00110110 
	Parameter STATE_EMIT_EMPTY_BLOCK bound to: 8'b00110111 
	Parameter STATE_MACROBLOCK_TYPE bound to: 8'b00111000 
	Parameter STATE_MOTION_TYPE bound to: 8'b00111001 
	Parameter STATE_DCT_TYPE bound to: 8'b00111010 
	Parameter STATE_MACROBLOCK_QUANT bound to: 8'b00111011 
	Parameter STATE_NEXT_MOTION_VECTOR bound to: 8'b01000000 
	Parameter STATE_MOTION_VERT_FLD_SEL bound to: 8'b01000001 
	Parameter STATE_MOTION_CODE bound to: 8'b01000010 
	Parameter STATE_MOTION_RESIDUAL bound to: 8'b01000011 
	Parameter STATE_MOTION_DMVECTOR bound to: 8'b01000100 
	Parameter STATE_MOTION_PREDICT bound to: 8'b01000101 
	Parameter STATE_MOTION_PIPELINE_FLUSH bound to: 8'b01000110 
	Parameter STATE_MARKER_BIT_0 bound to: 8'b01100000 
	Parameter STATE_CODED_BLOCK_PATTERN bound to: 8'b01100001 
	Parameter STATE_CODED_BLOCK_PATTERN_1 bound to: 8'b01100010 
	Parameter STATE_CODED_BLOCK_PATTERN_2 bound to: 8'b01100011 
	Parameter STATE_BLOCK bound to: 8'b01110000 
	Parameter STATE_NEXT_BLOCK bound to: 8'b01110001 
	Parameter STATE_DCT_DC_LUMI_SIZE bound to: 8'b01110010 
	Parameter STATE_DCT_DC_CHROMI_SIZE bound to: 8'b01110011 
	Parameter STATE_DCT_DC_DIFF bound to: 8'b01110100 
	Parameter STATE_DCT_DC_DIFF_0 bound to: 8'b01110101 
	Parameter STATE_DCT_SUBS_B15 bound to: 8'b01110110 
	Parameter STATE_DCT_ESCAPE_B15 bound to: 8'b01110111 
	Parameter STATE_DCT_SUBS_B14 bound to: 8'b01111000 
	Parameter STATE_DCT_ESCAPE_B14 bound to: 8'b01111001 
	Parameter STATE_DCT_NON_INTRA_FIRST bound to: 8'b01111010 
	Parameter STATE_NON_CODED_BLOCK bound to: 8'b01111011 
	Parameter STATE_DCT_ERROR bound to: 8'b01111100 
	Parameter STATE_SEQUENCE_END bound to: 8'b10000000 
	Parameter STATE_ERROR bound to: 8'b11111111 
	Parameter CODE_PICTURE_START bound to: 8'b00000000 
	Parameter CODE_USER_DATA_START bound to: 8'b10110010 
	Parameter CODE_SEQUENCE_HEADER bound to: 8'b10110011 
	Parameter CODE_SEQUENCE_ERROR bound to: 8'b10110100 
	Parameter CODE_EXTENSION_START bound to: 8'b10110101 
	Parameter CODE_SEQUENCE_END bound to: 8'b10110111 
	Parameter CODE_GROUP_START bound to: 8'b10111000 
	Parameter EXT_SEQUENCE bound to: 4'b0001 
	Parameter EXT_SEQUENCE_DISPLAY bound to: 4'b0010 
	Parameter EXT_QUANT_MATRIX bound to: 4'b0011 
	Parameter EXT_COPYRIGHT bound to: 4'b0100 
	Parameter EXT_SEQUENCE_SCALABLE bound to: 4'b0101 
	Parameter EXT_PICTURE_DISPLAY bound to: 4'b0111 
	Parameter EXT_PICTURE_CODING bound to: 4'b1000 
	Parameter EXT_PICTURE_SPATIAL_SCALABLE bound to: 4'b1001 
	Parameter EXT_PICTURE_TEMPORAL_SCALABLE bound to: 4'b1010 
	Parameter EXT_CAMERA_PARAMETERS bound to: 4'b1011 
	Parameter EXT_ITU_T bound to: 4'b1100 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter STRICT_MARKER_BIT bound to: 1'b0 
	Parameter MOTION_VECTOR_0_0_0 bound to: 3'b000 
	Parameter MOTION_VECTOR_0_0_1 bound to: 3'b001 
	Parameter MOTION_VECTOR_1_0_0 bound to: 3'b010 
	Parameter MOTION_VECTOR_1_0_1 bound to: 3'b011 
	Parameter MOTION_VECTOR_0_1_0 bound to: 3'b100 
	Parameter MOTION_VECTOR_0_1_1 bound to: 3'b101 
	Parameter MOTION_VECTOR_1_1_0 bound to: 3'b110 
	Parameter MOTION_VECTOR_1_1_1 bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'loadreg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 16 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'loadreg' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter fsm_state bound to: 8'b00000110 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized0' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter fsm_state bound to: 8'b00000111 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized1' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized2' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized3' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized3' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized4' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter fsm_state bound to: 8'b00001001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized4' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized5' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fsm_state bound to: 8'b00001010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized5' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized6' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 10 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00001010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized6' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized7' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00010001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized7' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized8' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00010001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized8' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized9' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 9 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00010001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized9' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized10' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 11 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00010001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized10' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized11' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 13 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00010001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized11' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized12' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter fsm_state bound to: 8'b00010010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized12' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized13' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00010011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized13' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized14' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00010011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized14' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized15' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 9 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00010011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized15' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized16' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 11 - type: integer 
	Parameter width bound to: 5 - type: integer 
	Parameter fsm_state bound to: 8'b00010011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized16' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized17' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter fsm_state bound to: 8'b00010100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized17' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized18' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00010101 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized18' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized19' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 8 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00010101 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized19' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized20' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 16 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00010101 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized20' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized21' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 14 - type: integer 
	Parameter fsm_state bound to: 8'b00010110 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized21' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized22' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 14 - type: integer 
	Parameter fsm_state bound to: 8'b00010111 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized22' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized23' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00011001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized23' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized24' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00011001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized24' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized25' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 8 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00011001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized25' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized26' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter fsm_state bound to: 8'b00011001 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized26' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized27' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized27' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized28' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 2 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized28' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized29' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized29' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized30' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 5 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized30' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized31' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 6 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized31' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized32' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized32' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized33' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized33' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized34' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 9 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized34' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized35' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 10 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized35' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized36' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 11 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized36' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized37' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 12 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized37' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized38' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 13 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized38' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized39' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized39' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized40' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter fsm_state bound to: 8'b00011011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized40' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized41' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 4 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00011011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized41' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized42' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 5 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter fsm_state bound to: 8'b00011011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized42' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized43' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 12 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter fsm_state bound to: 8'b00011011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized43' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized44' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00001011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized44' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized45' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 1 - type: integer 
	Parameter width bound to: 5 - type: integer 
	Parameter fsm_state bound to: 8'b00001011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized45' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized46' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 6 - type: integer 
	Parameter width bound to: 6 - type: integer 
	Parameter fsm_state bound to: 8'b00001011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized46' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized47' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 13 - type: integer 
	Parameter width bound to: 6 - type: integer 
	Parameter fsm_state bound to: 8'b00001011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized47' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized48' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 6 - type: integer 
	Parameter fsm_state bound to: 8'b00001100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized48' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized49' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 6 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00001100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized49' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized50' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00001100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized50' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized51' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 10 - type: integer 
	Parameter fsm_state bound to: 8'b00000010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized51' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized52' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 10 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter fsm_state bound to: 8'b00000010 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized52' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized53' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 16 - type: integer 
	Parameter fsm_state bound to: 8'b00000011 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized53' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized54' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized54' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized55' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter fsm_state bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized55' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized56' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter fsm_state bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized56' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-638] synthesizing module 'loadreg__parameterized57' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
	Parameter offset bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter fsm_state bound to: 8'b00000101 
INFO: [Synth 8-256] done synthesizing module 'loadreg__parameterized57' (8#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:2569]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:272]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:295]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vlc_tables.v:327]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1573]
INFO: [Synth 8-256] done synthesizing module 'vld' (9#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:33]
INFO: [Synth 8-638] synthesizing module 'rld_fifo' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:802]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000011111 
	Parameter addr_width bound to: 9'b000000111 
	Parameter prog_thresh bound to: 9'b000000010 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000011111 
	Parameter addr_width bound to: 9'b000000111 
	Parameter prog_thresh bound to: 9'b000000010 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized1' (9#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized1' (9#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'rld_fifo' (10#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:802]
INFO: [Synth 8-638] synthesizing module 'rld' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:35]
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_IDLE bound to: 3'b001 
	Parameter STATE_RUN bound to: 3'b010 
	Parameter STATE_LEVEL bound to: 3'b011 
	Parameter STATE_END_RUN bound to: 3'b100 
	Parameter STATE_QUANT bound to: 3'b101 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'dpram_sc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 12 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc' (11#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-256] done synthesizing module 'rld' (12#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:35]
INFO: [Synth 8-638] synthesizing module 'idct' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:104]
INFO: [Synth 8-638] synthesizing module 'idct1d_row' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:223]
	Parameter dta_in_width bound to: 12 - type: integer 
	Parameter dta_shift bound to: 10 - type: integer 
	Parameter reg_width bound to: 32 - type: integer 
	Parameter scale bound to: 14 - type: integer 
	Parameter dta_out_width bound to: 22 - type: integer 
	Parameter cosval_width bound to: 16 - type: integer 
	Parameter prod_width bound to: 28 - type: integer 
	Parameter COSVAL_A bound to: 16'b0100000000000000 
	Parameter COSVAL_MINUSA bound to: 16'b1100000000000000 
	Parameter COSVAL_B bound to: 16'b0101001110011111 
	Parameter COSVAL_MINUSB bound to: 16'b1010110001100001 
	Parameter COSVAL_C bound to: 16'b0010001010100011 
	Parameter COSVAL_MINUSC bound to: 16'b1101110101011101 
	Parameter COSVAL_D bound to: 16'b0101100011000101 
	Parameter COSVAL_MINUSD bound to: 16'b1010011100111011 
	Parameter COSVAL_E bound to: 16'b0100101101000010 
	Parameter COSVAL_MINUSE bound to: 16'b1011010010111110 
	Parameter COSVAL_F bound to: 16'b0011001001001001 
	Parameter COSVAL_MINUSF bound to: 16'b1100110110110111 
	Parameter COSVAL_G bound to: 16'b0001000110101000 
	Parameter COSVAL_MINUSG bound to: 16'b1110111001011000 
	Parameter offset bound to: 32'sb00000000000000000000001000000000 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_0 bound to: 4'b0001 
	Parameter STATE_1 bound to: 4'b0010 
	Parameter STATE_2 bound to: 4'b0011 
	Parameter STATE_3 bound to: 4'b0100 
	Parameter STATE_4 bound to: 4'b0101 
	Parameter STATE_5 bound to: 4'b0110 
	Parameter STATE_6 bound to: 4'b0111 
	Parameter STATE_7 bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'idct1d_row' (13#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:223]
INFO: [Synth 8-638] synthesizing module 'transpose' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1249]
	Parameter dta_width bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dpram_sc__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 22 - type: integer 
	Parameter addr_width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc__parameterized0' (13#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-256] done synthesizing module 'transpose' (14#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1249]
INFO: [Synth 8-638] synthesizing module 'idct1d_col' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:739]
	Parameter dta_in_width bound to: 22 - type: integer 
	Parameter dta_shift bound to: 21 - type: integer 
	Parameter reg_width bound to: 42 - type: integer 
	Parameter scale bound to: 14 - type: integer 
	Parameter dta_out_width bound to: 21 - type: integer 
	Parameter cosval_width bound to: 16 - type: integer 
	Parameter prod_width bound to: 38 - type: integer 
	Parameter COSVAL_A bound to: 16'b0100000000000000 
	Parameter COSVAL_MINUSA bound to: 16'b1100000000000000 
	Parameter COSVAL_B bound to: 16'b0101001110011111 
	Parameter COSVAL_MINUSB bound to: 16'b1010110001100001 
	Parameter COSVAL_C bound to: 16'b0010001010100011 
	Parameter COSVAL_MINUSC bound to: 16'b1101110101011101 
	Parameter COSVAL_D bound to: 16'b0101100011000101 
	Parameter COSVAL_MINUSD bound to: 16'b1010011100111011 
	Parameter COSVAL_E bound to: 16'b0100101101000010 
	Parameter COSVAL_MINUSE bound to: 16'b1011010010111110 
	Parameter COSVAL_F bound to: 16'b0011001001001001 
	Parameter COSVAL_MINUSF bound to: 16'b1100110110110111 
	Parameter COSVAL_G bound to: 16'b0001000110101000 
	Parameter COSVAL_MINUSG bound to: 16'b1110111001011000 
	Parameter offset bound to: 42'sb000000000000000000000100000000000000000000 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_0 bound to: 4'b0001 
	Parameter STATE_1 bound to: 4'b0010 
	Parameter STATE_2 bound to: 4'b0011 
	Parameter STATE_3 bound to: 4'b0100 
	Parameter STATE_4 bound to: 4'b0101 
	Parameter STATE_5 bound to: 4'b0110 
	Parameter STATE_6 bound to: 4'b0111 
	Parameter STATE_7 bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'mult22x16' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1380]
INFO: [Synth 8-256] done synthesizing module 'mult22x16' (15#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1380]
INFO: [Synth 8-256] done synthesizing module 'idct1d_col' (16#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:739]
INFO: [Synth 8-638] synthesizing module 'clip_col' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1358]
INFO: [Synth 8-256] done synthesizing module 'clip_col' (17#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1358]
INFO: [Synth 8-638] synthesizing module 'transpose__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1249]
	Parameter dta_width bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dpram_sc__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 9 - type: integer 
	Parameter addr_width bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc__parameterized1' (17#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-256] done synthesizing module 'transpose__parameterized0' (17#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1249]
INFO: [Synth 8-256] done synthesizing module 'idct' (18#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:104]
INFO: [Synth 8-638] synthesizing module 'idct_fifo' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1438]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001001000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001001000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized2' (18#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized2' (18#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'idct_fifo' (19#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1438]
INFO: [Synth 8-638] synthesizing module 'motcomp' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp.v:33]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized3' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b010111100 
	Parameter addr_width bound to: 9'b000000011 
	Parameter prog_thresh bound to: 9'b000000010 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized3' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b010111100 
	Parameter addr_width bound to: 9'b000000011 
	Parameter prog_thresh bound to: 9'b000000010 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized3' (19#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized3' (19#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fwft_reader' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
	Parameter dta_width bound to: 9'b010111100 
INFO: [Synth 8-256] done synthesizing module 'fwft_reader' (20#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized4' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000100011 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010010000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized4' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000100011 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010010000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized4' (20#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized4' (20#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized5' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000000110 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized5' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000000110 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized5' (20#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized5' (20#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'motcomp_addrgen' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_addrgen.v:37]
	Parameter DCT_C1_PASS bound to: 3'b000 
	Parameter DCT_C1_FRAME_TO_TOP_FIELD bound to: 3'b001 
	Parameter DCT_L4_PASS bound to: 3'b010 
	Parameter DCT_L4_TOP_FIELD_TO_FRAME bound to: 3'b011 
	Parameter DCT_L4_FRAME_TO_TOP_FIELD bound to: 3'b100 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_READ bound to: 3'b001 
	Parameter STATE_UPDATE bound to: 3'b010 
	Parameter STATE_MOTVEC bound to: 3'b011 
	Parameter STATE_NEXT bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'motcomp_picbuf' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_picbuf.v:33]
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_UPDATE bound to: 4'b0001 
	Parameter STATE_IP_FRAME_0 bound to: 4'b0010 
	Parameter STATE_IP_FRAME_1 bound to: 4'b0011 
	Parameter STATE_B_FRAME_0 bound to: 4'b0100 
	Parameter STATE_B_FRAME_1 bound to: 4'b0101 
	Parameter STATE_LAST_FRAME bound to: 4'b0110 
	Parameter STATE_WAIT_0 bound to: 4'b0111 
	Parameter STATE_WAIT_1 bound to: 4'b1000 
	Parameter STATE_SRC_SELECT_0 bound to: 4'b1001 
	Parameter STATE_SRC_SELECT_1 bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'motcomp_picbuf' (21#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_picbuf.v:33]
INFO: [Synth 8-638] synthesizing module 'motcomp_motvec' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_motvec.v:28]
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter DCT_C1_PASS bound to: 3'b000 
	Parameter DCT_C1_FRAME_TO_TOP_FIELD bound to: 3'b001 
	Parameter DCT_L4_PASS bound to: 3'b010 
	Parameter DCT_L4_TOP_FIELD_TO_FRAME bound to: 3'b011 
	Parameter DCT_L4_FRAME_TO_TOP_FIELD bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'motcomp_motvec' (22#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_motvec.v:28]
INFO: [Synth 8-638] synthesizing module 'memory_address' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
	Parameter dta_width bound to: 1 - type: integer 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'memory_address' (23#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
INFO: [Synth 8-638] synthesizing module 'memory_address__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
	Parameter dta_width bound to: 3 - type: integer 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'memory_address__parameterized0' (23#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
INFO: [Synth 8-256] done synthesizing module 'motcomp_addrgen' (24#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_addrgen.v:37]
INFO: [Synth 8-638] synthesizing module 'motcomp_dcttype' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:39]
	Parameter DCT_C1_PASS bound to: 3'b000 
	Parameter DCT_C1_FRAME_TO_TOP_FIELD bound to: 3'b001 
	Parameter DCT_L4_PASS bound to: 3'b010 
	Parameter DCT_L4_TOP_FIELD_TO_FRAME bound to: 3'b011 
	Parameter DCT_L4_FRAME_TO_TOP_FIELD bound to: 3'b100 
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_DCT_RD_EN bound to: 3'b001 
	Parameter STATE_DCT_READ bound to: 3'b010 
	Parameter STATE_WAIT_IDCT bound to: 3'b011 
	Parameter STATE_IDCT_RD_EN bound to: 3'b100 
	Parameter STATE_READ_IDCT bound to: 3'b101 
	Parameter STATE_WRITE_IDCT bound to: 3'b110 
	Parameter STATE_WAIT_WRITE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:99]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:222]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:259]
INFO: [Synth 8-638] synthesizing module 'dpram_sc__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 72 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc__parameterized2' (24#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized6' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001001000 
	Parameter addr_width bound to: 9'b000000110 
	Parameter prog_thresh bound to: 9'b000100000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized6' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001001000 
	Parameter addr_width bound to: 9'b000000110 
	Parameter prog_thresh bound to: 9'b000100000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized6' (24#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized6' (24#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-4471] merging register 'idct_ram_rd_en_reg' into 'frame_idct_wr_dta_en_0_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:194]
INFO: [Synth 8-256] done synthesizing module 'motcomp_dcttype' (25#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_dcttype.v:39]
INFO: [Synth 8-638] synthesizing module 'motcomp_recon' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:94]
	Parameter STATE_WAIT bound to: 2'b01 
	Parameter STATE_RUN bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fwft_reader__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
	Parameter dta_width bound to: 9'b000100011 
INFO: [Synth 8-256] done synthesizing module 'fwft_reader__parameterized0' (25#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
INFO: [Synth 8-638] synthesizing module 'fwft_reader__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
	Parameter dta_width bound to: 9'b001001000 
INFO: [Synth 8-256] done synthesizing module 'fwft_reader__parameterized1' (25#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
INFO: [Synth 8-638] synthesizing module 'fwft2_reader' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:168]
	Parameter dta_width bound to: 9'b001000000 
INFO: [Synth 8-256] done synthesizing module 'fwft2_reader' (26#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:168]
INFO: [Synth 8-638] synthesizing module 'prediction_horizontal_offset' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:690]
	Parameter dta_width bound to: 9'b001100101 
INFO: [Synth 8-256] done synthesizing module 'prediction_horizontal_offset' (27#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:690]
INFO: [Synth 8-638] synthesizing module 'prediction_horizontal_offset__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:690]
	Parameter dta_width bound to: 9'b000000001 
INFO: [Synth 8-256] done synthesizing module 'prediction_horizontal_offset__parameterized0' (27#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:690]
INFO: [Synth 8-638] synthesizing module 'combine_predictions' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:786]
INFO: [Synth 8-638] synthesizing module 'pixel_prediction' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:966]
	Parameter dta_width bound to: 9'b000100011 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:1044]
INFO: [Synth 8-256] done synthesizing module 'pixel_prediction' (28#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:966]
INFO: [Synth 8-638] synthesizing module 'pixel_prediction__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:966]
	Parameter dta_width bound to: 9'b000000001 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:1044]
INFO: [Synth 8-256] done synthesizing module 'pixel_prediction__parameterized0' (28#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:966]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:904]
INFO: [Synth 8-256] done synthesizing module 'combine_predictions' (29#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:786]
INFO: [Synth 8-256] done synthesizing module 'motcomp_recon' (30#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp_recon.v:94]
INFO: [Synth 8-256] done synthesizing module 'motcomp' (31#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/motcomp.v:33]
INFO: [Synth 8-638] synthesizing module 'intra_quant_matrix' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/iquant.v:24]
	Parameter STATE_INIT bound to: 3'b001 
	Parameter STATE_CLEAR bound to: 3'b010 
	Parameter STATE_RUN bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'dpram_sc__parameterized3' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc__parameterized3' (31#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-256] done synthesizing module 'intra_quant_matrix' (32#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/iquant.v:24]
INFO: [Synth 8-638] synthesizing module 'non_intra_quant_matrix' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/iquant.v:234]
	Parameter STATE_INIT bound to: 3'b001 
	Parameter STATE_CLEAR bound to: 3'b010 
	Parameter STATE_RUN bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'dpram_sc__parameterized4' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
	Parameter dta_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sc__parameterized4' (32#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:40]
INFO: [Synth 8-256] done synthesizing module 'non_intra_quant_matrix' (33#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/iquant.v:234]
INFO: [Synth 8-638] synthesizing module 'resample' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample.v:33]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'resample_addrgen' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_addrgen.v:28]
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter ROW_0_COL_0 bound to: 3'b000 
	Parameter ROW_1_COL_0 bound to: 3'b001 
	Parameter ROW_X_COL_0 bound to: 3'b010 
	Parameter ROW_X_COL_X bound to: 3'b011 
	Parameter ROW_X_COL_LAST bound to: 3'b100 
	Parameter NO_OUTPUT bound to: 2'b00 
	Parameter FRAME bound to: 2'b01 
	Parameter TOP bound to: 2'b10 
	Parameter BOTTOM bound to: 2'b11 
	Parameter STATE_INIT bound to: 4'b0000 
	Parameter STATE_NEXT_IMG bound to: 4'b0001 
	Parameter STATE_REPEAT bound to: 4'b0010 
	Parameter STATE_NEXT_MB bound to: 4'b0011 
	Parameter STATE_WAIT bound to: 4'b0100 
	Parameter STATE_WR_OSD_MSB bound to: 4'b0101 
	Parameter STATE_WR_OSD_LSB bound to: 4'b0110 
	Parameter STATE_WR_Y_MSB bound to: 4'b0111 
	Parameter STATE_WR_Y_LSB bound to: 4'b1000 
	Parameter STATE_WR_U_UPPER bound to: 4'b1001 
	Parameter STATE_WR_U_LOWER bound to: 4'b1010 
	Parameter STATE_WR_V_UPPER bound to: 4'b1011 
	Parameter STATE_WR_V_LOWER bound to: 4'b1100 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_addrgen.v:345]
INFO: [Synth 8-256] done synthesizing module 'resample_addrgen' (34#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_addrgen.v:28]
INFO: [Synth 8-638] synthesizing module 'resample_dta' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_dta.v:28]
	Parameter STATE_INIT bound to: 4'b0000 
	Parameter STATE_RD_OSD bound to: 4'b0001 
	Parameter STATE_RD_Y bound to: 4'b0010 
	Parameter STATE_RD_U bound to: 4'b0011 
	Parameter STATE_RD_V bound to: 4'b0100 
	Parameter STATE_RD_POS bound to: 4'b0101 
	Parameter STATE_READY bound to: 4'b0110 
	Parameter STATE_WAIT bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'fwft_reader__parameterized2' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
	Parameter dta_width bound to: 9'b000000011 
INFO: [Synth 8-256] done synthesizing module 'fwft_reader__parameterized2' (34#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/fwft.v:33]
INFO: [Synth 8-256] done synthesizing module 'resample_dta' (35#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_dta.v:28]
INFO: [Synth 8-638] synthesizing module 'resample_bilinear' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_bilinear.v:28]
	Parameter ROW_0_COL_0 bound to: 3'b000 
	Parameter ROW_1_COL_0 bound to: 3'b001 
	Parameter ROW_X_COL_0 bound to: 3'b010 
	Parameter ROW_X_COL_X bound to: 3'b011 
	Parameter ROW_X_COL_LAST bound to: 3'b100 
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_MACROBLOCK bound to: 3'b001 
	Parameter STATE_PIXEL bound to: 3'b010 
INFO: [Synth 8-256] done synthesizing module 'resample_bilinear' (36#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample_bilinear.v:28]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized7' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000000100 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized7' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000000100 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized7' (36#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized7' (36#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'resample' (37#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/resample.v:33]
INFO: [Synth 8-638] synthesizing module 'pixel_queue' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/pixel_queue.v:25]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'fifo_dc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
	Parameter dta_width bound to: 9'b000100011 
	Parameter addr_width bound to: 9'b000001010 
	Parameter prog_thresh bound to: 9'b000100000 
	Parameter FIFO_XILINX bound to: 1 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo_dc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
	Parameter dta_width bound to: 9'b000100011 
	Parameter addr_width bound to: 9'b000001010 
	Parameter prog_thresh bound to: 9'b000100000 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
	Parameter ALMOST_FULL_OFFSET bound to: 10'b0000100000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 10'b0000100000 
	Parameter DATA_WIDTH bound to: 10'b0000100011 
	Parameter ADDR_WIDTH bound to: 10'b0000001010 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4451]
	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000000100000 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-256] done synthesizing module 'FIFO36' (38#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4451]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo' (39#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo_dc' (40#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_dc' (41#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
INFO: [Synth 8-256] done synthesizing module 'pixel_queue' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/pixel_queue.v:25]
INFO: [Synth 8-638] synthesizing module 'syncgen_intf' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen_intf.v:29]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized5' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized5' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized6' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized6' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized7' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized7' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized8' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized8' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized9' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized9' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized10' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized10' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized11' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized11' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized12' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized12' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized13' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized13' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized14' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized14' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized15' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized15' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized16' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized16' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized17' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized17' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized18' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized18' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized19' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized19' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_reg__parameterized20' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_reg__parameterized20' (42#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/synchronizer.v:52]
INFO: [Synth 8-638] synthesizing module 'sync_gen' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen.v:61]
INFO: [Synth 8-256] done synthesizing module 'sync_gen' (43#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen.v:61]
INFO: [Synth 8-256] done synthesizing module 'syncgen_intf' (44#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/syncgen_intf.v:29]
INFO: [Synth 8-638] synthesizing module 'mixer' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mixer.v:37]
	Parameter ROW_0_COL_0 bound to: 3'b000 
	Parameter ROW_1_COL_0 bound to: 3'b001 
	Parameter ROW_X_COL_0 bound to: 3'b010 
	Parameter ROW_X_COL_X bound to: 3'b011 
	Parameter ROW_X_COL_LAST bound to: 3'b100 
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_WAIT bound to: 3'b001 
	Parameter STATE_FIRST_PIXEL bound to: 3'b010 
	Parameter STATE_REPEAT_FIRST_PIXEL bound to: 3'b011 
	Parameter STATE_PIXEL bound to: 3'b100 
	Parameter STATE_REPEAT_PIXEL bound to: 3'b101 
	Parameter STATE_LAST_PIXEL bound to: 3'b110 
	Parameter STATE_REPEAT_LAST_PIXEL bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mixer.v:118]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mixer.v:184]
INFO: [Synth 8-256] done synthesizing module 'mixer' (45#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mixer.v:37]
INFO: [Synth 8-638] synthesizing module 'osd' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:68]
INFO: [Synth 8-638] synthesizing module 'alpha_blend' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
	Parameter dta_width bound to: 55 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alpha_blend' (46#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
INFO: [Synth 8-638] synthesizing module 'alpha_blend__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
	Parameter dta_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alpha_blend__parameterized0' (46#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
INFO: [Synth 8-638] synthesizing module 'alpha_blend__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
	Parameter dta_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alpha_blend__parameterized1' (46#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:443]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:278]
INFO: [Synth 8-256] done synthesizing module 'osd' (47#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:68]
INFO: [Synth 8-638] synthesizing module 'yuv2rgb' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/yuv2rgb.v:28]
	Parameter cy bound to: 18'sb001001010100001011 
INFO: [Synth 8-256] done synthesizing module 'yuv2rgb' (48#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/yuv2rgb.v:28]
INFO: [Synth 8-638] synthesizing module 'osd_clt' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:327]
	Parameter STATE_INIT bound to: 3'b001 
	Parameter STATE_CLEAR bound to: 3'b010 
	Parameter STATE_RUN bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'dpram_dc' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:93]
	Parameter dta_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_dc' (49#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:93]
INFO: [Synth 8-256] done synthesizing module 'osd_clt' (50#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:327]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/regfile.v:48]
	Parameter HORZ_RES bound to: 12'b001100011111 
	Parameter HORZ_SYNC_STRT bound to: 12'b001101000111 
	Parameter HORZ_SYNC_END bound to: 12'b001111000111 
	Parameter HORZ_LEN bound to: 12'b010000011111 
	Parameter VERT_RES bound to: 12'b001001010111 
	Parameter VERT_SYNC_STRT bound to: 12'b001001011000 
	Parameter VERT_SYNC_END bound to: 12'b001001011100 
	Parameter VERT_LEN bound to: 12'b001001110011 
	Parameter HALFLINE bound to: 12'b001000010000 
	Parameter VID_MODE bound to: 3'b000 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter REG_RD_VERSION bound to: 4'b0000 
	Parameter REG_RD_STATUS bound to: 4'b0001 
	Parameter REG_RD_SIZE bound to: 4'b0010 
	Parameter REG_RD_DISP_SIZE bound to: 4'b0011 
	Parameter REG_RD_FRAME_RATE bound to: 4'b0100 
	Parameter REG_RD_TESTPOINT bound to: 4'b1111 
	Parameter REG_WR_STREAM bound to: 4'b0000 
	Parameter REG_WR_HOR bound to: 4'b0001 
	Parameter REG_WR_HOR_SYNC bound to: 4'b0010 
	Parameter REG_WR_VER bound to: 4'b0011 
	Parameter REG_WR_VER_SYNC bound to: 4'b0100 
	Parameter REG_WR_VID_MODE bound to: 4'b0101 
	Parameter REG_WR_CLT_YUVM bound to: 4'b0110 
	Parameter REG_WR_CLT_ADDR bound to: 4'b0111 
	Parameter REG_WR_OSD_DTA_HIGH bound to: 4'b1000 
	Parameter REG_WR_OSD_DTA_LOW bound to: 4'b1001 
	Parameter REG_WR_OSD_ADDR bound to: 4'b1010 
	Parameter REG_WR_TRICK bound to: 4'b1011 
	Parameter REG_WR_TESTPOINT bound to: 4'b1111 
	Parameter DEFAULT_WATCHDOG_TIMER bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'memory_address__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
	Parameter dta_width bound to: 64 - type: integer 
	Parameter CHROMA420 bound to: 2'b01 
	Parameter CHROMA422 bound to: 2'b10 
	Parameter CHROMA444 bound to: 2'b11 
	Parameter TOP_FIELD bound to: 2'b01 
	Parameter BOTTOM_FIELD bound to: 2'b10 
	Parameter FRAME_PICTURE bound to: 2'b11 
	Parameter MC_NONE bound to: 2'b00 
	Parameter MC_FIELD bound to: 2'b01 
	Parameter MC_FRAME bound to: 2'b10 
	Parameter MC_16X8 bound to: 2'b10 
	Parameter MC_DMV bound to: 2'b11 
	Parameter MV_FIELD bound to: 2'b00 
	Parameter MV_FRAME bound to: 2'b01 
	Parameter I_TYPE bound to: 3'b001 
	Parameter P_TYPE bound to: 3'b010 
	Parameter B_TYPE bound to: 3'b011 
	Parameter D_TYPE bound to: 3'b100 
	Parameter DCT_FIELD bound to: 1'b1 
	Parameter DCT_FRAME bound to: 1'b0 
	Parameter RLD_DCT bound to: 2'b00 
	Parameter RLD_QUANT bound to: 2'b01 
	Parameter RLD_NOOP bound to: 2'b10 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'memory_address__parameterized1' (50#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:56]
INFO: [Synth 8-256] done synthesizing module 'regfile' (51#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/regfile.v:48]
INFO: [Synth 8-638] synthesizing module 'framestore' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore.v:129]
	Parameter RLD_DEPTH bound to: 9'b000000111 
	Parameter RLD_THRESHOLD bound to: 9'b000000010 
	Parameter PREDICT_DEPTH bound to: 9'b000001000 
	Parameter PREDICT_THRESHOLD bound to: 9'b001000000 
	Parameter MVEC_DEPTH bound to: 9'b000000011 
	Parameter MVEC_THRESHOLD bound to: 9'b000000010 
	Parameter ADDR_DEPTH bound to: 9'b000001000 
	Parameter ADDR_THRESHOLD bound to: 9'b000001000 
	Parameter DTA_DEPTH bound to: 9'b000001000 
	Parameter DTA_THRESHOLD bound to: 9'b001000000 
	Parameter MOTCOMP_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter VBUF_WR_DEPTH bound to: 9'b000001000 
	Parameter VBUF_WR_THRESHOLD bound to: 9'b010000000 
	Parameter VBUF_RD_DEPTH bound to: 9'b000001000 
	Parameter VBUF_RD_THRESHOLD bound to: 9'b000100000 
	Parameter FWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter FWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter FWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter FWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter BWD_ADDR_DEPTH bound to: 9'b000001000 
	Parameter BWD_ADDR_THRESHOLD bound to: 9'b010010000 
	Parameter BWD_DTA_DEPTH bound to: 9'b000001000 
	Parameter BWD_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter DST_DEPTH bound to: 9'b000001000 
	Parameter DST_THRESHOLD bound to: 9'b010010000 
	Parameter RECON_DEPTH bound to: 9'b000001000 
	Parameter RECON_THRESHOLD bound to: 9'b001000000 
	Parameter DISP_ADDR_DEPTH bound to: 9'b000001000 
	Parameter DISP_ADDR_THRESHOLD bound to: 9'b000100000 
	Parameter DISP_DTA_DEPTH bound to: 9'b000001000 
	Parameter DISP_DTA_THRESHOLD bound to: 9'b001000000 
	Parameter RESAMPLE_DEPTH bound to: 9'b000001000 
	Parameter RESAMPLE_THRESHOLD bound to: 9'b000000100 
	Parameter PIXEL_DEPTH bound to: 9'b000001010 
	Parameter PIXEL_THRESHOLD bound to: 9'b000100000 
	Parameter OSD_DEPTH bound to: 9'b000000101 
	Parameter OSD_THRESHOLD bound to: 9'b000001000 
	Parameter MEM_THRESHOLD bound to: 9'b000010000 
	Parameter MEMREQ_DEPTH bound to: 9'b000000110 
	Parameter MEMREQ_THRESHOLD bound to: 9'b000010000 
	Parameter MEMTAG_DEPTH bound to: 9'b000000101 
	Parameter MEMTAG_THRESHOLD bound to: 9'b000010000 
	Parameter MEMRESP_DEPTH bound to: 9'b000000111 
	Parameter MEMRESP_THRESHOLD bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'framestore_request' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_request.v:44]
	Parameter REFRESH_CYCLES bound to: 16'b0000010000000000 
	Parameter REFRESH_EN bound to: 1'b0 
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter STATE_INIT bound to: 11'b00000000001 
	Parameter STATE_CLEAR bound to: 11'b00000000010 
	Parameter STATE_IDLE bound to: 11'b00000000100 
	Parameter STATE_REFRESH bound to: 11'b00000001000 
	Parameter STATE_DISP bound to: 11'b00000010000 
	Parameter STATE_VBR bound to: 11'b00000100000 
	Parameter STATE_FWD bound to: 11'b00001000000 
	Parameter STATE_BWD bound to: 11'b00010000000 
	Parameter STATE_VBW bound to: 11'b00100000000 
	Parameter STATE_RECON bound to: 11'b01000000000 
	Parameter STATE_OSD bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'framestore_request' (52#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_request.v:44]
INFO: [Synth 8-638] synthesizing module 'framestore_response' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v:43]
	Parameter CMD_NOOP bound to: 2'b00 
	Parameter CMD_REFRESH bound to: 2'b01 
	Parameter CMD_READ bound to: 2'b10 
	Parameter CMD_WRITE bound to: 2'b11 
	Parameter TAG_CTRL bound to: 3'b000 
	Parameter TAG_FWD bound to: 3'b001 
	Parameter TAG_BWD bound to: 3'b010 
	Parameter TAG_RECON bound to: 3'b011 
	Parameter TAG_DISP bound to: 3'b100 
	Parameter TAG_OSD bound to: 3'b101 
	Parameter TAG_VBUF bound to: 3'b110 
	Parameter COMP_Y bound to: 2'b00 
	Parameter COMP_CR bound to: 2'b01 
	Parameter COMP_CB bound to: 2'b10 
	Parameter WIDTH_Y bound to: 22'b0000000000000000010010 
	Parameter WIDTH_C bound to: 22'b0000000000000000010000 
	Parameter VBUF bound to: 22'b0111000000000000000000 
	Parameter VBUF_END bound to: 22'b0111101111111111111110 
	Parameter ADDR_ERR bound to: 22'b0111101111111111111111 
	Parameter FRAME_0_Y bound to: 22'b0000000000000000000000 
	Parameter FRAME_0_CR bound to: 22'b0001000000000000000000 
	Parameter FRAME_0_CB bound to: 22'b0001010000000000000000 
	Parameter FRAME_1_Y bound to: 22'b0001100000000000000000 
	Parameter FRAME_1_CR bound to: 22'b0010100000000000000000 
	Parameter FRAME_1_CB bound to: 22'b0010110000000000000000 
	Parameter FRAME_2_Y bound to: 22'b0011000000000000000000 
	Parameter FRAME_2_CR bound to: 22'b0100000000000000000000 
	Parameter FRAME_2_CB bound to: 22'b0100010000000000000000 
	Parameter FRAME_3_Y bound to: 22'b0100100000000000000000 
	Parameter FRAME_3_CR bound to: 22'b0101100000000000000000 
	Parameter FRAME_3_CB bound to: 22'b0101110000000000000000 
	Parameter OSD bound to: 22'b0110000000000000000000 
	Parameter OSD_FRAME bound to: 3'b100 
	Parameter END_OF_MEM bound to: 22'b0111101111111111111111 
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_FLUSH bound to: 3'b001 
	Parameter STATE_WAIT bound to: 3'b010 
	Parameter STATE_READ bound to: 3'b011 
	Parameter STATE_WRITE bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'framestore_response' (53#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v:43]
INFO: [Synth 8-638] synthesizing module 'fifo_dc__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
	Parameter dta_width bound to: 9'b001011000 
	Parameter addr_width bound to: 9'b000000110 
	Parameter prog_thresh bound to: 9'b000010000 
	Parameter FIFO_XILINX bound to: 1 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo_dc__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
	Parameter dta_width bound to: 9'b001011000 
	Parameter addr_width bound to: 9'b000000110 
	Parameter prog_thresh bound to: 9'b000010000 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
	Parameter ALMOST_FULL_OFFSET bound to: 10'b0000010000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 10'b0000010000 
	Parameter DATA_WIDTH bound to: 10'b0001011000 
	Parameter ADDR_WIDTH bound to: 10'b0000000110 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO144' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo144.v:26]
	Parameter ALMOST_FULL_OFFSET bound to: 9'b000010000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000010000 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO36_72' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4677]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000010000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b000010000 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-256] done synthesizing module 'FIFO36_72' (54#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4677]
INFO: [Synth 8-256] done synthesizing module 'FIFO144' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo144.v:26]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized0' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo_dc__parameterized0' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_dc__parameterized0' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized8' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000010000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized8' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000000011 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000010000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized8' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized8' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fifo_dc__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000000111 
	Parameter prog_thresh bound to: 9'b001000000 
	Parameter FIFO_XILINX bound to: 1 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo_dc__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000000111 
	Parameter prog_thresh bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'xilinx_fifo__parameterized1' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
	Parameter ALMOST_FULL_OFFSET bound to: 10'b0001000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 10'b0001000000 
	Parameter DATA_WIDTH bound to: 10'b0001000000 
	Parameter ADDR_WIDTH bound to: 10'b0000000111 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'FIFO36_72__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4677]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b001000000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001000000 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-256] done synthesizing module 'FIFO36_72__parameterized0' (55#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4677]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo__parameterized1' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo.v:30]
INFO: [Synth 8-256] done synthesizing module 'xilinx_fifo_dc__parameterized1' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xilinx_fifo_dc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_dc__parameterized1' (55#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:264]
INFO: [Synth 8-256] done synthesizing module 'framestore' (56#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore.v:129]
INFO: [Synth 8-638] synthesizing module 'framestore_reader' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:39]
	Parameter fifo_dta_depth bound to: 9'b000001000 
	Parameter fifo_addr_depth bound to: 9'b000001000 
	Parameter fifo_addr_threshold bound to: 9'b010010000 
	Parameter fifo_dta_threshold bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized9' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010010000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized9' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b010010000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized9' (56#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized9' (56#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized10' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized10' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized10' (56#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized10' (56#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'framestore_reader' (57#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:39]
INFO: [Synth 8-638] synthesizing module 'framestore_writer' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:153]
	Parameter fifo_depth bound to: 9'b000001000 
	Parameter fifo_threshold bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized11' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized11' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized11' (57#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized11' (57#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'framestore_writer' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:153]
INFO: [Synth 8-638] synthesizing module 'framestore_reader__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:39]
	Parameter fifo_dta_depth bound to: 9'b000001000 
	Parameter fifo_addr_depth bound to: 9'b000001000 
	Parameter fifo_addr_threshold bound to: 9'b000100000 
	Parameter fifo_dta_threshold bound to: 9'b001000000 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized12' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b000010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000100000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized12' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b000010110 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b000100000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized12' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized12' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized13' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized13' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001000000 
	Parameter addr_width bound to: 9'b000001000 
	Parameter prog_thresh bound to: 9'b001000000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized13' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized13' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'framestore_reader__parameterized0' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:39]
INFO: [Synth 8-638] synthesizing module 'framestore_writer__parameterized0' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:153]
	Parameter fifo_depth bound to: 9'b000000101 
	Parameter fifo_threshold bound to: 9'b000001000 
INFO: [Synth 8-638] synthesizing module 'fifo_sc__parameterized14' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
	Parameter dta_width bound to: 9'b001010110 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000001000 
	Parameter FIFO_XILINX bound to: 0 - type: integer 
	Parameter check_valid bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xfifo_sc__parameterized14' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
	Parameter dta_width bound to: 9'b001010110 
	Parameter addr_width bound to: 9'b000000101 
	Parameter prog_thresh bound to: 9'b000001000 
INFO: [Synth 8-256] done synthesizing module 'xfifo_sc__parameterized14' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/xfifo_sc.v:25]
INFO: [Synth 8-256] done synthesizing module 'fifo_sc__parameterized14' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/wrappers.v:138]
INFO: [Synth 8-256] done synthesizing module 'framestore_writer__parameterized0' (58#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/read_write.v:153]
INFO: [Synth 8-638] synthesizing module 'watchdog' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/watchdog.v:53]
	Parameter STATE_INIT bound to: 3'b000 
	Parameter STATE_HOLDOFF bound to: 3'b001 
	Parameter STATE_CLEAR bound to: 3'b010 
	Parameter STATE_TIMER bound to: 3'b011 
	Parameter STATE_EXPIRE bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'watchdog' (59#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/watchdog.v:53]
INFO: [Synth 8-638] synthesizing module 'probe' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/probe.v:43]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/probe.v:276]
INFO: [Synth 8-256] done synthesizing module 'probe' (60#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/probe.v:43]
INFO: [Synth 8-256] done synthesizing module 'mpeg2fpga' (61#1) [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mpeg2fpga.v:51]
WARNING: [Synth 8-3331] design probe has unconnected port mem_clk
WARNING: [Synth 8-3331] design probe has unconnected port dot_clk
WARNING: [Synth 8-3331] design probe has unconnected port mem_rst
WARNING: [Synth 8-3331] design probe has unconnected port dot_rst
WARNING: [Synth 8-3331] design probe has unconnected port error
WARNING: [Synth 8-3331] design probe has unconnected port pixel_rd_empty
WARNING: [Synth 8-3331] design probe has unconnected port mem_req_rd_en
WARNING: [Synth 8-3331] design probe has unconnected port mem_req_rd_valid
WARNING: [Synth 8-3331] design probe has unconnected port mem_res_wr_en
WARNING: [Synth 8-3331] design probe has unconnected port mem_res_wr_almost_full
WARNING: [Synth 8-3331] design probe has unconnected port mem_res_wr_full
WARNING: [Synth 8-3331] design probe has unconnected port mem_res_wr_overflow
WARNING: [Synth 8-3331] design probe has unconnected port y[7]
WARNING: [Synth 8-3331] design probe has unconnected port y[6]
WARNING: [Synth 8-3331] design probe has unconnected port y[5]
WARNING: [Synth 8-3331] design probe has unconnected port y[4]
WARNING: [Synth 8-3331] design probe has unconnected port y[3]
WARNING: [Synth 8-3331] design probe has unconnected port y[2]
WARNING: [Synth 8-3331] design probe has unconnected port y[1]
WARNING: [Synth 8-3331] design probe has unconnected port y[0]
WARNING: [Synth 8-3331] design probe has unconnected port u[7]
WARNING: [Synth 8-3331] design probe has unconnected port u[6]
WARNING: [Synth 8-3331] design probe has unconnected port u[5]
WARNING: [Synth 8-3331] design probe has unconnected port u[4]
WARNING: [Synth 8-3331] design probe has unconnected port u[3]
WARNING: [Synth 8-3331] design probe has unconnected port u[2]
WARNING: [Synth 8-3331] design probe has unconnected port u[1]
WARNING: [Synth 8-3331] design probe has unconnected port u[0]
WARNING: [Synth 8-3331] design probe has unconnected port v[7]
WARNING: [Synth 8-3331] design probe has unconnected port v[6]
WARNING: [Synth 8-3331] design probe has unconnected port v[5]
WARNING: [Synth 8-3331] design probe has unconnected port v[4]
WARNING: [Synth 8-3331] design probe has unconnected port v[3]
WARNING: [Synth 8-3331] design probe has unconnected port v[2]
WARNING: [Synth 8-3331] design probe has unconnected port v[1]
WARNING: [Synth 8-3331] design probe has unconnected port v[0]
WARNING: [Synth 8-3331] design probe has unconnected port pixel_en
WARNING: [Synth 8-3331] design probe has unconnected port h_sync
WARNING: [Synth 8-3331] design probe has unconnected port v_sync
WARNING: [Synth 8-3331] design framestore_response has unconnected port fwd_wr_dta_ack
WARNING: [Synth 8-3331] design framestore_response has unconnected port fwd_wr_dta_almost_full
WARNING: [Synth 8-3331] design framestore_response has unconnected port bwd_wr_dta_ack
WARNING: [Synth 8-3331] design framestore_response has unconnected port bwd_wr_dta_almost_full
WARNING: [Synth 8-3331] design framestore_response has unconnected port disp_wr_dta_ack
WARNING: [Synth 8-3331] design framestore_response has unconnected port disp_wr_dta_almost_full
WARNING: [Synth 8-3331] design framestore_response has unconnected port vbr_wr_ack
WARNING: [Synth 8-3331] design framestore_response has unconnected port vbr_wr_almost_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port fwd_wr_dta_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port fwd_rd_dta_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port bwd_wr_dta_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port bwd_rd_dta_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port recon_rd_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port recon_wr_almost_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port disp_wr_dta_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port disp_rd_dta_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port osd_rd_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port osd_wr_almost_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port vbw_rd_almost_empty
WARNING: [Synth 8-3331] design framestore_request has unconnected port vbw_wr_almost_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port vbr_wr_full
WARNING: [Synth 8-3331] design framestore_request has unconnected port vbr_wr_almost_full
WARNING: [Synth 8-3331] design dpram_dc has unconnected port wr_rst
WARNING: [Synth 8-3331] design resample_dta has unconnected port disp_rd_dta_empty
WARNING: [Synth 8-3331] design resample_addrgen has unconnected port disp_wr_addr_full
WARNING: [Synth 8-3331] design resample_addrgen has unconnected port disp_wr_addr_ack
WARNING: [Synth 8-3331] design motcomp_recon has unconnected port dst_rd_dta_empty
WARNING: [Synth 8-3331] design motcomp_recon has unconnected port idct_rd_dta_empty
WARNING: [Synth 8-3331] design motcomp_recon has unconnected port fwd_rd_dta_empty
WARNING: [Synth 8-3331] design motcomp_recon has unconnected port bwd_rd_dta_empty
WARNING: [Synth 8-3331] design motcomp_recon has unconnected port recon_wr_full
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[7]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[6]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[5]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[4]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[3]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[2]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[1]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port mb_height[0]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port chroma_format[1]
WARNING: [Synth 8-3331] design motcomp_addrgen has unconnected port chroma_format[0]
WARNING: [Synth 8-3331] design motcomp has unconnected port fwd_wr_addr_full
WARNING: [Synth 8-3331] design motcomp has unconnected port fwd_wr_addr_ack
WARNING: [Synth 8-3331] design motcomp has unconnected port bwd_wr_addr_full
WARNING: [Synth 8-3331] design motcomp has unconnected port bwd_wr_addr_ack
WARNING: [Synth 8-3331] design motcomp has unconnected port recon_wr_ack
WARNING: [Synth 8-3331] design idct_fifo has unconnected port idct_eob
WARNING: [Synth 8-3331] design idct has unconnected port iquant_eob
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[23]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[19]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[18]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[17]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[16]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[15]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[14]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[13]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[12]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[11]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[10]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[9]
WARNING: [Synth 8-3331] design loadreg__parameterized57 has unconnected port getbits[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1202.109 ; gain = 317.027 ; free physical = 10138 ; free virtual = 32545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.109 ; gain = 317.027 ; free physical = 10137 ; free virtual = 32544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.113 ; gain = 325.031 ; free physical = 10137 ; free virtual = 32544
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1350]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1349]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1225]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:1585]
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motion_type0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dct_dc_pred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motion_type0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dct_dc_pred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_advance1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_advance0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rld_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty_blocks" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mv_format" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "motion_vector_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmvector" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pmv_delta_00" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e_parity_ref_parity_pred_40" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dct_dc_pred_sub" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coded_block_pattern" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_lumi_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_lumi_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_chromi1_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_chromi1_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_chromi2_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_chromi2_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ram1_rd_enable_reg' into 'ram_write_select_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:602]
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:702]
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idct1d_row'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:1217]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'idct1d_col'
INFO: [Synth 8-5544] ROM "cos7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cos5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cos3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cos1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cos6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cos2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'motcomp_picbuf'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_frame_coding_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_frame_coding_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_frame" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_delta_y2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_delta_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwd_src_frame" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rd_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resample_addrgen'
INFO: [Synth 8-5546] ROM "disp_mv_y_minus_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_mv_y_minus_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resample_dta'
INFO: [Synth 8-5546] ROM "z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'framestore_request'
INFO: [Synth 8-5546] ROM "tag_wr_dta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_clr_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bwd_wr_dta_reg[63:0]' into 'fwd_wr_dta_reg[63:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v:174]
INFO: [Synth 8-4471] merging register 'disp_wr_dta_reg[63:0]' into 'fwd_wr_dta_reg[63:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v:183]
INFO: [Synth 8-4471] merging register 'vbr_wr_dta_reg[63:0]' into 'fwd_wr_dta_reg[63:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/framestore_response.v:192]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'framestore_response'
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'watchdog'
INFO: [Synth 8-5546] ROM "watchdog_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_cnt0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                             0000
                 STATE_0 |                             0001 |                             0001
                 STATE_1 |                             0010 |                             0010
                 STATE_2 |                             0011 |                             0011
                 STATE_3 |                             0100 |                             0100
                 STATE_4 |                             0101 |                             0101
                 STATE_5 |                             0110 |                             0110
                 STATE_6 |                             0111 |                             0111
                 STATE_7 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'idct1d_row'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                             0000
                 STATE_0 |                             0001 |                             0001
                 STATE_1 |                             0010 |                             0010
                 STATE_2 |                             0011 |                             0011
                 STATE_3 |                             0100 |                             0100
                 STATE_4 |                             0101 |                             0101
                 STATE_5 |                             0110 |                             0110
                 STATE_6 |                             0111 |                             0111
                 STATE_7 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'idct1d_col'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                      00000000001 |                             0000
      STATE_SRC_SELECT_0 |                      00000000010 |                             1001
      STATE_SRC_SELECT_1 |                      10000000000 |                             1010
            STATE_UPDATE |                      00000000100 |                             0001
        STATE_LAST_FRAME |                      00000001000 |                             0110
         STATE_B_FRAME_0 |                      00000010000 |                             0100
         STATE_B_FRAME_1 |                      00100000000 |                             0101
            STATE_WAIT_0 |                      01000000000 |                             0111
        STATE_IP_FRAME_0 |                      00000100000 |                             0010
        STATE_IP_FRAME_1 |                      00001000000 |                             0011
            STATE_WAIT_1 |                      00010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'motcomp_picbuf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                             0000 |                             0000
          STATE_NEXT_IMG |                             0001 |                             0001
            STATE_REPEAT |                             0010 |                             0010
        STATE_WR_OSD_MSB |                             0011 |                             0101
        STATE_WR_OSD_LSB |                             0110 |                             0110
          STATE_WR_Y_MSB |                             0111 |                             0111
          STATE_WR_Y_LSB |                             1000 |                             1000
        STATE_WR_U_UPPER |                             1001 |                             1001
        STATE_WR_U_LOWER |                             1010 |                             1010
        STATE_WR_V_UPPER |                             1011 |                             1011
        STATE_WR_V_LOWER |                             1100 |                             1100
           STATE_NEXT_MB |                             0100 |                             0011
              STATE_WAIT |                             0101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resample_addrgen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                              000 |                             0000
            STATE_RD_OSD |                              001 |                             0001
              STATE_RD_Y |                              010 |                             0010
              STATE_RD_U |                              011 |                             0011
              STATE_RD_V |                              100 |                             0100
            STATE_RD_POS |                              101 |                             0101
             STATE_READY |                              110 |                             0110
              STATE_WAIT |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resample_dta'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                              000 |                              000
             STATE_FLUSH |                              001 |                              001
              STATE_WAIT |                              010 |                              010
              STATE_READ |                              011 |                              011
             STATE_WRITE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'framestore_response'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_INIT |                            00001 |                              000
           STATE_HOLDOFF |                            00010 |                              001
             STATE_CLEAR |                            00100 |                              010
             STATE_TIMER |                            01000 |                              011
            STATE_EXPIRE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'watchdog'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.246 ; gain = 412.164 ; free physical = 10045 ; free virtual = 32453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mpeg2fpga__GB0 |           1|     30903|
|2     |mpeg2fpga__GB1 |           1|     23989|
|3     |mpeg2fpga__GB2 |           1|     13254|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 6     
	   3 Input     42 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 13    
	   4 Input     20 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 54    
	   2 Input     12 Bit       Adders := 7     
	   3 Input     12 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 48    
	   2 Input     10 Bit       Adders := 40    
	   2 Input      9 Bit       Adders := 53    
	   4 Input      9 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 36    
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 11    
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 15    
	   4 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              188 Bit    Registers := 5     
	              136 Bit    Registers := 6     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	              101 Bit    Registers := 2     
	               86 Bit    Registers := 2     
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 45    
	               55 Bit    Registers := 3     
	               42 Bit    Registers := 7     
	               38 Bit    Registers := 10    
	               35 Bit    Registers := 20    
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 99    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 52    
	               13 Bit    Registers := 226   
	               12 Bit    Registers := 89    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 138   
	                9 Bit    Registers := 38    
	                8 Bit    Registers := 156   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 25    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 153   
	                2 Bit    Registers := 75    
	                1 Bit    Registers := 972   
+---RAMs : 
	              21K Bit         RAMs := 1     
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 5     
	               8K Bit         RAMs := 2     
	               5K Bit         RAMs := 3     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 3     
	               1K Bit         RAMs := 2     
	              768 Bit         RAMs := 3     
	              512 Bit         RAMs := 2     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    188 Bit        Muxes := 5     
	   2 Input    136 Bit        Muxes := 13    
	   5 Input    136 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 27    
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   3 Input     38 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 10    
	   2 Input     22 Bit        Muxes := 23    
	  14 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 24    
	   3 Input     19 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	 114 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   3 Input     13 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 115   
	   4 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 47    
	   3 Input     12 Bit        Muxes := 1     
	  35 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 6     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 17    
	  25 Input     11 Bit        Muxes := 1     
	  34 Input     10 Bit        Muxes := 1     
	  65 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 24    
	   8 Input      9 Bit        Muxes := 1     
	  15 Input      9 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 42    
	   8 Input      8 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 24    
	   3 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 6     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 15    
	   4 Input      6 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	  66 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 59    
	   4 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 5     
	  12 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 53    
	   3 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 420   
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mpeg2fpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module loadreg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module loadreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module loadreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module loadreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module loadreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module loadreg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module loadreg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module loadreg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module loadreg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module loadreg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module loadreg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module loadreg__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module loadreg__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module loadreg__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadreg__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module loadreg__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module loadreg__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module loadreg__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module loadreg__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module loadreg__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module loadreg__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module loadreg__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module loadreg__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module loadreg__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module vld 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 28    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 41    
+---Muxes : 
	 114 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 15    
	  35 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	  34 Input     10 Bit        Muxes := 1     
	  65 Input     10 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  15 Input      9 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	  66 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 3     
Module xfifo_sc__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	              188 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module fwft_reader 
Detailed RTL Component Info : 
+---Registers : 
	              188 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    188 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module xfifo_sc__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xfifo_sc__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module motcomp_picbuf 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
	                1 Bit    Registers := 21    
+---Muxes : 
	  25 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 1     
Module motcomp_motvec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 39    
	   3 Input     13 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 1     
Module memory_address__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 69    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  14 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module memory_address__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 69    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  14 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module memory_address__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 56    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  14 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module motcomp_addrgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module dpram_sc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xfifo_sc__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module motcomp_dcttype 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fwft_reader__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module fwft_reader__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module fwft2_reader__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module fwft2_reader__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module prediction_horizontal_offset 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	              101 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prediction_horizontal_offset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pixel_prediction__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pixel_prediction 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module pixel_prediction__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module combine_predictions 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module motcomp_recon 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
Module motcomp 
Detailed RTL Component Info : 
+---Registers : 
	              188 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xfifo_sc__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xfifo_sc__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xfifo_sc__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               86 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              21K Bit         RAMs := 1     
Module xfifo_sc__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xfifo_sc__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xfifo_sc__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xfifo_sc__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module framestore_request 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 17    
	   2 Input     11 Bit        Muxes := 9     
	   5 Input     11 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module framestore_response 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xilinx_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xfifo_sc__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module xilinx_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module memory_address__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 13    
	               22 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 56    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  14 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sync_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module sync_reg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module sync_reg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module sync_reg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
Module sync_reg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module sync_reg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 11    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module syncgen_intf 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
Module memory_address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 9     
	   3 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               22 Bit    Registers := 8     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 35    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 69    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  14 Input     21 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module resample_addrgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module fwft2_reader 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module fwft_reader__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module resample_dta 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module resample_bilinear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              136 Bit    Registers := 6     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 14    
	                3 Bit    Registers := 9     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 13    
	   5 Input    136 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module xfifo_sc__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module xfifo_sc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xfifo_sc__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	               86 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module probe 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xfifo_sc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module rld_fifo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module dpram_sc__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module dpram_sc 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module rld 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module idct1d_row 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module dpram_sc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module transpose 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module mult22x16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module mult22x16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module mult22x16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module mult22x16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module mult22x16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module mult22x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   4 Input     20 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module idct1d_col 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     42 Bit       Adders := 6     
	   3 Input     42 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 7     
	               38 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 16    
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   3 Input     38 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clip_col 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dpram_sc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module transpose__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module xfifo_sc__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module idct_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module getbits_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	              129 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module dpram_sc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module intra_quant_matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dpram_sc__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module non_intra_quant_matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module xfifo_sc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vbuf_write 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mixer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alpha_blend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alpha_blend__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alpha_blend__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module osd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module yuv2rgb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dpram_dc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module osd_clt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sync_reset 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module sync_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module watchdog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module sync_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sync_reset__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.246 ; gain = 412.164 ; free physical = 10037 ; free virtual = 32450
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mb_width_reg[7:0]' into 'mb_width_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/vld.v:972]
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'iquant_level_1_reg[12:0]' into 'iquant_level_1_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:385]
INFO: [Synth 8-4471] merging register 'iquant_level_2_reg[12:0]' into 'iquant_level_2_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:380]
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mb_width_5_reg[7:0]' into 'mb_width_5_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:794]
INFO: [Synth 8-4471] merging register 'mb_width_6_reg[7:0]' into 'mb_width_6_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:897]
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP address_7_reg, operation Mode is: (A2*B'')'.
DSP Report: register mb_width_5_reg is absorbed into DSP address_7_reg.
DSP Report: register mb_width_6_reg is absorbed into DSP address_7_reg.
DSP Report: register pixel_y_6_reg is absorbed into DSP address_7_reg.
DSP Report: register address_7_reg is absorbed into DSP address_7_reg.
DSP Report: operator address_70 is absorbed into DSP address_7_reg.
INFO: [Synth 8-4471] merging register 'mb_width_5_reg[7:0]' into 'mb_width_5_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:794]
INFO: [Synth 8-4471] merging register 'mb_width_6_reg[7:0]' into 'mb_width_6_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:897]
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP address_7_reg, operation Mode is: (A2*B'')'.
DSP Report: register mb_width_5_reg is absorbed into DSP address_7_reg.
DSP Report: register mb_width_6_reg is absorbed into DSP address_7_reg.
DSP Report: register pixel_y_6_reg is absorbed into DSP address_7_reg.
DSP Report: register address_7_reg is absorbed into DSP address_7_reg.
DSP Report: operator address_70 is absorbed into DSP address_7_reg.
INFO: [Synth 8-4471] merging register 'mb_width_5_reg[7:0]' into 'mb_width_5_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:794]
INFO: [Synth 8-4471] merging register 'mb_width_6_reg[7:0]' into 'mb_width_6_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:897]
INFO: [Synth 8-5546] ROM "base_address_9" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP address_7_reg, operation Mode is: (A2*B'')'.
DSP Report: register mb_width_5_reg is absorbed into DSP address_7_reg.
DSP Report: register mb_width_6_reg is absorbed into DSP address_7_reg.
DSP Report: register pixel_y_6_reg is absorbed into DSP address_7_reg.
DSP Report: register address_7_reg is absorbed into DSP address_7_reg.
DSP Report: operator address_70 is absorbed into DSP address_7_reg.
INFO: [Synth 8-5546] ROM "framestore_request/tag_wr_dta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'osd_mem_addr/field_in_frame_0_reg' into 'osd_mem_addr/field_0_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:210]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/field_in_frame_1_reg' into 'osd_mem_addr/field_1_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:339]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/field_in_frame_2_reg' into 'osd_mem_addr/field_2_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:441]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mv_y_0_reg[12:0]' into 'osd_mem_addr/mv_x_0_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:219]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mb_width_5_reg[7:0]' into 'osd_mem_addr/mb_width_5_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:794]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mb_width_6_reg[7:0]' into 'osd_mem_addr/mb_width_6_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:897]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mv_y_corr_0_reg[12:0]' into 'osd_mem_addr/mv_x_corr_0_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:188]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mv_y_1_reg[12:0]' into 'osd_mem_addr/mv_x_1_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:286]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_2_reg' into 'osd_mem_addr/halfpixel_x_2_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:415]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_3_reg' into 'osd_mem_addr/halfpixel_x_3_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:586]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_4_reg' into 'osd_mem_addr/halfpixel_x_4_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:696]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/mv_x_2_reg[12:0]' into 'osd_mem_addr/mv_y_2_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:412]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_5_reg' into 'osd_mem_addr/halfpixel_x_5_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:796]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_6_reg' into 'osd_mem_addr/halfpixel_x_6_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:899]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_7_reg' into 'osd_mem_addr/halfpixel_x_7_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:970]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_8_reg' into 'osd_mem_addr/halfpixel_x_8_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:1036]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_9_reg' into 'osd_mem_addr/halfpixel_x_9_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:1127]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_10_reg' into 'osd_mem_addr/halfpixel_x_10_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:1192]
INFO: [Synth 8-4471] merging register 'osd_mem_addr/halfpixel_y_11_reg' into 'osd_mem_addr/halfpixel_x_11_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:1241]
INFO: [Synth 8-5546] ROM "osd_mem_addr/base_address_9" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP osd_mem_addr/address_7_reg, operation Mode is: (A2*B'')'.
DSP Report: register osd_mem_addr/mb_width_5_reg is absorbed into DSP osd_mem_addr/address_7_reg.
DSP Report: register osd_mem_addr/mb_width_6_reg is absorbed into DSP osd_mem_addr/address_7_reg.
DSP Report: register osd_mem_addr/pixel_y_6_reg is absorbed into DSP osd_mem_addr/address_7_reg.
DSP Report: register osd_mem_addr/address_7_reg is absorbed into DSP osd_mem_addr/address_7_reg.
DSP Report: operator osd_mem_addr/address_70 is absorbed into DSP osd_mem_addr/address_7_reg.
INFO: [Synth 8-4471] merging register 'disp_mem_addr/field_in_frame_0_reg' into 'disp_mem_addr/field_0_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:210]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/field_in_frame_1_reg' into 'disp_mem_addr/field_1_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:339]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/field_in_frame_2_reg' into 'disp_mem_addr/field_2_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:441]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/mb_width_5_reg[7:0]' into 'disp_mem_addr/mb_width_5_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:794]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/dta_0_reg[0:0]' into 'disp_mem_addr/field_0_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:220]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/dta_1_reg[0:0]' into 'disp_mem_addr/field_1_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:347]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/dta_2_reg[0:0]' into 'disp_mem_addr/field_2_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:451]
INFO: [Synth 8-4471] merging register 'disp_mem_addr/mb_width_6_reg[7:0]' into 'disp_mem_addr/mb_width_6_reg[7:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/mem_addr.v:897]
INFO: [Synth 8-5546] ROM "disp_mem_addr/base_address_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_mv_y_minus_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_mv_y_minus_2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP disp_mem_addr/address_7_reg, operation Mode is: (A2*B'')'.
DSP Report: register disp_mem_addr/mb_width_5_reg is absorbed into DSP disp_mem_addr/address_7_reg.
DSP Report: register disp_mem_addr/mb_width_6_reg is absorbed into DSP disp_mem_addr/address_7_reg.
DSP Report: register disp_mem_addr/pixel_y_6_reg is absorbed into DSP disp_mem_addr/address_7_reg.
DSP Report: register disp_mem_addr/address_7_reg is absorbed into DSP disp_mem_addr/address_7_reg.
DSP Report: operator disp_mem_addr/address_70 is absorbed into DSP disp_mem_addr/address_7_reg.
INFO: [Synth 8-4471] merging register 'iquant_level_1_reg[12:0]' into 'iquant_level_1_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:385]
INFO: [Synth 8-4471] merging register 'iquant_level_2_reg[12:0]' into 'iquant_level_2_reg[12:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/rld.v:380]
INFO: [Synth 8-5546] ROM "next" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP iquant_level_31, operation Mode is: C'+A2*B''.
DSP Report: register iquant_level_1_reg is absorbed into DSP iquant_level_31.
DSP Report: register iquant_level_2_reg is absorbed into DSP iquant_level_31.
DSP Report: register A is absorbed into DSP iquant_level_31.
DSP Report: register C is absorbed into DSP iquant_level_31.
DSP Report: operator iquant_level_31 is absorbed into DSP iquant_level_31.
DSP Report: operator iquant_level_32 is absorbed into DSP iquant_level_31.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
DSP Report: Generating DSP partial_product_2_reg, operation Mode is: (A*B)'.
DSP Report: register partial_product_2_reg is absorbed into DSP partial_product_2_reg.
DSP Report: operator partial_product_20 is absorbed into DSP partial_product_2_reg.
INFO: [Synth 8-4471] merging register 'idct_row/q3_reg[11:0]' into 'idct_row/q3_reg[11:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:340]
INFO: [Synth 8-4471] merging register 'idct_row/q6_reg[11:0]' into 'idct_row/q6_reg[11:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:343]
INFO: [Synth 8-4471] merging register 'idct_row/q7_reg[11:0]' into 'idct_row/q7_reg[11:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:344]
INFO: [Synth 8-4471] merging register 'idct_row/q1_reg[11:0]' into 'idct_row/q1_reg[11:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:338]
INFO: [Synth 8-4471] merging register 'idct_row/q2_reg[11:0]' into 'idct_row/q2_reg[11:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/idct.v:339]
DSP Report: Generating DSP idct_row/sum46_reg, operation Mode is: (C'+(A*B'')')'.
DSP Report: register idct_row/q6_reg is absorbed into DSP idct_row/sum46_reg.
DSP Report: register idct_row/x6_reg is absorbed into DSP idct_row/sum46_reg.
DSP Report: register C is absorbed into DSP idct_row/sum46_reg.
DSP Report: register idct_row/sum46_reg is absorbed into DSP idct_row/sum46_reg.
DSP Report: register idct_row/prod6_reg is absorbed into DSP idct_row/sum46_reg.
DSP Report: operator idct_row/sum460 is absorbed into DSP idct_row/sum46_reg.
DSP Report: operator idct_row/prod60 is absorbed into DSP idct_row/sum46_reg.
DSP Report: Generating DSP idct_row/sum02_reg, operation Mode is: (C'+(A*B'')')'.
DSP Report: register idct_row/q2_reg is absorbed into DSP idct_row/sum02_reg.
DSP Report: register idct_row/x2_reg is absorbed into DSP idct_row/sum02_reg.
DSP Report: register C is absorbed into DSP idct_row/sum02_reg.
DSP Report: register idct_row/sum02_reg is absorbed into DSP idct_row/sum02_reg.
DSP Report: register idct_row/prod2_reg is absorbed into DSP idct_row/sum02_reg.
DSP Report: operator idct_row/sum020 is absorbed into DSP idct_row/sum02_reg.
DSP Report: operator idct_row/prod20 is absorbed into DSP idct_row/sum02_reg.
DSP Report: Generating DSP idct_row/sum0246_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register idct_row/sum0246_reg is absorbed into DSP idct_row/sum0246_reg.
DSP Report: operator idct_row/sum02460 is absorbed into DSP idct_row/sum0246_reg.
DSP Report: Generating DSP idct_row/prod5_reg, operation Mode is: (A*B'')'.
DSP Report: register idct_row/q5_reg is absorbed into DSP idct_row/prod5_reg.
DSP Report: register idct_row/x5_reg is absorbed into DSP idct_row/prod5_reg.
DSP Report: register idct_row/prod5_reg is absorbed into DSP idct_row/prod5_reg.
DSP Report: operator idct_row/prod50 is absorbed into DSP idct_row/prod5_reg.
DSP Report: Generating DSP idct_row/sum57_reg, operation Mode is: (PCIN+(A*B'')')'.
DSP Report: register idct_row/q7_reg is absorbed into DSP idct_row/sum57_reg.
DSP Report: register idct_row/x7_reg is absorbed into DSP idct_row/sum57_reg.
DSP Report: register idct_row/sum57_reg is absorbed into DSP idct_row/sum57_reg.
DSP Report: register idct_row/prod7_reg is absorbed into DSP idct_row/sum57_reg.
DSP Report: operator idct_row/sum570 is absorbed into DSP idct_row/sum57_reg.
DSP Report: operator idct_row/prod70 is absorbed into DSP idct_row/sum57_reg.
DSP Report: Generating DSP idct_row/prod1_reg, operation Mode is: (A*BCIN'')'.
DSP Report: register idct_row/q1_reg is absorbed into DSP idct_row/prod1_reg.
DSP Report: register idct_row/x1_reg is absorbed into DSP idct_row/prod1_reg.
DSP Report: register idct_row/prod1_reg is absorbed into DSP idct_row/prod1_reg.
DSP Report: operator idct_row/prod10 is absorbed into DSP idct_row/prod1_reg.
DSP Report: Generating DSP idct_row/sum13_reg, operation Mode is: (PCIN+(A*B'')')'.
DSP Report: register idct_row/q3_reg is absorbed into DSP idct_row/sum13_reg.
DSP Report: register idct_row/x3_reg is absorbed into DSP idct_row/sum13_reg.
DSP Report: register idct_row/sum13_reg is absorbed into DSP idct_row/sum13_reg.
DSP Report: register idct_row/prod3_reg is absorbed into DSP idct_row/sum13_reg.
DSP Report: operator idct_row/sum130 is absorbed into DSP idct_row/sum13_reg.
DSP Report: operator idct_row/prod30 is absorbed into DSP idct_row/sum13_reg.
DSP Report: Generating DSP idct_row/sum1357_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register idct_row/sum1357_reg is absorbed into DSP idct_row/sum1357_reg.
DSP Report: operator idct_row/sum13570 is absorbed into DSP idct_row/sum1357_reg.
INFO: [Synth 8-4471] merging register 'alpha_blend_v/dta_1_reg[0:0]' into 'alpha_blend_u/dta_1_reg[0:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:482]
INFO: [Synth 8-4471] merging register 'alpha_blend_v/dta_2_reg[0:0]' into 'alpha_blend_u/dta_2_reg[0:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:501]
INFO: [Synth 8-4471] merging register 'osd_clt_rd_en_reg' into 'pixel_en_0_reg' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/osd.v:124]
INFO: [Synth 8-5546] ROM "alpha_blend_y/z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alpha_blend_u/z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alpha_blend_v/z_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'v_offset_reg[8:0]' into 'v_offset_reg[8:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/yuv2rgb.v:182]
INFO: [Synth 8-4471] merging register 'u_offset_reg[8:0]' into 'u_offset_reg[8:0]' [/home/sean/vivado_workspace/ooc_mpeg2fpga/Sources/hdl/yuv2rgb.v:181]
DSP Report: Generating DSP cy_y_reg, operation Mode is: ((A:0x950b)*B2)'.
DSP Report: register y_offset_reg is absorbed into DSP cy_y_reg.
DSP Report: register cy_y_reg is absorbed into DSP cy_y_reg.
DSP Report: operator cy_y0 is absorbed into DSP cy_y_reg.
DSP Report: Generating DSP r_0_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register v_offset_reg is absorbed into DSP r_0_reg.
DSP Report: register crv_reg is absorbed into DSP r_0_reg.
DSP Report: register r_0_reg is absorbed into DSP r_0_reg.
DSP Report: register crv_v_reg is absorbed into DSP r_0_reg.
DSP Report: operator r_00 is absorbed into DSP r_0_reg.
DSP Report: operator crv_v0 is absorbed into DSP r_0_reg.
DSP Report: Generating DSP g2_0_reg, operation Mode is: (C:0x4000)-(A2*B2)'.
DSP Report: register v_offset_reg is absorbed into DSP g2_0_reg.
DSP Report: register cgv_reg is absorbed into DSP g2_0_reg.
DSP Report: register g2_0_reg is absorbed into DSP g2_0_reg.
DSP Report: register cgv_v_reg is absorbed into DSP g2_0_reg.
DSP Report: operator g2_00 is absorbed into DSP g2_0_reg.
DSP Report: operator cgv_v0 is absorbed into DSP g2_0_reg.
DSP Report: Generating DSP g1_0_reg, operation Mode is: (C-(A2*B2)')'.
DSP Report: register u_offset_reg is absorbed into DSP g1_0_reg.
DSP Report: register cgu_reg is absorbed into DSP g1_0_reg.
DSP Report: register g1_0_reg is absorbed into DSP g1_0_reg.
DSP Report: register cgu_u_reg is absorbed into DSP g1_0_reg.
DSP Report: operator g1_00 is absorbed into DSP g1_0_reg.
DSP Report: operator cgu_u0 is absorbed into DSP g1_0_reg.
DSP Report: Generating DSP g_11, operation Mode is: PCIN+A:B.
DSP Report: operator g_11 is absorbed into DSP g_11.
DSP Report: Generating DSP b_0_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register u_offset_reg is absorbed into DSP b_0_reg.
DSP Report: register cbu_reg is absorbed into DSP b_0_reg.
DSP Report: register b_0_reg is absorbed into DSP b_0_reg.
DSP Report: register cbu_u_reg is absorbed into DSP b_0_reg.
DSP Report: operator b_00 is absorbed into DSP b_0_reg.
DSP Report: operator cbu_u0 is absorbed into DSP b_0_reg.
INFO: [Synth 8-5546] ROM "init_cnt0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1329.277 ; gain = 444.195 ; free physical = 9982 ; free virtual = 32390
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1329.277 ; gain = 444.195 ; free physical = 9982 ; free virtual = 32390

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mpeg2fpga__GB0 |           1|     36338|
|2     |mpeg2fpga__GB1 |           1|     27399|
|3     |mpeg2fpga__GB2 |           1|     16575|
+------+---------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM col2row/ram0/ram_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+---------------------------------+---------------+----------------+
|Module Name            | RTL Object                      | Depth x Width | Implemented As | 
+-----------------------+---------------------------------+---------------+----------------+
|rld                    | scan_reverse                    | 64x6          | LUT            | 
|rld                    | scan_reverse                    | 64x6          | LUT            | 
|rld                    | non_linear_quantiser_scale      | 32x7          | LUT            | 
|motcomp_dcttype        | rd_addr                         | 32x5          | LUT            | 
|motcomp_dcttype        | rd_addr                         | 32x5          | LUT            | 
|intra_quant_matrix     | default_intra_quant             | 64x7          | LUT            | 
|intra_quant_matrix     | scan_reverse                    | 64x6          | LUT            | 
|intra_quant_matrix     | scan_reverse                    | 64x6          | LUT            | 
|non_intra_quant_matrix | scan_reverse                    | 64x6          | LUT            | 
|non_intra_quant_matrix | scan_reverse                    | 64x6          | LUT            | 
|mpeg2fpga              | motcomp/motcomp_dcttype/rd_addr | 32x5          | LUT            | 
|mpeg2fpga              | motcomp/motcomp_dcttype/rd_addr | 32x5          | LUT            | 
|rld                    | scan_reverse                    | 64x6          | LUT            | 
|rld                    | scan_reverse                    | 64x6          | LUT            | 
|rld                    | non_linear_quantiser_scale      | 32x7          | LUT            | 
|intra_quant_matrix     | default_intra_quant             | 64x7          | LUT            | 
|intra_quant_matrix     | scan_reverse                    | 64x6          | LUT            | 
|intra_quant_matrix     | scan_reverse                    | 64x6          | LUT            | 
|non_intra_quant_matrix | scan_reverse                    | 64x6          | LUT            | 
|non_intra_quant_matrix | scan_reverse                    | 64x6          | LUT            | 
+-----------------------+---------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xfifo_sc    | ram_reg    | 8 x 188(READ_FIRST)    | W |   | 8 x 188(WRITE_FIRST)   |   | R | Port A and B     | 0      | 3      | 
|xfifo_sc    | ram_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dpram_sc    | ram_reg    | 32 x 72(READ_FIRST)    | W |   | 32 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 64 x 72(READ_FIRST)    | W |   | 64 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 22(READ_FIRST)   | W |   | 256 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xfifo_sc    | ram_reg    | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 86(READ_FIRST)   | W |   | 256 x 86(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 22(READ_FIRST)   | W |   | 256 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xfifo_sc    | ram_reg    | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 22(READ_FIRST)   | W |   | 256 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xfifo_sc    | ram_reg    | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 32 x 86(READ_FIRST)    | W |   | 32 x 86(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|xfifo_sc    | ram_reg    | 128 x 31(READ_FIRST)   | W |   | 128 x 31(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dpram_sc    | ram_reg    | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|dpram_sc    | ram_reg    | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xfifo_sc    | ram_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xfifo_sc    | ram_reg    | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|dpram_dc    | ram_reg    | 256 x 32               | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+----------------------------------------+-----------+----------------------+--------------+
|Module Name            | RTL Object                             | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------+----------------------------------------+-----------+----------------------+--------------+
|mpeg2fpga              | motcomp/dct_type_fifo/xfifo_sc/ram_reg | Implied   | 32 x 3               | RAM32M x 1   | 
|framestore             | mem_tag_fifo/xfifo_sc/ram_reg          | Implied   | 32 x 3               | RAM32M x 1   | 
|fifo_sc                | xfifo_sc/ram_reg                       | Implied   | 256 x 3              | RAM64M x 4   | 
|rld                    | ram0/ram_reg                           | Implied   | 64 x 12              | RAM64M x 4   | 
|rld                    | ram1/ram_reg                           | Implied   | 64 x 12              | RAM64M x 4   | 
|intra_quant_matrix     | intra_quantiser_matrix/ram_reg         | Implied   | 64 x 8               | RAM64M x 3   | 
|non_intra_quant_matrix | non_intra_quantiser_matrix/ram_reg     | Implied   | 64 x 8               | RAM64M x 3   | 
+-----------------------+----------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|memory_address | (A2*B'')'           | 12     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|memory_address | (A2*B'')'           | 12     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|memory_address | (A2*B'')'           | 12     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|memory_address | (A2*B'')'           | 12     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|memory_address | (A2*B'')'           | 12     | 8      | -      | -      | 20     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|rld            | C'+A2*B''           | 16     | 13     | 6      | -      | 23     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult22x16      | (A*B)'              | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|idct1d_row     | (C'+(A*B'')')'      | 16     | 12     | 32     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 1    | 
|idct           | (C'+(A*B'')')'      | 16     | 12     | 32     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 1    | 
|idct1d_row     | (PCIN+A:B)'         | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|idct1d_row     | (A*B'')'            | 16     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|idct           | (PCIN+(A*B'')')'    | 16     | 12     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|idct1d_row     | (A*BCIN'')'         | 16     | 12     | -      | -      | 28     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|idct           | (PCIN+(A*B'')')'    | 16     | 12     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|idct1d_row     | (PCIN+A:B)'         | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|yuv2rgb        | ((A:0x950b)*B2)'    | 9      | 17     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|yuv2rgb        | (PCIN+(A2*B2)')'    | 18     | 9      | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|yuv2rgb        | (C:0x4000)-(A2*B2)' | 18     | 9      | 15     | -      | 30     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|yuv2rgb        | (C-(A2*B2)')'       | 18     | 9      | 30     | -      | 30     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|yuv2rgb        | PCIN+A:B            | 12     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv2rgb        | (C+(A2*B2)')'       | 18     | 9      | 26     | -      | 30     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[4]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_x_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/delta_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[3]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[3]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[4]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[4]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_0_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_corr_0_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/word_x_8_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/motvec/recon_delta_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_1_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_1_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_1_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_1_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[3]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[3]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[4]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[4]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[5]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[6]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_0_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_y_corr_0_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/word_x_8_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_2_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[10]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_y_1_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_y_1_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_y_1_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_y_1_reg[12]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/base_address_9_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vld/\block_chromi1_code_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_3_reg[11]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/mv_x_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[0]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[1]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[2]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/pixel_x_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[7]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[8]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[9]' (FDRE) to 'i_0/motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /motvec/\delta_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /recon_mem_addr/\word_x_8_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /recon_mem_addr/\end_address_9_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vld/\block_lumi_code_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /bwd_mem_addr/\word_x_8_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /fwd_mem_addr/\word_x_8_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /bwd_mem_addr/\end_address_9_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /fwd_mem_addr/\end_address_9_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\motcomp/motcomp_addrgen /\last_row_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vld/\mv_format_reg[1] )
WARNING: [Synth 8-3332] Sequential element (mv_format_reg[1]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (block_lumi_code_reg[7]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (block_chromi1_code_reg[0]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (dmvector_aux_a_3_reg[0]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (dmvector_aux_b_3_reg[0]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (block_chromi1_code_reg[1]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (block_chromi2_code_reg[0]) is unused and will be removed from module vld.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[11]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[10]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[9]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[8]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[7]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[6]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_y_reg[5]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[12]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[0]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[1]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[2]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[4]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[5]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[6]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (recon_delta_x_reg[7]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[0]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[1]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[2]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[5]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[6]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[7]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[8]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[9]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[10]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (delta_x_reg[11]) is unused and will be removed from module motcomp_motvec.
WARNING: [Synth 8-3332] Sequential element (mv_x_2_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (mv_x_3_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (mv_x_4_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[10]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[9]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[8]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[7]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[6]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[5]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_0_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[10]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[9]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[8]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[7]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[6]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[5]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_1_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[10]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[9]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[8]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[7]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[6]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[5]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_2_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[11]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[10]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[9]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[8]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[7]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[6]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[5]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (delta_x_3_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_2_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_2_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_2_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_3_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_3_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_3_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_3_reg[0]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_4_reg[2]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (pixel_x_4_reg[1]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_0_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_0_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_1_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_1_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_2_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_2_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_3_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (vertical_size_3_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (horizontal_size_0_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (horizontal_size_0_reg[12]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (horizontal_size_1_reg[13]) is unused and will be removed from module memory_address__1.
WARNING: [Synth 8-3332] Sequential element (horizontal_size_1_reg[12]) is unused and will be removed from module memory_address__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_bilinear/\loop_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_x_00_inferred__0 /\disp_mem_addr/macroblock_x_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_x_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_x_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_x_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_x_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_x_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/previous_macroblock_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_x_00_inferred__0 /\osd_mem_addr/macroblock_x_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/macroblock_y_00_inferred /\disp_mem_addr/macroblock_y_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_x_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_x_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_x_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_x_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/macroblock_y_00_inferred /\osd_mem_addr/macroblock_y_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/mv_x_corr_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/field_0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_y_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_y_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_y_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/pixel_y_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/delta_y_3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample/resample_addrgen/\disp_mem_addr/word_x_8_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regfile/\osd_mem_addr/word_x_8_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 1517.176 ; gain = 632.094 ; free physical = 9781 ; free virtual = 32195
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 1517.176 ; gain = 632.094 ; free physical = 9781 ; free virtual = 32195

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mpeg2fpga__GB0 |           1|     23382|
|2     |mpeg2fpga__GB1 |           1|     15627|
|3     |mpeg2fpga__GB2 |           1|     10281|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 1517.176 ; gain = 632.094 ; free physical = 9781 ; free virtual = 32196
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |mpeg2fpga__GB0 |           1|     23382|
|2     |mpeg2fpga__GB1 |           1|     15627|
|3     |mpeg2fpga__GB2 |           1|     10281|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance motcomp/mvec_fifo/xfifo_sc/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance motcomp/mvec_fifo/xfifo_sc/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance motcomp/mvec_fifo/xfifo_sc/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance motcomp/dst_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance motcomp/motcomp_dcttype/idct_dta_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance motcomp/motcomp_dcttype/frame_idct_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance disp_reader/reader_addr_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance disp_reader/reader_dta_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_writer/writer_fifo/xfifo_sc/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_writer/writer_fifo/xfifo_sc/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bwd_reader/reader_addr_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bwd_reader/reader_dta_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fwd_reader/reader_addr_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fwd_reader/reader_dta_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vbuf_read_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance osd_writer/writer_fifo/xfifo_sc/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance osd_writer/writer_fifo/xfifo_sc/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rld_fifo/rld_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance idct_fifo/predict_err_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance vbuf_write_fifo/xfifo_sc/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance osd_clt/osd_clt/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9743 ; free virtual = 32159
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9743 ; free virtual = 32159

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9743 ; free virtual = 32159
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop regfile/osd_mem_addr/width_5_reg[0] is being inverted and renamed to regfile/osd_mem_addr/width_5_reg[0]_inv.
INFO: [Synth 8-5365] Flop regfile/syncgen_rst_reg is being inverted and renamed to regfile/syncgen_rst_reg_inv.
INFO: [Synth 8-5365] Flop resample/resample_addrgen/disp_mem_addr/width_5_reg[0] is being inverted and renamed to resample/resample_addrgen/disp_mem_addr/width_5_reg[0]_inv.
INFO: [Synth 8-5365] Flop resample/resample_bilinear/y_pixel_5_reg[7] is being inverted and renamed to resample/resample_bilinear/y_pixel_5_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9769 ; free virtual = 32186
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9779 ; free virtual = 32205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9789 ; free virtual = 32205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mpeg2fpga   | vld/motion_vector_3_reg[2]                                                    | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | vld/dmvector_3_reg[1]                                                         | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/mv_x_4_reg[12]                           | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/pixel_x_5_reg[2]                         | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/offset_x_reg[2]                          | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/error_6_reg                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/frame_8_reg[0]                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/halfpixel_x_reg                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/halfpixel_y_reg                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/mv_x_4_reg[12]                           | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/pixel_x_5_reg[2]                         | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/offset_x_reg[2]                          | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/error_6_reg                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/frame_8_reg[0]                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/halfpixel_x_reg                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/halfpixel_y_reg                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/recon_mem_addr/frame_8_reg[1]                         | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/recon_mem_addr/delta_x_3_reg[3]                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/recon_mem_addr/error_6_reg                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/recon_mem_addr/dta_out_reg[0]                         | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/recon_mem_addr/valid_out_reg                          | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/component_7_reg[1]                       | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/delta_x_3_reg[4]                         | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/bwd_mem_addr/valid_out_reg                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_addrgen/fwd_mem_addr/valid_out_reg                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_0/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_0/write_address_out_reg[21]         | 8      | 22    | YES          | NO                 | YES               | 22     | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_0/valid_out_reg                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_1/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_2/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_3/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_4/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_5/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_6/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_7/forward_prediction/dta_out_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_4/motion_forward_5_reg              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_4/motion_backward_5_reg             | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | motcomp/motcomp_recon/combine_predictions_0/write_recon_5_reg                 | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/component_3_reg[1]                                       | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/component_7_reg[1]                                       | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/pixel_x_5_reg[10]                                        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/frame_8_reg[2]                                           | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/dta_out_reg[63]                                          | 13     | 64    | YES          | NO                 | YES               | 64     | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/error_6_reg                                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/valid_out_reg                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/component_7_reg[1]                    | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/mv_x_4_reg[3]                         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/pixel_x_4_reg[11]                     | 6      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/pixel_x_5_reg[2]                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/delta_y_2_reg[11]                     | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/frame_8_reg[2]                        | 10     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/error_6_reg                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_addrgen/disp_mem_addr/valid_out_reg                         | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_bilinear/y_pixel_5_reg[7]                                   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | resample/resample_bilinear/y_reg[6]                                           | 5      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|mpeg2fpga   | resample/resample_bilinear/osd_out_reg[7]                                     | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | resample/resample_bilinear/position_out_reg[2]                                | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|mpeg2fpga   | resample/resample_bilinear/pixel_wr_en_reg                                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | rld/ram_wr_addr_reg[5]                                                        | 7      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|mpeg2fpga   | rld/iquant_eob_4_reg                                                          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | rld/iquant_valid_4_reg                                                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | idct/idct_col/add_3_reg                                                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | idct/idct_row/dta_out_valid_reg                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | idct/clip_col/dta_out_valid_reg                                               | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/horizontal_size_3_reg[10]                                | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/vertical_size_3_reg[2]                                   | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|mpeg2fpga   | regfile/osd_mem_addr/mb_width_4_reg[0]                                        | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | vld/block_chromi1_code_reg[12]                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | osd/alpha_blend_y/dta_out_reg[54]                                             | 4      | 26    | YES          | NO                 | YES               | 26     | 0       | 
|mpeg2fpga   | osd/alpha_blend_y/dta_out_reg[2]                                              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | osd/v_sync_1_reg                                                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | yuv2rgb/y_out_reg[7]                                                          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | yuv2rgb/u_out_reg[7]                                                          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | yuv2rgb/v_out_reg[7]                                                          | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|mpeg2fpga   | yuv2rgb/h_sync_2_reg                                                          | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | yuv2rgb/v_sync_2_reg                                                          | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | yuv2rgb/pixel_en_out_reg                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mpeg2fpga   | idct_fifo/cnt_reg[7]                                                          | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   959|
|2     |DSP48E1   |    26|
|3     |FIFO36    |     1|
|4     |FIFO36_72 |     3|
|5     |LUT1      |   792|
|6     |LUT2      |  3165|
|7     |LUT3      |  1807|
|8     |LUT4      |  2007|
|9     |LUT5      |  1677|
|10    |LUT6      |  3328|
|11    |MUXF7     |    46|
|12    |RAM32M    |     2|
|13    |RAM64M    |    18|
|14    |RAMB18E1  |    10|
|15    |RAMB36E1  |    13|
|16    |SRL16E    |   384|
|17    |FDCE      |   473|
|18    |FDRE      | 13638|
|19    |FDSE      |   141|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 28490|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1553.480 ; gain = 668.398 ; free physical = 9789 ; free virtual = 32205
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5490 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1553.480 ; gain = 573.805 ; free physical = 9789 ; free virtual = 32205
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1553.488 ; gain = 668.406 ; free physical = 9789 ; free virtual = 32205
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mpeg2fpga' is not ideal for floorplanning, since the cellview 'mpeg2fpga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FIFO36 => FIFO36E1: 1 instances
  FIFO36_72 => FIFO36E1: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
866 Infos, 232 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1647.352 ; gain = 680.262 ; free physical = 9789 ; free virtual = 32204
