{"cells":[{"name":{"_data_":"cell_1","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1731493745910,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa.cdslck","_wellknowntype_":"string"},"time":{"_data_":1731493745913,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1731491912651,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1731491912723,"_wellknowntype_":"int64"}}]}]}],"name":{"_data_":"lab1part2example3_lib","_wellknowntype_":"string"},"version":{"_data_":1.0,"_wellknowntype_":"double"}}