<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x64/BaseAssembler-x64.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x64</a> - BaseAssembler-x64.h<span style="font-size: 80%;"> (source / <a href="BaseAssembler-x64.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">214</td>
            <td class="headerCovTableEntry">509</td>
            <td class="headerCovTableEntryLo">42.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">43</td>
            <td class="headerCovTableEntry">98</td>
            <td class="headerCovTableEntryLo">43.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #ifndef jit_x64_BaseAssembler_x64_h
<span class="lineNum">       8 </span>            : #define jit_x64_BaseAssembler_x64_h
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : #include &quot;jit/x86-shared/BaseAssembler-x86-shared.h&quot;
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : namespace js {
<span class="lineNum">      13 </span>            : namespace jit {
<span class="lineNum">      14 </span>            : 
<a name="15"><span class="lineNum">      15 </span>            : namespace X86Encoding {</a>
<span class="lineNum">      16 </span>            : 
<span class="lineNum">      17 </span><span class="lineCov">       9006 : class BaseAssemblerX64 : public BaseAssembler</span>
<span class="lineNum">      18 </span>            : {
<span class="lineNum">      19 </span>            :   public:
<span class="lineNum">      20 </span>            : 
<a name="21"><span class="lineNum">      21 </span>            :     // Arithmetic operations:</a>
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span><span class="lineCov">        497 :     void addq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">      24 </span>            :     {
<span class="lineNum">      25 </span><span class="lineCov">        497 :         spew(&quot;addq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">      26 </span><span class="lineCov">        497 :         m_formatter.oneByteOp64(OP_ADD_GvEv, src, dst);</span>
<a name="27"><span class="lineNum">      27 </span><span class="lineCov">        497 :     }</span></a>
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span><span class="lineCov">         22 :     void addq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">      30 </span>            :     {
<span class="lineNum">      31 </span><span class="lineCov">         22 :         spew(&quot;addq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">      32 </span><span class="lineCov">         22 :         m_formatter.oneByteOp64(OP_ADD_GvEv, offset, base, dst);</span>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">         22 :     }</span></a>
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span><span class="lineNoCov">          0 :     void addq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">      36 </span>            :     {
<span class="lineNum">      37 </span><span class="lineNoCov">          0 :         spew(&quot;addq       %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_ADD_GvEv, addr, dst);</span>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span><span class="lineCov">      35224 :     void addq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">      42 </span>            :     {
<span class="lineNum">      43 </span><span class="lineCov">      35224 :         spew(&quot;addq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">      44 </span><span class="lineCov">      35224 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">      45 </span><span class="lineCov">      24176 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">      46 </span><span class="lineCov">      24176 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">      47 </span>            :         } else {
<span class="lineNum">      48 </span><span class="lineCov">      11048 :             if (dst == rax)</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_ADD_EAXIv);</span>
<span class="lineNum">      50 </span>            :             else
<span class="lineNum">      51 </span><span class="lineCov">      11048 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">      52 </span><span class="lineCov">      11048 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">      53 </span>            :         }
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">      35223 :     }</span></a>
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :     void addq_i32r(int32_t imm, RegisterID dst)</span>
<span class="lineNum">      57 </span>            :     {
<span class="lineNum">      58 </span>            :         // 32-bit immediate always, for patching.
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         spew(&quot;addq       $0x%04x, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         if (dst == rax)</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_ADD_EAXIv);</span>
<span class="lineNum">      62 </span>            :         else
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span><span class="lineCov">       7508 :     void addq_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">      68 </span>            :     {
<span class="lineNum">      69 </span><span class="lineCov">       7508 :         spew(&quot;addq       $%d, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">      70 </span><span class="lineCov">       7508 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">      71 </span><span class="lineCov">       7508 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">      72 </span><span class="lineCov">       7508 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">      73 </span>            :         } else {
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">      76 </span>            :         }
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">       7508 :     }</span></a>
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :     void addq_im(int32_t imm, const void* addr)</span>
<span class="lineNum">      80 </span>            :     {
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         spew(&quot;addq       $%d, %p&quot;, imm, addr);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">      85 </span>            :         } else {
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">      88 </span>            :         }
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span><span class="lineCov">       1485 :     void andq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">      92 </span>            :     {
<span class="lineNum">      93 </span><span class="lineCov">       1485 :         spew(&quot;andq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">      94 </span><span class="lineCov">       1485 :         m_formatter.oneByteOp64(OP_AND_GvEv, src, dst);</span>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">       1485 :     }</span></a>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineCov">        162 :     void andq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">      98 </span>            :     {
<span class="lineNum">      99 </span><span class="lineCov">        162 :         spew(&quot;andq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     100 </span><span class="lineCov">        162 :         m_formatter.oneByteOp64(OP_AND_GvEv, offset, base, dst);</span>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">        162 :     }</span></a>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineCov">          1 :     void andq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     104 </span>            :     {
<span class="lineNum">     105 </span><span class="lineCov">          1 :         spew(&quot;andq       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     106 </span><span class="lineCov">          1 :         m_formatter.oneByteOp64(OP_AND_GvEv, offset, base, index, scale, dst);</span>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          1 :     }</span></a>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :     void andq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">     110 </span>            :     {
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         spew(&quot;andq       %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_AND_GvEv, addr, dst);</span>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :     void orq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     116 </span>            :     {
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         spew(&quot;orq        &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_OR_GvEv, offset, base, dst);</span>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :     void orq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">     122 </span>            :     {
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         spew(&quot;orq        %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_OR_GvEv, addr, dst);</span>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :     void xorq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     128 </span>            :     {
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         spew(&quot;xorq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_XOR_GvEv, offset, base, dst);</span>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :     void xorq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">     134 </span>            :     {
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         spew(&quot;xorq       %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_XOR_GvEv, addr, dst);</span>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :     void bsrq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     140 </span>            :     {
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         spew(&quot;bsrq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_BSR_GvEv, src, dst);</span>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :     void bsfq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     146 </span>            :     {
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         spew(&quot;bsfq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_BSF_GvEv, src, dst);</span>
<a name="149"><span class="lineNum">     149 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :     void popcntq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     152 </span>            :     {
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         spew(&quot;popcntq    %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         m_formatter.legacySSEPrefix(VEX_SS);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_POPCNT_GvEv, src, dst);</span>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span><span class="lineCov">      14369 :     void andq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     159 </span>            :     {
<span class="lineNum">     160 </span><span class="lineCov">      14369 :         spew(&quot;andq       $0x%&quot; PRIx64 &quot;, %s&quot;, int64_t(imm), GPReg64Name(dst));</span>
<span class="lineNum">     161 </span><span class="lineCov">      14369 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     162 </span><span class="lineCov">      14369 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     163 </span><span class="lineCov">      14369 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     164 </span>            :         } else {
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_AND_EAXIv);</span>
<span class="lineNum">     167 </span>            :             else
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     170 </span>            :         }
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">      14369 :     }</span></a>
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :     void negq_r(RegisterID dst)</span>
<span class="lineNum">     174 </span>            :     {
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         spew(&quot;negq       %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP3_Ev, dst, GROUP3_OP_NEG);</span>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span><span class="lineCov">       1306 :     void orq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     180 </span>            :     {
<span class="lineNum">     181 </span><span class="lineCov">       1306 :         spew(&quot;orq        %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     182 </span><span class="lineCov">       1306 :         m_formatter.oneByteOp64(OP_OR_GvEv, src, dst);</span>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">       1306 :     }</span></a>
<span class="lineNum">     184 </span>            : 
<span class="lineNum">     185 </span><span class="lineCov">       2084 :     void orq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     186 </span>            :     {
<span class="lineNum">     187 </span><span class="lineCov">       2084 :         spew(&quot;orq        $0x%&quot; PRIx64 &quot;, %s&quot;, int64_t(imm), GPReg64Name(dst));</span>
<span class="lineNum">     188 </span><span class="lineCov">       2084 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     189 </span><span class="lineCov">       1650 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, dst, GROUP1_OP_OR);</span>
<span class="lineNum">     190 </span><span class="lineCov">       1650 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     191 </span>            :         } else {
<span class="lineNum">     192 </span><span class="lineCov">        434 :             if (dst == rax)</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_OR_EAXIv);</span>
<span class="lineNum">     194 </span>            :             else
<span class="lineNum">     195 </span><span class="lineCov">        434 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_OR);</span>
<span class="lineNum">     196 </span><span class="lineCov">        434 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     197 </span>            :         }
<span class="lineNum">     198 </span><span class="lineCov">       2084 :     }</span>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span>            :     void notq_r(RegisterID dst)
<span class="lineNum">     201 </span>            :     {
<span class="lineNum">     202 </span>            :         spew(&quot;notq       %s&quot;, GPReg64Name(dst));
<span class="lineNum">     203 </span>            :         m_formatter.oneByteOp64(OP_GROUP3_Ev, dst, GROUP3_OP_NOT);
<a name="204"><span class="lineNum">     204 </span>            :     }</a>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineCov">       1700 :     void subq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     207 </span>            :     {
<span class="lineNum">     208 </span><span class="lineCov">       1700 :         spew(&quot;subq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     209 </span><span class="lineCov">       1700 :         m_formatter.oneByteOp64(OP_SUB_GvEv, src, dst);</span>
<span class="lineNum">     210 </span><span class="lineCov">       1700 :     }</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            :     void subq_rm(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">     213 </span>            :     {
<span class="lineNum">     214 </span>            :         spew(&quot;subq       %s, &quot; MEM_ob, GPReg64Name(src), ADDR_ob(offset, base));
<span class="lineNum">     215 </span>            :         m_formatter.oneByteOp64(OP_SUB_EvGv, offset, base, src);
<a name="216"><span class="lineNum">     216 </span>            :     }</a>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineCov">         91 :     void subq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     219 </span>            :     {
<span class="lineNum">     220 </span><span class="lineCov">         91 :         spew(&quot;subq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     221 </span><span class="lineCov">         91 :         m_formatter.oneByteOp64(OP_SUB_GvEv, offset, base, dst);</span>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">         91 :     }</span></a>
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :     void subq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">     225 </span>            :     {
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         spew(&quot;subq       %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_SUB_GvEv, addr, dst);</span>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineCov">      28836 :     void subq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     231 </span>            :     {
<span class="lineNum">     232 </span><span class="lineCov">      28836 :         spew(&quot;subq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     233 </span><span class="lineCov">      28836 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     234 </span><span class="lineCov">      17783 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">     235 </span><span class="lineCov">      17783 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     236 </span>            :         } else {
<span class="lineNum">     237 </span><span class="lineCov">      11053 :             if (dst == rax)</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_SUB_EAXIv);</span>
<span class="lineNum">     239 </span>            :             else
<span class="lineNum">     240 </span><span class="lineCov">      11053 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">     241 </span><span class="lineCov">      11053 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     242 </span>            :         }
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">      28836 :     }</span></a>
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :     void xorq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     246 </span>            :     {
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         spew(&quot;xorq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_XOR_GvEv, src, dst);</span>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineCov">        473 :     void xorq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     252 </span>            :     {
<span class="lineNum">     253 </span><span class="lineCov">        473 :         spew(&quot;xorq       $0x%&quot; PRIx64 &quot;, %s&quot;, int64_t(imm), GPReg64Name(dst));</span>
<span class="lineNum">     254 </span><span class="lineCov">        473 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     255 </span><span class="lineCov">        473 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">     256 </span><span class="lineCov">        473 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     257 </span>            :         } else {
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_XOR_EAXIv);</span>
<span class="lineNum">     260 </span>            :             else
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     263 </span>            :         }
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">        473 :     }</span></a>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :     void sarq_CLr(RegisterID dst)</span>
<span class="lineNum">     267 </span>            :     {
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         spew(&quot;sarq       %%cl, %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP2_EvCL, dst, GROUP2_OP_SAR);</span>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :     void shlq_CLr(RegisterID dst)</span>
<span class="lineNum">     273 </span>            :     {
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         spew(&quot;shlq       %%cl, %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP2_EvCL, dst, GROUP2_OP_SHL);</span>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :     void shrq_CLr(RegisterID dst)</span>
<span class="lineNum">     279 </span>            :     {
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         spew(&quot;shrq       %%cl, %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP2_EvCL, dst, GROUP2_OP_SHR);</span>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span><span class="lineCov">         17 :     void sarq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     285 </span>            :     {
<span class="lineNum">     286 </span><span class="lineCov">         17 :         MOZ_ASSERT(imm &lt; 64);</span>
<span class="lineNum">     287 </span><span class="lineCov">         17 :         spew(&quot;sarq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     288 </span><span class="lineCov">         17 :         if (imm == 1)</span>
<span class="lineNum">     289 </span><span class="lineCov">         17 :             m_formatter.oneByteOp64(OP_GROUP2_Ev1, dst, GROUP2_OP_SAR);</span>
<span class="lineNum">     290 </span>            :         else {
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_EvIb, dst, GROUP2_OP_SAR);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">     293 </span>            :         }
<a name="294"><span class="lineNum">     294 </span><span class="lineCov">         17 :     }</span></a>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineCov">       1668 :     void shlq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     297 </span>            :     {
<span class="lineNum">     298 </span><span class="lineCov">       1668 :         MOZ_ASSERT(imm &lt; 64);</span>
<span class="lineNum">     299 </span><span class="lineCov">       1668 :         spew(&quot;shlq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     300 </span><span class="lineCov">       1668 :         if (imm == 1)</span>
<span class="lineNum">     301 </span><span class="lineCov">         22 :             m_formatter.oneByteOp64(OP_GROUP2_Ev1, dst, GROUP2_OP_SHL);</span>
<span class="lineNum">     302 </span>            :         else {
<span class="lineNum">     303 </span><span class="lineCov">       1646 :             m_formatter.oneByteOp64(OP_GROUP2_EvIb, dst, GROUP2_OP_SHL);</span>
<span class="lineNum">     304 </span><span class="lineCov">       1646 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">     305 </span>            :         }
<a name="306"><span class="lineNum">     306 </span><span class="lineCov">       1668 :     }</span></a>
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineCov">       5828 :     void shrq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     309 </span>            :     {
<span class="lineNum">     310 </span><span class="lineCov">       5828 :         MOZ_ASSERT(imm &lt; 64);</span>
<span class="lineNum">     311 </span><span class="lineCov">       5828 :         spew(&quot;shrq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     312 </span><span class="lineCov">       5828 :         if (imm == 1)</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_Ev1, dst, GROUP2_OP_SHR);</span>
<span class="lineNum">     314 </span>            :         else {
<span class="lineNum">     315 </span><span class="lineCov">       5828 :             m_formatter.oneByteOp64(OP_GROUP2_EvIb, dst, GROUP2_OP_SHR);</span>
<span class="lineNum">     316 </span><span class="lineCov">       5828 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">     317 </span>            :         }
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">       5828 :     }</span></a>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :     void rolq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     321 </span>            :     {
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 64);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         spew(&quot;rolq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         if (imm == 1)</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_Ev1, dst, GROUP2_OP_ROL);</span>
<span class="lineNum">     326 </span>            :         else {
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_EvIb, dst, GROUP2_OP_ROL);</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<a name="329"><span class="lineNum">     329 </span>            :         }</a>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :     void rolq_CLr(RegisterID dst)</span>
<span class="lineNum">     332 </span>            :     {
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         spew(&quot;rolq       %%cl, %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP2_EvCL, dst, GROUP2_OP_ROL);</span>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :     void rorq_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     338 </span>            :     {
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 64);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         spew(&quot;rorq       $%d, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (imm == 1)</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_Ev1, dst, GROUP2_OP_ROR);</span>
<span class="lineNum">     343 </span>            :         else {
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP2_EvIb, dst, GROUP2_OP_ROR);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<a name="346"><span class="lineNum">     346 </span>            :         }</a>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :     void rorq_CLr(RegisterID dst)</span>
<span class="lineNum">     349 </span>            :     {
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         spew(&quot;rorq       %%cl, %s&quot;, GPReg64Name(dst));</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP2_EvCL, dst, GROUP2_OP_ROR);</span>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :     void imulq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     355 </span>            :     {
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         spew(&quot;imulq      %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_IMUL_GvEv, src, dst);</span>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :     void imulq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     361 </span>            :     {
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         spew(&quot;imulq      &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_IMUL_GvEv, offset, base, dst);</span>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :     void cqo()</span>
<span class="lineNum">     367 </span>            :     {
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         spew(&quot;cqo        &quot;);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_CDQ);</span>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :     void idivq_r(RegisterID divisor)</span>
<span class="lineNum">     373 </span>            :     {
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         spew(&quot;idivq      %s&quot;, GPReg64Name(divisor));</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP3_Ev, divisor, GROUP3_OP_IDIV);</span>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :     void divq_r(RegisterID divisor)</span>
<span class="lineNum">     379 </span>            :     {
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         spew(&quot;divq       %s&quot;, GPReg64Name(divisor));</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP3_Ev, divisor, GROUP3_OP_DIV);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     383 </span>            : 
<a name="384"><span class="lineNum">     384 </span>            :     // Comparisons:</a>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span><span class="lineCov">        530 :     void cmpq_rr(RegisterID rhs, RegisterID lhs)</span>
<span class="lineNum">     387 </span>            :     {
<span class="lineNum">     388 </span><span class="lineCov">        530 :         spew(&quot;cmpq       %s, %s&quot;, GPReg64Name(rhs), GPReg64Name(lhs));</span>
<span class="lineNum">     389 </span><span class="lineCov">        530 :         m_formatter.oneByteOp64(OP_CMP_GvEv, rhs, lhs);</span>
<a name="390"><span class="lineNum">     390 </span><span class="lineCov">        530 :     }</span></a>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineCov">       1829 :     void cmpq_rm(RegisterID rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">     393 </span>            :     {
<span class="lineNum">     394 </span><span class="lineCov">       1829 :         spew(&quot;cmpq       %s, &quot; MEM_ob, GPReg64Name(rhs), ADDR_ob(offset, base));</span>
<span class="lineNum">     395 </span><span class="lineCov">       1829 :         m_formatter.oneByteOp64(OP_CMP_EvGv, offset, base, rhs);</span>
<a name="396"><span class="lineNum">     396 </span><span class="lineCov">       1829 :     }</span></a>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :     void cmpq_mr(int32_t offset, RegisterID base, RegisterID lhs)</span>
<span class="lineNum">     399 </span>            :     {
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         spew(&quot;cmpq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(lhs));</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_CMP_GvEv, offset, base, lhs);</span>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span><span class="lineCov">       1694 :     void cmpq_ir(int32_t rhs, RegisterID lhs)</span>
<span class="lineNum">     405 </span>            :     {
<span class="lineNum">     406 </span><span class="lineCov">       1694 :         if (rhs == 0) {</span>
<span class="lineNum">     407 </span><span class="lineCov">        857 :             testq_rr(lhs, lhs);</span>
<span class="lineNum">     408 </span><span class="lineCov">        857 :             return;</span>
<span class="lineNum">     409 </span>            :         }
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineCov">        837 :         spew(&quot;cmpq       $0x%&quot; PRIx64 &quot;, %s&quot;, int64_t(rhs), GPReg64Name(lhs));</span>
<span class="lineNum">     412 </span><span class="lineCov">        837 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">     413 </span><span class="lineCov">        836 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, lhs, GROUP1_OP_CMP);</span>
<span class="lineNum">     414 </span><span class="lineCov">        836 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">     415 </span>            :         } else {
<span class="lineNum">     416 </span><span class="lineCov">          1 :             if (lhs == rax)</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp64(OP_CMP_EAXIv);</span>
<span class="lineNum">     418 </span>            :             else
<span class="lineNum">     419 </span><span class="lineCov">          1 :                 m_formatter.oneByteOp64(OP_GROUP1_EvIz, lhs, GROUP1_OP_CMP);</span>
<span class="lineNum">     420 </span><span class="lineCov">          1 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">     421 </span>            :         }
<a name="422"><span class="lineNum">     422 </span>            :     }</a>
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span><span class="lineCov">       1047 :     void cmpq_im(int32_t rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">     425 </span>            :     {
<span class="lineNum">     426 </span><span class="lineCov">       1047 :         spew(&quot;cmpq       $0x%&quot; PRIx64 &quot;, &quot; MEM_ob, int64_t(rhs), ADDR_ob(offset, base));</span>
<span class="lineNum">     427 </span><span class="lineCov">       1047 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">     428 </span><span class="lineCov">       1047 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, offset, base, GROUP1_OP_CMP);</span>
<span class="lineNum">     429 </span><span class="lineCov">       1047 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">     430 </span>            :         } else {
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, offset, base, GROUP1_OP_CMP);</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">     433 </span>            :         }
<a name="434"><span class="lineNum">     434 </span><span class="lineCov">       1047 :     }</span></a>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineCov">          7 :     void cmpq_im(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     437 </span>            :     {
<span class="lineNum">     438 </span><span class="lineCov">          7 :         spew(&quot;cmpq       $0x%x, &quot; MEM_obs, rhs, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     439 </span><span class="lineCov">          7 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">     440 </span><span class="lineCov">          7 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_CMP);</span>
<span class="lineNum">     441 </span><span class="lineCov">          7 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">     442 </span>            :         } else {
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_CMP);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(rhs);</span>
<a name="445"><span class="lineNum">     445 </span>            :         }</a>
<span class="lineNum">     446 </span><span class="lineCov">          7 :     }</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :     void cmpq_im(int32_t rhs, const void* addr)</span>
<span class="lineNum">     448 </span>            :     {
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         spew(&quot;cmpq       $0x%&quot; PRIx64 &quot;, %p&quot;, int64_t(rhs), addr);</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIb, addr, GROUP1_OP_CMP);</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">     453 </span>            :         } else {
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP1_EvIz, addr, GROUP1_OP_CMP);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(rhs);</span>
<a name="456"><span class="lineNum">     456 </span>            :         }</a>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :     void cmpq_rm(RegisterID rhs, const void* addr)</span>
<span class="lineNum">     459 </span>            :     {
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         spew(&quot;cmpq       %s, %p&quot;, GPReg64Name(rhs), addr);</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_CMP_EvGv, addr, rhs);</span>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span><span class="lineCov">       1214 :     void testq_rr(RegisterID rhs, RegisterID lhs)</span>
<span class="lineNum">     465 </span>            :     {
<span class="lineNum">     466 </span><span class="lineCov">       1214 :         spew(&quot;testq      %s, %s&quot;, GPReg64Name(rhs), GPReg64Name(lhs));</span>
<span class="lineNum">     467 </span><span class="lineCov">       1214 :         m_formatter.oneByteOp64(OP_TEST_EvGv, lhs, rhs);</span>
<a name="468"><span class="lineNum">     468 </span><span class="lineCov">       1214 :     }</span></a>
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span><span class="lineCov">      13390 :     void testq_ir(int32_t rhs, RegisterID lhs)</span>
<span class="lineNum">     471 </span>            :     {
<span class="lineNum">     472 </span>            :         // If the mask fits in a 32-bit immediate, we can use testl with a
<span class="lineNum">     473 </span>            :         // 32-bit subreg.
<span class="lineNum">     474 </span><span class="lineCov">      13390 :         if (CAN_ZERO_EXTEND_32_64(rhs)) {</span>
<span class="lineNum">     475 </span><span class="lineCov">      13390 :             testl_ir(rhs, lhs);</span>
<span class="lineNum">     476 </span><span class="lineCov">      13390 :             return;</span>
<span class="lineNum">     477 </span>            :         }
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         spew(&quot;testq      $0x%&quot; PRIx64 &quot;, %s&quot;, int64_t(rhs), GPReg64Name(lhs));</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         if (lhs == rax)</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_TEST_EAXIv);</span>
<span class="lineNum">     481 </span>            :         else
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp64(OP_GROUP3_EvIz, lhs, GROUP3_OP_TEST);</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(rhs);</span>
<a name="484"><span class="lineNum">     484 </span>            :     }</a>
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span><span class="lineCov">         57 :     void testq_i32m(int32_t rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">     487 </span>            :     {
<span class="lineNum">     488 </span><span class="lineCov">         57 :         spew(&quot;testq      $0x%&quot; PRIx64 &quot;, &quot; MEM_ob, int64_t(rhs), ADDR_ob(offset, base));</span>
<span class="lineNum">     489 </span><span class="lineCov">         57 :         m_formatter.oneByteOp64(OP_GROUP3_EvIz, offset, base, GROUP3_OP_TEST);</span>
<span class="lineNum">     490 </span><span class="lineCov">         57 :         m_formatter.immediate32(rhs);</span>
<span class="lineNum">     491 </span><span class="lineCov">         57 :     }</span>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span>            :     void testq_i32m(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">     494 </span>            :     {
<span class="lineNum">     495 </span>            :         spew(&quot;testq      $0x%4x, &quot; MEM_obs, rhs, ADDR_obs(offset, base, index, scale));
<span class="lineNum">     496 </span>            :         m_formatter.oneByteOp64(OP_GROUP3_EvIz, offset, base, index, scale, GROUP3_OP_TEST);
<span class="lineNum">     497 </span>            :         m_formatter.immediate32(rhs);
<span class="lineNum">     498 </span>            :     }
<span class="lineNum">     499 </span>            : 
<a name="500"><span class="lineNum">     500 </span>            :     // Various move ops:</a>
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :     void cmovzq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     503 </span>            :     {
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     %s, %s&quot;, GPReg16Name(src), GPReg32Name(dst));</span>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_CMOVZ_GvEv, src, dst);</span></a>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :     void cmovzq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     508 </span>            :     {
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_CMOVZ_GvEv, offset, base, dst);</span></a>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :     void cmovzq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     513 </span>            :     {
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_CMOVZ_GvEv, offset, base, index, scale, dst);</span>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineCov">          5 :     void xchgq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     519 </span>            :     {
<span class="lineNum">     520 </span><span class="lineCov">          5 :         spew(&quot;xchgq      %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     521 </span><span class="lineCov">          5 :         m_formatter.oneByteOp64(OP_XCHG_GvEv, src, dst);</span>
<span class="lineNum">     522 </span><span class="lineCov">          5 :     }</span>
<span class="lineNum">     523 </span>            :     void xchgq_rm(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">     524 </span>            :     {
<span class="lineNum">     525 </span>            :         spew(&quot;xchgq      %s, &quot; MEM_ob, GPReg64Name(src), ADDR_ob(offset, base));
<span class="lineNum">     526 </span>            :         m_formatter.oneByteOp64(OP_XCHG_GvEv, offset, base, src);
<span class="lineNum">     527 </span>            :     }
<span class="lineNum">     528 </span>            :     void xchgq_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">     529 </span>            :     {
<span class="lineNum">     530 </span>            :         spew(&quot;xchgq      %s, &quot; MEM_obs, GPReg64Name(src), ADDR_obs(offset, base, index, scale));
<span class="lineNum">     531 </span>            :         m_formatter.oneByteOp64(OP_XCHG_GvEv, offset, base, index, scale, src);
<a name="532"><span class="lineNum">     532 </span>            :     }</a>
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span><span class="lineCov">      49962 :     void movq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     535 </span>            :     {
<span class="lineNum">     536 </span><span class="lineCov">      49962 :         spew(&quot;movq       %s, %s&quot;, GPReg64Name(src), GPReg64Name(dst));</span>
<span class="lineNum">     537 </span><span class="lineCov">      49962 :         m_formatter.oneByteOp64(OP_MOV_GvEv, src, dst);</span>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">      49962 :     }</span></a>
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineCov">       9252 :     void movq_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">     541 </span>            :     {
<span class="lineNum">     542 </span><span class="lineCov">       9252 :         spew(&quot;movq       %s, &quot; MEM_ob, GPReg64Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     543 </span><span class="lineCov">       9252 :         m_formatter.oneByteOp64(OP_MOV_EvGv, offset, base, src);</span>
<span class="lineNum">     544 </span><span class="lineCov">       9252 :     }</span>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span>            :     void movq_rm_disp32(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">     547 </span>            :     {
<span class="lineNum">     548 </span>            :         spew(&quot;movq       %s, &quot; MEM_o32b, GPReg64Name(src), ADDR_o32b(offset, base));
<span class="lineNum">     549 </span>            :         m_formatter.oneByteOp64_disp32(OP_MOV_EvGv, offset, base, src);
<a name="550"><span class="lineNum">     550 </span>            :     }</a>
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineCov">         65 :     void movq_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     553 </span>            :     {
<span class="lineNum">     554 </span><span class="lineCov">         65 :         spew(&quot;movq       %s, &quot; MEM_obs, GPReg64Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     555 </span><span class="lineCov">         65 :         m_formatter.oneByteOp64(OP_MOV_EvGv, offset, base, index, scale, src);</span>
<a name="556"><span class="lineNum">     556 </span><span class="lineCov">         65 :     }</span></a>
<span class="lineNum">     557 </span>            : 
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :     void movq_rm(RegisterID src, const void* addr)</span>
<span class="lineNum">     559 </span>            :     {
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         if (src == rax &amp;&amp; !IsAddressImmediate(addr)) {</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :             movq_EAXm(addr);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     563 </span>            :         }
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         spew(&quot;movq       %s, %p&quot;, GPReg64Name(src), addr);</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOV_EvGv, addr, src);</span>
<a name="567"><span class="lineNum">     567 </span>            :     }</a>
<span class="lineNum">     568 </span>            : 
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :     void movq_mEAX(const void* addr)</span>
<span class="lineNum">     570 </span>            :     {
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         if (IsAddressImmediate(addr)) {</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :             movq_mr(addr, rax);</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     574 </span>            :         }
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         spew(&quot;movq       %p, %%rax&quot;, addr);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOV_EAXOv);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         m_formatter.immediate64(reinterpret_cast&lt;int64_t&gt;(addr));</span>
<a name="579"><span class="lineNum">     579 </span>            :     }</a>
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :     void movq_EAXm(const void* addr)</span>
<span class="lineNum">     582 </span>            :     {
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         if (IsAddressImmediate(addr)) {</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :             movq_rm(rax, addr);</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     586 </span>            :         }
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         spew(&quot;movq       %%rax, %p&quot;, addr);</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOV_OvEAX);</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         m_formatter.immediate64(reinterpret_cast&lt;int64_t&gt;(addr));</span>
<a name="591"><span class="lineNum">     591 </span>            :     }</a>
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineCov">      51409 :     void movq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     594 </span>            :     {
<span class="lineNum">     595 </span><span class="lineCov">      51409 :         spew(&quot;movq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     596 </span><span class="lineCov">      51409 :         m_formatter.oneByteOp64(OP_MOV_GvEv, offset, base, dst);</span>
<span class="lineNum">     597 </span><span class="lineCov">      51409 :     }</span>
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span>            :     void movq_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">     600 </span>            :     {
<span class="lineNum">     601 </span>            :         spew(&quot;movq       &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg64Name(dst));
<span class="lineNum">     602 </span>            :         m_formatter.oneByteOp64_disp32(OP_MOV_GvEv, offset, base, dst);
<a name="603"><span class="lineNum">     603 </span>            :     }</a>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineCov">        344 :     void movq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     606 </span>            :     {
<span class="lineNum">     607 </span><span class="lineCov">        344 :         spew(&quot;movq       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     608 </span><span class="lineCov">        344 :         m_formatter.oneByteOp64(OP_MOV_GvEv, offset, base, index, scale, dst);</span>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">        344 :     }</span></a>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :     void movq_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">     612 </span>            :     {
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         if (dst == rax &amp;&amp; !IsAddressImmediate(addr)) {</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :             movq_mEAX(addr);</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     616 </span>            :         }
<span class="lineNum">     617 </span>            : 
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         spew(&quot;movq       %p, %s&quot;, addr, GPReg64Name(dst));</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOV_GvEv, addr, dst);</span>
<a name="620"><span class="lineNum">     620 </span>            :     }</a>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineCov">        118 :     void leaq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     623 </span>            :     {
<span class="lineNum">     624 </span><span class="lineCov">        118 :         spew(&quot;leaq       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     625 </span><span class="lineCov">        118 :         m_formatter.oneByteOp64(OP_LEA, offset, base, index, scale, dst);</span>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">        118 :     }</span></a>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineCov">       1381 :     void movq_i32m(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">     629 </span>            :     {
<span class="lineNum">     630 </span><span class="lineCov">       1381 :         spew(&quot;movq       $%d, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">     631 </span><span class="lineCov">       1381 :         m_formatter.oneByteOp64(OP_GROUP11_EvIz, offset, base, GROUP11_MOV);</span>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">       1381 :         m_formatter.immediate32(imm);</span></a>
<span class="lineNum">     633 </span><span class="lineCov">       1381 :     }</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :     void movq_i32m(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     635 </span>            :     {
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         spew(&quot;movq       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP11_EvIz, offset, base, index, scale, GROUP11_MOV);</span>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span></a>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :     void movq_i32m(int32_t imm, const void* addr)</span>
<span class="lineNum">     641 </span>            :     {
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         spew(&quot;movq       $%d, %p&quot;, imm, addr);</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP11_EvIz, addr, GROUP11_MOV);</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     646 </span>            : 
<span class="lineNum">     647 </span>            :     // Note that this instruction sign-extends its 32-bit immediate field to 64
<span class="lineNum">     648 </span>            :     // bits and loads the 64-bit value into a 64-bit register.
<span class="lineNum">     649 </span>            :     //
<span class="lineNum">     650 </span>            :     // Note also that this is similar to the movl_i32r instruction, except that
<a name="651"><span class="lineNum">     651 </span>            :     // movl_i32r *zero*-extends its 32-bit immediate, and it has smaller code</a>
<span class="lineNum">     652 </span>            :     // size, so it's preferred for values which could use either.
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :     void movq_i32r(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     654 </span>            :     {
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         spew(&quot;movq       $%d, %s&quot;, imm, GPRegName(dst));</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_GROUP11_EvIz, dst, GROUP11_MOV);</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     659 </span>            : 
<span class="lineNum">     660 </span><span class="lineCov">      62253 :     void movq_i64r(int64_t imm, RegisterID dst)</span>
<span class="lineNum">     661 </span>            :     {
<span class="lineNum">     662 </span><span class="lineCov">      62253 :         spew(&quot;movabsq    $0x%&quot; PRIx64 &quot;, %s&quot;, imm, GPReg64Name(dst));</span>
<span class="lineNum">     663 </span><span class="lineCov">      62253 :         m_formatter.oneByteOp64(OP_MOV_EAXIv, dst);</span>
<span class="lineNum">     664 </span><span class="lineCov">      62251 :         m_formatter.immediate64(imm);</span>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">      62247 :     }</span></a>
<span class="lineNum">     666 </span>            : 
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :     void movsbq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     668 </span>            :     {
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         spew(&quot;movsbq     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_MOVSX_GvEb, offset, base, dst);</span></a>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :     void movsbq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     673 </span>            :     {
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         spew(&quot;movsbq     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_MOVSX_GvEb, offset, base, index, scale, dst);</span>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :     void movswq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     679 </span>            :     {
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         spew(&quot;movswq     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_MOVSX_GvEw, offset, base, dst);</span></a>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :     void movswq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     684 </span>            :     {
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         spew(&quot;movswq     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp64(OP2_MOVSX_GvEw, offset, base, index, scale, dst);</span>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :     void movslq_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     690 </span>            :     {
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         spew(&quot;movslq     %s, %s&quot;, GPReg32Name(src), GPReg64Name(dst));</span>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOVSXD_GvEv, src, dst);</span></a>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :     void movslq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     695 </span>            :     {
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :         spew(&quot;movslq     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOVSXD_GvEv, offset, base, dst);</span></a>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :     void movslq_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">     700 </span>            :     {
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         spew(&quot;movslq     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg64Name(dst));</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp64(OP_MOVSXD_GvEv, offset, base, index, scale, dst);</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     704 </span>            : 
<span class="lineNum">     705 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     706 </span>            :     movl_ripr(RegisterID dst)
<span class="lineNum">     707 </span>            :     {
<span class="lineNum">     708 </span>            :         m_formatter.oneByteRipOp(OP_MOV_GvEv, 0, (RegisterID)dst);
<span class="lineNum">     709 </span>            :         JmpSrc label(m_formatter.size());
<span class="lineNum">     710 </span>            :         spew(&quot;movl       &quot; MEM_o32r &quot;, %s&quot;, ADDR_o32r(label.offset()), GPReg32Name(dst));
<span class="lineNum">     711 </span>            :         return label;
<span class="lineNum">     712 </span>            :     }
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     715 </span>            :     movl_rrip(RegisterID src)
<span class="lineNum">     716 </span>            :     {
<span class="lineNum">     717 </span>            :         m_formatter.oneByteRipOp(OP_MOV_EvGv, 0, (RegisterID)src);
<span class="lineNum">     718 </span>            :         JmpSrc label(m_formatter.size());
<span class="lineNum">     719 </span>            :         spew(&quot;movl       %s, &quot; MEM_o32r &quot;&quot;, GPReg32Name(src), ADDR_o32r(label.offset()));
<span class="lineNum">     720 </span>            :         return label;
<span class="lineNum">     721 </span>            :     }
<span class="lineNum">     722 </span>            : 
<span class="lineNum">     723 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     724 </span>            :     movq_ripr(RegisterID dst)
<span class="lineNum">     725 </span>            :     {
<span class="lineNum">     726 </span>            :         m_formatter.oneByteRipOp64(OP_MOV_GvEv, 0, dst);
<span class="lineNum">     727 </span>            :         JmpSrc label(m_formatter.size());
<span class="lineNum">     728 </span>            :         spew(&quot;movq       &quot; MEM_o32r &quot;, %s&quot;, ADDR_o32r(label.offset()), GPRegName(dst));
<span class="lineNum">     729 </span>            :         return label;
<span class="lineNum">     730 </span>            :     }
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     733 </span>            :     movq_rrip(RegisterID src)
<span class="lineNum">     734 </span>            :     {
<span class="lineNum">     735 </span>            :         m_formatter.oneByteRipOp64(OP_MOV_EvGv, 0, (RegisterID)src);
<span class="lineNum">     736 </span>            :         JmpSrc label(m_formatter.size());
<span class="lineNum">     737 </span>            :         spew(&quot;movq       %s, &quot; MEM_o32r &quot;&quot;, GPRegName(src), ADDR_o32r(label.offset()));
<span class="lineNum">     738 </span>            :         return label;
<a name="739"><span class="lineNum">     739 </span>            :     }</a>
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span><span class="lineCov">       3087 :     void leaq_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     742 </span>            :     {
<span class="lineNum">     743 </span><span class="lineCov">       3087 :         spew(&quot;leaq       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg64Name(dst));</span>
<span class="lineNum">     744 </span><span class="lineCov">       3087 :         m_formatter.oneByteOp64(OP_LEA, offset, base, dst);</span>
<span class="lineNum">     745 </span><span class="lineCov">       3087 :     }</span>
<span class="lineNum">     746 </span>            : 
<span class="lineNum">     747 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     748 </span>            :     leaq_rip(RegisterID dst)
<span class="lineNum">     749 </span>            :     {
<span class="lineNum">     750 </span>            :         m_formatter.oneByteRipOp64(OP_LEA, 0, dst);
<span class="lineNum">     751 </span>            :         JmpSrc label(m_formatter.size());
<span class="lineNum">     752 </span>            :         spew(&quot;leaq       &quot; MEM_o32r &quot;, %s&quot;, ADDR_o32r(label.offset()), GPRegName(dst));
<span class="lineNum">     753 </span>            :         return label;
<span class="lineNum">     754 </span>            :     }
<span class="lineNum">     755 </span>            : 
<a name="756"><span class="lineNum">     756 </span>            :     // Flow control:</a>
<span class="lineNum">     757 </span>            : 
<span class="lineNum">     758 </span><span class="lineCov">      19127 :     void jmp_rip(int ripOffset)</span>
<span class="lineNum">     759 </span>            :     {
<span class="lineNum">     760 </span>            :         // rip-relative addressing.
<span class="lineNum">     761 </span><span class="lineCov">      19127 :         spew(&quot;jmp        *%d(%%rip)&quot;, ripOffset);</span>
<span class="lineNum">     762 </span><span class="lineCov">      19127 :         m_formatter.oneByteRipOp(OP_GROUP5_Ev, ripOffset, GROUP5_OP_JMPN);</span>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">      19127 :     }</span></a>
<span class="lineNum">     764 </span>            : 
<span class="lineNum">     765 </span><span class="lineCov">      19127 :     void immediate64(int64_t imm)</span>
<span class="lineNum">     766 </span>            :     {
<span class="lineNum">     767 </span><span class="lineCov">      19127 :         spew(&quot;.quad      %lld&quot;, (long long)imm);</span>
<span class="lineNum">     768 </span><span class="lineCov">      19127 :         m_formatter.immediate64(imm);</span>
<span class="lineNum">     769 </span><span class="lineCov">      19127 :     }</span>
<span class="lineNum">     770 </span>            : 
<a name="771"><span class="lineNum">     771 </span>            :     // SSE operations:</a>
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :     void vcvtsq2sd_rr(RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     774 </span>            :     {
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         twoByteOpInt64Simd(&quot;vcvtsi2sd&quot;, VEX_SD, OP2_CVTSI2SD_VsdEd, src1, src0, dst);</span></a>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :     void vcvtsq2ss_rr(RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     778 </span>            :     {
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         twoByteOpInt64Simd(&quot;vcvtsi2ss&quot;, VEX_SS, OP2_CVTSI2SD_VsdEd, src1, src0, dst);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span>            :     void vcvtsi2sdq_rr(RegisterID src, XMMRegisterID dst)
<span class="lineNum">     783 </span>            :     {
<span class="lineNum">     784 </span>            :         twoByteOpInt64Simd(&quot;vcvtsi2sdq&quot;, VEX_SD, OP2_CVTSI2SD_VsdEd, src, invalid_xmm, dst);
<a name="785"><span class="lineNum">     785 </span>            :     }</a>
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :     void vcvttsd2sq_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">     788 </span>            :     {
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt64(&quot;vcvttsd2si&quot;, VEX_SD, OP2_CVTTSD2SI_GdWsd, src, dst);</span>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :     void vcvttss2sq_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">     793 </span>            :     {
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt64(&quot;vcvttss2si&quot;, VEX_SS, OP2_CVTTSD2SI_GdWsd, src, dst);</span>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     796 </span>            : 
<span class="lineNum">     797 </span><span class="lineCov">          9 :     void vmovq_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">     798 </span>            :     {
<span class="lineNum">     799 </span>            :         // While this is called &quot;vmovq&quot;, it actually uses the vmovd encoding
<span class="lineNum">     800 </span>            :         // with a REX prefix modifying it to be 64-bit.
<span class="lineNum">     801 </span><span class="lineCov">          9 :         twoByteOpSimdInt64(&quot;vmovq&quot;, VEX_PD, OP2_MOVD_EdVd, (XMMRegisterID)dst, (RegisterID)src);</span>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">          9 :     }</span></a>
<span class="lineNum">     803 </span>            : 
<span class="lineNum">     804 </span><span class="lineCov">         52 :     void vmovq_rr(RegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">     805 </span>            :     {
<span class="lineNum">     806 </span>            :         // While this is called &quot;vmovq&quot;, it actually uses the vmovd encoding
<span class="lineNum">     807 </span>            :         // with a REX prefix modifying it to be 64-bit.
<span class="lineNum">     808 </span><span class="lineCov">         52 :         twoByteOpInt64Simd(&quot;vmovq&quot;, VEX_PD, OP2_MOVD_VdEd, src, invalid_xmm, dst);</span>
<span class="lineNum">     809 </span><span class="lineCov">         52 :     }</span>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<span class="lineNum">     811 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :     vmovsd_ripr(XMMRegisterID dst)</span>
<span class="lineNum">     813 </span>            :     {
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :         return twoByteRipOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, invalid_xmm, dst);</span>
<a name="815"><span class="lineNum">     815 </span>            :     }</a>
<span class="lineNum">     816 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :     vmovss_ripr(XMMRegisterID dst)</span>
<span class="lineNum">     818 </span>            :     {
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         return twoByteRipOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, invalid_xmm, dst);</span>
<span class="lineNum">     820 </span>            :     }
<span class="lineNum">     821 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     822 </span>            :     vmovsd_rrip(XMMRegisterID src)
<span class="lineNum">     823 </span>            :     {
<span class="lineNum">     824 </span>            :         return twoByteRipOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_WsdVsd, invalid_xmm, src);
<span class="lineNum">     825 </span>            :     }
<span class="lineNum">     826 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     827 </span>            :     vmovss_rrip(XMMRegisterID src)
<span class="lineNum">     828 </span>            :     {
<span class="lineNum">     829 </span>            :         return twoByteRipOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_WsdVsd, invalid_xmm, src);
<span class="lineNum">     830 </span>            :     }
<span class="lineNum">     831 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     832 </span>            :     vmovdqa_rrip(XMMRegisterID src)
<span class="lineNum">     833 </span>            :     {
<span class="lineNum">     834 </span>            :         return twoByteRipOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_WdqVdq, invalid_xmm, src);
<span class="lineNum">     835 </span>            :     }
<span class="lineNum">     836 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     837 </span>            :     vmovaps_rrip(XMMRegisterID src)
<span class="lineNum">     838 </span>            :     {
<span class="lineNum">     839 </span>            :         return twoByteRipOpSimd(&quot;vmovdqa&quot;, VEX_PS, OP2_MOVAPS_WsdVsd, invalid_xmm, src);
<span class="lineNum">     840 </span>            :     }
<a name="841"><span class="lineNum">     841 </span>            : </a>
<span class="lineNum">     842 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :     vmovaps_ripr(XMMRegisterID dst)</span>
<span class="lineNum">     844 </span>            :     {
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         return twoByteRipOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_VsdWsd, invalid_xmm, dst);</span>
<span class="lineNum">     846 </span>            :     }
<a name="847"><span class="lineNum">     847 </span>            : </a>
<span class="lineNum">     848 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :     vmovdqa_ripr(XMMRegisterID dst)</span>
<span class="lineNum">     850 </span>            :     {
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         return twoByteRipOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_VdqWdq, invalid_xmm, dst);</span>
<span class="lineNum">     852 </span>            :     }
<span class="lineNum">     853 </span>            : 
<span class="lineNum">     854 </span>            :   private:
<a name="855"><span class="lineNum">     855 </span>            : </a>
<span class="lineNum">     856 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :     twoByteRipOpSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">     858 </span>            :                      XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">     859 </span>            :     {
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :             m_formatter.twoByteRipOp(opcode, 0, dst);</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :             JmpSrc label(m_formatter.size());</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, &quot; MEM_o32r &quot;&quot;, legacySSEOpName(name), XMMRegName(dst), ADDR_o32r(label.offset()));</span>
<span class="lineNum">     866 </span>            :             else
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s&quot; MEM_o32r &quot;, %s&quot;, legacySSEOpName(name), ADDR_o32r(label.offset()), XMMRegName(dst));</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :             return label;</span>
<span class="lineNum">     869 </span>            :         }
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         m_formatter.twoByteRipOpVex(ty, opcode, 0, src0, dst);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         JmpSrc label(m_formatter.size());</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, &quot; MEM_o32r &quot;&quot;, name, XMMRegName(dst), ADDR_o32r(label.offset()));</span>
<span class="lineNum">     876 </span>            :             else
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s&quot; MEM_o32r &quot;, %s&quot;, name, ADDR_o32r(label.offset()), XMMRegName(dst));</span>
<span class="lineNum">     878 </span>            :         } else {
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s&quot; MEM_o32r &quot;, %s, %s&quot;, name, ADDR_o32r(label.offset()), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">     880 </span>            :         }
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         return label;</span>
<a name="882"><span class="lineNum">     882 </span>            :     }</a>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineCov">         52 :     void twoByteOpInt64Simd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">     885 </span>            :                             RegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">     886 </span>            :     {
<span class="lineNum">     887 </span><span class="lineCov">         52 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">     888 </span><span class="lineCov">         52 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(dst), GPRegName(rm));</span>
<span class="lineNum">     890 </span>            :             else
<span class="lineNum">     891 </span><span class="lineCov">         52 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), GPRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">     892 </span><span class="lineCov">         52 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">     893 </span><span class="lineCov">         52 :             m_formatter.twoByteOp64(opcode, rm, dst);</span>
<span class="lineNum">     894 </span><span class="lineCov">         52 :             return;</span>
<span class="lineNum">     895 </span>            :         }
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(dst), GPRegName(rm));</span>
<span class="lineNum">     900 </span>            :             else
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, GPRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">     902 </span>            :         } else {
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s, %s&quot;, name, GPRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">     904 </span>            :         }
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex64(ty, opcode, rm, src0, dst);</span>
<a name="906"><span class="lineNum">     906 </span>            :     }</a>
<span class="lineNum">     907 </span>            : 
<span class="lineNum">     908 </span><span class="lineCov">          9 :     void twoByteOpSimdInt64(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">     909 </span>            :                             XMMRegisterID rm, RegisterID dst)
<span class="lineNum">     910 </span>            :     {
<span class="lineNum">     911 </span><span class="lineCov">          9 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">     912 </span><span class="lineCov">          9 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), GPRegName(dst), XMMRegName(rm));</span>
<span class="lineNum">     914 </span><span class="lineCov">          9 :             else if (opcode == OP2_MOVD_EdVd)</span>
<span class="lineNum">     915 </span><span class="lineCov">          9 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName((XMMRegisterID)dst), GPRegName((RegisterID)rm));</span>
<span class="lineNum">     916 </span>            :             else
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(rm), GPRegName(dst));</span>
<span class="lineNum">     918 </span><span class="lineCov">          9 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">     919 </span><span class="lineCov">          9 :             m_formatter.twoByteOp64(opcode, (RegisterID)rm, dst);</span>
<span class="lineNum">     920 </span><span class="lineCov">          9 :             return;</span>
<span class="lineNum">     921 </span>            :         }
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, GPRegName(dst), XMMRegName(rm));</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :         else if (opcode == OP2_MOVD_EdVd)</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, XMMRegName((XMMRegisterID)dst), GPRegName((RegisterID)rm));</span>
<span class="lineNum">     927 </span>            :         else
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(rm), GPRegName(dst));</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex64(ty, opcode, (RegisterID)rm, invalid_xmm, (XMMRegisterID)dst);</span>
<span class="lineNum">     930 </span>            :     }
<span class="lineNum">     931 </span>            : };
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span>            : typedef BaseAssemblerX64 BaseAssemblerSpecific;
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span>            : } // namespace X86Encoding
<span class="lineNum">     936 </span>            : 
<span class="lineNum">     937 </span>            : } // namespace jit
<span class="lineNum">     938 </span>            : } // namespace js
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span>            : #endif /* jit_x64_BaseAssembler_x64_h */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
