Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Mon Jan 30 13:57:16 2017
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                52686        0.026        0.000                      0                52686        3.750        0.000                       0                 22352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.100        0.000                      0                51840        0.026        0.000                      0                51840        3.750        0.000                       0                 22352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               2.366        0.000                      0                  846        0.193        0.000                      0                  846  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 2.330ns (25.253%)  route 6.897ns (74.747%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         1.093    11.325    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X101Y11        LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.805    12.255    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_6_opt_has_pipe.first_q[30]_i_1
    SLICE_X104Y9         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.624    12.804    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X104Y9                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X104Y9         FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 2.330ns (25.253%)  route 6.897ns (74.747%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         1.093    11.325    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X101Y11        LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.805    12.255    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_6_opt_has_pipe.first_q[30]_i_1
    SLICE_X104Y9         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.624    12.804    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X104Y9                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X104Y9         FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 2.330ns (25.253%)  route 6.897ns (74.747%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         1.093    11.325    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X101Y11        LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.805    12.255    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_6_opt_has_pipe.first_q[30]_i_1
    SLICE_X104Y9         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.624    12.804    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X104Y9                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X104Y9         FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 2.330ns (25.253%)  route 6.897ns (74.747%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 12.804 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         1.093    11.325    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X101Y11        LUT2 (Prop_lut2_I1_O)        0.124    11.449 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.805    12.255    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_6_opt_has_pipe.first_q[30]_i_1
    SLICE_X104Y9         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.624    12.804    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X104Y9                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.229    13.033    
                         clock uncertainty           -0.154    12.879    
    SLICE_X104Y9         FDRE (Setup_fdre_C_R)       -0.524    12.355    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.330ns (25.167%)  route 6.928ns (74.833%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.954    12.286    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y15        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.694    12.873    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y15                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.229    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X108Y15        FDRE (Setup_fdre_C_R)       -0.524    12.425    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.330ns (25.167%)  route 6.928ns (74.833%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.954    12.286    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y15        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.694    12.873    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y15                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.229    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X108Y15        FDRE (Setup_fdre_C_R)       -0.524    12.425    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.330ns (25.167%)  route 6.928ns (74.833%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.954    12.286    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y15        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.694    12.873    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y15                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.229    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X108Y15        FDRE (Setup_fdre_C_R)       -0.524    12.425    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.330ns (25.167%)  route 6.928ns (74.833%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.954    12.286    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y15        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.694    12.873    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y15                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.229    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X108Y15        FDRE (Setup_fdre_C_R)       -0.524    12.425    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.330ns (24.992%)  route 6.993ns (75.008%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          1.019    12.351    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X107Y10        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.698    12.878    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X107Y10                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.229    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X107Y10        FDRE (Setup_fdre_C_R)       -0.429    12.524    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 2.330ns (24.992%)  route 6.993ns (75.008%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.734     3.028    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X83Y36                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.419     3.447 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.466     3.913    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/Q[0]
    SLICE_X83Y36         LUT3 (Prop_lut3_I1_O)        0.299     4.212 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[7]_i_2/O
                         net (fo=73, routed)          0.960     5.172    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O3
    SLICE_X84Y32         LUT3 (Prop_lut3_I1_O)        0.124     5.296 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_4_reg_1673[1]_i_1/O
                         net (fo=7, routed)           0.313     5.609    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/grp_fu_1324_p0__0[1]
    SLICE_X85Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.733 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.664     6.397    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X85Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.923 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.923    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_20
    SLICE_X85Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.037    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_11
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/n_6_tmp_31_i_reg_1669_reg[0]_i_2
    SLICE_X85Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/tmp_31_i_reg_1669_reg[0]_i_1/CO[3]
                         net (fo=58, routed)          0.889     8.154    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/CO[0]
    SLICE_X86Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.278 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/ap_reg_ppstg_tmp_4_reg_1673_pp2_it1[7]_i_1/O
                         net (fo=19, routed)          0.801     9.079    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/O2
    SLICE_X91Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_urem_32ns_4ns_32_36_U13/correlation_accel_v3_urem_32ns_4ns_32_36_div_U/correlation_accel_v3_urem_32ns_4ns_32_36_div_u_0/U0_i_2__2/O
                         net (fo=2, routed)           0.906    10.108    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/I1
    SLICE_X97Y24         LUT2 (Prop_lut2_I0_O)        0.124    10.232 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0_i_1__1/O
                         net (fo=481, routed)         0.976    11.209    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.333 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          1.019    12.351    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_6_opt_has_pipe.first_q[21]_i_1
    SLICE_X107Y10        FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.698    12.878    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X107Y10                                                     r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.229    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X107Y10        FDRE (Setup_fdre_C_R)       -0.429    12.524    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11/correlation_accel_v3_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.177%)  route 0.168ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.561     0.896    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X49Y6                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128     1.025 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=3, routed)           0.168     1.193    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/D[13]
    SLICE_X50Y6          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.825     1.191    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X50Y6                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.011     1.167    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.157%)  route 0.169ns (56.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.561     0.896    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X49Y6                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.128     1.025 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=3, routed)           0.169     1.193    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/D[9]
    SLICE_X50Y6          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.825     1.191    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X50Y6                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.011     1.167    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.140%)  route 0.169ns (56.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.561     0.896    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X49Y3                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128     1.025 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=3, routed)           0.169     1.193    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/D[1]
    SLICE_X50Y1          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X50Y1                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.010     1.167    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U42/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.083%)  route 0.245ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.550     0.886    zed_i/axi_interconnect_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y88                                                      r  zed_i/axi_interconnect_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  zed_i/axi_interconnect_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.245     1.295    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X46Y86         SRLC32E                                      r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.819     1.185    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y86                                                      r  zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.267    zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.554%)  route 0.173ns (57.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.549     0.885    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/m_axi_sg_aclk
    SLICE_X48Y67                                                      r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/Q
                         net (fo=2, routed)           0.173     1.185    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_slverr
    SLICE_X51Y67         FDRE                                         r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.812     1.178    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X51Y67                                                      r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[29]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.012     1.155    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.095%)  route 0.201ns (51.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.546     0.882    zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X53Y82                                                      r  zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]/Q
                         net (fo=2, routed)           0.201     1.223    zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/I14[11]
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.268 r  zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.268    zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/n_6_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1
    SLICE_X49Y80         FDRE                                         r  zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.814     1.180    zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/m_axi_sg_aclk
    SLICE_X49Y80                                                      r  zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092     1.237    zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.605     0.941    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X105Y62                                                     r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]/Q
                         net (fo=1, routed)           0.108     1.189    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[24]
    RAMB18_X5Y24         RAMB18E1                                     r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.919     1.285    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X5Y24                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.285     1.000    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.155    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.972%)  route 0.252ns (63.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.556     0.892    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X36Y55                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=2, routed)           0.252     1.292    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/DIC0
    SLICE_X36Y48         RAMD32                                       r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.830     1.196    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X36Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.256    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.557     0.893    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.239     1.273    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[12]
    SLICE_X37Y47         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.830     1.196    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X37Y47                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.615%)  route 0.278ns (66.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.547     0.883    zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y69                                                      r  zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  zed_i/datamover_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[44]/Q
                         net (fo=2, routed)           0.278     1.302    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axis_mm2s_ftch_tdata_new[12]
    SLICE_X50Y66         SRL16E                                       r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.813     1.179    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X50Y66                                                      r  zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.261    zed_i/datamover_0/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y8   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y8   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y22  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y22  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y7   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y7   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y24  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y24  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                                                                     
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y66  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y61  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y61  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                          
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                       
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                          
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y73  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                       



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.642ns (9.205%)  route 6.333ns (90.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.730     9.921    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X81Y66         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.538    12.717    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X81Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.642ns (9.205%)  route 6.333ns (90.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.730     9.921    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X81Y66         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.538    12.717    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X81Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.642ns (9.205%)  route 6.333ns (90.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.730     9.921    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X81Y66         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.538    12.717    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X81Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.642ns (9.205%)  route 6.333ns (90.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.730     9.921    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X81Y66         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.538    12.717    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X81Y66                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X81Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.642ns (9.391%)  route 6.194ns (90.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.591     9.782    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X80Y64         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.540    12.719    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.642ns (9.391%)  route 6.194ns (90.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.591     9.782    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X80Y64         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.540    12.719    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.642ns (9.391%)  route 6.194ns (90.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.591     9.782    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X80Y64         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.540    12.719    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.642ns (9.391%)  route 6.194ns (90.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.603     8.067    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124     8.191 f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.591     9.782    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X80Y64         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.540    12.719    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X80Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 0.642ns (9.524%)  route 6.099ns (90.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.266     7.730    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.854 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.832     9.687    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X42Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.496    12.675    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X42Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.319    12.317    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 0.642ns (9.524%)  route 6.099ns (90.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.652     2.946    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X42Y97                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.266     7.730    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.854 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.832     9.687    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X42Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       1.496    12.675    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X42Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X42Y49         FDCE (Recov_fdce_C_CLR)     -0.319    12.317    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  2.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.271%)  route 0.218ns (60.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X44Y47                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.218     1.258    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X43Y53         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.824     1.190    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X43Y53                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.160    
    SLICE_X43Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.065    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.988%)  route 0.345ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.563     0.898    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=18, routed)          0.345     1.385    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y51         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.826     1.192    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X33Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.401%)  route 0.132ns (44.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.596     0.931    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X10Y46                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.132     1.228    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X8Y46          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=22381, routed)       0.865     1.231    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X8Y46                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.968    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.901    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.327    





