// Seed: 743815482
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input wand  id_2,
    input tri1  id_3
);
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8
);
  wire id_10;
  assign id_7 = 1;
  assign id_2 = id_4;
  assign id_2 = 1'b0;
  wire id_11;
  module_0(
      id_0, id_6, id_6, id_8
  );
endmodule
