// Testbench for uart_tx module
module uart_tx_tb();

  // Inputs
  reg clk, reset, tx_start, s_tick;
  reg [7:0] din;

  // Outputs
  wire tx_done_tick;
  wire tx;

  // Instantiate the UART Transmitter (DUT)
  uart_tx dut (
    .clk(clk),
    .reset(reset),
    .tx_start(tx_start),
    .s_tick(s_tick),
    .din(din),
    .tx_done_tick(tx_done_tick),
    .tx(tx)
  );

  // Clock generation (50% duty cycle)
  always begin
    clk = 0;
    #1;
    clk = 1;
    #1;
  end

  // Baud rate tick simulation
  always begin
    s_tick = 0;
    #2;
    s_tick = 1;
    #1;
  end

  // VCD file for waveform dump
  initial begin
    $dumpfile("dumpfile.vcd"); // Output VCD file for GTKWave or similar
    $dumpvars;                 // Dump all signals
  end

  // Stimulus
  initial begin
    reset = 1;          // Assert reset
    tx_start = 0;
    #5;

    reset = 0;          // Deassert reset
    #10;

    tx_start = 1;       // Start transmission
    din = 8'd113;       // ASCII for 'q'

    #2;                 // Short delay
    tx_start = 0;       // Deassert start after one cycle (simulate pulse)

    #1000;              // Wait long enough to observe full transmission
    $finish;
  end

endmodule
