{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1568903555347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1568903555347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 16:32:35 2019 " "Processing started: Thu Sep 19 16:32:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1568903555347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1568903555347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1568903555347 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1568903555871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568903556630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_View-RTL " "Found design unit 1: Perudo_View-RTL" {  } { { "Perudo_View.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_View.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_View " "Found entity 1: Perudo_View" {  } { { "Perudo_View.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_View.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568903556630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568903556630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568903556630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568903556646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568903556646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Perudo_Controller.vhd(55) " "VHDL syntax error at Perudo_Controller.vhd(55) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" Perudo_Controller.vhd(63) " "VHDL syntax error at Perudo_Controller.vhd(63) near text \")\";  expecting \":\", or \",\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Perudo_Controller.vhd(66) " "VHDL syntax error at Perudo_Controller.vhd(66) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Perudo_Controller.vhd(69) " "VHDL syntax error at Perudo_Controller.vhd(69) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Perudo_Controller.vhd(72) " "VHDL syntax error at Perudo_Controller.vhd(72) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 Perudo_Controller.vhd(266) " "VHDL error at Perudo_Controller.vhd(266): block comments are not supported in VHDL_1993" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 266 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 Perudo_Controller.vhd(268) " "VHDL error at Perudo_Controller.vhd(268): block comments are not supported in VHDL_1993" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/giova/Desktop/Perudo_FPGA/Perudo_Controller.vhd" 268 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file perudo_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568903556646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1568903556786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 19 16:32:36 2019 " "Processing ended: Thu Sep 19 16:32:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1568903556786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1568903556786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1568903556786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1568903556786 ""}
