<def f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='275' type='bool llvm::MachineMemOperand::isAtomic() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='273'>/// Returns true if this operation has an atomic ordering requirement of
  /// unordered or higher, false otherwise.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1314' u='c' c='_ZNK4llvm9MemSDNode8isAtomicEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='699' u='c' c='_ZN4llvm14CombinerHelper20matchSextInRegOfLoadERNS_12MachineInstrERSt5tupleIJNS_8RegisterEjEE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='961' u='c' c='_ZN4llvm22ModuloScheduleExpander17updateMemOperandsERNS_12MachineInstrES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='135' u='c' c='_ZL28getUnderlyingObjectsForInstrPKN4llvm12MachineInstrERKNS_16MachineFrameInfoERNS_11SmallVectorINS_16UnderlyingObjectELj4EEERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2575' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='450' u='c' c='_ZL17isScalarLoadLegalRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1081' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1686' u='c' c='_ZL10isMemoryOpRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2265' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjRNS1_8RegisterES8_S8_RiS8_RNS1_5ARMCC9CondCodesERb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='738' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2308' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='156' u='c' c='_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs15isVolatileInstrEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp' l='162' u='c' c='_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1155' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='514' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector17selectLoadStoreOpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
