<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/media/sf_FPGA/Common/Main/Counter_Tester_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="counter_tester" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <wvobject fp_name="/counter_tester/counter_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">counter_enable</obj_property>
      <obj_property name="ObjectShortName">counter_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/counter_tester/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/counter_tester/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/counter_tester/clear" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clear</obj_property>
      <obj_property name="ObjectShortName">clear</obj_property>
   </wvobject>
   <wvobject fp_name="/counter_tester/value" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">value[31:0]</obj_property>
      <obj_property name="ObjectShortName">value[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
