{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575884744306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575884744309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 17:45:43 2019 " "Processing started: Mon Dec 09 17:45:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575884744309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575884744309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAMlap -c RAMlap " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAMlap -c RAMlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575884744309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575884745485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramlap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAMlap " "Found entity 1: RAMlap" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575884745569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575884745569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAMlap " "Elaborating entity \"RAMlap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575884745970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:RAMlap " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:RAMlap\"" {  } { { "RAMlap.bdf" "RAMlap" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575884746033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:RAMlap " "Instantiated megafunction \"LPM_RAM_IO:RAMlap\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAMlap.mif " "Parameter \"LPM_FILE\" = \"RAMlap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746034 ""}  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575884746034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:RAMlap\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746079 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1575884746086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAMlap\|altram:sram LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f91 " "Found entity 1: altsyncram_1f91" {  } { { "db/altsyncram_1f91.tdf" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/db/altsyncram_1f91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575884746247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575884746247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1f91 LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated " "Elaborating entity \"altsyncram_1f91\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884746249 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[7\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst\[7\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[6\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst\[6\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[5\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst\[5\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[4\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst\[4\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[3\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst\[3\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[2\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst\[2\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[1\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst\[1\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst\[0\] lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst\[0\]\" to the node \"lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 408 352 400 440 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1575884746844 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1575884746844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575884747422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575884747422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575884747546 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575884747546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575884747546 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575884747546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575884747546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575884747595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 17:45:47 2019 " "Processing ended: Mon Dec 09 17:45:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575884747595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575884747595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575884747595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575884747595 ""}
