[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430F2122IPWR production of TEXAS INSTRUMENTS from the text:MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nMIXEDSIGNALMICROCONTROLLER\n1FEATURES\n2•LowSupplyVoltageRange:1.8Vto3.6V •Universal SerialCommunication Interface\n•Ultra-Low PowerConsumption –Enhanced UARTSupporting Auto-Baudrate\nDetection (LIN) –ActiveMode:250µAat1MHz,2.2V\n–IrDAEncoder andDecoder –Standby Mode:0.7µA\n–Synchronous SPI –OffMode(RAMRetention): 0.1µA\n–I2C™ •Ultra-Fast Wake-Up FromStandby Modein\nLessThan1µs •Brownout Detector\n•16-BitRISCArchitecture, 62.5-nsInstruction •SerialOnboard Programming, NoExternal\nCycleTime Programming VoltageNeeded, Programmable\nCodeProtection bySecurity Fuse •BasicClockModuleConfigurations\n•Bootstrap Loader –InternalFrequencies upto16MHzWith\nFourCalibrated Frequencies to±1% •On-Chip Emulation Module\n–InternalVery-Low-Power Low-Frequency •FamilyMembers Include:\nOscillator –MSP430F2132\n–32-kHzCrystal –8KB+256BFlashMemory\n–High-Frequency (HF)Crystalupto16MHz –512BRAM\n–Resonator –MSP430F2122\n–External DigitalClockSource –4KB+256BFlashMemory\n–External Resistor –512BRAM\n•16-BitTimer0_A3 WithThreeCapture/Compare –MSP430F2112\nRegisters–2KB+256BFlashMemory\n•16-BitTimer1_A2 WithTwoCapture/Compare–256BRAMRegisters•Available in28-PinTSSOP(PW)and32-Pin•On-Chip Comparator forAnalogSignalQFN(RHBorRTV)Packages (SeeTable1)Compare Function orSlopeAnalog-to-Digital•ForComplete ModuleDescriptions, Seethe(A/D)ConversionMSP430x2xx FamilyUser\'sGuide,Literature•10-Bit200-ksps A/DConverter WithInternalNumberSLAU144Reference, Sample-and-Hold, Autoscan, and\nDataTransfer Controller\nDESCRIPTION\nTheTexasInstruments MSP430 ™familyofultra-low-power microcontrollers consistsofseveraldevicesfeaturing\ndifferentsetsofperipherals targetedforvariousapplications. Thearchitecture, combined withfivelow-power\nmodes,isoptimized toachieveextended batterylifeinportablemeasurement applications. Thedevicefeaturesa\npowerful16-bitRISCCPU,16-bitregisters, andconstantgenerators thatcontribute tomaximum codeefficiency.\nThedigitallycontrolled oscillator (DCO)allowswake-upfromlow-power modestoactivemodeinlessthan1µs.\nTheMSP430F21x2 seriesisanultra-low-power microcontroller withtwobuilt-in16-bittimers,afast10-bitA/D\nconverter withintegrated reference andadatatransfercontroller (DTC),acomparator, built-incommunication\ncapability usingtheuniversal serialcommunication interface, andupto24I/Opins.\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications ofTexas\nInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2MSP430isatrademark ofTexasInstruments.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2007–2012,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nThisintegrated circuitcanbedamaged byESD.TexasInstruments recommends thatallintegrated circuitsbehandledwith\nappropriate precautions. Failuretoobserveproperhandlingandinstallation procedures cancausedamage.\nESDdamagecanrangefromsubtleperformance degradation tocomplete devicefailure.Precision integrated circuitsmaybemore\nsusceptible todamagebecauseverysmallparametric changescouldcausethedevicenottomeetitspublished specifications.\nTable1.Available Options\nPACKAGED DEVICES(1)(2)\nTAPLASTIC 28-PINTSSOP(PW) PLASTIC 32-PINQFN(RHB) PLASTIC 32-PINQFN(RTV)\nMSP430F2112IPW MSP430F2112IRHB MSP430F2112IRTV\n-40°Cto85°C MSP430F2122IPW MSP430F2122IRHB MSP430F2122IRTV\nMSP430F2132IPW MSP430F2132IRHB MSP430F2132IRTV\nMSP430F2112TPW MSP430F2112TRHB MSP430F2112TRTV\n-40°Cto105°C MSP430F2122TPW MSP430F2122TRHB MSP430F2122TRTV\nMSP430F2132TPW MSP430F2132TRHB MSP430F2132TRTV\n(1)Forthemostcurrentpackageandorderinginformation, seethePackage OptionAddendum attheendofthisdocument, orseetheTI\nwebsiteatwww.ti.com .\n(2)Package drawings, thermaldata,andsymbolization areavailable atwww.ti.com/packaging .\nDevelopment ToolSupport\nAllMSP430 microcontrollers includeanEmbedded Emulation Module(EEM)thatallowsadvanced debugging\nandprogramming througheasy-to-use development tools.Recommended hardware optionsinclude:\n•Debugging andProgramming Interface\n–MSP-FET430UIF (USB)\n–MSP-FET430PIF (ParallelPort)\n•Debugging andProgramming Interface withTargetBoard\n–MSP-FET430U28 (PWpackage)\n•Production Programmer\n–MSP-GANG430\n2SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\n1\n2\n3\n4\n5\n6\n7\n8\n9\n19202122232425262728 TEST/SBWTCK\nDVCC\nP2.5/R /CA5OSC\nDVSS\nXOUT/P2.7/CA7\nXIN/P2.6/CA6\nRST/NMI/SBWTDIO\nP2.0/ACLK/A0/CA2\nP2.1/TAINCLK/SMCLK/A1/CA3\nP2.2/TA0.0/A2/CA4/CAOUTP1.7/TA0.2/TDO/TDI\nP1.6/TA0.1/TDI/TCLK\nP1.5/TA0.0/TMS\nP1.4/SMCLK/TCK\nP1.3/TA0.2\nP1.2/TA0.1\nP1.1/TA0.0/TA1.0\nP1.0/TACLK/ADC10CLK/CAOUT\nP2.4/TA0.2/A4/V /Ve /CA1REF+ REF+\nP2.3/TA0.1/A3/V /Ve /CA0REF- REF-10\n11\n12\n13\n14P3.0/UCB0STE/UCA0CLK/A5\nP3.1/UCB0SIMO/UCB0SDA\nP3.2/UCB0SOMI/UCB0SCL\nP3.3/UCB0CLK/UCA0STE 15161718 P3.7/TA1.1/A7\nP3.6/TA1.0/A6\nP3.5/UCA0RXD/UCA0SOMI\nP3.4/UCA0TXD/UCA0SIMO\n1\n2\n3\n4\n5\n6\n7\n8P1.2/TA0.1\nP1.1/TA0.0/TA1.0\nP1.0/TACLK/ADC10CLK/CAOUT\nNC\nP2.4/TA0.2/A4/V /Ve /CA1REF+ REF+\nP2.3/TA0.1/A3/V /Ve /CA0REF- REF-\nNCP1.3/TA0.2\nXOUT/P2.7/CA7\nXIN/P2.6/CA6\nNC\nRST/NMI/SBWTDIO\nP2.0/ACLK/A0/CA2\nP2.1/TAINCLK/SMCLK/A1/CA3\nP2.2/TA0.0/A2/CA4/CAOUTDVSSNC\nDVCC\nTEST/SBWTCK\nP1.7/TA0.2/TDO/TDI\nP1.6/TA0.1/TDI/TCLK\nP1.5/TA0.0/TMSP1.4/SMCLK/TCK P2.5/R /CA5OSC\nP3.1/UCB0SIMO/UCB0SDAP3.2/UCB0SOMI/UCB0SCLP3.3/UCB0CLK/UCA0STEP3.4/UCA0TXD/UCA0SIMOP3.5/UCA0RXD/UCA0SOMIP3.6/TA1.0/A6\nP3.7/TA1.1/A7\nP3.0/UCB0STE/UCA0CLK/A524\n23\n22\n21\n20\n19\n18\n173130 29 28 27 26 25 32\n1011 12 13 14 15 16 9 MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nDevicePinout,PWPackage\nDevicePinout,RHBorRTVPackage\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nBasic Clock\nSystem+\nBrownout\nProtection\nRST/NMIDVCC D/AVSS\nMCLK\nWatchdog\nWDT+\n15-BitTimer0_A3\n3 CC\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n2BP\nJTAG\nInterfaceADC10\n10-bit\n8 Channels\nAutoscan\nDTCAVCC\nSMCLKACLK\nMDBMABXIN XOUT\nRAM\n512B\n512B\n256BFlash\n8kB\n4kB\n2kB\nTimer1_A2\n2 CC\nRegistersUSCI A0\nUART/LIN,\nIrDA, SPI\nUSCI B0\nSPI, I2CPort P1\n8 I/O\nInterrupt\ncapability\npullup/down\nresistorsP1.x\n8P2.x\n8\nPort P2\n8 I/O\nInterrupt\ncapability\npullup/down\nresistors\nComp_A+P3.x\n8\nPort P3\n8 I/O\npullup/\npulldown\nresistors\nSpy-Bi WireMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nFunctional BlockDiagram\n4SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nTable2.Terminal Functions\nTERMINAL\nNO.I/O DESCRIPTION\nNAME RHB,PWRTV\nGeneral-purpose digitalI/Opin\nTimer0_A3, clocksignalTACLKinput\nP1.0/TACLK/ADC10CLK/CAOUT 21 21 I/OTimer1_A2, clocksignalTACLKinput\nADC10,conversion clock\nComparator_A+ output\nGeneral-purpose digitalI/Opin\nP1.1/TA0.0/TA1.0 22 22 I/OTimer0_A3, capture:CCI0Ainput,compare: Out0Output\nTimer1_A2, capture:CCI0Ainput\nGeneral-purpose digitalI/Opin\nP1.2/TA0.1 23 23 I/O\nTimer0_A3, capture:CCI1Ainput,compare: Out1Output\nGeneral-purpose digitalI/Opin\nP1.3/TA0.2 24 24 I/O\nTimer0_A3, capture:CCI2Ainput,compare: Out2Output\nGeneral-purpose digitalI/Opin\nP1.4/SMCLK/TCK 25 25 I/OSMCLKsignaloutput\nTestClockinputfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nP1.5/TA0.0/TMS 26 26 I/OTimer0_A3, compare: Out0Output\nJTAGtestmodeselect,inputterminalfordeviceprogramming andtest\nGeneral-purpose digitalI/Opin\nP1.6/TA0.1/TDI/TCLK 27 27 I/OTimer0_A3, compare: Out1Output\nJTAGtestdatainputortestclockinputinprogramming antest\nGeneral-purpose digitalI/Opin\nP1.7/TA0.2/TDO/TDI 28 28 I/OTimer0_A3, compare: Out2Output\nJTAGtestdataoutputterminalortestdatainputinprogramming antest\nGeneral-purpose digitalI/Opin\nACLKsignaloutput\nP2.0/ACLK/A0/CA2 8 6I/O\nADC10analoginputA0\nComparator_A+ input\nGeneral-purpose digitalI/Opin\nSMCLKsignaloutput\nTimer0_A3, clocksignalTACLKinput\nP2.1/TAINCLK/SMCLK/A1/CA3 9 7I/O\nTimer1_A2, clocksignalTACLKinput\nADC10analoginputA1\nComparator_A+ input\nGeneral-purpose digitalI/Opin\nTimer0_A3, capture:CCI0Binput,compare: Out0Output\nP2.2/TA0.0/A2/CA4/CAOUT 10 8I/OADC10analoginputA2\nComparator_A+ input\nComparator_A+ output\nGeneral-purpose digitalI/Opin\nTimer0_A3, compare: Out1Output\nP2.3/TA0.1/A3/V REF-/VeREF-/CA0 19 18 I/O\nADC10analoginputA3/negativereference\nComparator_A+ input\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTable2.Terminal Functions (continued)\nTERMINAL\nNO.I/O DESCRIPTION\nNAME RHB,PWRTV\nGeneral-purpose digitalI/Opin\nTimer0_A3, compare: Out2Output\nP2.4/TA0.2/A4/V REF+/VeREF+/CA1 20 19 I/O\nADC10analoginputA4/positivereference\nComparator_A+ input\nInputterminalofcrystaloscillator\nXIN/P2.6/CA6 6 3I/OGeneral-purpose digitalI/Opin\nComparator_A+ input\nOutputterminalofcrystaloscillator\nXOUT/P2.7/CA7 5 2I/OGeneral-purpose digitalI/Opin\nComparator_A+ input\nGeneral-purpose digitalI/Opin\nP3.0/UCB0STE/UCA0CLK/A5 11 9I/OUSCI_B0 slavetransmitenable/USCI_A0 clockinput/output\nADC10analoginputA5\nGeneral-purpose digitalI/Opin\nP3.1/UCB0SIMO/UCB0SDA 12 10 I/O\nUSCI_B0 slavein/master outinSPImode,SDAI2CdatainI2Cmode\nGeneral-purpose digitalI/Opin\nP3.2/UCB0SOMI/UCB0SCL 13 11 I/O\nUSCI_B0 slaveout/master ininSPImode,SCLI2CclockinI2Cmode\nGeneral-purpose digitalI/O\nP3.3/UCB0CLK/UCA0STE 14 12 I/O\nUSCI_B0 clockinput/output, USCI_A0 slavetransmitenable\nGeneral-purpose digitalI/Opin\nP3.4/UCA0TXD/UCA0SIMO 15 13 I/OUSCI_A0 transmitdataoutputinUARTmode,slavedatain/master out\ninSPImode\nGeneral-purpose digitalI/Opin\nP3.5/UCA0RXD/UCA0SOMI 16 14 I/OUSCI_A0 receivedatainputinUARTmode,slavedataout/master inin\nSPImode\nGeneral-purpose digitalI/Opin\nP3.6/TA1.0/A6 17 15 I/OTimer1_A2, capture:CCI0Binput,compare: Out0Output\nADC10analoginputA6\nGeneral-purpose digitalI/Opin\nP3.7/TA1.1/A7 18 16 I/OTimer1_A2, capture:CCI1Ainput,compare: Out1Output\nADC10analoginputA7\nResetornonmaskable interruptinput\nRST/NMI/SBWTDIO 7 5 I\nSpy-Bi-Wire testdatainput/output duringprogramming andtest\nSelectstestmodeforJTAGpinsonPort1.Thedeviceprotection fuseisTEST/SBWTCK 1 29 Iconnected toTEST.\nGeneral-purpose digitalI/Opin\nP2.5/ROSC/CA5 3 32 I/OInputforexternalresistordefiningtheDCOnominalfrequency\nComparator_A+ input\nDVCC 2 30 Digitalsupplyvoltage\nDVSS 4 1 Digitalsupplyvoltage\n4,17,20,NC NA Notconnected internally. Connection toVSSisrecommended.31\nQFNpackagepad(RHB,RTVpackages). Connection toDVSSisQFNPad NA Padrecommended.\n6SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nGeneral-Purpose RegisterProgram Counter\nStack Pointer\nStatus Register\nConstant Generator\nGeneral-Purpose Register\nGeneral-Purpose Register\nGeneral-Purpose RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose Register\nGeneral-Purpose RegisterR6\nR7\nGeneral-Purpose Register\nGeneral-Purpose RegisterR8\nR9\nGeneral-Purpose Register\nGeneral-Purpose RegisterR10\nR11\nGeneral-Purpose Register\nGeneral-Purpose RegisterR14\nR15 MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nSHORT-FORM DESCRIPTION\nCPU\nTheMSP430 ™CPUhasa16-bitRISCarchitecture\nthatishighlytransparent totheapplication. All\noperations, otherthanprogram-flow instructions, are\nperformed asregisteroperations inconjunction with\nsevenaddressing modesforsourceoperandandfour\naddressing modesfordestination operand.\nTheCPUisintegrated with16registers thatprovide\nreduced instruction execution time.The\nregister-to-register operation execution timeisone\ncycleoftheCPUclock.\nFouroftheregisters, R0toR3,arededicated as\nprogram counter,stackpointer,statusregister,and\nconstant generator respectively. Theremaining\nregistersaregeneral-purpose registers.\nPeripherals areconnected totheCPUusingdata,\naddress, andcontrolbusesandcanbehandledwith\nallinstructions.\nInstruction Set\nTheinstruction setconsists of51instructions with\nthreeformatsandsevenaddress modes.Each\ninstruction canoperateonwordandbytedata.\nTable3showsexamples ofthethreetypesof\ninstruction formats; Table4showstheaddress\nmodes.\nTable3.Instruction WordFormats\nINSTRUCTION FORMAT EXAMPLE OPERATION\nDualoperands, source-destination ADDR4,R5 R4+R5→R5\nSingleoperands, destination only CALLR8 PC→(TOS),R8→PC\nRelativejump,unconditional/conditional JNE Jump-on-equal bit=0\nTable4.Address ModeDescriptions\nADDRESS MODE S(1)D(2)SYNTAX EXAMPLE OPERATION\nRegister ✓✓ MOVRs,Rd MOVR10,R11 R10→R11\nIndexed ✓✓ MOVX(Rn),Y(Rm) MOV2(R5),6(R6) M(2+R5) →M(6+R6)\nSymbolic (PCrelative) ✓✓ MOVEDE,TONI M(EDE) →M(TONI)\nAbsolute ✓✓ MOV&MEM,&TCDAT M(MEM) →M(TCDAT)\nIndirect ✓ MOV@Rn,Y(Rm) MOV@R10,Tab(R6) M(R10)→M(Tab+R6)\nM(R10)→R11Indirectautoincrement ✓ MOV@Rn+,Rm MOV@R10+,R11R10+2→R10\nImmediate ✓ MOV#X,TONI MOV#45,TONI #45→M(TONI)\n(1)S=source\n(2)D=destination\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nOperating Modes\nTheMSP430microcontrollers haveoneactivemodeandfivesoftware-selectable low-power modesofoperation.\nAninterrupteventcanwakeupthedevicefromanyofthefivelow-power modes,servicetherequest,and\nrestorebacktothelow-power modeonreturnfromtheinterruptprogram.\nThefollowing sixoperating modescanbeconfigured bysoftware:\n•Activemode(AM)\n–Allclocksareactive.\n•Low-power mode0(LPM0)\n–CPUisdisabled.\n–ACLKandSMCLKremainactive.MCLKisdisabled.\n•Low-power mode1(LPM1)\n–CPUisdisabledACLKandSMCLKremainactive.MCLKisdisabled.\n–DCOdc-generator isdisabledifDCOnotusedinactivemode.\n•Low-power mode2(LPM2)\n–CPUisdisabled.\n–MCLKandSMCLKaredisabled.\n–DCOdc-generator remainsenabled.\n–ACLKremainsactive.\n•Low-power mode3(LPM3)\n–CPUisdisabled.\n–MCLKandSMCLKaredisabled.\n–DCOdc-generator isdisabled.\n–ACLKremainsactive.\n•Low-power mode4(LPM4)\n–CPUisdisabled.\n–ACLKisdisabled.\n–MCLKandSMCLKaredisabled.\n–DCOdc-generator isdisabled.\n–Crystaloscillator isstopped.\n8SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nInterrupt VectorAddresses\nTheinterruptvectorsandthepower-up startingaddressarelocatedintheaddressrangeof0xFFFFto0xFFC0.\nThevectorcontainsthe16-bitaddressoftheappropriate interrupthandlerinstruction sequence.\nIftheresetvector(locatedataddress0xFFFE) contains0xFFFF(forexample, ifflashisnotprogrammed), the\nCPUgoesintoLPM4immediately afterpowerup.\nTable5.Interrupt VectorAddresses\nINTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPT WORDADDRESS PRIORITY\nPower-up PORIFG\nExternalreset RSTIFG\nWatchdog WDTIFG Reset 0xFFFE 31,highest\nFlashkeyviolation KEYV(1)\nPCoutofrange(2)\nNMI NMIIFG (Non)maskable\nOscillator fault OFIFG (Non)maskable 0xFFFC 30\nFlashmemoryaccessviolation ACCVIFG(1)(3)(Non)maskable\nTimer1_A2 TA1CCR0 CCIFG(4)Maskable 0xFFFA 29\nTA1CCR1 CCIFG,\nTimer1_A2 Maskable 0xFFF8 28\nTA1CTLTAIFG(1)(4)\nComparator_A+ CAIFG Maskable 0xFFF6 27\nWatchdog timer WDTIFG Maskable 0xFFF4 26\nTimer0_A3 TA0CCR0 CCIFG(4)Maskable 0xFFF2 25\nTA0CCR1 CCIFG,\nTimer0_A3 TA0CCR2 CCIFG, Maskable 0xFFF0 24\nTA0CTLTAIFG(1)(4)\nUSCI_A0/USCI_B0 receive UCA0RXIFG,Maskable 0xFFEE 23UCB0RXIFG(1)(5)USCI_B0 I2Cstatus\nUSCI_A0/USCI_B0 transmit UCA0TXIFG,Maskable 0xFFEC 22UCB0TXIFG(1)(6)USCI_B0 I2Creceive/transmit\nADC10 ADC10IFG(4)Maskable 0xFFEA 21\n0xFFE8 20\nI/OportP2(eightflags) P2IFG.0toP2IFG.7(1)(4)Maskable 0xFFE6 19\nI/OportP1(eightflags) P1IFG.0toP1IFG.7(1)(4)Maskable 0xFFE4 18\n0xFFE2 17\n0xFFE0 16\nSee(7)0xFFDE 15\nSee(8)0xFFDCto0xFFC0 14to0,lowest\n(1)Multiplesourceflags\n(2)Aresetisgenerated iftheCPUtriestofetchinstructions fromwithinthemoduleregistermemoryaddressrange(0x0000to0x01FF)or\nfromwithinunusedaddressrange.\n(3)(non)-maskable: theindividual interrupt-enable bitcandisableaninterruptevent,butthegeneralinterruptenablecannot.\nNonmaskable: neithertheindividual northegeneralinterrupt-enable bitwilldisableaninterruptevent.\n(4)Interruptflagsarelocatedinthemodule.\n(5)InSPImode:UCB0RXIFG. InI2Cmode:UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG\n(6)InUART/SPI mode:UCB0TXIFG. InI2Cmode:UCB0RXIFG, UCB0TXIFG\n(7)Thislocationisusedasbootstrap loadersecuritykey(BSLSKEY).\nA0xAA55atthislocationdisablestheBSLcompletely.\nAzero(0x0)disablestheerasureoftheflashifaninvalidpassword issupplied.\n(8)Theinterruptvectorsataddresses 0xFFDCto0xFFC0arenotusedinthisdeviceandcanbeusedforregularprogramcodeif\nnecessary.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nSpecialFunction Registers\nMostinterruptandmoduleenablebitsarecollected intothelowestaddressspace.Specialfunctionregisterbits\nnotallocated toafunctional purposearenotphysically presentinthedevice.Simplesoftwareaccessisprovided\nwiththisarrangement.\nLegend\nrw Bitcanbereadandwritten.\nrw-0,1 Bitcanbereadandwritten.ItisResetorSetbyPUC.\nrw-(0),(1) Bitcanbereadandwritten.ItisResetorSetbyPOR.\nSFRbitisnotpresentindevice.\nTable6.Interrupt Enable1\nAddress 7 6 5 4 3 2 1 0\n00h ACCVIE NMIIE OFIE WDTIE\nrw-0 rw-0 rw-0 rw-0\nWDTIE Watchdog timerinterruptenable.Inactiveifwatchdog modeisselected. Activeifwatchdog timerisconfigured ininterval\ntimermode.\nOFIE Oscillator faultinterruptenable\nNMIIE (Non)maskable interruptenable\nACCVIE Flashaccessviolationinterruptenable\nTable7.Interrupt Enable2\nAddress 7 6 5 4 3 2 1 0\n01h UCB0TXIE UCB0RXIE UCA0TXIE UCA0RXIE\nrw-0 rw-0 rw-0 rw-0\nUCA0RXIE USCI_A0 receive-interrupt enable\nUCA0TXIE USCI_A0 transmit-interrupt enable\nUCB0RXIE USCI_B0 receive-interrupt enable\nUCB0TXIE USCI_B0 transmit-interrupt enable\nTable8.Interrupt FlagRegister 1\nAddress 7 6 5 4 3 2 1 0\n02h NMIIFG RSTIFG PORIFG OFIFG WDTIFG\nrw-0 rw-(0) rw-(1) rw-1 rw-(0)\nWDTIFG Setonwatchdog timeroverflow(inwatchdog mode)orsecuritykeyviolation.\nResetonVCCpower-up oraresetcondition atRST/NMI pininresetmode.\nOFIFG Flagsetonoscillator fault\nRSTIFG Externalresetinterruptflag.Setonaresetcondition atRST/NMI pininresetmode.ResetonVCCpowerup.\nPORIFG Power-on resetinterruptflag.SetonVCCpowerup.\nNMIIFG SetviaRST/NMI pin\nTable9.Interrupt FlagRegister 2\nAddress 7 6 5 4 3 2 1 0\n03h UCB0TXIFG UCB0RXIFG UCA0TXIFG UCA0RXIFG\nrw-1 rw-0 rw-1 rw-0\nUCA0RXIFG USCI_A0 receive-interrupt flag\nUCA0TXIFG USCI_A0 transmit-interrupt flag\nUCB0RXIFG USCI_B0 receive-interrupt flag\nUCB0TXIFG USCI_B0 transmit-interrupt flag\n10SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nMemoryOrganization\nTable10.MemoryOrganization\nMSP430F2112 MSP430F2122 MSP430F2132\nMemory Size 2KB 4KB 8KB\nMain:interruptvector Flash0xFFFFto0xFFC0 0xFFFFto0xFFC0 0xFFFFto0xFFC0\nMain:codememory Flash0xFFFFto0xF800 0xFFFFto0xF000 0xFFFFto0xE000\nInformation memory Size 256Byte 256Byte 256Byte\nFlash0x10FFh to0x1000 0x10FFh to0x1000 0x10FFh to0x1000\nBootmemory Size 1KB 1KB 1KB\nROM0x0FFFto0x0C00 0x0FFFto0x0C00 0x0FFFto0x0C00\nRAM Size 256B 512Byte 512Byte\n0x02FFto0x0200 0x03FFto0x0200 0x03FFto0x0200\nPeripherals 16-bit0x01FFto0x0100 0x01FFto0x0100 0x01FFto0x0100\n8-bit0x00FFto0x0010 0x00FFto0x0010 0x00FFto0x0010\n8-bitSFR0x000Fto0x0000 0x000Fto0x0000 0x000Fto0x0000\nBootstrap Loader(BSL)\nTheMSP430 bootstrap loader(BSL)enablesuserstoprogramtheflashmemoryorRAMusingaUARTserial\ninterface. AccesstotheMSP430 memoryviatheBSLisprotected byuser-defined password. Forcomplete\ndescription ofthefeaturesoftheBSLanditsimplementation, seetheMSP430 Programming ViatheBootstrap\nLoaderUser’sGuide,literature numberSLAU319 .\nTable11.BSLFunction Pins\nBSLFUNCTION PWPACKAGE PINS RHB,RTVPACKAGE PINS\nDatatransmit 22-P1.1 22-P1.1\nDatareceive 10-P2.2 8-P2.2\nFlashMemory\nTheflashmemorycanbeprogrammed viatheJTAGport,thebootstrap loader,orin-system bytheCPU.The\nCPUcanperformsingle-byte andsingle-word writestotheflashmemory. Features oftheflashmemoryinclude:\n•Flashmemoryhasnsegments ofmainmemoryandfoursegments ofinformation memory(AtoD)of\n64byteseach.Eachsegmentinmainmemoryis512bytesinsize.\n•Segments 0tonmaybeerasedinonestep,oreachsegmentmaybeindividually erased.\n•Segments AtoDcanbeerasedindividually, orasagroupwithsegments 0ton.\nSegments AtoDarealsocalledinformation memory.\n•Segment Acontainscalibration data.Afterreset,segmentAisprotected againstprogramming anderasing.It\ncanbeunlocked, butcareshouldbetakennottoerasethissegment ifthedevice-specific calibration datais\nrequired.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPeripherals\nPeripherals areconnected totheCPUthroughdata,address, andcontrolbusesandcanbehandledusingall\ninstructions. Forcomplete moduledescriptions, seetheMSP430x2xx FamilyUser\'sGuide(SLAU144 ).\nOscillator andSystemClock\nTheclocksystemissupported bythebasicclockmodulethatincludessupportfora32768-Hz watchcrystal\noscillator, aninternalvery-low-power low-frequency oscillator, aninternaldigitally-controlled oscillator (DCO),and\nahigh-frequency crystaloscillator. Thebasicclockmoduleisdesigned tomeettherequirements ofbothlow\nsystemcostandlowpowerconsumption. TheinternalDCOprovidesafastturn-onclocksourceandstabilizes in\nlessthan1µs.Thebasicclockmoduleprovidesthefollowing clocksignals:\n•Auxiliary clock(ACLK),sourcedfroma32768-Hz watchcrystal,ahigh-frequency crystal,ortheinternal\nvery-low-power LFoscillator.\n•Mainclock(MCLK),thesystemclockusedbytheCPU.\n•Sub-Main clock(SMCLK), thesub-system clockusedbytheperipheral modules.\nTheDCOsettingstocalibratetheDCOoutputfrequency arestoredintheinformation memorysegmentA.\nCalibration DataStoredinInformation MemorySegment A\nCalibration dataisstoredforboththeDCOandforADC10organized inatag-length-value (TLV)structure.\nTable12.TagsUsedbytheADCCalibration Tags\nNAME ADDRESS VALUE DESCRIPTION\nTAG_DCO_30 0x10F6 0x01 DCOfrequency calibration atVCC=3VandTA=30°Catcalibration\nTAG_ADC10_1 0x10DA 0x08 ADC10_1 calibration tag\nTAG_EMPTY - 0xFE Identifierforemptymemoryareas\nTable13.LabelsUsedbytheADCCalibration Tags\nADDRESSLABEL CONDITION ATCALIBRATION /DESCRIPTION SIZEOFFSET\nCAL_ADC_25T85 INCHx=0x1010,REF2_5=1,TA=85°C word 0x0010\nCAL_ADC_25T30 INCHx=0x1010,REF2_5=1,TA=30°C word 0x000E\nCAL_ADC_25VREF_FACTOR REF2_5=1,TA=30°C,IVREF+=1mA word 0x000C\nCAL_ADC_15T85 INCHx=0x1010,REF2_5=0,TA=85°C word 0x000A\nCAL_ADC_15T30 INCHx=0x1010,REF2_5=0,TA=30°C word 0x0008\nCAL_ADC_15VREF_FACTOR REF2_5=0,TA=30°C,IVREF+=0.5mA word 0x0006\nCAL_ADC_OFFSET ExternalVREF=1.5V,fADC10CLK =5MHz word 0x0004\nCAL_ADC_GAIN_FACTOR ExternalVREF=1.5V,fADC10CLK =5MHz word 0x0002\nCAL_BC1_1MHz - byte 0x0009\nCAL_DCO_1MHz - byte 0x0008\nCAL_BC1_8MHz - byte 0x0007\nCAL_DCO_8MHz - byte 0x0006\nCAL_BC1_12MHz - byte 0x0005\nCAL_DCO_12MHz - byte 0x0004\nCAL_BC1_16MHz - byte 0x0003\nCAL_DCO_16MHz - byte 0x0002\n12SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nBrownout\nThebrownout circuitisimplemented toprovidetheproperinternalresetsignaltothedeviceduringpoweronand\npoweroff.\nDigitalI/O\nTherearethree8-bitI/Oportsimplemented —portsP1,P2,andP3:\n•Allindividual I/Obitsareindependently programmable.\n•Anycombination ofinput,output,andinterruptcondition ispossible.\n•Edge-selectable interruptinputcapability foralleightbitsofportP1andP2.\n•Read/write accesstoport-control registersissupported byallinstructions.\n•EachI/Ohasanindividually programmable pullup/pulldown resistor.\nTheMSP430F21x2 devicesprovideupto24totalportI/Opinsavailable externally. Seethedevicepinoutfor\nmoreinformation.\nWatchdog Timer(WDT+)\nTheprimaryfunctionoftheWDT+moduleistoperformacontrolled systemrestartafterasoftware problem\noccurs.Iftheselectedtimeintervalexpires,asystemresetisgenerated. Ifthewatchdog functionisnotneeded\ninanapplication, themodulecanbedisabledorconfigured asanintervaltimerandcangenerate interrupts at\nselectedtimeintervals.\nADC10\nTheADC10modulesupports fast,10-bitanalog-to-digital conversions. Themoduleimplements a10-bitSAR\ncore,sampleselectcontrol,reference generator anddatatransfercontroller, orDTC,forautomatic conversion\nresulthandlingallowingADCsamplestobeconverted andstoredwithoutanyCPUintervention.\nComparator_A+\nTheprimaryfunctionofthecomparator_A+ moduleistosupportprecision slopeanalog-to-digital conversions,\nbattery-voltage supervision, andmonitoring ofexternalanalogsignals.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTimer0_A3\nTimer0_A3 isa16-bittimer/counter withthreecapture/compare registers. Timer0_A3 cansupportmultiple\ncapture/compares, PWMoutputs, andintervaltiming.Timer0_A3 alsohasextensive interrupt capabilities.\nInterrupts maybegenerated fromthecounteronoverflow conditions andfromeachofthecapture/compare\nregisters.\nTable14.Timer0_A3 SignalConnections\nINPUTPINNUMBER MODULE OUTPUT PINNUMBERDEVICEINPUT MODULE MODULEOUTPUTSIGNAL INPUTNAME BLOCK PW RHB,RTV PW RHB,RTV SIGNAL\n21-P1.0 21-P1.0 TACLK TACLK Timer NA\nACLK ACLK\nSMCLK SMCLK\n9-P2.1 7-P2.1 TAINCLK INCLK\n22-P1.1 22-P1.1 TA0 CCI0A CCR0 TA0 22-P1.1 22-P1.1\n10-P2.2 8-P2.2 TA0 CCI0B 26-P1.5 26-P1.5\nDVSS GND 10-P2.2 8-P2.2\nADC10 ADC10DVCC VCC(internal) (internal)\n23-P1.2 23-P1.2 TA1 CCI1A CCR1 TA1 23-P1.2 23-P1.2\nCAOUTCCI1B 27-P1.6 27-P1.6(internal)\nDVSS GND 19-P2.3 18-P2.3\nADC10 ADC10DVCC VCC(internal) (internal)\n24-P1.3 24-P1.3 TA2 CCI2A CCR2 TA2 24-P1.3 24-P1.3\nACLK(internal) CCI2B 28-P1.7 28-P1.7\nDVSS GND 20-P2.4 19-P2.4\nADC10 ADC10DVCC VCC(internal) (internal)\n14SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nTimer1_A2\nTimer1_A2 isa16-bittimer/counter withtwocapture/compare registers. Timer1_A2 cansupportmultiple\ncapture/compares, PWMoutputs, andintervaltiming.Timer1_A2 alsohasextensive interrupt capabilities.\nInterrupts maybegenerated fromthecounteronoverflow conditions andfromeachofthecapture/compare\nregisters.\nTable15.Timer1_A2 SignalConnections\nINPUTPINNUMBER MODULE OUTPUT PINNUMBERDEVICEINPUT MODULE MODULEOUTPUTSIGNAL INPUTNAME BLOCK PW RHB,RTV PW RHB,RTV SIGNAL\n21-P1.0 21-P1.0 TACLK TACLK Timer NA\nACLK ACLK\nSMCLK SMCLK\n9-P2.1 7-P2.1 TAINCLK INCLK\n22-P1.1 22-P1.1 TA0 CCI0A CCR0 TA0 17-P3.6 15-P3.6\n17-P3.6 15-P3.6 TA0 CCI0B\nDVSS GND\nDVCC VCC\n18-P3.7 16-P3.7 TA1 CCI1A CCR1 TA1 18-P3.7 16-P3.7\nCAOUTCCI1B(internal)\nDVSS GND\nDVCC VCC\nUniversal SerialCommunications Interface (USCI)\nTheUSCImoduleisusedforserialdatacommunication. TheUSCImodulesupports synchronous\ncommunication protocols likeSPI(3or4pin),I2Candasynchronous communication protocols suchasUART,\nenhanced UARTwithautomatic baudrate detection (LIN),andIrDA.\nUSCI_A0 providessupportforSPI(3or4pin),UART,enhanced UART,andIrDA.\nUSCI_B0 providessupportforSPI(3or4pin)andI2C.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPeripheral FileMap\nTable16.Peripherals WithWordAccess\nMODULE REGISTER NAME SHORTNAME ADDRESS OFFSET\nADC10 ADCdatatransferstartaddress ADC10SA 0x01BC\nADCmemory ADC10MEM 0x01B4\nADCcontrolregister1 ADC10CTL1 0x01B2\nADCcontrolregister0 ADC10CTL0 0x01B0\nADCanalogenable0 ADC10AE0 0x004A\nADCanalogenable1 ADC10AE1 0x004B\nADCdatatransfercontrolregister1 ADC10DTC1 0x0049\nADCdatatransfercontrolregister0 ADC10DTC0 0x0048\nTimer0_A3 Capture/compare register TA0CCR2 0x0176\nCapture/compare register TA0CCR1 0x0174\nCapture/compare register TA0CCR0 0x0172\nTimer0_A3 register TA0R 0x0170\nCapture/compare control TA0CCTL2 0x0166\nCapture/compare control TA0CCTL1 0x0164\nCapture/compare control TA0CCTL0 0x0162\nTimer0_A3 control TA0CTL 0x0160\nTimer0_A3 interruptvector TA0IV 0x012E\nTimer1_A2 Capture/compare register TA1CCR1 0x0194\nCapture/compare register TA1CCR0 0x0192\nTimer1_A2 register TA1R 0x0190\nCapture/compare control TA1CCTL1 0x0184\nCapture/compare control TA1CCTL0 0x0182\nTimer1_A2 control TA1CTL 0x0180\nTimer1_A2 interruptvector TA1IV 0x011E\nFlashMemory Flashcontrol3 FCTL3 0x012C\nFlashcontrol2 FCTL2 0x012A\nFlashcontrol1 FCTL1 0x0128\nWatchdog Timer+ Watchdog/timer control WDTCTL 0x0120\nTable17.Peripherals WithByteAccess\nMODULE REGISTER NAME SHORTNAME ADDRESS OFFSET\nUSCI_B0 USCI_B0 transmitbuffer UCB0TXBUF 0x06F\nUSCI_B0 receivebuffer UCB0RXBUF 0x06E\nUSCI_B0 status UCB0STAT 0x06D\nUSCIB0I2CInterruptenable UCB0CIE 0x06C\nUSCI_B0 bitratecontrol1 UCB0BR1 0x06B\nUSCI_B0 bitratecontrol0 UCB0BR0 0x06A\nUSCI_B0 control1 UCB0CTL1 0x069\nUSCI_B0 control0 UCB0CTL0 0x068\nUSCI_B0 I2Cslaveaddress UCB0SA 0x011A\nUSCI_B0 I2Cownaddress UCB0OA 0x0118\n16SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nTable17.Peripherals WithByteAccess(continued)\nMODULE REGISTER NAME SHORTNAME ADDRESS OFFSET\nUSCI_A0 USCI_A0 transmitbuffer UCA0TXBUF 0x0067\nUSCI_A0 receivebuffer UCA0RXBUF 0x0066\nUSCI_A0 status UCA0STAT 0x0065\nUSCI_A0 modulation control UCA0MCTL 0x0064\nUSCI_A0 baudratecontrol1 UCA0BR1 0x0063\nUSCI_A0 baudratecontrol0 UCA0BR0 0x0062\nUSCI_A0 control1 UCA0CTL1 0x0061\nUSCI_A0 control0 UCA0CTL0 0x0060\nUSCI_A0 IrDAreceivecontrol UCA0IRRCTL 0x005F\nUSCI_A0 IrDAtransmitcontrol UCA0IRTCTL 0x005E\nUSCI_A0 autobaudratecontrol UCA0ABCTL 0x005D\nComparator_A+ Comparator_A portdisable CAPD 0x005B\nComparator_A control2 CACTL2 0x005A\nComparator_A control1 CACTL1 0x0059\nBasicClockSystem+ Basicclocksystemcontrol3 BCSCTL3 0x0053\nBasicclocksystemcontrol2 BCSCTL2 0x0058\nBasicclocksystemcontrol1 BCSCTL1 0x0057\nDCOclockfrequency control DCOCTL 0x0056\nPortP3 PortP3resistorenable P3REN 0x0010\nPortP3selection P3SEL 0x001B\nPortP3direction P3DIR 0x001A\nPortP3output P3OUT 0x0019\nPortP3input P3IN 0x0018\nPortP2 PortP2selection 2 P2SEL2 0x0042\nPortP2resistorenable P2REN 0x002F\nPortP2selection P2SEL 0x002E\nPortP2interruptenable P2IE 0x002D\nPortP2interruptedgeselect P2IES 0x002C\nPortP2interruptflag P2IFG 0x002B\nPortP2direction P2DIR 0x002A\nPortP2output P2OUT 0x0029\nPortP2input P2IN 0x0028\nPortP1 PortP1selection 2register P1SEL2 0x0041\nPortP1resistorenable P1REN 0x0027\nPortP1selection P1SEL 0x0026\nPortP1interruptenable P1IE 0x0025\nPortP1interruptedgeselect P1IES 0x0024\nPortP1interruptflag P1IFG 0x0023\nPortP1direction P1DIR 0x0022\nPortP1output P1OUT 0x0021\nPortP1input P1IN 0x0020\nSpecialFunction SFRinterruptflag2 IFG2 0x0003\nSFRinterruptflag1 IFG1 0x0002\nSFRinterruptenable2 IE2 0x0001\nSFRinterruptenable1 IE1 0x0000\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 17\n6 MHz12 MHz16 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage − VSystem Frequency −MHzSupply voltage range\nduring flash memory\nprogramming\nSupply voltage range\nduring program executionLegend :MSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nAbsolute Maximum Ratings(1)\nVoltageappliedatVCCtoVSS -0.3Vto4.1V\nVoltageappliedtoanypin(2)-0.3VtoVCC+0.3V\nDiodecurrentatanydeviceterminal ±2mA\nUnprogrammed device -55°Cto150°C\nStoragetemperature, Tstg(3)\nProgrammed device -55°Cto150°C\n(1)Stresses beyondthoselistedunderabsolutemaximum ratingsmaycausepermanent damagetothedevice.Thesearestressratings\nonly,andfunctional operation ofthedeviceattheseoranyotherconditions beyondthoseindicated underrecommended operating\nconditions isnotimplied.Exposure toabsolute-maximum-rated conditions forextended periodsmayaffectdevicereliability.\n(2)Allvoltagesreferenced toVSS.TheJTAGfuse-blow voltage,VFB,isallowedtoexceedtheabsolutemaximum rating.Thevoltageis\nappliedtotheTESTpinwhenblowingtheJTAGfuse.\n(3)Highertemperature maybeappliedduringboardsoldering processaccording tothecurrentJEDECJ-STD-020 specification withpeak\nreflowtemperatures nothigherthanclassified onthedevicelabelontheshippingboxesorreels.\nRecommended Operating Conditions(1)\nMINNOMMAXUNIT\nDuringprogramexecution 1.8 3.6\nVCC Supplyvoltage,AVCC=DVCC=VCC V\nDuringflashmemoryprogramming 2.2 3.6\nVSS Supplyvoltage AVSS=DVSS=VSS 0 0V\nIversion -40 85\nTA Operating free-airtemperature °C\nTversion -40 105\nVCC=1.8V,Dutycycle=50%±10% dc 6Processor frequency (maximum MCLK\nfSYSTEM frequency)(2)(1)VCC=2.7V,Dutycycle=50%±10% dc 12MHz\n(seeFigure1)VCC≥3.3V,Dutycycle=50%±10% dc 16\n(1)Modulesmighthaveadifferentmaximum inputclockspecification. Seethespecification oftherespective moduleinthisdatasheet.\n(2)TheMSP430CPUisclockeddirectlywithMCLK.BoththehighandlowphaseofMCLKmustnotexceedthepulsewidthofthe\nspecified maximum frequency.\nNOTE:Minimum processor frequency isdefinedbysystemclock.Flashprogramoreraseoperations requireaminimum VCC\nof2.2V.\nFigure1.Operating Area\n18SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\n0.01.02.03.04.05.06.07.08.0\n1.5 2.0 2.5 3.0 3.5 4.0\nVCC− Supply Voltage − VActive Mode Current − mA\nfDCO= 1 MHzfDCO= 8 MHzfDCO= 12 MHzfDCO= 16 MHz\n0.01.02.03.04.05.0\n0.0 4.0 8.0 12.0 16.0\nfDCO− DCO Frequency − MHzActive Mode Current − mATA= 25°CTA= 85°C\nVCC= 2.2 VVCC= 3 VTA= 25°CTA= 85°C MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nActiveModeSupplyCurrent(intoDVCC+AVCC)Excluding External Current\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(1)(2)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nfDCO=fMCLK=fSMCLK=1MHz, 2.2V 250340\nfACLK=32768Hz,\nProgramexecutes inflash,Activemode(AM)IAM,1MHz BCSCTL1 =CALBC1_1MHZ, µAcurrent(1MHz) 3V 350450 DCOCTL =CALDCO_1MHZ,\nCPUOFF =0,SCG0=0,SCG1=0,\nOSCOFF =0\nfDCO=fMCLK=fSMCLK=1MHz, 2.2V 220\nfACLK=32768Hz,\nProgramexecutes inRAM,Activemode(AM)IAM,1MHz BCSCTL1 =CALBC1_1MHZ, µAcurrent(1MHz) 3V 300DCOCTL =CALDCO_1MHZ,\nCPUOFF =0,SCG0=0,SCG1=0,\nOSCOFF =0\nfMCLK=fSMCLK=fACLK=32768Hz/8-40°Cto85°C 25\n2.2V =4096Hz,105°C 6fDCO=0Hz,\n-40°Cto85°C 37 Activemode(AM) Programexecutes inflash,IAM,4kHz µAcurrent(4kHz) SELMx=11,SELS=1,\n3V DIVMx=DIVSx=DIVAx=11,105°C 9CPUOFF =0,SCG0=1,SCG1=0,\nOSCOFF =0\n-40°Cto85°C 6085 fMCLK=fSMCLK=fDCO(0,0)≈100kHz,2.2VfACLK=0Hz,105°C 90 Activemode(AM)IAM,100kHz Programexecutes inflash, µAcurrent(100kHz) -40°Cto85°C 7295 RSELx=0,DCOx=0,CPUOFF =0,3VSCG0=0,SCG1=0,OSCOFF =1 105°C 100\n(1)Allinputsaretiedto0VorVCC.Outputsdonotsourceorsinkanycurrent.\n(2)Thecurrentsarecharacterized withaMicroCrystalCC4V-T1A SMDcrystalwithaloadcapacitance of9pF.Theinternalandexternal\nloadcapacitance ischosentocloselymatchtherequired9pF.\nTypicalCharacteristics -Active-Mode SupplyCurrent(IntoDVCC+AVCC)\nACTIVE-MODE CURRENT\nvs ACTIVE-MODE CURRENT\nSUPPLY VOLTAGE vs\nTA=25°C DCOFREQUENCY\nFigure2. Figure3.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nLow-Power-Mode SupplyCurrents (IntoVCC)Excluding External Current(1)(2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nfMCLK=0MHz, -40°Cto85°C 5566\n2.2V fSMCLK=fDCO=1MHz,105°C 68fACLK=32768Hz,Low-power mode0-40°Cto85°C 7083 ILPM0,1MHz BCSCTL1 =CALBC1_1MHZ, µA(LPM0)current(3)\nDCOCTL =CALDCO_1MHZ,3VCPUOFF =1,SCG0=0,SCG1=0, 105°C 90\nOSCOFF =0\nfMCLK=0MHz, -40°Cto85°C 3342\n2.2VfSMCLK=fDCO(0,0)≈100kHz,105°C 44ILPM0, Low-power mode0fACLK=0Hz,µA-40°Cto85°C 3746100kHz (LPM0)current(3)RSELx=0,DCOx=0,\n3V CPUOFF =1,SCG0=0,SCG1=0,105°C 48OSCOFF =1\nfMCLK=fSMCLK=0MHz, -40°Cto85°C 2025\n2.2V fDCO=1MHz,105°C 27fACLK=32768Hz,Low-power mode2-40°Cto85°C 2227 ILPM2 BCSCTL1 =CALBC1_1MHZ, µA(LPM2)current(4)\nDCOCTL =CALDCO_1MHZ,3VCPUOFF =1,SCG0=0,SCG1=1, 105°C 31\nOSCOFF =0\n-40°Cto25°C 0.71.2\n85°C 2.2V 1.62.3fDCO=fMCLK=fSMCLK=0MHz,\n105°C 36 ILPM3, Low-power mode3fACLK=32768Hz,µA\nLFXT1 (LPM3)current(4)CPUOFF =1,SCG0=1,SCG1=1,-40°Cto25°C 0.91.9\nOSCOFF =085°C 3V 1.62.8\n105°C 37\n-40°Cto25°C 0.30.7\n85°C 2.2V 1.21.9 fDCO=fMCLK=fSMCLK=0MHz,\nfACLKfrominternalLFoscillator 105°C 25 Low-power mode3ILPM3,VLO (VLO), µAcurrent,(LPM3)(4)-40°Cto25°C 0.70.8CPUOFF =1,SCG0=1,SCG1=1,\nOSCOFF =0 85°C 3V 1.42.1\n105°C 2.5 6\n-40°C 0.10.5fDCO=fMCLK=fSMCLK=0MHz,\n25°C 0.10.5 Low-power mode4fACLK=0Hz,ILPM4 2.2V/3V µA(LPM4)current(5)CPUOFF =1,SCG0=1,SCG1=1, 85°C 0.81.5\nOSCOFF =1105°C 24\n(1)Allinputsaretiedto0VorVCC.Outputsdonotsourceorsinkanycurrent.\n(2)Thecurrentsarecharacterized withaMicroCrystalCC4V-T1A SMDcrystalwithaloadcapacitance of9pF.Theinternalandexternal\nloadcapacitance ischosentocloselymatchtherequired9pF.\n(3)Currentforbrownout andWDTclockedbySMCLKincluded.\n(4)Currentforbrownout andWDTclockedbyACLKincluded.\n(5)Currentforbrownout included.\n20SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\n0.00.20.40.60.81.01.21.41.61.82.02.22.4\n−40.0 −20.0 0.0 20.0 40.0 60.0 80.0 100.0\nTA− Temperature − °CVCC= 3.6 V\nVCC= 1.8 VVCC= 3 V\nVCC= 2.2 VILPM4 − Low-Power Mode Current − µA MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nTypicalCharacteristics -LPM4Current\nLPM4CURRENT\nvs\nTEMPERATURE\nFigure4.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 21\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nSchmitt-Trigger Inputs(PortsP1,P2,P3,JTAG,RST/NMI, XIN(1))\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\n0.45VCC 0.75VCC\nVIT+Positive-going inputthreshold voltage 2.2V 1 1.65V\n3V 1.35 2.25\n0.25VCC 0.55VCC\nVIT-Negative-going inputthreshold voltage 2.2V 0.55 1.20V\n3V 0.75 1.65\n2.2V 0.2 1\nVhysInputvoltagehysteresis (VIT+-VIT-) V\n3V 0.3 1\nForpullup:VIN=VSS,RPullPullup/pulldown resistor 2035 50kΩForpulldown: VIN=VCC\nCIInputcapacitance VIN=VSSorVCC 5 pF\n(1)XINonlyinbypassmode\nInputs(PortsP1,P2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nPortP1,P2:P1.xtoP2.x,Externaltriggert(int)Externalinterrupttiming 2.2V/3V 20 nspulsewidthtosetinterruptflag(1)\n(1)Anexternalsignalsetstheinterruptflageverytimetheminimum interruptpulsewidtht(int)ismet.Itmaybesetwithtriggersignals\nshorterthant(int).\nLeakage Current(PortsP1,P2,P3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nIlkg(Px.y) High-impedance leakagecurrent(1)(2)2.2V/3V ±50nA\n(1)Theleakagecurrentismeasured withVSSorVCCappliedtothecorresponding pin(s),unlessotherwise noted.\n(2)Theleakageofthedigitalportpinsismeasured individually. Theportpinisselectedforinputandthepullup/pulldown resistoris\ndisabled.\n22SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nOutputs(PortsP1,P2,P3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN MAXUNIT\nIOH(max)=-1.5mA(1)VCC-0.25 VCC2.2V\nIOH(max)=-6mA(2)VCC-0.6 VCCVOHHigh-level outputvoltage V\nIOH(max)=-1.5mA(1)VCC-0.25 VCC3V\nIOH(max)=-6mA(2)VCC-0.6 VCC\nIOL(max)=1.5mA(1)VSSVSS+0.25\n2.2V\nIOL(max)=6mA(2)VSSVSS+0.6\nVOLLow-level outputvoltage V\nIOL(max)=1.5mA(1)VSSVSS+0.25\n3V\nIOL(max)=6mA(2)VSSVSS+0.6\n(1)Themaximum totalcurrent,IOH(max)andIOL(max),foralloutputscombined, shouldnotexceed±12mAtoholdthemaximum voltagedrop\nspecified.\n(2)Themaximum totalcurrent,IOH(max)andIOL(max),foralloutputscombined, shouldnotexceed±48mAtoholdthemaximum voltagedrop\nspecified.\nOutputFrequency (PortsP1,P2,P3)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\n2.2V 7.5\nfPx.y Portoutputfrequency (withload)P1.4/SMCLK, CL=20pF,RL=1kΩ(1)(2)MHz\n3V 12\n2.2V 7.5\nfPort°CLKClockoutputfrequency P2.0/ACLK, P1.4/SMCLK, CL=20pF(2)MHz\n3V 16\n(1)Alternatively, aresistivedividerwithtwo0.5-kΩresistorsbetweenVCCandVSSisusedasload.Theoutputisconnected tothecenter\ntapofthedivider.\n(2)Theoutputvoltagereachesatleast10%and90%VCCatthespecified togglefrequency.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 23\nVOL− Low-Level Output Voltage − V0.05.010.015.020.025.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP2.4TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\nVOL− Low-Level Output Voltage − V0.010.020.030.040.050.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP2.4 TA= 25°C\nTA= 85°COLI − Typical Low-Level Output Current − mA\nVOH− High-Level Output Voltage − V−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC= 2.2 V\nP2.4\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mA\nVOH− High-Level Output Voltage − V−50.0−40.0−30.0−20.0−10.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC= 3 V\nP2.4\nTA= 25°CTA= 85°COHI − Typical High-Level Output Current − mAMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTypicalCharacteristics -Outputs\nOneoutputloadedatatime.\nTYPICAL LOW-LEVEL OUTPUT CURRENT TYPICAL LOW-LEVEL OUTPUT CURRENT\nvs vs\nLOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE\nFigure5. Figure6.\nTYPICAL HIGH-LEVEL OUTPUT CURRENT TYPICAL HIGH-LEVEL OUTPUT CURRENT\nvs vs\nHIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE\nFigure7. Figure8.\n24SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\n01\ntd(BOR)VCC\nV(B_IT−)Vhys(B_IT−)\nVCC(start) MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPOR/Brownout Reset(BOR)(1)(2)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\n0.7×VCC(start) SeeFigure9 dVCC/dt≤3V/s VV(B_IT-)\nV(B_IT-) SeeFigure9throughFigure11 dVCC/dt≤3V/s 1.71V\nVhys(B_IT-) SeeFigure9 dVCC/dt≤3V/s 70 130210mV\ntd(BOR) SeeFigure9 2000 µs\nPulselengthneededatRST/NMI pint(reset) 2.2V/3V 2 µstoaccepted resetinternally\n(1)Thecurrentconsumption ofthebrownout moduleisalreadyincludedintheICCcurrentconsumption data.Thevoltagelevel\nV(B_IT-)+Vhys(B_IT-)is≤1.8V.\n(2)Duringpowerup,theCPUbeginscodeexecution following aperiodoftd(BOR)afterVCC=V(B_IT-)+Vhys(B_IT-).ThedefaultDCOsettings\nmustnotbechangeduntilVCC≥VCC(min),whereVCC(min)istheminimum supplyvoltageforthedesiredoperating frequency.\nFigure9.POR/Brownout Reset(BOR)vsSupplyVoltage\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 25\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000Typical Conditions\n1 ns 1 ns\ntpw− Pulse Width − µsVCC(drop)− V\ntpw− Pulse Width − µsVCC= 3 V\nVCC\n00.511.52\nVCC(drop)tpw\ntpw− Pulse Width − µsVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw− Pulse Width − µstf =trTypical ConditionsVCC= 3 VMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTypicalCharacteristics -POR/Brownout Reset(BOR)\nFigure10.VCC(drop)LevelWithaSquareVoltageDroptoGenerate aPOR/Brownout Signal\nFigure11.VCC(drop)LevelWithaTriangle VoltageDroptoGenerate aPOR/Brownout Signal\n26SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDCO(RSEL,DCO) DCO(RSEL,DCO+1)\naverage\nDCO(RSEL,DCO) DCO(RSEL,DCO+1)32 × f × f\nf =MOD × f + (32 – MOD) × f MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nMainDCOCharacteristics\n•Allrangesselected byRSELxoverlapwithRSELx+1:RSELx=0overlaps RSELx=1,...RSELx=14\noverlapsRSELx=15.\n•DCOcontrolbitsDCOxhaveastepsizeasdefinedbyparameter SDCO.\n•Modulation controlbitsMODxselecthowoftenfDCO(RSEL,DCO+1) isusedwithintheperiodof32DCOCLK\ncycles.Thefrequency fDCO(RSEL,DCO) isusedfortheremaining cycles.Thefrequency isanaverageequalto:\nDCOFrequency\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nRSELx<14 1.8 3.6\nVCC Supplyvoltagerange RSELx=14 2.2 3.6V\nRSELx=15 3.0 3.6\nfDCO(0,0) DCOfrequency (0,0) RSELx=0,DCOx=0,MODx=0 2.2V/3V 0.06 0.14MHz\nfDCO(0,3) DCOfrequency (0,3) RSELx=0,DCOx=3,MODx=0 2.2V/3V 0.07 0.17MHz\nfDCO(1,3) DCOfrequency (1,3) RSELx=1,DCOx=3,MODx=0 2.2V/3V 0.10 0.20MHz\nfDCO(2,3) DCOfrequency (2,3) RSELx=2,DCOx=3,MODx=0 2.2V/3V 0.14 0.28MHz\nfDCO(3,3) DCOfrequency (3,3) RSELx=3,DCOx=3,MODx=0 2.2V/3V 0.20 0.40MHz\nfDCO(4,3) DCOfrequency (4,3) RSELx=4,DCOx=3,MODx=0 2.2V/3V 0.28 0.54MHz\nfDCO(5,3) DCOfrequency (5,3) RSELx=5,DCOx=3,MODx=0 2.2V/3V 0.39 0.77MHz\nfDCO(6,3) DCOfrequency (6,3) RSELx=6,DCOx=3,MODx=0 2.2V/3V 0.54 1.06MHz\nfDCO(7,3) DCOfrequency (7,3) RSELx=7,DCOx=3,MODx=0 2.2V/3V 0.80 1.50MHz\nfDCO(8,3) DCOfrequency (8,3) RSELx=8,DCOx=3,MODx=0 2.2V/3V 1.10 2.10MHz\nfDCO(9,3) DCOfrequency (9,3) RSELx=9,DCOx=3,MODx=0 2.2V/3V 1.60 3.00MHz\nfDCO(10,3) DCOfrequency (10,3) RSELx=10,DCOx=3,MODx=0 2.2V/3V 2.50 4.30MHz\nfDCO(11,3) DCOfrequency (11,3) RSELx=11,DCOx=3,MODx=0 2.2V/3V 3.00 5.50MHz\nfDCO(12,3) DCOfrequency (12,3) RSELx=12,DCOx=3,MODx=0 2.2V/3V 4.30 7.30MHz\nfDCO(13,3) DCOfrequency (13,3) RSELx=13,DCOx=3,MODx=0 2.2V/3V 6.00 9.60MHz\nfDCO(14,3) DCOfrequency (14,3) RSELx=14,DCOx=3,MODx=0 2.2V/3V 8.60 13.9MHz\nfDCO(15,3) DCOfrequency (15,3) RSELx=15,DCOx=3,MODx=0 3V 12.0 18.5MHz\nfDCO(15,7) DCOfrequency (15,7) RSELx=15,DCOx=7,MODx=0 3V 16.0 26.0MHz\nFrequency stepbetweenSRSEL SRSEL=fDCO(RSEL+1,DCO) /fDCO(RSEL,DCO) 2.2V/3V 1.55ratiorangeRSELandRSEL+1\nFrequency stepbetweentapSDCO SDCO=fDCO(RSEL,DCO+1) /fDCO(RSEL,DCO) 2.2V/3V 1.051.081.12ratioDCOandDCO+1\nDutycycle Measured atP1.4/SMCLK 2.2V/3V 405060%\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 27\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nCalibrated DCOFrequencies -Tolerance atCalibration\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TAVCCMINTYPMAXUNIT\nFrequency tolerance atcalibration 25°C3V -1±0.2+1%\nBCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration value DCOCTL =CALDCO_1MHZ, 25°C3V0.990 11.010MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration value DCOCTL =CALDCO_8MHZ, 25°C3V7.920 88.080MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration value DCOCTL =CALDCO_12MHZ, 25°C3V11.88 1212.12MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,\nfCAL(16MHz) 16-MHzcalibration value DCOCTL =CALDCO_16MHZ, 25°C3V15.84 1616.16MHz\nGatingtime:2ms\nCalibrated DCOFrequencies -Tolerance OverTemperature 0°Cto85°C\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCCMINTYPMAXUNIT\n1-MHztolerance over0°Cto85°C 3V -2.5±0.5+2.5%temperature\n8-MHztolerance over0°Cto85°C 3V -2.5 ±1+2.5%temperature\n12-MHztolerance over0°Cto85°C 3V -2.5 ±1+2.5%temperature\n16-MHztolerance over0°Cto85°C 3V -3±2+3%temperature\n2.2V0.97 11.03BCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration valueDCOCTL =CALDCO_1MHZ, 0°Cto85°C 3V0.975 11.025MHz\nGatingtime:5ms3.6V0.97 11.03\n2.2V7.76 88.4BCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration valueDCOCTL =CALDCO_8MHZ, 0°Cto85°C 3V 7.8 88.2MHz\nGatingtime:5ms3.6V 7.6 88.24\n2.2V11.64 1212.36BCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration valueDCOCTL =CALDCO_12MHZ, 0°Cto85°C 3V11.64 1212.36MHz\nGatingtime:5ms3.6V11.64 1212.36\nBCSCTL1 =CALBC1_16MHZ, 3V15.52 1616.48\nfCAL(16MHz) 16-MHzcalibration valueDCOCTL =CALDCO_16MHZ, 0°Cto85°C MHz\n3.6V 151616.48Gatingtime:2ms\n28SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nCalibrated DCOFrequencies -Tolerance OverSupplyVoltageVCC\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\n1-MHztolerance overVCC 25°C1.8Vto3.6V -3±2+3%\n8-MHztolerance overVCC 25°C1.8Vto3.6V -3±2+3%\n12-MHztolerance overVCC 25°C2.2Vto3.6V -3±2+3%\n16-MHztolerance overVCC 25°C3Vto3.6V -6±2+3%\nBCSCTL1 =CALBC1_1MHZ,\nfCAL(1MHz) 1-MHzcalibration value DCOCTL =CALDCO_1MHZ, 25°C1.8Vto3.6V0.97 11.03MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,\nfCAL(8MHz) 8-MHzcalibration value DCOCTL =CALDCO_8MHZ, 25°C1.8Vto3.6V7.76 88.24MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,\nfCAL(12MHz) 12-MHzcalibration value DCOCTL =CALDCO_12MHZ, 25°C2.2Vto3.6V11.64 1212.36MHz\nGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,\nfCAL(16MHz) 16-MHzcalibration value DCOCTL =CALDCO_16MHZ, 25°C3Vto3.6V 151616.48MHz\nGatingtime:2ms\nCalibrated DCOFrequencies -OverallTolerance\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\n1-MHztolerance-40°Cto105°C1.8Vto3.6V -5±2+5%overall\n8-MHztolerance-40°Cto105°C1.8Vto3.6V -5±2+5%overall\n12-MHztolerance-40°Cto105°C2.2Vto3.6V -5±2+5%overall\n16-MHztolerance-40°Cto105°C3Vto3.6V -6±3+6%overall\nBCSCTL1 =CALBC1_1MHZ,1-MHzcalibrationfCAL(1MHz) DCOCTL =CALDCO_1MHZ, -40°Cto105°C1.8Vto3.6V0.95 11.05MHzvalueGatingtime:5ms\nBCSCTL1 =CALBC1_8MHZ,8-MHzcalibrationfCAL(8MHz) DCOCTL =CALDCO_8MHZ, -40°Cto105°C1.8Vto3.6V7.6 88.4MHzvalueGatingtime:5ms\nBCSCTL1 =CALBC1_12MHZ,12-MHzcalibrationfCAL(12MHz) DCOCTL =CALDCO_12MHZ, -40°Cto105°C2.2Vto3.6V11.4 1212.6MHzvalueGatingtime:5ms\nBCSCTL1 =CALBC1_16MHZ,16-MHzcalibrationfCAL(16MHz) DCOCTL =CALDCO_16MHZ, -40°Cto105°C3Vto3.6V 151617MHzvalueGatingtime:2ms\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 29\nVCC− Supply Voltage − V0.970.980.991.001.011.021.03\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHzTA= −40 °CTA= 25 °CTA= 85 °C\nTA= 105 °CMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTypicalCharacteristics -Calibrated 1-MHzDCOFrequency\nCALIBRATED 1-MHzFREQUENCY\nvs\nSUPPLY VOLTAGE\nFigure12.\n30SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDCO Frequency − MHz0.101.0010.00\n0.10 1.00 10.00DCO Wake Time − µsRSELx = 0 to 11\nRSELx = 12 to 15 MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nWake-Up FromLower-Power Modes(LPM3/4)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\nBCSCTL1 =CALBC1_1MHZ,2DCOCTL =CALDCO_1MHZ\nBCSCTL1 =CALBC1_8MHZ,2.2V/3V 1.5DCOCTL =CALDCO_8MHZ DCOclockwake-uptimetDCO,LPM3/4 µsfromLPM3/4(1)BCSCTL1 =CALBC1_12MHZ,1DCOCTL =CALDCO_12MHZ\nBCSCTL1 =CALBC1_16MHZ,3V 1DCOCTL =CALDCO_16MHZ\nCPUwake-uptimefrom 1/fMCLK+tCPU,LPM3/4LPM3/4(2)tClock,LPM3/4\n(1)TheDCOclockwake-uptimeismeasured fromtheedgeofanexternalwake-upsignal(forexample, aportinterrupt) tothefirstclock\nedgeobservable externally onaclockpin(MCLKorSMCLK).\n(2)Parameter applicable onlyifDCOCLK isusedforMCLK.\nTypicalCharacteristics -DCOClockWake-Up TimeFromLPM3/4\nCLOCKWAKE-UP TIMEFROMLPM3\nvs\nDCOFREQUENCY\nFigure13.\nDCOWithExternal Resistor ROSC(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nDCOR=1, 2.2V 1.8\nfDCO,ROSC DCOoutputfrequency withROSCRSELx=4,DCOx=3,MODx=0, MHz\n3V 1.95TA=25°C\nDCOR=1,DT Temperature drift 2.2V/3V ±0.1 %/°CRSELx=4,DCOx=3,MODx=0\nDCOR=1,DV DriftwithVCC 2.2V/3V 10 %/VRSELx=4,DCOx=3,MODx=0\n(1)ROSC=100kΩ.Metalfilmresistor,type0257,0.6Wwith1%tolerance andTK=±50ppm/°C.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 31\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00\nROSC− External Resistor − k /c87DCO Frequency − MHzRSELx = 4\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00\nROSC− External Resistor − k /c87DCO Frequency − MHzRSELx = 4\n0.000.250.500.751.001.251.501.752.002.252.50\n−50 −25 0 25 50 75 100\nTA− Temperature − °CDCO Frequency − MHzROSC= 100k\nROSC= 270k\nROSC= 1M\n0.000.250.500.751.001.251.501.752.002.252.50\n2.0 2.5 3.0 3.5 4.0\nVCC− Supply Voltage − VDCO Frequency − MHzROSC= 100k\nROSC= 270k\nROSC= 1MMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTypicalCharacteristics -DCOWithExternal Resistor ROSC\nDCOFREQUENCY DCOFREQUENCY\nvs vs\nROSC ROSC\nVCC=2.2V,TA=25°C VCC=3V,TA=25°C\nFigure14. Figure15.\nDCOFREQUENCY DCOFREQUENCY\nvs vs\nTEMPERATURE SUPPLY VOLTAGE\nVCC=3V TA=25°C\nFigure16. Figure17.\n32SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nCrystalOscillator LFXT1,Low-Frequency Mode(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MIN TYPMAXUNIT\nLFXT1oscillator crystalfLFXT1,LF XTS=0,LFXT1Sx =0or1 1.8Vto3.6V 32768 Hzfrequency, LFmode0,1\nLFXT1oscillator logiclevel\nfLFXT1,LF,logic squarewaveinputfrequency, XTS=0,XCAPx=0,LFXT1Sx =31.8Vto3.6V10000 3276850000 Hz\nLFmode\nXTS=0,LFXT1Sx =0,500fLFXT1,LF=32768Hz,CL,eff=6pF Oscillation allowance forOALF kΩLFcrystals XTS=0,LFXT1Sx =0,200fLFXT1,LF=32768Hz,CL,eff=12pF\nXTS=0,XCAPx=0 1\nXTS=0,XCAPx=1 5.5 Integrated effectiveloadCL,eff pFcapacitance, LFmode(2)XTS=0,XCAPx=2 8.5\nXTS=0,XCAPx=3 11\nXTS=0,Measured atP2.0/ACLK,Dutycycle,LFmode 2.2V/3V 30 5070%fLFXT1,LF=32768Hz\nOscillator faultfrequency, XTS=0,XCAPx=0,fFault,LF 2.2V/3V 10 10000 HzLFmode(3)LFXT1Sx =3(4)\n(1)ToimproveEMIontheXT1oscillator, thefollowing guidelines shouldbeobserved.\n(a)Keepthetracebetweenthedeviceandthecrystalasshortaspossible.\n(b)Designagoodgroundplanearoundtheoscillator pins.\n(c)Preventcrosstalk fromotherclockordatalinesintooscillator pinsXINandXOUT.\n(d)AvoidrunningPCBtracesunderneath oradjacenttotheXINandXOUTpins.\n(e)Useassembly materials andpraxistoavoidanyparasiticloadontheoscillator XINandXOUTpins.\n(f)Ifconformal coatingisused,ensurethatitdoesnotinducecapacitive/resistive leakagebetweentheoscillator pins.\n(g)DonotroutetheXOUTlinetotheJTAGheadertosupporttheserialprogramming adapterasshowninotherdocumentation. This\nsignalisnolongerrequiredfortheserialprogramming adapter.\n(2)Includesparasiticbondandpackagecapacitance (approximately 2pFperpin).\nBecause thePCBaddsadditional capacitance, itisrecommended toverifythecorrectloadbymeasuring theACLKfrequency. Fora\ncorrectsetup,theeffectiveloadcapacitance shouldalwaysmatchthespecification ofthecrystalthatisused.\n(3)Frequencies belowtheMINspecification setthefaultflag.Frequencies abovetheMAXspecification donotsetthefaultflag.\nFrequencies inbetweenmightsettheflag.\n(4)Measured withlogic-level inputfrequency butalsoappliestooperation withcrystals.\nInternalVery-Low-Power Low-Frequency Oscillator (VLO)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TA VCC MINTYPMAXUNIT\n-40°Cto85°C 41220\nfVLO VLOfrequency 2.2V/3V kHz\n105°C 22\ndfVLO/dT VLOfrequency temperature drift(1)2.2V/3V 0.5 %/°C\ndfVLO/dVCC VLOfrequency supplyvoltagedrift(2)1.8Vto3.6V 4 %/V\n(1)Calculated usingtheboxmethod:\nIversion:[MAX(-40...85 °C)-MIN(-40...85 °C)]/MIN(-40...85 °C)/[85°C-(-40°C)]\nTversion:[MAX(-40...105 °C)-MIN(-40...105 °C)]/MIN(-40...105 °C)/[105°C-(-40°C)]\n(2)Calculated usingtheboxmethod:[MAX(1.8...3.6 V)-MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6V-1.8V)\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 33\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nCrystalOscillator LFXT1,High-Frequency Mode(1)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nLFXT1oscillator crystalfLFXT1,HF0 XTS=1,XCAPx=0,LFXT1Sx =01.8Vto3.6V0.4 1MHzfrequency, HFmode0\nLFXT1oscillator crystalfLFXT1,HF1 XTS=1,XCAPx=0,LFXT1Sx =11.8Vto3.6V 1 4MHzfrequency, HFmode1\n1.8Vto3.6V 2 10\nLFXT1oscillator crystalfLFXT1,HF2 XTS=1,XCAPx=0,LFXT1Sx =22.2Vto3.6V 2 12MHzfrequency, HFmode2\n3Vto3.6V 2 16\n1.8Vto3.6V0.4 10LFXT1oscillator logic-level\nfLFXT1,HF,logic square-wave input XTS=1,XCAPx=0,LFXT1Sx =32.2Vto3.6V0.4 12MHz\nfrequency, HFmode3Vto3.6V0.4 16\nXTS=1,XCAPx=0,LFXT1Sx =0,2700fLFXT1,HF=1MHz,CL,eff=15pF\nOscillation allowance forHFXTS=1,XCAPx=0,LFXT1Sx =1,OAHF crystals(seeFigure18and 800 ΩfLFXT1,HF=4MHz,CL,eff=15pFFigure19)\nXTS=1,XCAPx=0,LFXT1Sx =2,300fLFXT1,HF=16MHz,CL,eff=15pF\nIntegrated effectiveloadCL,eff XTS=1,XCAPx=0(3)1 pFcapacitance, HFmode(2)\nXTS=1,XCAPx=0,\nMeasured atP2.0/ACLK, 405060\nfLFXT1,HF=10MHz\nDutycycle,HFmode 2.2V/3V %\nXTS=1,XCAPx=0,\nMeasured atP2.0/ACLK, 405060\nfLFXT1,HF=16MHz\nfFault,HF Oscillator faultfrequency(4)XTS=1,XCAPx=0,LFXT1Sx =3(5)2.2V/3V 30 300kHz\n(1)ToimproveEMIontheXT2oscillator thefollowing guidelines shouldbeobserved:\n(a)Keepthetracebetweenthedeviceandthecrystalasshortaspossible.\n(b)Designagoodgroundplanearoundtheoscillator pins.\n(c)Preventcrosstalk fromotherclockordatalinesintooscillator pinsXINandXOUT.\n(d)AvoidrunningPCBtracesunderneath oradjacenttotheXINandXOUTpins.\n(e)Useassembly materials andpraxistoavoidanyparasiticloadontheoscillator XINandXOUTpins.\n(f)Ifconformal coatingisused,ensurethatitdoesnotinducecapacitive/resistive leakagebetweentheoscillator pins.\n(g)DonotroutetheXOUTlinetotheJTAGheadertosupporttheserialprogramming adapterasshowninotherdocumentation. This\nsignalisnolongerrequiredfortheserialprogramming adapter.\n(2)Includesparasiticbondandpackagecapacitance (approximately 2pFperpin).Because thePCBaddsadditional capacitance, itis\nrecommended toverifythecorrectloadbymeasuring theACLKfrequency. Foracorrectsetup,theeffectiveloadcapacitance should\nalwaysmatchthespecification oftheusedcrystal.\n(3)Requires externalcapacitors atbothterminals. Valuesarespecified bycrystalmanufacturers.\n(4)Frequencies belowtheMINspecification setthefaultflag,frequencies abovetheMAXspecification donotsetthefaultflag,and\nfrequencies inbetweenmightsettheflag.\n(5)Measured withlogic-level inputfrequency, butalsoappliestooperation withcrystals.\n34SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nCrystal Frequency − MHz10.00100.001000.0010000.00100000.00\n0.10 1.00 10.00 100.00Oscillation Allowance − Ohms\nLFXT1Sx = 0LFXT1Sx = 2\nLFXT1Sx = 1\n0.0200.0400.0600.0800.01000.01200.01400.01600.01800.0\n0.0 4.0 8.0 12.0 16.0 20.0\nCrystal Frequency − MHzXT Oscillator Supply Current − uA\nLFXT1Sx = 0LFXT1Sx = 2\nLFXT1Sx = 1 MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nTypicalCharacteristics -LFXT1Oscillator inHFMode(XTS=1)\nOSCILLATION ALLOWANCE OSCILLATOR SUPPLY CURRENT\nvs vs\nCRYSTAL FREQUENCY CRYSTAL FREQUENCY\nCL,eff=15pF,TA=25°C CL,eff=15pF,TA=25°C\nFigure18. Figure19.\nTimer0_A3\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nInternal:SMCLK,ACLK 2.2V 10\nfTA Timer0_A3 clockfrequency External: TACLK,INCLK MHz\n3V 16Dutycycle=50%±10%\ntTA,cap Timer0_A3 capturetiming TA0.0,TA0.1,TA0.2 2.2V/3V20 ns\nTimer1_A2\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nInternal:SMCLK,ACLK 2.2V 10\nfTB Timer1_A2 clockfrequency External: TACLK,INCLK MHz\n3V 16Dutycycle=50%±10%\ntTB,cap Timer1_A2 capturetiming TA1.0,TA1.1 2.2V/3V20 ns\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 35\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nUSCI(UARTMode)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER CONDITIONS VCC MINTYP MAXUNIT\nInternal:SMCLK,ACLK\nfUSCI USCIinputclockfrequency External: UCLK fSYSTEM MHz\nDutycycle=50%±10%\nMaximum BITCLKclockfrequencyfmax,BITCLK 2.2V/3V 2 MHz(equalsbaudrateinMBaud)(1)\n2.2V 50150\ntτ UARTreceivedeglitchtime(2)ns\n3V 50100\n(1)TheDCOwake-uptimemustbeconsidered inLPM3/4forbaudrates above1MHz.\n(2)PulsesontheUARTreceiveinput(UCxRX) shorterthantheUARTreceivedeglitchtimearesuppressed. Toensurethatpulsesare\ncorrectlyrecognized theirwidthshouldexceedthemaximum specification ofthedeglitchtime.\nUSCI(SPIMasterMode)(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\n(seeFigure20andFigure21)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nSMCLK,ACLKfUSCI USCIinputclockfrequency fSYSTEM MHzDutycycle=50%±10%\n2.2V110\ntSU,MI SOMIinputdatasetuptime ns\n3V 75\n2.2V 0\ntHD,MI SOMIinputdataholdtime ns\n3V 0\n2.2V 30 UCLKedgetoSIMOvalid,tVALID,MO SIMOoutputdatavalidtime nsCL=20pF 3V 20\n(1)fUCxCLK=1/2tLO/HIwithtLO/HI≥max(tVALID,MO(USCI) +tSU,SI(Slave) ,tSU,MI(USCI) +tVALID,SO(Slave) ).\nFortheslave\'sparameters tSU,SI(Slave) andtVALID,SO(Slave) ,seetheSPIparameters oftheattachedslave.\nUSCI(SPISlaveMode)(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\n(seeFigure22andFigure23)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\ntSTE,LEAD STEleadtime,STElowtoclock 2.2V/3V 50 ns\ntSTE,LAG STElagtime,LastclocktoSTEhigh 2.2V/3V10 ns\ntSTE,ACC STEaccesstime,STElowtoSOMIdataout 2.2V/3V 50 ns\nSTEdisabletime,STEhightoSOMIhightSTE,DIS 2.2V/3V 50 nsimpedance\n2.2V 20\ntSU,SI SIMOinputdatasetuptime ns\n3V 15\n2.2V 10\ntHD,SI SIMOinputdataholdtime ns\n3V 10\n2.2V 75110 UCLKedgetoSOMIvalid,tVALID,SO SOMIoutputdatavalidtime nsCL=20pF 3V 5075\n(1)fUCxCLK=1/2tLO/HIwithtLO/HI≥max(tVALID,MO(Master) +tSU,SI(USCI) ,tSU,MI(Master) +tVALID,SO(USCI) ).\nForthemaster\'sparameters tSU,MI(Master) andtVALID,MO(Master) refertotheSPIparameters oftheattachedslave.\n36SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nUCLKCKPL=0\nCKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MI\ntHD,MI\ntVALID,MO\nUCLKCKPL=0\nCKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MItHD,MI\ntVALID,MO MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nFigure20.SPIMasterMode,CKPH=0\nFigure21.SPIMasterMode,CKPH=1\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 37\nSTE\nUCLKCKPL=0\nCKPL=1\nSOMItSTE,ACC tSTE,DIS1/fUCxCLK\ntLO/HI tLO/HI\nSIMOtSU,SI\ntHD,SI\ntVALID,SOtSTE,LEAD tSTE,LAG\nSTE\nUCLKCKPL=0\nCKPL=1tSTE,LEAD tSTE,LAG\ntSTE,ACC tSTE,DIStLO/HI tLO/HI\ntSU,SItHD,SI\ntVALID,SO\nSOMISIMO1/fUCxCLKMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nFigure22.SPISlaveMode,CKPH=0\nFigure23.SPISlaveMode,CKPH=1\n38SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nSDA\nSCL1/fSCL\ntHD,DATtSU,DATtHD,STA tSU,STA tHD,STA\ntSU,STOtSP MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nUSCI(I2CMode)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(seeFigure24)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\nInternal:SMCLK,ACLK\nfUSCI USCIinputclockfrequency External: UCLK fSYSTEM MHz\nDutycycle=50%±10%\nfSCL SCLclockfrequency 2.2V/3V 0 400kHz\nfSCL≤100kHz 4\ntHD,STA Holdtime(repeated) START 2.2V/3V µs\nfSCL>100kHz 0.6\nfSCL≤100kHz 4.7\ntSU,STA Setuptimeforarepeated START 2.2V/3V µs\nfSCL>100kHz 0.6\ntHD,DAT Dataholdtime 2.2V/3V 0 ns\ntSU,DAT Datasetuptime 2.2V/3V250 ns\ntSU,STO SetuptimeforSTOP 2.2V/3V 4 µs\n2.2V 50150 600\ntSP Pulsewidthofspikessuppressed byinputfilter ns\n3V 50100 600\nFigure24.I2CModeTiming\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 39\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nComparator_A+(1)\noverrecommended operating free-airtemperature range(unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYP MAXUNIT\n2.2V 25 40\nI(DD) CAON=1,CARSEL =0,CAREF=0 µA\n3V 45 60\n2.2V 30 50 CAON=1,CARSEL =0,CAREF=1/2/3,I(Refladder/RefDiode) µANoloadatP1.0/CA0 andP1.1/CA1 3V 45 71\nCommon-mode inputvoltageVIC CAON=1 2.2V/3V 0 VCC-1Vrange\nVoltageat0.25VCCnode/PCA0=1,CARSEL =1,CAREF=1,V(Ref025) 2.2V/3V0.230.24 0.25VCC NoloadatP1.0/CA0 andP1.1/CA1\nVoltageat0.5VCCnode/PCA0=1,CARSEL =1,CAREF=2,V(Ref050) 2.2V/3V0.470.48 0.5VCC NoloadatP1.0/CA0 andP1.1/CA1\nPCA0=1,CARSEL =1,CAREF=3, 2.2V 390480 540\nV(RefVT) SeeFigure28andFigure29NoloadatP1.0/CA0 andP1.1/CA1; mV\n3V 400490 550 TA=85°C\nV(offset) Offsetvoltage(2)2.2V/3V-30 30mV\nVhys Inputhysteresis CAON=1 2.2V/3V 00.7 1.4mV\nTA=25°C,Overdrive 10mV, 2.2V 80165 300\nWithoutfilter:CAF=0(3)ns\n3V 70120 240 (seeFigure25andFigure26) Response timet(response)(low-high andhigh-low) TA=25°C,Overdrive 10mV, 2.2V 1.41.9 2.8\nWithfilter:CAF=1(3)µs\n3V 0.91.5 2.2 (seeFigure25andFigure26)\n(1)TheleakagecurrentfortheComparator_A+ terminals isidenticaltoIlkg(Px.y)specification.\n(2)Theinputoffsetvoltagecanbecancelled byusingtheCAEXbittoinverttheComparator_A+ inputsonsuccessive measurements. The\ntwosuccessive measurements arethensummedtogether.\n(3)Response timemeasured atP2.2/TA0.0/A2/CA4/CAOUT. IftheComparator_A+ isenabledasettlingtimeof60ns(typical)isaddedto\ntheresponse time.\n40SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\n_+CAON\n0\n1V+0\n1CAF\nLow-Pass Filter\nτ≈2.0 µsTo Internal\nModules\nSet CAIFG\nFlagCAOUTV−VCC\n10 V\n0\nOverdrive VCAOUT\nt(response) V+V−\n400 mV\nCASHORT\n1\nComparator_A+\nCASHORT = 1CA1 CA0\nVIN+\n−IOUT= 10µA MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nFigure25.Comparator_A+ ModuleBlockDiagram\nFigure26.Overdrive Definition\nFigure27.Comparator_A+ ShortResistance TestCondition\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 41\nTA− Free-Air Temperature − °C400.0450.0500.0550.0600.0650.0\n−45.0 −25.0 −5.0 15.0 35.0 55.0 75.0 95.0 115.0VCC= 3 VV(REFVT)− Reference Volts − mVTypical\nTA− Free-Air Temperature − °C400450500550600650\n−45 −25 −5 15 35 55 75 95 115VCC= 2.2 VV(REFVT)− Reference Volts − mVTypical\nVIN/VCC− Normalized Input Voltage − V/V1.0010.00100.00\n0.0 0.2 0.4 0.6 0.8 1.0Short Resistance − k /c87VCC= 1.8V\nVCC= 3.6VVCC= 2.2V\nVCC= 3.0VMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTypicalCharacteristics -Comparator_A+\nV(RefVT) V(RefVT)\nvs vs\nTEMPERATURE TEMPERATURE\nVCC=2.2V VCC=2.2V\nFigure28. Figure29.\nSHORTRESISTANCE\nvs\nVIN/VCC\nFigure30.\n42SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\n10-BitADC,PowerSupplyandInputRangeConditions(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)(1)\nPARAMETER TESTCONDITIONS TA VCC MINTYPMAXUNIT\nVCCAnalogsupplyvoltage VSS=0V 2.2 3.6V\nAllAxterminals,AnaloginputvoltageVAx Analoginputsselectedin 0 VCCVrange(2)\nADC10AE register\nfADC10CLK =5MHz, 2.2V 0.521.05\nADC10ON =1,REFON=0,I:-40°Cto85°CIADC10ADC10supplycurrent(3)ADC10SHT0 =1, mAT:-40°Cto105°C3V 0.61.2 ADC10SHT1 =0,\nADC10DIV =0\nfADC10CLK =5MHz,\nADC10ON =0,REF2_5V =0, 2.2V/3V 0.25 0.4\nReference supply REFON=1,REFOUT =0 I:-40°Cto85°CIREF+current,reference buffer mAT:-40°Cto105°C fADC10CLK =5MHz,disabled(4)\nADC10ON =0,REF2_5V =1, 3V 0.25 0.4\nREFON=1,REFOUT =0\nfADC10CLK =5MHz -40°Cto85°C 1.11.4Reference buffersupplyADC10ON =0,REFON=1,IREFB,0currentwith 2.2V/3V mAREF2_5V =0,REFOUT =1, 105°C 1.8 ADC10SR =0(4)\nADC10SR =0\nfADC10CLK =5MHz, -40°Cto85°C 0.50.7Reference buffersupplyADC10ON =0,REFON=1,IREFB,1currentwith 2.2V/3V mAREF2_5V =0,REFOUT =1, 105°C 0.8 ADC10SR =1(4)\nADC10SR =1\nOnlyoneterminalAxselectedatI:-40°Cto85°CCIInputcapacitance 27pFatime T:-40°Cto105°C\nInputMUXON I:-40°Cto85°CRI 0V≤VAx≤VCC 2.2V/3V 2000 Ωresistance T:-40°Cto105°C\n(1)TheleakagecurrentisdefinedintheleakagecurrenttablewithPx.x/Axparameter.\n(2)Theanaloginputvoltagerangemustbewithintheselectedreference voltagerangeVR+toVR-forvalidconversion results.\n(3)Theinternalreference supplycurrentisnotincludedincurrentconsumption parameter IADC10.\n(4)Theinternalreference currentissuppliedviaterminalVCC.Consumption isindependent oftheADC10ON controlbit,unlessa\nconversion isactive.TheREFONbitenablesthebuilt-inreference. Thereference voltagemustbeallowedtosettlebeforeanA/D\nconversion isstarted.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 43\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\n10-BitADC,Built-InVoltageReference\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCCMINTYPMAX UNIT\nIVREF+≤1mA,REF2_5V =0 2.2Positivebuilt-in\nVCC,REF+ reference analog IVREF+≤0.5mA,REF2_5V =1 2.8 V\nsupplyvoltagerangeIVREF+≤1mA,REF2_5V =1 2.9\nIVREF+≤IVREF+max,REF2_5V =0 2.2V/3V1.41 1.51.59 Positivebuilt-inVREF+ Vreference voltage IVREF+≤IVREF+max,REF2_5V =1 3V 2.35 2.52.65\n2.2V ±0.5 Maximum VREF+ILD,VREF+ mAloadcurrent 3V ±1\nIVREF+=500µA±100µA,\nAnaloginputvoltageVAx≈0.75V, 2.2V/3V ±2\nREF2_5V =0 VREF+loadLSBregulation IVREF+=500µA±100µA,\nAnaloginputvoltageVAx≈1.25V, 3V ±2\nREF2_5V =1\nIVREF+=100µAto900µA,ADC10SR =0 400VREF+loadVAx≈0.5xVREF+,regulation response 3V nsErrorofconversion result ADC10SR =1 2000time≤1LSB\nMaximum\nCVREF+ capacitance atpinIVREF+≤±1mA,REFON=1,REFOUT =12.2V/3V 100 pF\nVREF+(1)\n-40°Cto85°C ±100 Temperature IVREF+=constantwithTCREF+ 2.2V/3V ppm/°Ccoefficient 0mA≤IVREF+≤1mA(2)-40°Cto105°C ±110\nSettlingtimeofIVREF+=0.5mA,REF2_5V =0,tREFON internalreference 3.6V 30 µsREFON=0to1voltage(3)\nIVREF+=0.5mA, ADC10SR =0 1\nREF2_5V =0,2.2VREFON=1, ADC10SR =1 2.5\nREFBURST =1 SettlingtimeoftREFBURST µsreference buffer(3)IVREF+=0.5mA, ADC10SR =0 2\nREF2_5V =1,3VREFON=1, ADC10SR =1 4.5\nREFBURST =1\n(1)Thecapacitance appliedtotheinternalbufferoperational amplifier, ifswitched toterminalP2.4/TA2/A4/V REF+/VeREF+(REFOUT =1),\nmustbelimited;otherwise, thereference buffermaybecomeunstable.\n(2)Calculated usingtheboxmethod:((MAX(V REF(T))--MIN(VREF(T)))/MIN(VREF(T))/(TMAX-TMIN)\n(3)Thecondition isthattheerrorinaconversion startedaftertREFONortRefBufislessthan±0.5LSB.\n44SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\n10-BitADC,External Reference(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINMAXUNIT\nVeREF+>VeREF-,1.4VCCSREF1=1,SREF0=0 Positiveexternalreference inputVeREF+ Vvoltagerange(2)VeREF-≤VeREF+≤(VCC-0.15V),1.4 3SREF1=1,SREF0=1(3)\nNegative externalreference inputVeREF- VeREF+>VeREF- 01.2Vvoltagerange(4)\nDifferential externalreference\nΔVeREF inputvoltagerange VeREF+>VeREF-(5)1.4VCCV\nΔVeREF=VeREF+-VeREF-\n0V≤VeREF+≤VCC,±1SREF1=1,SREF0=0\nIVeREF+ StaticinputcurrentintoVeREF+ 2.2V/3V µA\n0V≤VeREF+≤VCC-0.15V≤3V,0SREF1=1,SREF0=1(3)\nIVeREF- StaticinputcurrentintoVeREF- 0V≤VeREF-≤VCC 2.2V/3V ±1µA\n(1)Theexternalreference isusedduringconversion tochargeanddischarge thecapacitance array.Theinputcapacitance, CI,isalsothe\ndynamicloadforanexternalreference duringconversion. Thedynamicimpedance ofthereference supplyshouldfollowthe\nrecommendations onanalog-source impedance toallowthechargetosettlefor10-bitaccuracy.\n(2)Theaccuracy limitstheminimum positiveexternalreference voltage.Lowerreference voltagelevelsmaybeappliedwithreduced\naccuracy requirements.\n(3)Underthiscondition, theexternalreference isinternally buffered. Thereference bufferisactiveandrequiresthereference buffersupply\ncurrentIREFB.Thecurrentconsumption canbelimitedtothesampleandconversion periodwithREBURST =1.\n(4)Theaccuracy limitsthemaximum negativeexternalreference voltage.Higherreference voltagelevelsmaybeappliedwithreduced\naccuracy requirements.\n(5)Theaccuracy limitstheminimum externaldifferential reference voltage.Lowerdifferential reference voltagelevelsmaybeappliedwith\nreducedaccuracy requirements.\n10-BitADC,TimingParameters\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nADC10SR =0 0.45 6.3 ADC10inputclock Forspecified performance offADC10CLK 2.2V/3V MHzfrequency ADC10linearityparameters ADC10SR =1 0.45 1.5\nADC10built-inoscillator ADC10DIVx =0,ADC10SSELx =0,fADC10OSC 2.2V/3V3.7 6.3MHzfrequency fADC10CLK =fADC10OSC\nADC10built-inoscillator, ADC10SSELx =0,2.2V/3V2.06 3.51fADC10CLK =fADC10OSCtCONVERT Conversion time µs\nfADC10CLK fromACLK,MCLKorSMCLK, 13×ADC10DIVx ×\nADC10SSELx ≠0 1/fADC10CLK\nTurnonsettlingtimeoftADC10ON See(1)100nstheADC\n(1)Thecondition isthattheerrorinaconversion startedaftertADC10ONislessthan±0.5LSB.Thereference andinputsignalarealready\nsettled.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 45\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\n10-BitADC,Linearity Parameters\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nEIIntegrallinearityerror 2.2V/3V ±1LSB\nEDDifferential linearityerror 2.2V/3V ±1LSB\nEOOffseterror Sourceimpedance RS<100Ω 2.2V/3V ±1LSB\nSREFx=010,unbuffered externalreference,2.2V ±1.1 ±2VeREF+=1.5V\nSREFx=010,unbuffered externalreference,3V ±1.1 ±2VeREF+=2.5V\nEGGainerror LSB\nSREFx=011,bufferedexternalreference(1),2.2V ±1.1 ±4VeREF+=1.5V\nSREFx=011,bufferedexternalreference(1),3V ±1.1 ±3VeREF+=2.5V\nSREFx=010,unbuffered externalreference,2.2V ±2±5VeREF+=1.5V\nSREFx=010,unbuffered externalreference,3V ±2±5VeREF+=2.5V\nETTotalunadjusted error LSB\nSREFx=011,bufferedexternalreference(1),2.2V ±2±7VeREF+=1.5V\nSREFx=011,bufferedexternalreference(1),3V ±2±6VeREF+=2.5V\n(1)Thereference bufferoffsetaddstothegainandtotalunadjusted error.\n10-BitADC,Temperature SensorandBuilt-InVMID(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\n2.2V 40120 Temperature sensorsupply REFON=0,INCHx=0Ah,ISENSOR µAcurrent(1)ADC10ON =1,TA=25°C 3V 60160\nTCSENSOR ADC10ON =1,INCHx=0Ah(2)2.2V/3V 3.55 mV/°C\nVOffset,Sensor Sensoroffsetvoltage ADC10ON =1,INCHx=0Ah(2)-100 +100mV\nTemperature sensorvoltageat126513651465TA=105°C(Tversiononly)\nTemperature sensorvoltageatTA=85°C 119512951395 VSENSOR Sensoroutputvoltage(3)2.2V/3V mV\nTemperature sensorvoltageatTA=25°C 98510851185\nTemperature sensorvoltageatTA=0°C 8959951095\nSampletimerequiredifADC10ON =1,INCHx=0Ah,tSENSOR(sample) 2.2V/3V30 µschannel10isselected(4)Errorofconversion result≤1LSB\n2.2V N/A(4)CurrentintodivideratIVMID ADC10ON =1,INCHx=0Bh µAchannel11(4)3V N/A(4)\n2.2V1.06 1.11.14 ADC10ON =1,INCHx=0Bh,VMID VCCdivideratchannel11 VVMID≈0.5×VCC 3V 1.46 1.51.54\n2.2V1400 SampletimerequiredifADC10ON =1,INCHx=0Bh,tVMID(sample) nschannel11isselected(5)Errorofconversion result≤1LSB 3V1220\n(1)ThesensorcurrentISENSORisconsumed if(ADC10ON =1andREFON=1)or(ADC10ON =1andINCH=0Ahandsamplesignalis\nhigh).WhenREFON=1,ISENSORisincludedinIREF+.WhenREFON=0,ISENSORappliesduringconversion ofthetemperature sensor\ninput(INCH=0Ah).\n(2)Thefollowing formulacanbeusedtocalculate thetemperature sensoroutputvoltage:\nVSensor,typ=TCSensor(273+T[°C])+VOffset,sensor [mV]or\nVSensor,typ=TCSensorT[°C]+VSensor(TA=0°C)[mV]\n(3)Resultsbasedoncharacterization and/orproduction test,notTCSensororVOffset,sensor .\n(4)Noadditional currentisneeded.TheVMIDisusedduringsampling.\n(5)Theontime,tVMID(on),isincludedinthesampling time,tVMID(sample) ;noadditional ontimeisneeded.\n46SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nMSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nFlashMemory\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nVCC(PGM/ERASE) Programanderasesupplyvoltage 2.2 3.6V\nfFTG Flashtiminggenerator frequency 257 476kHz\nIPGM SupplycurrentfromVCCduringprogram 2.2V/3.6V 15mA\nIERASE SupplycurrentfromVCCduringerase 2.2V/3.6V 17mA\ntCPT Cumulative programtime(1)2.2V/3.6V 10ms\ntCMErase Cumulative masserasetime 2.2V/3.6V20 ms\nProgram/erase endurance 104105cycles\ntRetention Dataretention duration TJ=25°C 100 years\ntWord Wordorbyteprogramtime See(2)30 tFTG\ntBlock,0 BlockprogramtimeforfirstbyteorwordSee(2)25 tFTG\nBlockprogramtimeforeachadditionaltBlock,1-63 See(2)18 tFTGbyteorword\ntBlock,End Blockprogramend-sequence waittimeSee(2)6 tFTG\ntMassErase Masserasetime See(2)10593 tFTG\ntSegErase Segment erasetime See(2)4819 tFTG\n(1)Thecumulative programtimemustnotbeexceeded whenwritingtoa64-byteflashblock.Thisparameter appliestoallprogramming\nmethods: individual word/byte writeandblockwritemodes.\n(2)Thesevaluesarehardwired intotheflashcontroller \'sstatemachine(tFTG=1/fFTG).\nRAM\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS MINMAXUNIT\nV(RAMh) RAMretention supplyvoltage(1)CPUhalted 1.6 V\n(1)Thisparameter definestheminimum supplyvoltageVCCwhenthedatainRAMremainsunchanged. Noprogramexecution should\nhappenduringthissupplyvoltagecondition.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 47\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nJTAGandSpy-Bi-Wire Interface\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS VCC MINTYPMAXUNIT\nfSBW Spy-Bi-Wire inputfrequency 2.2V/3V 0 20MHz\ntSBW,Low Spy-Bi-Wire lowclockpulselength 2.2V/3V0.025 15µs\nSpy-Bi-Wire enabletimetSBW,En 2.2V/3V 1µs(TESThightoacceptance offirstclockedge(1))\ntSBW,Ret Spy-Bi-Wire returntonormaloperation time 2.2V/3V 15 100µs\n2.2V 0 5MHz\nfTCK TCKinputfrequency(2)\n3V 0 10MHz\nRInternal Internalpulldown resistance onTEST 2.2V/3V 256090kΩ\n(1)Toolsaccessing theSpy-Bi-Wire interfaceneedtowaitforthemaximum tSBW,EntimeafterpullingtheTEST/SBWCLK pinhighbefore\napplyingthefirstSBWCLK clockedge.\n(2)fTCKmayberestricted tomeetthetimingrequirements ofthemoduleselected.\nJTAGFuse(1)\noverrecommended rangesofsupplyvoltageandoperating free-airtemperature (unlessotherwise noted)\nPARAMETER TESTCONDITIONS MINMAXUNIT\nVCC(FB) Supplyvoltageduringfuse-blow condition TA=25°C 2.5 V\nVFB VoltagelevelonTESTforfuseblow 67V\nIFB SupplycurrentintoTESTduringfuseblow 100mA\ntFB Timetoblowfuse 1ms\n(1)Oncethefuseisblown,nofurtheraccesstotheJTAG/Test andemulation featuresispossible, andtheJTAGblockisswitched to\nbypassmode.\n48SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDirection\n0: Input\n1: Output\nP1SEL.0P1DIR.0\nP1IN.0\nP1IRQ.0DEN\nModule X INADC10CLK\nP1OUT.0\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.0\nP1IES.0P1IFG.xP1IE.xDVSS\nDVCCP1REN.0Pad Logic\n1\n10\n0110\nP1.0/TACLK/\nADC10CLK/CAOUT10\nfrom\nComparatorP1SEL2.0\nBus\nKeeper\nEN MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nAPPLICATION INFORMATION\nPortP1PinSchematic: P1.0,Input/Output WithSchmittTrigger\nTable18.PortP1(P1.0)PinFunctions\nCONTROL BITS/SIGNALS\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x P1SEL2.x\nP1.0(I/O) I:0,O:1 0 0\nTimer0_A3.TACLK, Timer1_A2.TACLK 0 1 0P1.0/TACLK/0ADC10CLK/CAOUTADC10CLK 1 1 0\nCAOUT 1 1 1\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 49\nDirection\n0: Input\n1: Output\nP1SEL.xP1DIR.x\nP1IN.x\nP1IRQ.xModule X INTimer0_A3\noutput\nP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xDVSS\nDVCCP1REN.xPad Logic\n1\n10\n0110\nBus\nKeeper\nENP1.1/TA0_0/TA0_1\nP1.2/TA1_0\nP1.3/TA2_0\nDENMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP1PinSchematic: P1.1toP1.3,Input/Output WithSchmittTrigger\nTable19.PortP1(P1.1toP1.3)PinFunctions\nCONTROL BITS/SIGNALS\nPINNAME(P1.x) x FUNCTION\nP1DIR.x P1SEL.x P1SEL2.x\nP1.1(I/O) I:0;O:1 0 0\nP1.1/TA0.0/TA1.0 1Timer0_A3.CCI0A, Timer1_A2.CCI0A 0 1 0\nTimer0_A3.TA0 1 1 0\nP1.2(I/O) I:0;O:1 0 0\nP1.2/TA0.1 2Timer0_A3.CCI1A 0 1 0\nTimer0_A3.TA1 1 1 0\nP1.3(I/O) I:0;O:1 0 0\nP1.3/TA0.2 3Timer0_A3.CCI2A 0 1 0\nTimer0_A3.TA2 1 1 0\n50SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nTo JTAG\nFrom JTAGDirection\n0: Input\n1: Output\nP1SEL.4P1DIR.4\nP1IN.4\nP1IRQ.4Module X INSMCLK\nP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xDVSS\nDVCCP1REN.4 Pad Logic\n1\n10\n0110\nBus\nKeeper\nENP1.4/SMCLK/TCK\nDEN MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP1PinSchematic: P1.4\nTable20.PortP1(P1.4)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P1.x) x FUNCTIONP1SEL.xP1DIR.x JTAGModeP1SEL2.x=0\nP1.4(I/O) I:0;O:1 0 0\nP1.4/SMCLK/TCK 4SMCLK 1 1 0\nTCK(2)X X 1\n(1)X=Don\'tcare\n(2)InJTAGmode,theinternalpullup/pulldown resistorsaredisabled.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 51\nTo JTAG\nFrom JTAGDirection\n0: Input\n1: Output\nP1SEL.xP1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X InModule X Out\nP1OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xDVSS\nDVCCP1REN.x Pad Logic\n1\n10\n0110\nBus\nKeeper\nENP1.5/TA0.0/TMS\nP1.6/TA0.1/TCLK\nP1.7/TA0.2/TDO/TDIMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP1PinSchematic: P1.5toP1.7\nTable21.PortP1(P1.5toP1.7)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P1.x) x FUNCTION P1SEL.xP1DIR.x JTAGModeP1SEL2.x=0\nP1.5(I/O) I:0;O:1 0 0\nP1.5/TA0.0/TMS 5Timer0_A3.TA0 1 1 0\nTMS(2)X X 1\nP1.6(I/O) I:0;O:1 0 0\nP1.6/TA0.1/TDI/TCLK 6Timer0_A3.TA1 1 1 0\nTDI/TCLK(2)X X 1\nP1.6(I/O) I:0;O:1 0 0\nP1.7/TA0.2/TDO/TDI 7Timer0_A3.TA2 1 1 0\nTDO/TDI(2)X X 1\n(1)X=Don\'tcare\n(2)InJTAGmode,theinternalpullup/pulldown resistorsaredisabled.\n52SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nP2.0/ACLK/A0/CA2\nP2.1/TAINCLK/\nSMCLK/A1/CA3Direction\n0: Input\n1: Output\nP2SEL.xP2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X INModule X OUTP2OUT.x\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xDVSS\nDVCCP2REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nENCAPD.xFrom\nComparator_ATo\nComparator_AINCHx = yTo ADC10\nADC10AE0.y MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP2PinSchematic: P2.0andP2.1,Input/Output WithSchmittTrigger\nTable22.PortP2(P2.0andP2.1)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTIONP2SEL.xADC10AE0.y CAPD.x P2DIR.xP2SEL2.x =0\nP2.0(I/O) 0 0 I:0;O:1 0\nACLK 0 0 1 1\nP2.0/ACLK/A0/CA2 0\nA0 1 0 X X\nCA2 0 1 X X\nP2.1(I/O) 0 0 I:0;O:1 0\nTimer0_A3.TAINCLK, Timer1_A2.TAINCLK 0 0 0 1\nP2.1/TAINCLK/1SMCLK 0 0 1 1SMCLK/A1/CA3\nA1 1 0 X X\nCA3 0 1 X X\n(1)X=Don\'tcare\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 53\nP2.2/TA0.0/A2/CA4/CAOUTDirection\n0: Input\n1: Output\nP2SEL.2P2DIR.2\nP2IN.2\nP2IRQ.2DEN\nModule X INFrom ComparatorModule output\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xDVSS\nDVCCP2REN.xPad Logic\n1\n10\n0110\nBus\nKeeper\nENCAPD.xFrom Comparator_ATo Comparator_AINCHx = yTo ADC10\nADC10AE0.y\nP2SEL2.2\nP2OUT.210MSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP2PinSchematic: P2.2,Input/Output WithSchmittTrigger\nTable23.PortP2(P2.2)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTION\nADC10AE0.x CAPD.x P2DIR.x P2SEL.x P2SEL2.x\nP2.0(I/O) 0 0 I:0;O:1 0 0\nTimer0_A3.TA0 0 0 1 1 0\nTimer0_A3.CCI0B 0 0 0 1 0\nP2.2/TA0.0/A2/CA4/CAOUT 2\nA2 1 0 X X X\nCA4 0 1 X X X\nCAOUT 0 0 1 1 1\n(1)X=Don\'tcare\n54SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDirection\n0: Input\n1: Output\nP2SEL.xP2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X INModule X OUTP2OUT .x\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xDVSS\nDVCCP2REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nENCAPD.xFrom\nComparator_ATo\nComparator_AINCHx = yTo ADC10\nADC10AE0.yTo/from ADC10\nReference\nP2.3/TA0.1/A3/\nV /Ve /CA0REF− REF−\nP2.4/TA0.2/A4/\nV /Ve /CA1REF+ REF+ MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP2PinSchematic: P2.3andP2.4,Input/Output WithSchmittTrigger\nTable24.PortP2(P2.3andP2.4)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTION P2SEL.xADC10AE0.y CAPD.x P2DIR.xP2SEL2.x =0\nP2.3(I/O) 0 0 I:0;O:1 0\nTimer0_A3.TA1 0 0 1 1 P2.3/TA0.1/A3/3VREF-/VeREF-/CA0 A3/VREF-/VeREF- 1 0 X X\nCA0 0 1 X X\n(1)X=Don\'tcare\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 55\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nTable24.PortP2(P2.3andP2.4)PinFunctions (continued)\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTION P2SEL.xADC10AE0.y CAPD.x P2DIR.xP2SEL2.x =0\nP2.4(I/O) 0 0 I:0;O:1 0\nTimer0_A3.TA2 0 0 1 1 P2.4/TA0.2/A4/4VREF+/VeREF+/CA1A4/VREF+/VeREF+ 1 0 X X\nCA1 0 1 X X\n56SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDirection\n0: Input\n1: Output\nP2SEL.xP2DIR.5\nP2IN.5\nP2IRQ.5DEN\nModule X INModule X OUTP2OUT.5\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.5\nP2IES.5P2IFG.5P2IE.5P2.5/ROSC/CA5DVSS\nDVCCP2REN.x\n1\n10\n1010\nBus\nKeeper\nENDCORTo DCOPad Logic\nFrom ComparatorTo Comparator\nCAPD.x\nin DCO MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP2PinSchematic: P2.5,Input/Output WithSchmittTrigger\nTable25.PortP2(P2.5)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTIONP2SEL.5CAPD.5 DCOR P2DIR.5P2SEL2.x =0\nP2.5(I/O) 0 0 I:0,O:1 0\nROSC 0 1 X X\nP2.5/R OSC/CA5 5\nDVSS 0 0 1 1\nCA5(2)1 0 X X\n(1)X=Don\'tcare\n(2)SettingtheCAPD.xbitdisablestheoutputdriveraswellastheinputtopreventparasiticcrosscurrentswhenapplyinganalogsignals.\nSelecting theCAxinputtothecomparator multiplexer withtheP2CAxbitsautomatically disablestheinputbufferforthatpin,regardless\nofthestateoftheassociated CAPD.xbit.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 57\nDirection\n0: Input\n1: Output\nP2SEL.6P2DIR.6\nP2IN.6\nP2IRQ.6DEN\nModule X INModule X OUTP2OUT.6\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.6\nP2IES.6P2IFG.6P2IE.6DVSS\nDVCCP2REN.6Pad Logic\n1\n10\n1010\nBus\nKeeper\nENP2SEL.7\nP2.6/XIN/CA610\nLFXT1CLKP2.7/XOUT/CA7 LFXT1 offBCSCTL3.LFXT1Sx = 11\nFrom\nComparatorTo Comparator\nCAPD.6MSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP2PinSchematic: P2.6,Input/Output WithSchmittTrigger\nTable26.PortP2(P2.6)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTION P2SEL.6CAPD.6 P2DIR.6P2SEL2.x =0\nP2.6(I/O) 0 I:0;O:1 0\nP2.6/XIN/CA6 6XIN(default) X 1 1\nCA6(2)1 X 0\n(1)X=Don\'tcare\n(2)SettingtheCAPD.xbitdisablestheoutputdriveraswellastheinputtopreventparasiticcrosscurrentswhenapplyinganalogsignals.\nSelecting theCAxinputtothecomparator multiplexer withtheP2CAxbitsautomatically disablestheinputbufferforthatpin,regardless\nofthestateoftheassociated CAPD.xbit.\n58SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDirection\n0: Input\n1: Output\nP2SEL.7P2DIR.7\nP2IN.7\nP2IRQ.7DEN\nModule X INModule X OUTP2OUT.7\nInterrupt\nEdge SelectQEN\nSet\nP2SEL.7\nP2IES.7P2IFG.7P2IE.7DVSS\nDVCCPad Logic\n1\n10\n1010\nBus\nKeeper\nENP2.7/XOUT/CA710\nLFXT1CLKP2.6/XIN/CA6\nLFXT1 offBCSCTL3.LFXT1Sx = 11\nFrom P2.6/XIN\nFrom\nComparatorTo Comparator\nP2SEL.6\nCAPD.7\nP2REN.7 MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP2PinSchematic: P2.7,Input/Output WithSchmittTrigger\nTable27.PortP2(P2.7)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P2.x) x FUNCTION P2SEL.7CAPD.7 P2DIR.7P2SEL2.x =0\nP2.7(I/O) 0 I:0,O:1 0\nP2.7/XOUT/CA7 7XOUT(default) X 1 1\nCA7(2)1 X 0\n(1)X=Don\'tcare\n(2)SettingtheCAPD.xbitdisablestheoutputdriveraswellastheinputtopreventparasiticcrosscurrentswhenapplyinganalogsignals.\nSelecting theCAxinputtothecomparator multiplexer withtheP2CAxbitsautomatically disablestheinputbufferforthatpin,regardless\nofthestateoftheassociated CAPD.xbit.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 59\nP3.0/UCB0STE/\nUCA0CLK/A5Direction\n0: Input\n1: Output\nP3SEL.xP3DIR.x\nP3IN.xModule X OUTP3OUT.xDVSS\nDVCCP3REN.xPad Logic\n1\n10\n1010\nBus\nKeeper\nENINCHx = yTo ADC10\nADC10AE0.y\nModule\ndirectionMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP3PinSchematic: P3.0,Input/Output WithSchmittTrigger\nTable28.PortP3(P3.0)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P3.x) x FUNCTIONP3SEL.xADC10AE0.y P3DIR.xP3SEL2.x =0\nP3.0(I/O) 0 I:0;O:1 0\nP3.0/UCB0STE/0UCB0STE/UCA0CLK(2)0 X 1UCA0CLK/A5\nA5(2)1 X X\n(1)X=Don\'tcare\n(2)Thepindirectioniscontrolled bytheUSCImodule.\n60SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nDirection\n0: Input\n1: Output\nP3SEL.xP3DIR.x\nP3IN.x\nDEN\nModule X INModule X OUTP3OUT.xDVSS\nDVCCPad Logic\n1\n10\n1010\nP3.1/UCB0SIMO/UCB0SDA\nP3.2/UCB0SOMI/UCB0SCL\nP3.3/UCB0CLK/UCA0STE\nP3.4/UCA0TXD/UCA0SIMO\nP3.5/UCA0RXD/UCA0SOMIP3REN.x\nModule\ndirection\nBus\nKeeper\nEN MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nPortP3PinSchematic: P3.1toP3.5,Input/Output WithSchmittTrigger\nTable29.PortP3(P3.1toP3.5)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P3.x) x FUNCTION\nP3DIR.x P3SEL.x\nP3.1(I/O) I:0;O:1 0P3.1/UCB0SIMO/1UCB0SDA UCB0SIMO/UCB0SDA(2)(3)X 1\nP3.2(I/O) I:0;O:1 0 P3.2/UCB0SOMI/2UCB0SCLUCB0SOMI/UCB0SCL(2)(3)X 1\nP3.3(I/O) I:0;O:1 0P3.3/UCB0CLK/3UCA0STE UCB0CLK/UCA0STE(2)X 1\nP3.4(I/O) I:0;O:1 0P3.4/UCA0TXD/4UCA0SIMOUCA0TXD/UCA0SIMO(2)X 1\nP3.5(I/O) I:0;O:1 0 P3.5/UCA0RXD/5UCA0SOMIUCA0RXD/UCA0SOMI(2)X 1\n(1)X=Don\'tcare\n(2)Thepindirectioniscontrolled bytheUSCImodule.\n(3)IftheI2Cfunctionality isselected, theoutputdrivesonlythelogical0toVSSlevel.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 61\nP3.6/TA0_1/A6\nP3.7/TA1_1/A7Direction\n0: Input\n1: Output\nP3SEL.xP3DIR.x\nP3IN.xModule X OUTP3OUT.xDVSS\nDVCCP3REN.xPad Logic\n10\n1010\nBus\nKeeper\nENINCHx = yTo ADC10\nADC10AE0.yMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nPortP3PinSchematic: P3.6andP3.7,Input/Output WithSchmittTrigger\nTable30.PortP3(P3.6andP3.7)PinFunctions\nCONTROL BITS/SIGNALS(1)\nPINNAME(P3.x) x FUNCTION\nADC10AE0.y P3DIR.x P3SEL.x\nP3.6(I/O) 0 I:0;O:1 0\nTimer1_A2.TA0 0 1 1\nP3.6/TA1.0/A6 6\nTimer1_A2.CCI0B 0 0 1\nA6 1 X X\nP3.7(I/O) 0 I:0;O:1 0\nTimer1_A2.TA1 0 1 1\nP3.7/TA1.1/A7 7\nTimer1_A2.CCI1A 0 0 1\nA7 1 X X\n(1)X=Don\'tcare\n62SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nTime TMS Goes Low After POR\nTMS\nITF\nITEST MSP430F21x2\nwww.ti.com SLAS578J –NOVEMBER 2007–REVISED JANUARY 2012\nJTAGFuseCheckMode\nMSP430devicesthathavethefuseontheTESTterminalhaveafusecheckmodethatteststhecontinuity ofthe\nfusethefirsttimetheJTAGportisaccessed afterapower-on reset(POR).Whenactivated, afusecheck\ncurrent,ITF,of1mAat3V,2.5mAat5VcanflowfromtheTESTpintogroundifthefuseisnotburned.Care\nmustbetakentoavoidaccidentally activating thefusecheckmodeandincreasing overallsystempower\nconsumption.\nWhentheTESTpinisagaintakenlowafteratestorprogramming session,thefusecheckmodeandsense\ncurrentsareterminated.\nActivation ofthefusecheckmodeoccurswiththefirstnegativeedgeontheTMSpinafterpoweruporifTMSis\nbeingheldlowduringpowerup.ThesecondpositiveedgeontheTMSpindeactivates thefusecheckmode.\nAfterdeactivation, thefusecheckmoderemainsinactiveuntilanotherPORoccurs.AftereachPORthefuse\ncheckmodehasthepotentialtobeactivated.\nThefusecheckcurrentflowsonlywhenthefusecheckmodeisactiveandtheTMSpinisinalowstate(see\nFigure31).Therefore, theadditional currentflowcanbeprevented byholdingtheTMSpinhigh(default\ncondition).\nFigure31.FuseCheckModeCurrent\nNOTE\nTheCODEandRAMdataprotection isensurediftheJTAGfuseisblownandthe256-bit\nbootloader accesskeyisused.Also,seetheBootstrap Loadersectionformore\ninformation.\nCopyright ©2007–2012,TexasInstruments Incorporated SubmitDocumentation Feedback 63\nMSP430F21x2\nSLAS578J –NOVEMBER 2007–REVISED JANUARY 2012 www.ti.com\nREVISION HISTORY\nLITERATURESUMMARYNUMBER\nSLAS578 ProductPreviewdatasheetrelease\nSLAS578A Production Datadatasheetrelease\nCorrected timerpinnamesthroughout: TA0_0changedtoTA0.0,TA0_1changedtoTA1.0,TA1_0changedtoTA0.1,SLAS578BTA2_0changedtoTA0.2,TA1_1changedtoTA1.1\nAddeddevelopment toolinformation (page2).\nCorrected TAG_ADC10_1 valuefrom0x10to0x08(page14).\nSLAS578C\nCorrected alladdressoffsetsinLabelsUsedByTheADCCalibration Tagstable(page14).\nChanged JTAGfusecheckmodesection(page73).\nCorrected parametric valuesinactivemodesupplycurrent(intoVCC)excluding externalcurrenttable(page20).\nSLAS578D Corrected parametric valuesandtemperature rangesinlow-power modesupplycurrents(intoVCC)excluding external\ncurrenttable(page22).\nSLAS578E Corrected TAx.ypinnamesonRHBpinoutdrawing(page3).\nChanged TDI/TCLK toTESTinNote2ofabsolutemaximum ratingstable(page19).\nSLAS578F Changed lowerlimitofStoragetemperature, Programmed devicefrom-40°Cto-55°Cinabsolutemaximum ratingstable\n(page19).\nIntheLabelsUsedByTheADCCalibration Tagstable,changedtheAddressOffsetofCAL_ADC_15T30 from0x0006to\n0x0008andtheAddressOffsetofCAL_ADC_15VREF_FACTOR from0x0005to0x0006(page14).\nChanged TDI/TCLK toTESTintheParameter description forIFBintheJTAGfusetable(page52).\nUpdatedPortP1pinschematic: P1.0,input/output withSchmitttrigger(page53).\nUpdatedPortP1pinschematic: P1.1toP1.3,input/output withSchmitttrigger(page54).\nUpdatedPortP1(P1.1toP1.3)pinfunctions table(page54).\nSLAS578GRemoved Timer0_A3.CCU0B rowfromPortP1(P1.5toP1.7)pinfunctions table(page56).\nUpdatedPortP3pinschematic: P3.1toP3.5,input/output withSchmitttrigger(page69).\nRemoved P3SEL2.x =0fromPortP3(P3.1toP3.5)pinfunctions tableheaderrow(page69).\nRemoved P3SEL2=0fromPortP3(P3.6andP3.7)pinfunctions tableheaderrow(page70).\nRemoved JTAGpins:TMS,TCK,TDI/TCLK, TDO/TDI, input/output withSchmitttrigger(page71).\nUpdatedJTAGfusecheckmodesection(page72).\nCorrected schematic drawings forPort1andPort2(pages54,55,56,59,61)\nSLAS578H\nAddinformation forRTVpackageoptions\nSLAS578I Changed Storagetemperature rangelimitinAbsolute Maximum Ratings\nSLAS578J Changed note(4)on10-BitADC,PowerSupplyandInputRangeConditions .\n64SubmitDocumentation Feedback Copyright ©2007–2012,TexasInstruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2112IPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2112\nMSP430F2112IPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2112\nMSP430F2112IRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2112\nMSP430F2112IRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2112\nMSP430F2112TPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2112T\nMSP430F2112TPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2112T\nMSP430F2112TRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2112T\nMSP430F2112TRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2112T\nMSP430F2122IPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2122\nMSP430F2122IPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2122\nMSP430F2122IRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2122\nMSP430F2122IRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2122\nMSP430F2122TPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2122T\nMSP430F2122TPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2122T\nMSP430F2122TRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2122T\nMSP430F2122TRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2122T\nMSP430F2122TRTVT ACTIVE WQFN RTV 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2122T\nMSP430F2132IPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2132\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F2132IPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 M430F2132\nMSP430F2132IRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2132\nMSP430F2132IRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2132\nMSP430F2132IRTVT ACTIVE WQFN RTV 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 MSP430\nF2132\nMSP430F2132TPW ACTIVE TSSOP PW2850RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2132T\nMSP430F2132TPWR ACTIVE TSSOP PW282000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 430F2132T\nMSP430F2132TRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2132T\nMSP430F2132TRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 105 MSP430\nF2132T\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 3 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF MSP430F2132 :\n•Enhanced Product: MSP430F2132-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430F2112IPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2112IRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2112IRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2112TPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2112TRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2112TRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2122IPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2122IRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2122IRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2122TPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2122TRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2122TRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2122TRTVT WQFN RTV32250 180.0 12.4 5.35.31.58.012.0 Q2\nMSP430F2132IPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2132IRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2132IRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430F2132IRTVT WQFN RTV32250 180.0 12.4 5.35.31.58.012.0 Q2\nMSP430F2132TPWR TSSOP PW282000 330.0 16.4 6.910.21.812.016.0 Q1\nMSP430F2132TRHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nMSP430F2132TRHBT VQFN RHB 32250 180.0 12.4 5.35.31.18.012.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430F2112IPWR TSSOP PW 282000 356.0 356.0 35.0\nMSP430F2112IRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2112IRHBT VQFN RHB 32250 210.0 185.0 35.0\nMSP430F2112TPWR TSSOP PW 282000 356.0 356.0 35.0\nMSP430F2112TRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2112TRHBT VQFN RHB 32250 210.0 185.0 35.0\nMSP430F2122IPWR TSSOP PW 282000 356.0 356.0 35.0\nMSP430F2122IRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2122IRHBT VQFN RHB 32250 210.0 185.0 35.0\nMSP430F2122TPWR TSSOP PW 282000 356.0 356.0 35.0\nMSP430F2122TRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2122TRHBT VQFN RHB 32250 210.0 185.0 35.0\nMSP430F2122TRTVT WQFN RTV 32250 210.0 185.0 35.0\nMSP430F2132IPWR TSSOP PW 282000 356.0 356.0 35.0\nMSP430F2132IRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2132IRHBT VQFN RHB 32250 210.0 185.0 35.0\nMSP430F2132IRTVT WQFN RTV 32250 210.0 185.0 35.0\nMSP430F2132TPWR TSSOP PW 282000 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430F2132TRHBR VQFN RHB 323000 367.0 367.0 35.0\nMSP430F2132TRHBT VQFN RHB 32250 210.0 185.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nMSP430F2112IPW PW TSSOP 28 50 530 10.2 3600 3.5\nMSP430F2112TPW PW TSSOP 28 50 530 10.2 3600 3.5\nMSP430F2122IPW PW TSSOP 28 50 530 10.2 3600 3.5\nMSP430F2122TPW PW TSSOP 28 50 530 10.2 3600 3.5\nMSP430F2132IPW PW TSSOP 28 50 530 10.2 3600 3.5\nMSP430F2132TPW PW TSSOP 28 50 530 10.2 3600 3.5\nPack Materials-Page 5\n\nwww.ti.comPACKAGE OUTLINE\nC\n32X 0.30\n0.183.45 0.1\n32X 0.50.30.80.7\n(DIM A) TYP0.050.00\n28X 0.5\n2X\n3.52X 3.5A5.154.85 B\n5.154.85\n(0.2) TYPWQFN - 0.8 mm max height RTV0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4225196/A   08/2019SIDE WALL LEAD \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n1817\n249 16\n32 25(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CEXPOSEDTHERMAL PAD\n33SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.475)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND32X (0.24)32X (0.6)\n(0.2) TYP\nVIA28X (0.5)\n(4.8)\n(4.8)(1.475)(3.45)\n(R0.05)\nTYPWQFN - 0.8 mm max height RTV0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4225196/A   08/2019SYMM\n1\n8\n9 16172425 32\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:18X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.33\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n32X (0.6)\n32X (0.24)\n28X (0.5)\n(4.8)(4.8)4X ( 1.49)\n(0.845)(0.845) (R0.05) TYPWQFN - 0.8 mm max height RTV0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4225196/A   08/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  33\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 33:\n75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n8\n9 16172425 32\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHB 32\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.5 mm pitch\n4224745/A\nwww.ti.comPACKAGE OUTLINE\nC\n32X 0.3\n0.23.45 0.1\n32X 0.50.31 MAX\n(0.2) TYP0.050.00\n28X 0.5\n2X\n3.52X 3.5A5.14.9 B\n5.14.9(0.1)VQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n1817\n249 16\n32 25\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CEXPOSEDTHERMAL PAD\n33SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nSEE SIDE WALL\nDETAIL20.000SIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.475)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND32X (0.25)32X (0.6)\n(0.2) TYP\nVIA28X (0.5)\n(4.8)\n(4.8)(1.475)(3.45)\n(R0.05)\nTYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019SYMM\n1\n8\n9 16172425 32\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:18X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.33\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n32X (0.6)\n32X (0.25)\n28X (0.5)\n(4.8)(4.8)4X ( 1.49)\n(0.845)(0.845) (R0.05) TYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  33\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 33:\n75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n8\n9 16172425 32\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430F2122IPWR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8V to 3.6V
  - Programming Voltage: 2.2V to 3.6V
- **Current Ratings**: 
  - Active Mode: 250 µA at 1 MHz, 2.2V
  - Standby Mode: 0.7 µA
  - Off Mode (RAM Retention): 0.1 µA
- **Power Consumption**: 
  - Active Mode: 250 µA at 1 MHz
  - Standby Mode: 0.7 µA
  - Off Mode: 0.1 µA
- **Operating Temperature Range**: 
  - -40°C to 85°C (standard)
  - -40°C to 105°C (extended version)
- **Package Type**: 
  - 28-Pin TSSOP (PW)
  - 32-Pin QFN (RHB or RTV)
- **Special Features**: 
  - Ultra-low power consumption with multiple low-power modes
  - Integrated 10-bit ADC with internal reference
  - Universal Serial Communication Interface (USCI) supporting UART, SPI, and I2C
  - On-chip comparator and multiple timers
  - Brownout detector
  - Internal digitally controlled oscillator (DCO) with fast wake-up time
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (for TSSOP and QFN packages)

#### Description:
The **MSP430F2122IPWR** is a member of the Texas Instruments MSP430 family of ultra-low-power microcontrollers. It features a 16-bit RISC architecture optimized for low power consumption, making it suitable for battery-operated devices. The microcontroller includes a variety of integrated peripherals, including timers, a 10-bit ADC, and communication interfaces, which enhance its versatility for various applications.

#### Typical Applications:
- **Power Management**: The ultra-low power consumption and multiple low-power modes make it ideal for applications requiring long battery life, such as portable measurement devices.
- **Signal Processing**: The integrated ADC and comparator allow for precise analog signal processing, suitable for sensor applications.
- **Data Acquisition**: The microcontroller can be used in data logging and acquisition systems due to its ADC capabilities and communication interfaces.
- **Embedded Systems**: Its flexibility and low power make it suitable for a wide range of embedded applications, including industrial control, medical devices, and consumer electronics.

This summary provides a comprehensive overview of the MSP430F2122IPWR, highlighting its key specifications, features, and typical applications.