{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646380418508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380418509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:53:38 2022 " "Processing started: Fri Mar  4 16:53:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380418509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380418509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380418509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646380418620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646380418620 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "bus_test.qsys " "Elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646380422458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:43 Progress: Loading bus_test/bus_test.qsys " "2022.03.04.16:53:43 Progress: Loading bus_test/bus_test.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380423811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:43 Progress: Reading input file " "2022.03.04.16:53:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380423900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:43 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.03.04.16:53:43 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380423937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Parameterizing module clk_0 " "2022.03.04.16:53:44 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\] " "2022.03.04.16:53:44 Progress: Adding simple_soma_0 \[simple_soma 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Parameterizing module simple_soma_0 " "2022.03.04.16:53:44 Progress: Parameterizing module simple_soma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\] " "2022.03.04.16:53:44 Progress: Adding simple_synapse_0 \[simple_synapse 1.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Parameterizing module simple_synapse_0 " "2022.03.04.16:53:44 Progress: Parameterizing module simple_synapse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Building connections " "2022.03.04.16:53:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Parameterizing connections " "2022.03.04.16:53:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Validating " "2022.03.04.16:53:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.03.04.16:53:44 Progress: Done reading input file " "2022.03.04.16:53:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH " "Bus_test: Generating bus_test \"bus_test\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_spike and slave simple_synapse_0.s_spike because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_synapse and slave simple_synapse_0.s_synapse because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has address signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master simple_soma_0.m_time and slave simple_synapse_0.s_time because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380424963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\" " "Simple_soma_0: \"bus_test\" instantiated simple_soma \"simple_soma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\" " "Simple_synapse_0: \"bus_test\" instantiated simple_synapse \"simple_synapse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"bus_test\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"bus_test\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\" " "Simple_soma_0_m_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"simple_soma_0_m_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\" " "Simple_synapse_0_s_spike_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"simple_synapse_0_s_spike_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bus_test: Done \"bus_test\" with 9 modules, 11 files " "Bus_test: Done \"bus_test\" with 9 modules, 11 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380425415 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "bus_test.qsys " "Finished elaborating Platform Designer system entity \"bus_test.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646380426089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_soma_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/simple_soma_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma_sm-behavioral " "Found design unit 1: simple_soma_sm-behavioral" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426267 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma_sm " "Found entity 1: simple_soma_sm" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/bus_test.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/bus_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test " "Found entity 1: bus_test" {  } { { "db/ip/bus_test/bus_test.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/bus_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/bus_test/submodules/altera_reset_controller.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/bus_test/submodules/altera_reset_synchronizer.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_0 " "Found entity 1: bus_test_mm_interconnect_0" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_1 " "Found entity 1: bus_test_mm_interconnect_1" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_test_mm_interconnect_2 " "Found entity 1: bus_test_mm_interconnect_2" {  } { { "db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/bus_test_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_soma-behavioral " "Found design unit 1: simple_soma-behavioral" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426271 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_soma " "Found entity 1: simple_soma" {  } { { "db/ip/bus_test/submodules/simple_soma.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/bus_test/submodules/simple_synapse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/bus_test/submodules/simple_synapse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_synapse-behavioral " "Found design unit 1: simple_synapse-behavioral" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426271 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_synapse " "Found entity 1: simple_synapse" {  } { { "db/ip/bus_test/submodules/simple_synapse.vhd" "" { Text "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/simple_synapse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646380426271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_soma_sm " "Elaborating entity \"simple_soma_sm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646380426291 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "temp_TIME simple_soma_sm.vhd(81) " "VHDL Variable Declaration warning at simple_soma_sm.vhd(81): used initial value expression for variable \"temp_TIME\" because variable was never assigned a value" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state simple_soma_sm.vhd(100) " "VHDL Process Statement warning at simple_soma_sm.vhd(100): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_address simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_address\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_write_spike simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_write_spike\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_m0_writedata_spike_time simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_m0_writedata_spike_time\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426292 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "avs_s0_response_synapse simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"avs_s0_response_synapse\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_reg simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"internal_reg\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wait_TIME simple_soma_sm.vhd(75) " "VHDL Process Statement warning at simple_soma_sm.vhd(75): inferring latch(es) for signal or variable \"wait_TIME\", which holds its previous value in one or more paths through the process" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_response_synapse\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_s0_response_synapse\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_response_synapse\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_s0_response_synapse\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[2\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[2\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[3\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[3\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426293 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[4\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[4\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[5\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[5\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[6\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[6\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_writedata_spike_time\[7\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_writedata_spike_time\[7\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_write_spike simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_write_spike\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[0\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[0\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[1\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[1\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[2\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[2\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[3\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[3\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[4\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[4\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[5\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[5\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[6\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[6\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_m0_address\[7\] simple_soma_sm.vhd(75) " "Inferred latch for \"avs_m0_address\[7\]\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_SPIKE simple_soma_sm.vhd(75) " "Inferred latch for \"next_state.STATE_SPIKE\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_WAIT simple_soma_sm.vhd(75) " "Inferred latch for \"next_state.STATE_WAIT\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STATE_IDLE simple_soma_sm.vhd(75) " "Inferred latch for \"next_state.STATE_IDLE\" at simple_soma_sm.vhd(75)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[0\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[0\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[1\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[1\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[2\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[2\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[3\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[3\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[4\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[4\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[5\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[5\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[6\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[6\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[7\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[7\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[8\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[8\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[9\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[9\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426294 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[10\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[10\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[11\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[11\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[12\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[12\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[13\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[13\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[14\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[14\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[15\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[15\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[16\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[16\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[17\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[17\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[18\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[18\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[19\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[19\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[20\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[20\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[21\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[21\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[22\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[22\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[23\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[23\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[24\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[24\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[25\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[25\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[26\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[26\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[27\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[27\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[28\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[28\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[29\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[29\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[30\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[30\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wait_TIME\[31\] simple_soma_sm.vhd(84) " "Inferred latch for \"wait_TIME\[31\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[0\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[1\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426295 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[2\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[3\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[4\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[5\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[6\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[7\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[8\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[8\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[9\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[9\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[10\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[10\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[11\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[11\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[12\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[12\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[13\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[13\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[14\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[14\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[15\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[15\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[16\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[16\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[17\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[17\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[18\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[18\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[19\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[19\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[20\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[20\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[21\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[21\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[22\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[22\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[23\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[23\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[24\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[24\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[25\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[25\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[26\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[26\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[27\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[27\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426296 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[28\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[28\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426297 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[29\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[29\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426297 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[30\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[30\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426297 "|simple_soma_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[31\] simple_soma_sm.vhd(84) " "Inferred latch for \"internal_reg\[31\]\" at simple_soma_sm.vhd(84)" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426297 "|simple_soma_sm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[0\] VCC " "Pin \"avs_m0_address\[0\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[1\] GND " "Pin \"avs_m0_address\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[2\] GND " "Pin \"avs_m0_address\[2\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[3\] GND " "Pin \"avs_m0_address\[3\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[4\] GND " "Pin \"avs_m0_address\[4\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[5\] GND " "Pin \"avs_m0_address\[5\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[6\] GND " "Pin \"avs_m0_address\[6\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_address\[7\] GND " "Pin \"avs_m0_address\[7\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_write_spike VCC " "Pin \"avs_m0_write_spike\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_write_spike"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[0\] VCC " "Pin \"avs_m0_writedata_spike_time\[0\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[1\] GND " "Pin \"avs_m0_writedata_spike_time\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[2\] GND " "Pin \"avs_m0_writedata_spike_time\[2\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[3\] VCC " "Pin \"avs_m0_writedata_spike_time\[3\]\" is stuck at VCC" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[4\] GND " "Pin \"avs_m0_writedata_spike_time\[4\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[5\] GND " "Pin \"avs_m0_writedata_spike_time\[5\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[6\] GND " "Pin \"avs_m0_writedata_spike_time\[6\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_m0_writedata_spike_time\[7\] GND " "Pin \"avs_m0_writedata_spike_time\[7\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_m0_writedata_spike_time[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_response_synapse\[0\] GND " "Pin \"avs_s0_response_synapse\[0\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_s0_response_synapse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avs_s0_response_synapse\[1\] GND " "Pin \"avs_s0_response_synapse\[1\]\" is stuck at GND" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646380426474 "|simple_soma_sm|avs_s0_response_synapse[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646380426474 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646380426476 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test 19 " "Ignored 19 assignments for entity \"bus_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "bus_test_mm_interconnect_2 12 " "Ignored 12 assignments for entity \"bus_test_mm_interconnect_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1646380426478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646380426515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646380426515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[0\] " "No output dependent on input pin \"avs_s0_address\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[1\] " "No output dependent on input pin \"avs_s0_address\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[2\] " "No output dependent on input pin \"avs_s0_address\[2\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[3\] " "No output dependent on input pin \"avs_s0_address\[3\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[4\] " "No output dependent on input pin \"avs_s0_address\[4\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[5\] " "No output dependent on input pin \"avs_s0_address\[5\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[6\] " "No output dependent on input pin \"avs_s0_address\[6\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[7\] " "No output dependent on input pin \"avs_s0_address\[7\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[7\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[7\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[6\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[6\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[5\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[5\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[4\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[4\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[3\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[3\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[2\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[2\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[1\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_writedata_synapse\[0\] " "No output dependent on input pin \"avs_s0_writedata_synapse\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_writedata_synapse[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_write_synapse " "No output dependent on input pin \"avs_s0_write_synapse\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_s0_write_synapse"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_response_spike\[0\] " "No output dependent on input pin \"avs_m0_response_spike\[0\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_m0_response_spike[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_response_spike\[1\] " "No output dependent on input pin \"avs_m0_response_spike\[1\]\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_m0_response_spike[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_m0_waitrequest " "No output dependent on input pin \"avs_m0_waitrequest\"" {  } { { "src/simple_soma_sm.vhd" "" { Text "/home/hws_master/Projects/bus_test/src/simple_soma_sm.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646380426526 "|simple_soma_sm|avs_m0_waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646380426526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646380426527 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646380426527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646380426527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380426531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:53:46 2022 " "Processing ended: Fri Mar  4 16:53:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380426531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380426531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380426531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646380426531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1646380427410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380427410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:53:47 2022 " "Processing started: Fri Mar  4 16:53:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380427410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1646380427410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1646380427411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1646380427424 ""}
{ "Info" "0" "" "Project  = bus_test" {  } {  } 0 0 "Project  = bus_test" 0 0 "Fitter" 0 0 1646380427424 ""}
{ "Info" "0" "" "Revision = bus_test" {  } {  } 0 0 "Revision = bus_test" 0 0 "Fitter" 0 0 1646380427424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1646380427481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646380427481 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus_test 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"bus_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646380427482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646380427498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646380427498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646380427705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646380427714 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646380427732 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1646380427773 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1646380432284 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380432325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646380432326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646380432326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646380432327 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1646380432327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1646380432327 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646380432327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646380432327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1646380432327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646380432327 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380432336 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646380436141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1646380436142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646380436143 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1646380436164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380436479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646380436589 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646380436756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380436757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646380437035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/hws_master/Projects/bus_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646380438630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646380438630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646380438732 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1646380438732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646380438732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380438733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646380439386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646380439406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646380439581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646380439581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646380439946 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646380441008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2296 " "Peak virtual memory: 2296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380441334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:01 2022 " "Processing ended: Fri Mar  4 16:54:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380441334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380441334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380441334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646380441334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1646380442200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380442200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:54:02 2022 " "Processing started: Fri Mar  4 16:54:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380442200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1646380442200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1646380442200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1646380442450 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1646380444591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380444875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:04 2022 " "Processing ended: Fri Mar  4 16:54:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380444875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380444875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380444875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1646380444875 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1646380445513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1646380445791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380445791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:54:05 2022 " "Processing started: Fri Mar  4 16:54:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380445791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646380445791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus_test -c bus_test " "Command: quartus_sta bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646380445791 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646380445806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646380445998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646380445998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380446021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380446021 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/hws_master/Projects/bus_test/db/ip/bus_test/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646380446282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380446283 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1646380446283 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1646380446283 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1646380446283 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1646380446284 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646380446284 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1646380446286 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646380446286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446289 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646380446290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646380446305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646380446701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380446736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1646380446736 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1646380446736 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1646380446736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380446739 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646380446739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646380446853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646380447100 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380447116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1646380447116 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1646380447116 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1646380447116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447118 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646380447119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646380447184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1646380447184 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1646380447184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1646380447184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646380447186 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646380447914 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646380447914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380447924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:07 2022 " "Processing ended: Fri Mar  4 16:54:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380447924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380447924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380447924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646380447924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1646380448804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380448804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:54:08 2022 " "Processing started: Fri Mar  4 16:54:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380448804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646380448804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1646380448804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1646380449074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus_test.vho /home/hws_master/Projects/bus_test/simulation/modelsim/ simulation " "Generated file bus_test.vho in folder \"/home/hws_master/Projects/bus_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1646380449091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380449104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:09 2022 " "Processing ended: Fri Mar  4 16:54:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380449104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380449104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380449104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646380449104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1646380449709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646380453080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380453080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:54:13 2022 " "Processing started: Fri Mar  4 16:54:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380453080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380453080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp bus_test -c bus_test --netlist_type=sgate " "Command: quartus_npp bus_test -c bus_test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380453080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646380453110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380453115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:13 2022 " "Processing ended: Fri Mar  4 16:54:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380453115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380453115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380453115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380453115 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646380496124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646380496125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 16:54:56 2022 " "Processing started: Fri Mar  4 16:54:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646380496125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380496125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp bus_test -c bus_test --netlist_type=sm_process " "Command: quartus_npp bus_test -c bus_test --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380496125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1646380496154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646380496155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 16:54:56 2022 " "Processing ended: Fri Mar  4 16:54:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646380496155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646380496155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646380496155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1646380496155 ""}
