Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Aug 17 19:15:27 2020
| Host             : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command          : report_power -file frodoBD_wrapper_power_routed.rpt -pb frodoBD_wrapper_power_summary_routed.pb -rpx frodoBD_wrapper_power_routed.rpx
| Design           : frodoBD_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.050        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.920        |
| Device Static (W)        | 0.130        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.4         |
| Junction Temperature (C) | 48.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        3 |       --- |             --- |
| Slice Logic              |     0.110 |    19785 |       --- |             --- |
|   LUT as Logic           |     0.107 |     8102 |     17600 |           46.03 |
|   Register               |     0.002 |     8273 |     35200 |           23.50 |
|   CARRY4                 |    <0.001 |      215 |      4400 |            4.89 |
|   LUT as Distributed RAM |    <0.001 |       64 |      6000 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |       10 |     17600 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       62 |      6000 |            1.03 |
|   Others                 |     0.000 |      442 |       --- |             --- |
| Signals                  |     0.205 |    15272 |       --- |             --- |
| Block RAM                |     0.042 |     23.5 |        60 |           39.17 |
| DSPs                     |    <0.001 |       12 |        80 |           15.00 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.130 |          |           |                 |
| Total                    |     2.050 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.396 |       0.387 |      0.009 |
| Vccaux    |       1.800 |     0.009 |       0.000 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.718 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------+-----------------+
| Clock      | Domain                                                     | Constraint (ns) |
+------------+------------------------------------------------------------+-----------------+
| clk_fpga_0 | frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| frodoBD_wrapper              |     1.920 |
|   frodoBD_i                  |     1.920 |
|     axi_gpio_1               |     0.002 |
|       U0                     |     0.002 |
|     axi_gpio_13              |     0.001 |
|       U0                     |     0.001 |
|     axi_gpio_2               |     0.002 |
|       U0                     |     0.002 |
|     axi_gpio_3               |     0.001 |
|       U0                     |     0.001 |
|     axi_gpio_8               |     0.002 |
|       U0                     |     0.002 |
|     axi_interconnect_0       |     0.008 |
|       s00_couplers           |     0.004 |
|       tier2_xbar_0           |     0.001 |
|       tier2_xbar_1           |     0.001 |
|       xbar                   |     0.001 |
|     matrix_as_plus_e_mm_0    |     0.017 |
|       U0                     |     0.017 |
|     matrix_sa_plus_e_mm_ip_0 |     0.015 |
|       U0                     |     0.015 |
|     processing_system7_0     |     1.532 |
|       inst                   |     1.532 |
|     shake128_ip_0            |     0.334 |
|       U0                     |     0.334 |
+------------------------------+-----------+


