{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1520621977083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1520621977084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xlr8_16MHz 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"xlr8_16MHz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520621977169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520621977198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520621977198 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll16_altpll.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1520621977255 ""}  } { { "db/pll16_altpll.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1520621977255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520621977488 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1520621977634 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520621977636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520621977636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1520621977636 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520621977636 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520621977647 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1520621977648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1520621977648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1520621977648 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1520621977648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1520621977648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520621977648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1520621977652 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520621977830 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1520621979298 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1520621979298 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1520621979298 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520621979337 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520621979343 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520621979424 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520621979426 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520621979428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520621979428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1520621979428 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1520621979428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1520621979430 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1520621979436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520621979447 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1520621979468 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1520621979468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1520621979518 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1520621979518 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1520621979520 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500     clk_scki " "  62.500     clk_scki" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500  clk_virtual " "  62.500  clk_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        Clock " "  62.500        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.620  int_osc_clk " "   8.620  int_osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 undefined_altera_flash_read_state_clock " " 125.000 undefined_altera_flash_read_state_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1520621979520 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1520621979520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|heartbeat " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|heartbeat" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT1~output " "Destination node JT1~output" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_pos_write_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_se_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1520621980762 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 5595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout  " "Automatically promoted node xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[0\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[0\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[1\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[1\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[2\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[2\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[3\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[3\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[4\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[4\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[5\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[5\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[6\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[6\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[7\] " "Destination node openxlr8:xb_openxlr8_inst\|xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\|lfsr_data\[7\]" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/rtl/alorium_lfsr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1520621980762 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1520621980762 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 9646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1520621980763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1520621980763 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1520621980763 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1520621980763 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/quartus/xlr8_atmega328clone_16MHz.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520621980763 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1520621981650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520621981869 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520621981880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520621981880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520621981894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520621981911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520621981934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520621982395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1520621982407 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520621982407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520621982722 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1520621982735 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1520621983688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520621983908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520621984985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520621985042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520621993726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520621993726 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1520621995130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520621995341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1520622000561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520622000561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1520622004115 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1520622004115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520622004115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520622004118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.21 " "Total time spent on timing analysis during the Fitter is 6.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1520622004478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520622004541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520622005734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520622005738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520622007293 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1520622007606 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520622009729 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1520622010078 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "50 MAX 10 " "50 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger M13 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at M13" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SCL } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger M12 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at M12" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SDA } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D13 3.3-V LVTTL M11 " "Pin D13 uses I/O standard 3.3-V LVTTL at M11" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D13 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D12 3.3-V LVTTL L11 " "Pin D12 uses I/O standard 3.3-V LVTTL at L11" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D12 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D11 3.3-V LVTTL N10 " "Pin D11 uses I/O standard 3.3-V LVTTL at N10" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D11 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D10 3.3-V LVTTL N9 " "Pin D10 uses I/O standard 3.3-V LVTTL at N9" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D10 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D9 3.3-V LVTTL M9 " "Pin D9 uses I/O standard 3.3-V LVTTL at M9" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D9 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D8 3.3-V LVTTL M8 " "Pin D8 uses I/O standard 3.3-V LVTTL at M8" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D8 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D7 3.3-V LVTTL N7 " "Pin D7 uses I/O standard 3.3-V LVTTL at N7" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D7 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D6 3.3-V LVTTL N8 " "Pin D6 uses I/O standard 3.3-V LVTTL at N8" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D6 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5 3.3-V LVTTL M7 " "Pin D5 uses I/O standard 3.3-V LVTTL at M7" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D4 3.3-V LVTTL N6 " "Pin D4 uses I/O standard 3.3-V LVTTL at N6" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D4 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D3 3.3-V LVTTL N5 " "Pin D3 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D2 3.3-V LVTTL N4 " "Pin D2 uses I/O standard 3.3-V LVTTL at N4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX 3.3-V LVTTL M5 " "Pin TX uses I/O standard 3.3-V LVTTL at M5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { TX } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL M4 " "Pin RX uses I/O standard 3.3-V LVTTL at M4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { RX } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A5 3.3-V LVTTL A4 " "Pin A5 uses I/O standard 3.3-V LVTTL at A4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A4 3.3-V LVTTL B3 " "Pin A4 uses I/O standard 3.3-V LVTTL at B3" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A4 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A3 3.3-V LVTTL B6 " "Pin A3 uses I/O standard 3.3-V LVTTL at B6" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL A7 " "Pin A2 uses I/O standard 3.3-V LVTTL at A7" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL A8 " "Pin A1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL A10 " "Pin A0 uses I/O standard 3.3-V LVTTL at A10" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A0 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[0\] 3.3-V LVTTL A11 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[1\] 3.3-V LVTTL A9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[2\] 3.3-V LVTTL A6 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[3\] 3.3-V LVTTL B5 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[4\] 3.3-V LVTTL B4 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[5\] 3.3-V LVTTL A3 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC7 3.3 V Schmitt Trigger D11 " "Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at D11" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC7 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC6 3.3 V Schmitt Trigger D12 " "Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at D12" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC6 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC5 3.3 V Schmitt Trigger E13 " "Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at E13" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC3 3.3 V Schmitt Trigger C11 " "Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at C11" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC2 3.3 V Schmitt Trigger B13 " "Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at B13" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC1 3.3 V Schmitt Trigger C12 " "Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at C12" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT9 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT7 3.3 V Schmitt Trigger L5 " "Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT7 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT6 3.3 V Schmitt Trigger L4 " "Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT6 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL H6 " "Pin Clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { Clock } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { RESET_N } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 13707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1520622010142 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1520622010142 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A2 " "Pin A2 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A1 " "Pin A1 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "A0 " "Pin A0 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { A0 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[0\] " "Pin DIG_IO_OE\[0\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[1\] " "Pin DIG_IO_OE\[1\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[2\] " "Pin DIG_IO_OE\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[3\] " "Pin DIG_IO_OE\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[4\] " "Pin DIG_IO_OE\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "DIG_IO_OE\[5\] " "Pin DIG_IO_OE\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D13 a permanently enabled " "Pin D13 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D13 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D2 a permanently disabled " "Pin D2 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { D2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[0\] a permanently disabled " "Pin DIG_IO_OE\[0\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[1\] a permanently disabled " "Pin DIG_IO_OE\[1\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[2\] a permanently disabled " "Pin DIG_IO_OE\[2\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[3\] a permanently disabled " "Pin DIG_IO_OE\[3\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[4\] a permanently disabled " "Pin DIG_IO_OE\[4\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[5\] a permanently disabled " "Pin DIG_IO_OE\[5\] has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC7 a permanently disabled " "Pin SOIC7 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC7 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC6 a permanently disabled " "Pin SOIC6 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC6 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC5 a permanently disabled " "Pin SOIC5 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC3 a permanently disabled " "Pin SOIC3 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC2 a permanently disabled " "Pin SOIC2 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC2 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 99 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC1 a permanently disabled " "Pin SOIC1 has a permanently disabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { SOIC1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT9 a permanently enabled " "Pin JT9 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT9 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT7 a permanently enabled " "Pin JT7 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT7 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT6 a permanently enabled " "Pin JT6 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT6 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT5 a permanently enabled " "Pin JT5 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT5 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT3 a permanently enabled " "Pin JT3 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT3 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT1 a permanently enabled " "Pin JT1 has a permanently enabled output enable" {  } { { "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/scratch/cad/tools/altera/17.1/quartus/linux64/pin_planner.ppl" { JT1 } } } { "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/scratch/cad/tools/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Core/extras/rtl/xlr8_alorium_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1520622010145 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1520622010145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/output_files/xlr8_16MHz.fit.smsg " "Generated suppressed messages file /scratch/u/steve/r7107/view_current/trunk/atmega328clone/library/XLR8Build/extras/quartus/output_files/xlr8_16MHz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520622010647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2803 " "Peak virtual memory: 2803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520622012109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 13:00:12 2018 " "Processing ended: Fri Mar  9 13:00:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520622012109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520622012109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520622012109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520622012109 ""}
