# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorInterruptTestbench/processorInterruptTestbench.mdo}
# Loading project processorInterruptTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source" -work work C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v 
# -- Compiling module registerSequencer
# 
# Top level modules:
# 	registerSequencer
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 22:01:54 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:54 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v 
# -- Compiling module busSequencer
# 
# Top level modules:
# 	busSequencer
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v 
# -- Compiling module ccRegisters
# 
# Top level modules:
# 	ccRegisters
# End time: 22:01:55 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:55 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# 
# Top level modules:
# 	aluAMux
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v 
# -- Compiling module debugDecoder
# 
# Top level modules:
# 	debugDecoder
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 22:01:56 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:56 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v 
# -- Compiling module upCounter
# 
# Top level modules:
# 	upCounter
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v 
# -- Compiling module requestGenerator
# 
# Top level modules:
# 	requestGenerator
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v 
# -- Compiling module oneOfEightDecoder
# 
# Top level modules:
# 	oneOfEightDecoder
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v 
# -- Compiling module debugPort
# 
# Top level modules:
# 	debugPort
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInterruptTests.v 
# -- Compiling module processorCoreInterruptTests
# 
# Top level modules:
# 	processorCoreInterruptTests
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source" -work work C:/Users/Duncan/git/ForthCPU/debugPort/source/stopSynchroniser.v 
# -- Compiling module stopSynchroniser
# 
# Top level modules:
# 	stopSynchroniser
# End time: 22:01:57 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:57 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 22:01:58 on Nov 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:58 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 22:01:58 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:58 on Nov 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 22:01:58 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 22:01:58 on Nov 26,2023
# vlog -reportprogress 300 -sv -mfcu "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.sv 
# End time: 22:01:58 on Nov 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInterruptTests 
# Start time: 22:01:58 on Nov 26,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreInterruptTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.register
# Loading work.upCounter
# Loading work.debugDecoder
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
# .main_pane.wave.interior.cs.body.pw.wf
#    1 LDI    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000010
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of register.v was successful.
# Compile of upCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of stopSynchroniser.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 29 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.register
# Loading work.upCounter
# Loading work.debugDecoder
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    1 LDI    [T=   455000] R01, 0100
#    1 DECODE  [T=   555000]
#    1 EXECUTE [T=   655000]
#    1 COMMIT  [T=   755000]
# [T=905000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000010
#    3 LDI    [T=  1255000] R08, 0000
# [T=1256000] FAILED in processorCoreInterruptTests: ADDR expected 0100 != actual 0004
#    3 DECODE  [T=  1355000]
#    3 EXECUTE [T=  1455000]
#    3 COMMIT  [T=  1555000]
# [T=1605000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0102 != actual 0004
#    4 LDI    [T=  1655000] R09, 0001
# [T=1656000] FAILED in processorCoreInterruptTests: ADDR expected 0104 != actual 0004
#    4 DECODE  [T=  1755000]
#    4 EXECUTE [T=  1855000]
#    4 COMMIT  [T=  1955000]
# [T=2005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0106 != actual 0006
#    5 LDI    [T=  2055000] R00, 000a
# [T=2056000] FAILED in processorCoreInterruptTests: ADDR expected 0108 != actual 0006
#    5 DECODE  [T=  2155000]
#    5 EXECUTE [T=  2255000]
#    5 COMMIT  [T=  2355000]
# [T=2405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 010a != actual 0008
#    6 FETCH   [T=  2455000] {010c} :: {c489} ADD RA,RB
# [T=2456000] FAILED in processorCoreInterruptTests: ADDR expected 010c != actual 0008
#    6 DECODE  [T=  2555000]
#    6 EXECUTE [T=  2655000]
#    6 COMMIT  [T=  2755000]
#    7 FETCH   [T=  2855000] {010e} :: {5080} ST (R0),RA
# [T=2856000] FAILED in processorCoreInterruptTests: ADDR expected 010e != actual 000a
#    7 DECODE  [T=  2955000]
#    7 EXECUTE  [T=  3055000]
# [T=3155000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual 000c
# [T=3155000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 0000
#    7 COMMIT  [T=  3155000]
# [T=3205000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual 000c
# [T=3205000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 0000
# [T=3205000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3205000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#    8 FETCH   [T=  3255000] {0110} :: {c489} ADD RA,RB
# [T=3256000] FAILED in processorCoreInterruptTests: ADDR expected 0110 != actual 000c
#    8 DECODE  [T=  3355000]
#    8 EXECUTE [T=  3455000]
#    8 COMMIT  [T=  3555000]
#    9 FETCH   [T=  3655000] {0004} :: {5080} ST (R0),RA
#    9 DECODE  [T=  3755000]
#    9 EXECUTE  [T=  3855000]
# [T=3955000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual 0006
# [T=3955000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
#    9 COMMIT  [T=  3955000]
# [T=4005000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual 0006
# [T=4005000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
# [T=4005000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4005000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   10 FETCH   [T=  4055000] {0006} :: {0400} RETI
#   10 DECODE  [T=  4155000]
#   10 EXECUTE  [T=  4255000]
#   10 COMMIT  [T=  4355000]
# [T=4405000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0006 != actual 0008
#   11 FETCH   [T=  4455000] {0112} :: {5080} ST (R0),RA
# [T=4456000] FAILED in processorCoreInterruptTests: ADDR expected 0112 != actual 0008
#   11 DECODE  [T=  4555000]
#   11 EXECUTE  [T=  4655000]
# [T=4755000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
#   11 COMMIT  [T=  4755000]
# [T=4805000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
# [T=4805000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4805000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   12 FETCH   [T=  4855000] {0114} :: {c489} ADD RA,RB
# [T=4856000] FAILED in processorCoreInterruptTests: ADDR expected 0114 != actual 000a
#   12 DECODE  [T=  4955000]
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of register.v was successful.
# Compile of upCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of stopSynchroniser.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 29 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.register
# Loading work.upCounter
# Loading work.debugDecoder
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    1 LDI    [T=   555000] R01, 0100
#    1 DECODE  [T=   655000]
#    1 EXECUTE [T=   755000]
#    1 COMMIT  [T=   855000]
# [T=1005000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000010
#    3 LDI    [T=  1355000] R08, 0000
# [T=1356000] FAILED in processorCoreInterruptTests: ADDR expected 0100 != actual 0004
#    3 DECODE  [T=  1455000]
#    3 EXECUTE [T=  1555000]
#    3 COMMIT  [T=  1655000]
# [T=1705000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0102 != actual 0000
#    4 LDI    [T=  1755000] R09, 0001
# [T=1756000] FAILED in processorCoreInterruptTests: ADDR expected 0104 != actual 0000
#    4 DECODE  [T=  1855000]
#    4 EXECUTE [T=  1955000]
#    4 COMMIT  [T=  2055000]
# [T=2105000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0106 != actual xxxx
#    5 LDI    [T=  2155000] R00, 000a
# [T=2156000] FAILED in processorCoreInterruptTests: ADDR expected 0108 != actual xxxx
#    5 DECODE  [T=  2255000]
#    5 EXECUTE [T=  2355000]
#    5 COMMIT  [T=  2455000]
# [T=2505000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 010a != actual xxxx
#    6 FETCH   [T=  2555000] {010c} :: {c489} ADD RA,RB
# [T=2556000] FAILED in processorCoreInterruptTests: ADDR expected 010c != actual xxxx
#    6 DECODE  [T=  2655000]
#    6 EXECUTE [T=  2755000]
#    6 COMMIT  [T=  2855000]
#    7 FETCH   [T=  2955000] {010e} :: {5080} ST (R0),RA
# [T=2956000] FAILED in processorCoreInterruptTests: ADDR expected 010e != actual xxxx
#    7 DECODE  [T=  3055000]
#    7 EXECUTE  [T=  3155000]
# [T=3255000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=3255000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 0000
#    7 COMMIT  [T=  3255000]
# [T=3305000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=3305000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 0000
# [T=3305000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3305000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#    8 FETCH   [T=  3355000] {0110} :: {c489} ADD RA,RB
# [T=3356000] FAILED in processorCoreInterruptTests: ADDR expected 0110 != actual xxxx
#    8 DECODE  [T=  3455000]
#    8 EXECUTE [T=  3555000]
#    8 COMMIT  [T=  3655000]
#    9 FETCH   [T=  3755000] {0004} :: {5080} ST (R0),RA
#    9 DECODE  [T=  3855000]
#    9 EXECUTE  [T=  3955000]
# [T=4055000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=4055000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
#    9 COMMIT  [T=  4055000]
# [T=4105000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=4105000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
# [T=4105000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4105000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   10 FETCH   [T=  4155000] {0006} :: {0400} RETI
# [T=4156000] FAILED in processorCoreInterruptTests: ADDR expected 0006 != actual xxxx
#   10 DECODE  [T=  4255000]
#   10 EXECUTE  [T=  4355000]
#   10 COMMIT  [T=  4455000]
# [T=4505000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0006 != actual xxxx
#   11 FETCH   [T=  4555000] {0112} :: {5080} ST (R0),RA
# [T=4556000] FAILED in processorCoreInterruptTests: ADDR expected 0112 != actual xxxx
#   11 DECODE  [T=  4655000]
#   11 EXECUTE  [T=  4755000]
# [T=4855000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=4855000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
#   11 COMMIT  [T=  4855000]
# [T=4905000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 000a != actual xxxx
# [T=4905000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 0000
# [T=4905000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4905000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   12 FETCH   [T=  4955000] {0114} :: {c489} ADD RA,RB
# [T=4956000] FAILED in processorCoreInterruptTests: ADDR expected 0114 != actual xxxx
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of register.v was successful.
# Compile of upCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of stopSynchroniser.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 29 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.register
# Loading work.upCounter
# Loading work.debugDecoder
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    1 LDI    [T=   755000] R01, 0100
# [T=756000] FAILED in processorCoreInterruptTests: ADDR expected 0000 != actual 0002
#    1 DECODE  [T=   855000]
#    1 EXECUTE [T=   955000]
#    1 COMMIT  [T=  1055000]
# [T=1105000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0002 != actual 0004
#    3 LDI    [T=  1555000] R08, 0000
# [T=1556000] FAILED in processorCoreInterruptTests: ADDR expected 0100 != actual 0000
#    3 DECODE  [T=  1655000]
#    3 EXECUTE [T=  1755000]
#    3 COMMIT  [T=  1855000]
# [T=1905000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0102 != actual 0000
#    4 LDI    [T=  1955000] R09, 0001
# [T=1956000] FAILED in processorCoreInterruptTests: ADDR expected 0104 != actual 0000
#    4 DECODE  [T=  2055000]
#    4 EXECUTE [T=  2155000]
#    4 COMMIT  [T=  2255000]
# [T=2305000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0106 != actual 0008
#    5 LDI    [T=  2355000] R00, 000a
# [T=2356000] FAILED in processorCoreInterruptTests: ADDR expected 0108 != actual 0008
#    5 DECODE  [T=  2455000]
#    5 EXECUTE [T=  2555000]
#    5 COMMIT  [T=  2655000]
# [T=2705000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 010a != actual 000c
#    6 FETCH   [T=  2755000] {010c} :: {c489} ADD RA,RB
# [T=2756000] FAILED in processorCoreInterruptTests: ADDR expected 010c != actual 000c
#    6 DECODE  [T=  2855000]
#    6 EXECUTE [T=  2955000]
#    6 COMMIT  [T=  3055000]
#    7 FETCH   [T=  3155000] {010e} :: {5080} ST (R0),RA
# [T=3156000] FAILED in processorCoreInterruptTests: ADDR expected 010e != actual 000e
#    7 DECODE  [T=  3255000]
#    7 EXECUTE  [T=  3355000]
# [T=3455000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 000a
#    7 COMMIT  [T=  3455000]
# [T=3505000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 000a
# [T=3505000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3505000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#    8 FETCH   [T=  3555000] {0110} :: {c489} ADD RA,RB
# [T=3556000] FAILED in processorCoreInterruptTests: ADDR expected 0110 != actual 000a
#    8 DECODE  [T=  3655000]
#    8 EXECUTE [T=  3755000]
#    8 COMMIT  [T=  3855000]
#    9 FETCH   [T=  3955000] {0004} :: {5080} ST (R0),RA
#    9 DECODE  [T=  4055000]
#    9 EXECUTE  [T=  4155000]
# [T=4255000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual xxxx
#    9 COMMIT  [T=  4255000]
# [T=4305000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual xxxx
# [T=4305000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4305000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   10 FETCH   [T=  4355000] {0006} :: {0400} RETI
# [T=4356000] FAILED in processorCoreInterruptTests: ADDR expected 0006 != actual 000a
#   10 DECODE  [T=  4455000]
#   10 EXECUTE  [T=  4555000]
#   10 COMMIT  [T=  4655000]
#   11 FETCH   [T=  4755000] {0112} :: {5080} ST (R0),RA
# [T=4756000] FAILED in processorCoreInterruptTests: ADDR expected 0112 != actual 0012
#   11 DECODE  [T=  4855000]
#   11 EXECUTE  [T=  4955000]
# Compile of registerSequencer.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of programCounter.v was successful.
# Compile of busSequencer.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of ccRegisters.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of debugDecoder.v was successful.
# Compile of register.v was successful.
# Compile of upCounter.v was successful.
# Compile of requestGenerator.v was successful.
# Compile of oneOfEightDecoder.v was successful.
# Compile of debugPort.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInterruptTests.v was successful.
# Compile of stopSynchroniser.v was successful.
# Compile of constants.v was successful.
# Compile of instructionTestSetup.sv was successful.
# Compile of registers.v was successful.
# 29 compiles, 0 failed with no errors.
restart; run 5us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInterruptTests
# Loading work.core
# Loading work.debugPort
# Loading work.oneOfEightDecoder
# Loading work.requestGenerator
# Loading work.register
# Loading work.upCounter
# Loading work.debugDecoder
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.ccRegisters
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.busSequencer
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.registerSequencer
#    1 LDI    [T=   355000] R01, 0100
#    1 DECODE  [T=   455000]
#    1 EXECUTE [T=   555000]
#    1 COMMIT  [T=   655000]
# [T=805000] FAILED in processorCoreInterruptTests:   2 ADDR_BUF expected 0000000000000100 != actual 0000000000000010
#    3 LDI    [T=  1155000] R08, 0000
# [T=1156000] FAILED in processorCoreInterruptTests: ADDR expected 0100 != actual 0000
#    3 DECODE  [T=  1255000]
#    3 EXECUTE [T=  1355000]
#    3 COMMIT  [T=  1455000]
# [T=1505000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0102 != actual 0000
#    4 LDI    [T=  1555000] R09, 0001
# [T=1556000] FAILED in processorCoreInterruptTests: ADDR expected 0104 != actual 0000
#    4 DECODE  [T=  1655000]
#    4 EXECUTE [T=  1755000]
#    4 COMMIT  [T=  1855000]
# [T=1905000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 0106 != actual 0008
#    5 LDI    [T=  1955000] R00, 000a
# [T=1956000] FAILED in processorCoreInterruptTests: ADDR expected 0108 != actual 0008
#    5 DECODE  [T=  2055000]
#    5 EXECUTE [T=  2155000]
#    5 COMMIT  [T=  2255000]
# [T=2305000] FAILED in processorCoreInterruptTests: ADDR_BUF expected 010a != actual 000c
#    6 FETCH   [T=  2355000] {010c} :: {c489} ADD RA,RB
# [T=2356000] FAILED in processorCoreInterruptTests: ADDR expected 010c != actual 000c
#    6 DECODE  [T=  2455000]
#    6 EXECUTE [T=  2555000]
#    6 COMMIT  [T=  2655000]
#    7 FETCH   [T=  2755000] {010e} :: {5080} ST (R0),RA
# [T=2756000] FAILED in processorCoreInterruptTests: ADDR expected 010e != actual 000e
#    7 DECODE  [T=  2855000]
#    7 EXECUTE  [T=  2955000]
# [T=3055000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 000a
#    7 COMMIT  [T=  3055000]
# [T=3105000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0001 != actual 000a
# [T=3105000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3105000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#    8 FETCH   [T=  3155000] {0110} :: {c489} ADD RA,RB
# [T=3156000] FAILED in processorCoreInterruptTests: ADDR expected 0110 != actual 000a
#    8 DECODE  [T=  3255000]
#    8 EXECUTE [T=  3355000]
#    8 COMMIT  [T=  3455000]
#    9 FETCH   [T=  3555000] {0004} :: {5080} ST (R0),RA
#    9 DECODE  [T=  3655000]
#    9 EXECUTE  [T=  3755000]
# [T=3855000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual xxxx
#    9 COMMIT  [T=  3855000]
# [T=3905000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual xxxx
# [T=3905000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=3905000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   10 FETCH   [T=  3955000] {0006} :: {0400} RETI
# [T=3956000] FAILED in processorCoreInterruptTests: ADDR expected 0006 != actual 000a
#   10 DECODE  [T=  4055000]
#   10 EXECUTE  [T=  4155000]
#   10 COMMIT  [T=  4255000]
#   11 FETCH   [T=  4355000] {0112} :: {5080} ST (R0),RA
# [T=4356000] FAILED in processorCoreInterruptTests: ADDR expected 0112 != actual 0012
#   11 DECODE  [T=  4455000]
#   11 EXECUTE  [T=  4555000]
# [T=4655000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 000a
#   11 COMMIT  [T=  4655000]
# [T=4705000] FAILED in processorCoreInterruptTests: DOUT_BUF expected 0002 != actual 000a
# [T=4705000] FAILED in processorCoreInterruptTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=4705000] FAILED in processorCoreInterruptTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
#   12 FETCH   [T=  4755000] {0114} :: {c489} ADD RA,RB
# [T=4756000] FAILED in processorCoreInterruptTests: ADDR expected 0114 != actual 000a
#   12 DECODE  [T=  4855000]
#   12 EXECUTE [T=  4955000]
