{"vcs1":{"timestamp_begin":1700277100.241667445, "rt":9.48, "ut":8.75, "st":0.54}}
{"vcselab":{"timestamp_begin":1700277109.809031892, "rt":1.25, "ut":0.43, "st":0.22}}
{"link":{"timestamp_begin":1700277111.150220771, "rt":0.42, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700277099.490386765}
{"VCS_COMP_START_TIME": 1700277099.490386765}
{"VCS_COMP_END_TIME": 1700277120.165694735}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240020}}
