{"Source Block": ["verilog-ethernet/rtl/axis_rate_limit.v@71:81@HdlIdDef", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_rate_limit_64.v@78:88", "reg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_adapter.v@117:127", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@77:87", "\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@73:83", "\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@73:83", "\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@73:83", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@71:81", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@75:85", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@75:85", "reg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/axis_adapter.v@117:127", "reg                         output_axis_tready_int = 0;\nreg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@77:87", "\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@74:84", "reg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n    frame_next = frame_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@74:84", "reg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_adapter.v@118:128", "reg                         output_axis_tlast_int;\nreg                         output_axis_tuser_int;\nwire                        output_axis_tready_int_early;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    state_next = STATE_IDLE;\n\n    cycle_count_next = cycle_count_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@69:79", "reg                  output_axis_tready_int = 0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_rate_limit.v@70:80", "reg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nreg [23:0] acc_reg = 0, acc_next;\nreg pause;\nreg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\n"]], "Diff Content": {"Delete": [[76, "reg frame_reg = 0, frame_next;\n"]], "Add": [[76, "reg frame_reg = 1'b0, frame_next;\n"], [76, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}