{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 22:08:23 2024 " "Info: Processing started: Tue Dec 17 22:08:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]_15003 " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]_15003\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]_14937 " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]_14937\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[4\] " "Warning: Node \"port_io:inst13\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[4\] " "Warning: Node \"port_io:inst12\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[0\] " "Warning: Node \"port_io:inst13\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[0\] " "Warning: Node \"port_io:inst12\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[1\] " "Warning: Node \"port_io:inst12\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[1\] " "Warning: Node \"port_io:inst13\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[5\] " "Warning: Node \"port_io:inst13\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[5\] " "Warning: Node \"port_io:inst12\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[2\] " "Warning: Node \"port_io:inst13\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[2\] " "Warning: Node \"port_io:inst12\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[6\] " "Warning: Node \"port_io:inst12\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[6\] " "Warning: Node \"port_io:inst13\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[7\] " "Warning: Node \"port_io:inst12\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[7\] " "Warning: Node \"port_io:inst13\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[3\] " "Warning: Node \"port_io:inst13\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[3\] " "Warning: Node \"port_io:inst12\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[4\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[4\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[1\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[1\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[5\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[5\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[2\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[2\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[7\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[7\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[3\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[3\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "port_io:inst12\|latch~0 " "Info: Detected gated clock \"port_io:inst12\|latch~0\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[8\]~2 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[8\]~2\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[8\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[7\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[7\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[7\]~0 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[7\]~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|LessThan1~1 " "Info: Detected gated clock \"ram_mem:inst14\|LessThan1~1\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|process_1~0 " "Info: Detected gated clock \"ram_mem:inst14\|process_1~0\" as buffer" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|process_1~1 " "Info: Detected gated clock \"ram_mem:inst14\|process_1~1\" as buffer" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|process_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[7\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[7\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[6\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[6\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[5\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[5\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|rd_en~1 " "Info: Detected gated clock \"controller:inst3\|rd_en~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|rd_en~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|WideNor1~0 " "Info: Detected gated clock \"ram_mem:inst14\|WideNor1~0\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|WideNor1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|rd_en~0 " "Info: Detected gated clock \"controller:inst3\|rd_en~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|rd_en~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[5\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[5\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[3\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[3\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[6\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[6\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[4\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[4\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[0\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[0\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[1\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[1\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[5\]~7 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[5\]~7\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[5\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[3\]~4 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[3\]~4\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[3\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[6\]~6 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[6\]~6\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[6\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[4\]~5 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[4\]~5\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[4\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~0 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[2\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[2\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~1 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[0\]~1 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[0\]~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[1\]~3 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[1\]~3\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[2\]~8 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[2\]~8\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[2\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pc_reg:inst10\|Equal1~0 " "Info: Detected gated clock \"pc_reg:inst10\|Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst3\|presState.fetch_dec_ex " "Info: Detected ripple clock \"controller:inst3\|presState.fetch_dec_ex\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|presState.fetch_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register port_io:inst13\|latch\[7\] memory rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7 28.86 MHz 34.65 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.86 MHz between source register \"port_io:inst13\|latch\[7\]\" and destination memory \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7\" (period= 34.65 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.667 ns + Longest register memory " "Info: + Longest register to memory delay is 8.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst13\|latch\[7\] 1 REG LCCOMB_X29_Y13_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; REG Node = 'port_io:inst13\|latch\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|latch[7] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.150 ns) 1.523 ns port_io:inst13\|dbus_out\[7\]~8 2 COMB LCCOMB_X29_Y25_N30 1 " "Info: 2: + IC(1.373 ns) + CELL(0.150 ns) = 1.523 ns; Loc. = LCCOMB_X29_Y25_N30; Fanout = 1; COMB Node = 'port_io:inst13\|dbus_out\[7\]~8'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.921 ns status_reg:inst4\|dbus_out\[7\]~20 3 COMB LCCOMB_X29_Y25_N18 3 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.921 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 3; COMB Node = 'status_reg:inst4\|dbus_out\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 } "NODE_NAME" } } { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.325 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~8 4 COMB LCCOMB_X29_Y25_N28 9 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.325 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 9; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~8'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 3.443 ns ula:inst2\|Mux1~19 5 COMB LCCOMB_X31_Y24_N18 1 " "Info: 5: + IC(0.968 ns) + CELL(0.150 ns) = 3.443 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~19'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.835 ns ula:inst2\|Mux1~20 6 COMB LCCOMB_X31_Y24_N22 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 3.835 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ula:inst2|Mux1~19 ula:inst2|Mux1~20 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 4.705 ns ula:inst2\|Mux1~21 7 COMB LCCOMB_X30_Y25_N4 2 " "Info: 7: + IC(0.720 ns) + CELL(0.150 ns) = 4.705 ns; Loc. = LCCOMB_X30_Y25_N4; Fanout = 2; COMB Node = 'ula:inst2\|Mux1~21'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ula:inst2|Mux1~20 ula:inst2|Mux1~21 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.149 ns) 5.594 ns ula:inst2\|Mux1~26 8 COMB LCCOMB_X30_Y24_N6 267 " "Info: 8: + IC(0.740 ns) + CELL(0.149 ns) = 5.594 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 267; COMB Node = 'ula:inst2\|Mux1~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { ula:inst2|Mux1~21 ula:inst2|Mux1~26 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.150 ns) 7.007 ns pc_reg:inst10\|nextpc_out\[7\]~19 9 COMB LCCOMB_X25_Y23_N30 1 " "Info: 9: + IC(1.263 ns) + CELL(0.150 ns) = 7.007 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 1; COMB Node = 'pc_reg:inst10\|nextpc_out\[7\]~19'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.397 ns pc_reg:inst10\|nextpc_out\[7\]~20 10 COMB LCCOMB_X25_Y23_N0 16 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.397 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 16; COMB Node = 'pc_reg:inst10\|nextpc_out\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.142 ns) 8.667 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7 11 MEM M4K_X26_Y27 1 " "Info: 11: + IC(1.128 ns) + CELL(0.142 ns) = 8.667 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { pc_reg:inst10|nextpc_out[7]~20 rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 17.20 % ) " "Info: Total cell delay = 1.491 ns ( 17.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.176 ns ( 82.80 % ) " "Info: Total interconnect delay = 7.176 ns ( 82.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.667 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 ula:inst2|Mux1~20 ula:inst2|Mux1~21 ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.667 ns" { port_io:inst13|latch[7] {} port_io:inst13|dbus_out[7]~8 {} status_reg:inst4|dbus_out[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 {} ula:inst2|Mux1~19 {} ula:inst2|Mux1~20 {} ula:inst2|Mux1~21 {} ula:inst2|Mux1~26 {} pc_reg:inst10|nextpc_out[7]~19 {} pc_reg:inst10|nextpc_out[7]~20 {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 1.373ns 0.248ns 0.254ns 0.968ns 0.242ns 0.720ns 0.740ns 1.263ns 0.240ns 1.128ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.623 ns - Smallest " "Info: - Smallest clock skew is -8.623 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.712 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.661 ns) 2.712 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7 3 MEM M4K_X26_Y27 1 " "Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|ram_block1a7~porta_address_reg7'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.21 % ) " "Info: Total cell delay = 1.660 ns ( 61.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 38.79 % ) " "Info: Total interconnect delay = 1.052 ns ( 38.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.335 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.932 ns) 4.042 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y30 5 " "Info: 2: + IC(2.111 ns) + CELL(0.932 ns) = 4.042 ns; Loc. = M4K_X26_Y30; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.275 ns) 5.314 ns addr_max:inst5\|Equal0~0 3 COMB LCCOMB_X27_Y26_N16 9 " "Info: 3: + IC(0.997 ns) + CELL(0.275 ns) = 5.314 ns; Loc. = LCCOMB_X27_Y26_N16; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.437 ns) 6.055 ns addr_max:inst5\|abus_out\[4\]~5 4 COMB LCCOMB_X27_Y26_N24 25 " "Info: 4: + IC(0.304 ns) + CELL(0.437 ns) = 6.055 ns; Loc. = LCCOMB_X27_Y26_N24; Fanout = 25; COMB Node = 'addr_max:inst5\|abus_out\[4\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.398 ns) 6.738 ns pc_reg:inst10\|process_1~0 5 COMB LCCOMB_X27_Y26_N18 10 " "Info: 5: + IC(0.285 ns) + CELL(0.398 ns) = 6.738 ns; Loc. = LCCOMB_X27_Y26_N18; Fanout = 10; COMB Node = 'pc_reg:inst10\|process_1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.271 ns) 7.823 ns port_io:inst13\|Equal0~1 6 COMB LCCOMB_X27_Y30_N12 7 " "Info: 6: + IC(0.814 ns) + CELL(0.271 ns) = 7.823 ns; Loc. = LCCOMB_X27_Y30_N12; Fanout = 7; COMB Node = 'port_io:inst13\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.438 ns) 8.563 ns port_io:inst13\|latch~0 7 COMB LCCOMB_X27_Y30_N18 1 " "Info: 7: + IC(0.302 ns) + CELL(0.438 ns) = 8.563 ns; Loc. = LCCOMB_X27_Y30_N18; Fanout = 1; COMB Node = 'port_io:inst13\|latch~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { port_io:inst13|Equal0~1 port_io:inst13|latch~0 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.000 ns) 9.851 ns port_io:inst13\|latch~0clkctrl 8 COMB CLKCTRL_G9 8 " "Info: 8: + IC(1.288 ns) + CELL(0.000 ns) = 9.851 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'port_io:inst13\|latch~0clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 11.335 ns port_io:inst13\|latch\[7\] 9 REG LCCOMB_X29_Y13_N0 1 " "Info: 9: + IC(1.334 ns) + CELL(0.150 ns) = 11.335 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; REG Node = 'port_io:inst13\|latch\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 34.41 % ) " "Info: Total cell delay = 3.900 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.435 ns ( 65.59 % ) " "Info: Total interconnect delay = 7.435 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[7] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.334ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[7] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.334ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 174 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 174 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.667 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 ula:inst2|Mux1~20 ula:inst2|Mux1~21 ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.667 ns" { port_io:inst13|latch[7] {} port_io:inst13|dbus_out[7]~8 {} status_reg:inst4|dbus_out[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 {} ula:inst2|Mux1~19 {} ula:inst2|Mux1~20 {} ula:inst2|Mux1~21 {} ula:inst2|Mux1~26 {} pc_reg:inst10|nextpc_out[7]~19 {} pc_reg:inst10|nextpc_out[7]~20 {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 1.373ns 0.248ns 0.254ns 0.968ns 0.242ns 0.720ns 0.740ns 1.263ns 0.240ns 1.128ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.142ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg7 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[7] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.334ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ram_mem:inst14\|mem1\[31\]\[0\] ram_mem:inst14\|dbus_out\[0\]\$latch clk 5.842 ns " "Info: Found hold time violation between source  pin or register \"ram_mem:inst14\|mem1\[31\]\[0\]\" and destination pin or register \"ram_mem:inst14\|dbus_out\[0\]\$latch\" for clock \"clk\" (Hold time is 5.842 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.696 ns + Largest " "Info: + Largest clock skew is 8.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.362 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.932 ns) 4.108 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y28 5 " "Info: 2: + IC(2.177 ns) + CELL(0.932 ns) = 4.108 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[4\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.275 ns) 5.389 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X27_Y26_N0 9 " "Info: 3: + IC(1.006 ns) + CELL(0.275 ns) = 5.389 ns; Loc. = LCCOMB_X27_Y26_N0; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 6.301 ns addr_max:inst5\|abus_out\[8\]~2 4 COMB LCCOMB_X28_Y26_N18 4 " "Info: 4: + IC(0.474 ns) + CELL(0.438 ns) = 6.301 ns; Loc. = LCCOMB_X28_Y26_N18; Fanout = 4; COMB Node = 'addr_max:inst5\|abus_out\[8\]~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[8]~2 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.438 ns) 7.232 ns ram_mem:inst14\|process_1~1 5 COMB LCCOMB_X28_Y26_N12 5 " "Info: 5: + IC(0.493 ns) + CELL(0.438 ns) = 7.232 ns; Loc. = LCCOMB_X28_Y26_N12; Fanout = 5; COMB Node = 'ram_mem:inst14\|process_1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { addr_max:inst5|abus_out[8]~2 ram_mem:inst14|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.438 ns) 7.968 ns ram_mem:inst14\|WideNor1~0 6 COMB LCCOMB_X28_Y26_N16 3 " "Info: 6: + IC(0.298 ns) + CELL(0.438 ns) = 7.968 ns; Loc. = LCCOMB_X28_Y26_N16; Fanout = 3; COMB Node = 'ram_mem:inst14\|WideNor1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.000 ns) 9.748 ns ram_mem:inst14\|WideNor1~0clkctrl 7 COMB CLKCTRL_G8 8 " "Info: 7: + IC(1.780 ns) + CELL(0.000 ns) = 9.748 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'ram_mem:inst14\|WideNor1~0clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.275 ns) 11.362 ns ram_mem:inst14\|dbus_out\[0\]\$latch 8 REG LCCOMB_X29_Y26_N22 1 " "Info: 8: + IC(1.339 ns) + CELL(0.275 ns) = 11.362 ns; Loc. = LCCOMB_X29_Y26_N22; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[0\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.795 ns ( 33.40 % ) " "Info: Total cell delay = 3.795 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.567 ns ( 66.60 % ) " "Info: Total interconnect delay = 7.567 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.362 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[8]~2 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.362 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[8]~2 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[0]$latch {} } { 0.000ns 0.000ns 2.177ns 1.006ns 0.474ns 0.493ns 0.298ns 1.780ns 1.339ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.438ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns ram_mem:inst14\|mem1\[31\]\[0\] 3 REG LCFF_X32_Y26_N23 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X32_Y26_N23; Fanout = 1; REG Node = 'ram_mem:inst14\|mem1\[31\]\[0\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl ram_mem:inst14|mem1[31][0] } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl ram_mem:inst14|mem1[31][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[31][0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.362 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[8]~2 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.362 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[8]~2 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[0]$latch {} } { 0.000ns 0.000ns 2.177ns 1.006ns 0.474ns 0.493ns 0.298ns 1.780ns 1.339ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.438ns 0.438ns 0.000ns 0.275ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl ram_mem:inst14|mem1[31][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[31][0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.604 ns - Shortest register register " "Info: - Shortest register to register delay is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram_mem:inst14\|mem1\[31\]\[0\] 1 REG LCFF_X32_Y26_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y26_N23; Fanout = 1; REG Node = 'ram_mem:inst14\|mem1\[31\]\[0\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_mem:inst14|mem1[31][0] } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ram_mem:inst14\|Selector137~167 2 COMB LCCOMB_X32_Y26_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y26_N22; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector137~167'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ram_mem:inst14|mem1[31][0] ram_mem:inst14|Selector137~167 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 0.983 ns ram_mem:inst14\|Selector137~168 3 COMB LCCOMB_X32_Y26_N24 1 " "Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 0.983 ns; Loc. = LCCOMB_X32_Y26_N24; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector137~168'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { ram_mem:inst14|Selector137~167 ram_mem:inst14|Selector137~168 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 1.501 ns ram_mem:inst14\|Selector137~169 4 COMB LCCOMB_X32_Y26_N18 1 " "Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 1.501 ns; Loc. = LCCOMB_X32_Y26_N18; Fanout = 1; COMB Node = 'ram_mem:inst14\|Selector137~169'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { ram_mem:inst14|Selector137~168 ram_mem:inst14|Selector137~169 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.419 ns) 2.604 ns ram_mem:inst14\|dbus_out\[0\]\$latch 5 REG LCCOMB_X29_Y26_N22 1 " "Info: 5: + IC(0.684 ns) + CELL(0.419 ns) = 2.604 ns; Loc. = LCCOMB_X29_Y26_N22; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[0\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { ram_mem:inst14|Selector137~169 ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 54.99 % ) " "Info: Total cell delay = 1.432 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.172 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.172 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { ram_mem:inst14|mem1[31][0] ram_mem:inst14|Selector137~167 ram_mem:inst14|Selector137~168 ram_mem:inst14|Selector137~169 ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { ram_mem:inst14|mem1[31][0] {} ram_mem:inst14|Selector137~167 {} ram_mem:inst14|Selector137~168 {} ram_mem:inst14|Selector137~169 {} ram_mem:inst14|dbus_out[0]$latch {} } { 0.000ns 0.000ns 0.241ns 0.247ns 0.684ns } { 0.000ns 0.323ns 0.419ns 0.271ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 37 -1 0 } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.362 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[8]~2 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|WideNor1~0clkctrl ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.362 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[8]~2 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|WideNor1~0clkctrl {} ram_mem:inst14|dbus_out[0]$latch {} } { 0.000ns 0.000ns 2.177ns 1.006ns 0.474ns 0.493ns 0.298ns 1.780ns 1.339ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.438ns 0.438ns 0.438ns 0.000ns 0.275ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl ram_mem:inst14|mem1[31][0] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} ram_mem:inst14|mem1[31][0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { ram_mem:inst14|mem1[31][0] ram_mem:inst14|Selector137~167 ram_mem:inst14|Selector137~168 ram_mem:inst14|Selector137~169 ram_mem:inst14|dbus_out[0]$latch } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { ram_mem:inst14|mem1[31][0] {} ram_mem:inst14|Selector137~167 {} ram_mem:inst14|Selector137~168 {} ram_mem:inst14|Selector137~169 {} ram_mem:inst14|dbus_out[0]$latch {} } { 0.000ns 0.000ns 0.241ns 0.247ns 0.684ns } { 0.000ns 0.323ns 0.419ns 0.271ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc_reg:inst10\|stack_popped\[6\] nrst clk 3.959 ns register " "Info: tsu for register \"pc_reg:inst10\|stack_popped\[6\]\" (data pin = \"nrst\", clock pin = \"clk\") is 3.959 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.668 ns + Longest pin register " "Info: + Longest pin to register delay is 6.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns nrst 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 368 408 576 384 "nrst" "" } { 360 576 656 376 "nrst" "" } { 656 904 944 672 "nrst" "" } { 160 904 944 176 "nrst" "" } { 352 904 944 368 "nrst" "" } { 1864 816 904 1880 "nrst" "" } { 856 904 944 872 "nrst" "" } { 1128 904 936 1144 "nrst" "" } { 1376 904 944 1392 "nrst" "" } { 1568 384 424 1584 "nrst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(0.275 ns) 3.708 ns pc_reg:inst10\|stack_popped\[0\]~0 2 COMB LCCOMB_X36_Y30_N18 13 " "Info: 2: + IC(2.434 ns) + CELL(0.275 ns) = 3.708 ns; Loc. = LCCOMB_X36_Y30_N18; Fanout = 13; COMB Node = 'pc_reg:inst10\|stack_popped\[0\]~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { nrst pc_reg:inst10|stack_popped[0]~0 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.660 ns) 6.668 ns pc_reg:inst10\|stack_popped\[6\] 3 REG LCFF_X27_Y25_N21 1 " "Info: 3: + IC(2.300 ns) + CELL(0.660 ns) = 6.668 ns; Loc. = LCFF_X27_Y25_N21; Fanout = 1; REG Node = 'pc_reg:inst10\|stack_popped\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 29.00 % ) " "Info: Total cell delay = 1.934 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.734 ns ( 71.00 % ) " "Info: Total interconnect delay = 4.734 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { nrst pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.668 ns" { nrst {} nrst~combout {} pc_reg:inst10|stack_popped[0]~0 {} pc_reg:inst10|stack_popped[6] {} } { 0.000ns 0.000ns 2.434ns 2.300ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2259 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns pc_reg:inst10\|stack_popped\[6\] 3 REG LCFF_X27_Y25_N21 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X27_Y25_N21; Fanout = 1; REG Node = 'pc_reg:inst10\|stack_popped\[6\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk~clkctrl pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} pc_reg:inst10|stack_popped[6] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { nrst pc_reg:inst10|stack_popped[0]~0 pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.668 ns" { nrst {} nrst~combout {} pc_reg:inst10|stack_popped[0]~0 {} pc_reg:inst10|stack_popped[6] {} } { 0.000ns 0.000ns 2.434ns 2.300ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl pc_reg:inst10|stack_popped[6] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} pc_reg:inst10|stack_popped[6] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk next_pc\[7\] port_io:inst13\|latch\[7\] 24.293 ns register " "Info: tco from clock \"clk\" to destination pin \"next_pc\[7\]\" through register \"port_io:inst13\|latch\[7\]\" is 24.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.335 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.932 ns) 4.042 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y30 5 " "Info: 2: + IC(2.111 ns) + CELL(0.932 ns) = 4.042 ns; Loc. = M4K_X26_Y30; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.275 ns) 5.314 ns addr_max:inst5\|Equal0~0 3 COMB LCCOMB_X27_Y26_N16 9 " "Info: 3: + IC(0.997 ns) + CELL(0.275 ns) = 5.314 ns; Loc. = LCCOMB_X27_Y26_N16; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.437 ns) 6.055 ns addr_max:inst5\|abus_out\[4\]~5 4 COMB LCCOMB_X27_Y26_N24 25 " "Info: 4: + IC(0.304 ns) + CELL(0.437 ns) = 6.055 ns; Loc. = LCCOMB_X27_Y26_N24; Fanout = 25; COMB Node = 'addr_max:inst5\|abus_out\[4\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.398 ns) 6.738 ns pc_reg:inst10\|process_1~0 5 COMB LCCOMB_X27_Y26_N18 10 " "Info: 5: + IC(0.285 ns) + CELL(0.398 ns) = 6.738 ns; Loc. = LCCOMB_X27_Y26_N18; Fanout = 10; COMB Node = 'pc_reg:inst10\|process_1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.271 ns) 7.823 ns port_io:inst13\|Equal0~1 6 COMB LCCOMB_X27_Y30_N12 7 " "Info: 6: + IC(0.814 ns) + CELL(0.271 ns) = 7.823 ns; Loc. = LCCOMB_X27_Y30_N12; Fanout = 7; COMB Node = 'port_io:inst13\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.438 ns) 8.563 ns port_io:inst13\|latch~0 7 COMB LCCOMB_X27_Y30_N18 1 " "Info: 7: + IC(0.302 ns) + CELL(0.438 ns) = 8.563 ns; Loc. = LCCOMB_X27_Y30_N18; Fanout = 1; COMB Node = 'port_io:inst13\|latch~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { port_io:inst13|Equal0~1 port_io:inst13|latch~0 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.000 ns) 9.851 ns port_io:inst13\|latch~0clkctrl 8 COMB CLKCTRL_G9 8 " "Info: 8: + IC(1.288 ns) + CELL(0.000 ns) = 9.851 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'port_io:inst13\|latch~0clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 11.335 ns port_io:inst13\|latch\[7\] 9 REG LCCOMB_X29_Y13_N0 1 " "Info: 9: + IC(1.334 ns) + CELL(0.150 ns) = 11.335 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; REG Node = 'port_io:inst13\|latch\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 34.41 % ) " "Info: Total cell delay = 3.900 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.435 ns ( 65.59 % ) " "Info: Total interconnect delay = 7.435 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[7] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.334ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.958 ns + Longest register pin " "Info: + Longest register to pin delay is 12.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst13\|latch\[7\] 1 REG LCCOMB_X29_Y13_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; REG Node = 'port_io:inst13\|latch\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|latch[7] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.150 ns) 1.523 ns port_io:inst13\|dbus_out\[7\]~8 2 COMB LCCOMB_X29_Y25_N30 1 " "Info: 2: + IC(1.373 ns) + CELL(0.150 ns) = 1.523 ns; Loc. = LCCOMB_X29_Y25_N30; Fanout = 1; COMB Node = 'port_io:inst13\|dbus_out\[7\]~8'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.921 ns status_reg:inst4\|dbus_out\[7\]~20 3 COMB LCCOMB_X29_Y25_N18 3 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 1.921 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 3; COMB Node = 'status_reg:inst4\|dbus_out\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 } "NODE_NAME" } } { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.325 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~8 4 COMB LCCOMB_X29_Y25_N28 9 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 2.325 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 9; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~8'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 3.443 ns ula:inst2\|Mux1~19 5 COMB LCCOMB_X31_Y24_N18 1 " "Info: 5: + IC(0.968 ns) + CELL(0.150 ns) = 3.443 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~19'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.835 ns ula:inst2\|Mux1~20 6 COMB LCCOMB_X31_Y24_N22 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 3.835 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { ula:inst2|Mux1~19 ula:inst2|Mux1~20 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.150 ns) 4.705 ns ula:inst2\|Mux1~21 7 COMB LCCOMB_X30_Y25_N4 2 " "Info: 7: + IC(0.720 ns) + CELL(0.150 ns) = 4.705 ns; Loc. = LCCOMB_X30_Y25_N4; Fanout = 2; COMB Node = 'ula:inst2\|Mux1~21'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ula:inst2|Mux1~20 ula:inst2|Mux1~21 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.149 ns) 5.594 ns ula:inst2\|Mux1~26 8 COMB LCCOMB_X30_Y24_N6 267 " "Info: 8: + IC(0.740 ns) + CELL(0.149 ns) = 5.594 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 267; COMB Node = 'ula:inst2\|Mux1~26'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { ula:inst2|Mux1~21 ula:inst2|Mux1~26 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.150 ns) 7.007 ns pc_reg:inst10\|nextpc_out\[7\]~19 9 COMB LCCOMB_X25_Y23_N30 1 " "Info: 9: + IC(1.263 ns) + CELL(0.150 ns) = 7.007 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 1; COMB Node = 'pc_reg:inst10\|nextpc_out\[7\]~19'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.397 ns pc_reg:inst10\|nextpc_out\[7\]~20 10 COMB LCCOMB_X25_Y23_N0 16 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.397 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 16; COMB Node = 'pc_reg:inst10\|nextpc_out\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 } "NODE_NAME" } } { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(2.622 ns) 12.958 ns next_pc\[7\] 11 PIN PIN_H6 0 " "Info: 11: + IC(2.939 ns) + CELL(2.622 ns) = 12.958 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'next_pc\[7\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { pc_reg:inst10|nextpc_out[7]~20 next_pc[7] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1576 696 872 1592 "next_pc\[12..0\]" "" } { 1896 336 424 1912 "next_pc\[11..0\]" "" } { 1568 632 712 1584 "next_pc\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.971 ns ( 30.65 % ) " "Info: Total cell delay = 3.971 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.987 ns ( 69.35 % ) " "Info: Total interconnect delay = 8.987 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.958 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 ula:inst2|Mux1~20 ula:inst2|Mux1~21 ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 next_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.958 ns" { port_io:inst13|latch[7] {} port_io:inst13|dbus_out[7]~8 {} status_reg:inst4|dbus_out[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 {} ula:inst2|Mux1~19 {} ula:inst2|Mux1~20 {} ula:inst2|Mux1~21 {} ula:inst2|Mux1~26 {} pc_reg:inst10|nextpc_out[7]~19 {} pc_reg:inst10|nextpc_out[7]~20 {} next_pc[7] {} } { 0.000ns 1.373ns 0.248ns 0.254ns 0.968ns 0.242ns 0.720ns 0.740ns 1.263ns 0.240ns 2.939ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.335 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.335 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[7] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.334ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.958 ns" { port_io:inst13|latch[7] port_io:inst13|dbus_out[7]~8 status_reg:inst4|dbus_out[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 ula:inst2|Mux1~19 ula:inst2|Mux1~20 ula:inst2|Mux1~21 ula:inst2|Mux1~26 pc_reg:inst10|nextpc_out[7]~19 pc_reg:inst10|nextpc_out[7]~20 next_pc[7] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.958 ns" { port_io:inst13|latch[7] {} port_io:inst13|dbus_out[7]~8 {} status_reg:inst4|dbus_out[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~8 {} ula:inst2|Mux1~19 {} ula:inst2|Mux1~20 {} ula:inst2|Mux1~21 {} ula:inst2|Mux1~26 {} pc_reg:inst10|nextpc_out[7]~19 {} pc_reg:inst10|nextpc_out[7]~20 {} next_pc[7] {} } { 0.000ns 1.373ns 0.248ns 0.254ns 0.968ns 0.242ns 0.720ns 0.740ns 1.263ns 0.240ns 2.939ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst13\|latch\[2\] porta\[2\] clk 4.983 ns register " "Info: th for register \"port_io:inst13\|latch\[2\]\" (data pin = \"porta\[2\]\", clock pin = \"clk\") is 4.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.470 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 169 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.932 ns) 4.042 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\] 2 MEM M4K_X26_Y30 5 " "Info: 2: + IC(2.111 ns) + CELL(0.932 ns) = 4.042 ns; Loc. = M4K_X26_Y30; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_cu71:auto_generated\|q_a\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_cu71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_cu71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.275 ns) 5.314 ns addr_max:inst5\|Equal0~0 3 COMB LCCOMB_X27_Y26_N16 9 " "Info: 3: + IC(0.997 ns) + CELL(0.275 ns) = 5.314 ns; Loc. = LCCOMB_X27_Y26_N16; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.437 ns) 6.055 ns addr_max:inst5\|abus_out\[4\]~5 4 COMB LCCOMB_X27_Y26_N24 25 " "Info: 4: + IC(0.304 ns) + CELL(0.437 ns) = 6.055 ns; Loc. = LCCOMB_X27_Y26_N24; Fanout = 25; COMB Node = 'addr_max:inst5\|abus_out\[4\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.398 ns) 6.738 ns pc_reg:inst10\|process_1~0 5 COMB LCCOMB_X27_Y26_N18 10 " "Info: 5: + IC(0.285 ns) + CELL(0.398 ns) = 6.738 ns; Loc. = LCCOMB_X27_Y26_N18; Fanout = 10; COMB Node = 'pc_reg:inst10\|process_1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.271 ns) 7.823 ns port_io:inst13\|Equal0~1 6 COMB LCCOMB_X27_Y30_N12 7 " "Info: 6: + IC(0.814 ns) + CELL(0.271 ns) = 7.823 ns; Loc. = LCCOMB_X27_Y30_N12; Fanout = 7; COMB Node = 'port_io:inst13\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.438 ns) 8.563 ns port_io:inst13\|latch~0 7 COMB LCCOMB_X27_Y30_N18 1 " "Info: 7: + IC(0.302 ns) + CELL(0.438 ns) = 8.563 ns; Loc. = LCCOMB_X27_Y30_N18; Fanout = 1; COMB Node = 'port_io:inst13\|latch~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { port_io:inst13|Equal0~1 port_io:inst13|latch~0 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.000 ns) 9.851 ns port_io:inst13\|latch~0clkctrl 8 COMB CLKCTRL_G9 8 " "Info: 8: + IC(1.288 ns) + CELL(0.000 ns) = 9.851 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'port_io:inst13\|latch~0clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.275 ns) 11.470 ns port_io:inst13\|latch\[2\] 9 REG LCCOMB_X31_Y28_N10 1 " "Info: 9: + IC(1.344 ns) + CELL(0.275 ns) = 11.470 ns; Loc. = LCCOMB_X31_Y28_N10; Fanout = 1; REG Node = 'port_io:inst13\|latch\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { port_io:inst13|latch~0clkctrl port_io:inst13|latch[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.025 ns ( 35.09 % ) " "Info: Total cell delay = 4.025 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.445 ns ( 64.91 % ) " "Info: Total interconnect delay = 7.445 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[2] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.344ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.487 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns porta\[2\] 1 PIN PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J10; Fanout = 1; PIN Node = 'porta\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[2] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns porta~5 2 COMB IOC_X27_Y36_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = IOC_X27_Y36_N1; Fanout = 1; COMB Node = 'porta~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { porta[2] porta~5 } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.169 ns) + CELL(0.438 ns) 6.487 ns port_io:inst13\|latch\[2\] 3 REG LCCOMB_X31_Y28_N10 1 " "Info: 3: + IC(5.169 ns) + CELL(0.438 ns) = 6.487 ns; Loc. = LCCOMB_X31_Y28_N10; Fanout = 1; REG Node = 'port_io:inst13\|latch\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { porta~5 port_io:inst13|latch[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 20.32 % ) " "Info: Total cell delay = 1.318 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 79.68 % ) " "Info: Total interconnect delay = 5.169 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { porta[2] porta~5 port_io:inst13|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { porta[2] {} porta~5 {} port_io:inst13|latch[2] {} } { 0.000ns 0.000ns 5.169ns } { 0.000ns 0.880ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.470 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] addr_max:inst5|Equal0~0 addr_max:inst5|abus_out[4]~5 pc_reg:inst10|process_1~0 port_io:inst13|Equal0~1 port_io:inst13|latch~0 port_io:inst13|latch~0clkctrl port_io:inst13|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.470 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] {} addr_max:inst5|Equal0~0 {} addr_max:inst5|abus_out[4]~5 {} pc_reg:inst10|process_1~0 {} port_io:inst13|Equal0~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch~0clkctrl {} port_io:inst13|latch[2] {} } { 0.000ns 0.000ns 2.111ns 0.997ns 0.304ns 0.285ns 0.814ns 0.302ns 1.288ns 1.344ns } { 0.000ns 0.999ns 0.932ns 0.275ns 0.437ns 0.398ns 0.271ns 0.438ns 0.000ns 0.275ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.487 ns" { porta[2] porta~5 port_io:inst13|latch[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.487 ns" { porta[2] {} porta~5 {} port_io:inst13|latch[2] {} } { 0.000ns 0.000ns 5.169ns } { 0.000ns 0.880ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 30 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 22:08:25 2024 " "Info: Processing ended: Tue Dec 17 22:08:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
