
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c948  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec4  0800ca58  0800ca58  0000da58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d91c  0800d91c  0000f224  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d91c  0800d91c  0000e91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d924  0800d924  0000f224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d924  0800d924  0000e924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d928  0800d928  0000e928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  0800d92c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d38  20000224  0800db50  0000f224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f5c  0800db50  0000ff5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001625e  00000000  00000000  0000f24d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003876  00000000  00000000  000254ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f8  00000000  00000000  00028d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001056  00000000  00000000  0002a220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b930  00000000  00000000  0002b276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b5a1  00000000  00000000  00046ba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000970a1  00000000  00000000  00062147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f91e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ae0  00000000  00000000  000f922c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  000ffd0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000224 	.word	0x20000224
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca40 	.word	0x0800ca40

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000228 	.word	0x20000228
 800014c:	0800ca40 	.word	0x0800ca40

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <HX711_InterpFromTable>:
/* ================================
 *  Table Interpolation Function
 * ================================*/

float HX711_InterpFromTable(float sum)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b091      	sub	sp, #68	@ 0x44
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
    // 1) If below the first calibration point  clamp to minimum
    if (sum <= lc_table[0].sum)
 80010d8:	f04f 0300 	mov.w	r3, #0
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ffd8 	bl	8001094 <__aeabi_fcmple>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d002      	beq.n	80010f0 <HX711_InterpFromTable+0x20>
        return lc_table[0].mass;
 80010ea:	f04f 0300 	mov.w	r3, #0
 80010ee:	e0b0      	b.n	8001252 <HX711_InterpFromTable+0x182>

    // 2) If above the last calibration point  apply linear extrapolation + max clamp
    if (sum >= lc_table[LC_TABLE_COUNT - 1].sum) {
 80010f0:	2315      	movs	r3, #21
 80010f2:	3b01      	subs	r3, #1
 80010f4:	4a59      	ldr	r2, [pc, #356]	@ (800125c <HX711_InterpFromTable+0x18c>)
 80010f6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010fa:	4619      	mov	r1, r3
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff ffd3 	bl	80010a8 <__aeabi_fcmpge>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d046      	beq.n	8001196 <HX711_InterpFromTable+0xc6>
        float x1 = lc_table[LC_TABLE_COUNT - 2].sum;
 8001108:	2315      	movs	r3, #21
 800110a:	3b02      	subs	r3, #2
 800110c:	4a53      	ldr	r2, [pc, #332]	@ (800125c <HX711_InterpFromTable+0x18c>)
 800110e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001112:	61fb      	str	r3, [r7, #28]
        float x2 = lc_table[LC_TABLE_COUNT - 1].sum;
 8001114:	2315      	movs	r3, #21
 8001116:	3b01      	subs	r3, #1
 8001118:	4a50      	ldr	r2, [pc, #320]	@ (800125c <HX711_InterpFromTable+0x18c>)
 800111a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800111e:	61bb      	str	r3, [r7, #24]
        float y1 = lc_table[LC_TABLE_COUNT - 2].mass;
 8001120:	2315      	movs	r3, #21
 8001122:	3b02      	subs	r3, #2
 8001124:	4a4d      	ldr	r2, [pc, #308]	@ (800125c <HX711_InterpFromTable+0x18c>)
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	4413      	add	r3, r2
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	617b      	str	r3, [r7, #20]
        float y2 = lc_table[LC_TABLE_COUNT - 1].mass;
 800112e:	2315      	movs	r3, #21
 8001130:	3b01      	subs	r3, #1
 8001132:	4a4a      	ldr	r2, [pc, #296]	@ (800125c <HX711_InterpFromTable+0x18c>)
 8001134:	00db      	lsls	r3, r3, #3
 8001136:	4413      	add	r3, r2
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	613b      	str	r3, [r7, #16]

        float slope = (y2 - y1) / (x2 - x1);  // slope between last two points
 800113c:	6979      	ldr	r1, [r7, #20]
 800113e:	6938      	ldr	r0, [r7, #16]
 8001140:	f7ff fcf6 	bl	8000b30 <__aeabi_fsub>
 8001144:	4603      	mov	r3, r0
 8001146:	461c      	mov	r4, r3
 8001148:	69f9      	ldr	r1, [r7, #28]
 800114a:	69b8      	ldr	r0, [r7, #24]
 800114c:	f7ff fcf0 	bl	8000b30 <__aeabi_fsub>
 8001150:	4603      	mov	r3, r0
 8001152:	4619      	mov	r1, r3
 8001154:	4620      	mov	r0, r4
 8001156:	f7ff fea9 	bl	8000eac <__aeabi_fdiv>
 800115a:	4603      	mov	r3, r0
 800115c:	60fb      	str	r3, [r7, #12]
        float dx    = sum - x2;              // distance beyond the last x point
 800115e:	69b9      	ldr	r1, [r7, #24]
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff fce5 	bl	8000b30 <__aeabi_fsub>
 8001166:	4603      	mov	r3, r0
 8001168:	60bb      	str	r3, [r7, #8]
        float y     = y2 + slope * dx;       // extrapolated mass value
 800116a:	68b9      	ldr	r1, [r7, #8]
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f7ff fde9 	bl	8000d44 <__aeabi_fmul>
 8001172:	4603      	mov	r3, r0
 8001174:	4619      	mov	r1, r3
 8001176:	6938      	ldr	r0, [r7, #16]
 8001178:	f7ff fcdc 	bl	8000b34 <__addsf3>
 800117c:	4603      	mov	r3, r0
 800117e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        // Clamp to maximum allowed mass
        if (y > HX711_MAX_MASS) {
 8001180:	4937      	ldr	r1, [pc, #220]	@ (8001260 <HX711_InterpFromTable+0x190>)
 8001182:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001184:	f7ff ff9a 	bl	80010bc <__aeabi_fcmpgt>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HX711_InterpFromTable+0xc2>
            y = HX711_MAX_MASS;
 800118e:	4b34      	ldr	r3, [pc, #208]	@ (8001260 <HX711_InterpFromTable+0x190>)
 8001190:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        return y;
 8001192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001194:	e05d      	b.n	8001252 <HX711_InterpFromTable+0x182>
    }

    // 3) Inside table range  normal linear interpolation
    for (int i = 0; i < LC_TABLE_COUNT - 1; i++) {
 8001196:	2300      	movs	r3, #0
 8001198:	63bb      	str	r3, [r7, #56]	@ 0x38
 800119a:	e054      	b.n	8001246 <HX711_InterpFromTable+0x176>

        float x1 = lc_table[i].sum;
 800119c:	4a2f      	ldr	r2, [pc, #188]	@ (800125c <HX711_InterpFromTable+0x18c>)
 800119e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011a4:	633b      	str	r3, [r7, #48]	@ 0x30
        float x2 = lc_table[i + 1].sum;
 80011a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a2c      	ldr	r2, [pc, #176]	@ (800125c <HX711_InterpFromTable+0x18c>)
 80011ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80011b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (sum >= x1 && sum <= x2) {
 80011b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff77 	bl	80010a8 <__aeabi_fcmpge>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d03f      	beq.n	8001240 <HX711_InterpFromTable+0x170>
 80011c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ff66 	bl	8001094 <__aeabi_fcmple>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d038      	beq.n	8001240 <HX711_InterpFromTable+0x170>
            float y1 = lc_table[i].mass;
 80011ce:	4a23      	ldr	r2, [pc, #140]	@ (800125c <HX711_InterpFromTable+0x18c>)
 80011d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	4413      	add	r3, r2
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	62bb      	str	r3, [r7, #40]	@ 0x28
            float y2 = lc_table[i + 1].mass;
 80011da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011dc:	3301      	adds	r3, #1
 80011de:	4a1f      	ldr	r2, [pc, #124]	@ (800125c <HX711_InterpFromTable+0x18c>)
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	4413      	add	r3, r2
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	627b      	str	r3, [r7, #36]	@ 0x24

            float t = (sum - x1) / (x2 - x1);
 80011e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff fca0 	bl	8000b30 <__aeabi_fsub>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461c      	mov	r4, r3
 80011f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80011f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80011f8:	f7ff fc9a 	bl	8000b30 <__aeabi_fsub>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4619      	mov	r1, r3
 8001200:	4620      	mov	r0, r4
 8001202:	f7ff fe53 	bl	8000eac <__aeabi_fdiv>
 8001206:	4603      	mov	r3, r0
 8001208:	623b      	str	r3, [r7, #32]
            float y = y1 + t * (y2 - y1);
 800120a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800120c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800120e:	f7ff fc8f 	bl	8000b30 <__aeabi_fsub>
 8001212:	4603      	mov	r3, r0
 8001214:	6a39      	ldr	r1, [r7, #32]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fd94 	bl	8000d44 <__aeabi_fmul>
 800121c:	4603      	mov	r3, r0
 800121e:	4619      	mov	r1, r3
 8001220:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001222:	f7ff fc87 	bl	8000b34 <__addsf3>
 8001226:	4603      	mov	r3, r0
 8001228:	637b      	str	r3, [r7, #52]	@ 0x34

            // Optional: clamp inside table range if needed
            if (y > HX711_MAX_MASS) {
 800122a:	490d      	ldr	r1, [pc, #52]	@ (8001260 <HX711_InterpFromTable+0x190>)
 800122c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800122e:	f7ff ff45 	bl	80010bc <__aeabi_fcmpgt>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <HX711_InterpFromTable+0x16c>
                y = HX711_MAX_MASS;
 8001238:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <HX711_InterpFromTable+0x190>)
 800123a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            return y;
 800123c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800123e:	e008      	b.n	8001252 <HX711_InterpFromTable+0x182>
    for (int i = 0; i < LC_TABLE_COUNT - 1; i++) {
 8001240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001242:	3301      	adds	r3, #1
 8001244:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001246:	2315      	movs	r3, #21
 8001248:	3b01      	subs	r3, #1
 800124a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800124c:	429a      	cmp	r2, r3
 800124e:	dba5      	blt.n	800119c <HX711_InterpFromTable+0xcc>
        }
    }

    // Should never reach here
    return -1.0f;
 8001250:	4b04      	ldr	r3, [pc, #16]	@ (8001264 <HX711_InterpFromTable+0x194>)
}
 8001252:	4618      	mov	r0, r3
 8001254:	3744      	adds	r7, #68	@ 0x44
 8001256:	46bd      	mov	sp, r7
 8001258:	bd90      	pop	{r4, r7, pc}
 800125a:	bf00      	nop
 800125c:	0800d37c 	.word	0x0800d37c
 8001260:	451c4000 	.word	0x451c4000
 8001264:	bf800000 	.word	0xbf800000

08001268 <HX711_Init>:
 * ================================*/

// Init
void HX711_Init(HX711_t *hx711, GPIO_TypeDef* dt_port, uint16_t dt_pin,
                GPIO_TypeDef* sck_port, uint16_t sck_pin, float scale)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	4613      	mov	r3, r2
 8001276:	80fb      	strh	r3, [r7, #6]
    hx711->data_gpio_port = dt_port;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	601a      	str	r2, [r3, #0]
    hx711->data_pin = dt_pin;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	88fa      	ldrh	r2, [r7, #6]
 8001282:	809a      	strh	r2, [r3, #4]
    hx711->sck_gpio_port = sck_port;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	683a      	ldr	r2, [r7, #0]
 8001288:	609a      	str	r2, [r3, #8]
    hx711->sck_pin = sck_pin;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	8b3a      	ldrh	r2, [r7, #24]
 800128e:	819a      	strh	r2, [r3, #12]
    hx711->offset = 0;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2200      	movs	r2, #0
 8001294:	611a      	str	r2, [r3, #16]
    hx711->scale = scale;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	69fa      	ldr	r2, [r7, #28]
 800129a:	615a      	str	r2, [r3, #20]
}
 800129c:	bf00      	nop
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr
	...

080012a8 <HX711_Read>:

// Read raw 24-bit data
int32_t HX711_Read(HX711_t *hx711, uint32_t timeOut)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
    initTime = HAL_GetTick();
 80012b2:	f003 fd99 	bl	8004de8 <HAL_GetTick>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4a3a      	ldr	r2, [pc, #232]	@ (80013a4 <HX711_Read+0xfc>)
 80012ba:	6013      	str	r3, [r2, #0]

    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 80012bc:	e00b      	b.n	80012d6 <HX711_Read+0x2e>
        if (HAL_GetTick() - initTime >= timeOut) {
 80012be:	f003 fd93 	bl	8004de8 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	4b37      	ldr	r3, [pc, #220]	@ (80013a4 <HX711_Read+0xfc>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d802      	bhi.n	80012d6 <HX711_Read+0x2e>
            return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e061      	b.n	800139a <HX711_Read+0xf2>
    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	889b      	ldrh	r3, [r3, #4]
 80012de:	4619      	mov	r1, r3
 80012e0:	4610      	mov	r0, r2
 80012e2:	f004 feb9 	bl	8006058 <HAL_GPIO_ReadPin>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d0e8      	beq.n	80012be <HX711_Read+0x16>
        }
    }

    data = 0;
 80012ec:	4b2e      	ldr	r3, [pc, #184]	@ (80013a8 <HX711_Read+0x100>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6898      	ldr	r0, [r3, #8]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	899b      	ldrh	r3, [r3, #12]
 80012fa:	2200      	movs	r2, #0
 80012fc:	4619      	mov	r1, r3
 80012fe:	f004 fec2 	bl	8006086 <HAL_GPIO_WritePin>

    for (uint8_t i = 0; i < 24; i++) {
 8001302:	2300      	movs	r3, #0
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	e027      	b.n	8001358 <HX711_Read+0xb0>
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6898      	ldr	r0, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	899b      	ldrh	r3, [r3, #12]
 8001310:	2201      	movs	r2, #1
 8001312:	4619      	mov	r1, r3
 8001314:	f004 feb7 	bl	8006086 <HAL_GPIO_WritePin>
        data <<= 1;
 8001318:	4b23      	ldr	r3, [pc, #140]	@ (80013a8 <HX711_Read+0x100>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4a22      	ldr	r2, [pc, #136]	@ (80013a8 <HX711_Read+0x100>)
 8001320:	6013      	str	r3, [r2, #0]
        if (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	889b      	ldrh	r3, [r3, #4]
 800132a:	4619      	mov	r1, r3
 800132c:	4610      	mov	r0, r2
 800132e:	f004 fe93 	bl	8006058 <HAL_GPIO_ReadPin>
 8001332:	4603      	mov	r3, r0
 8001334:	2b01      	cmp	r3, #1
 8001336:	d104      	bne.n	8001342 <HX711_Read+0x9a>
            data++;
 8001338:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <HX711_Read+0x100>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3301      	adds	r3, #1
 800133e:	4a1a      	ldr	r2, [pc, #104]	@ (80013a8 <HX711_Read+0x100>)
 8001340:	6013      	str	r3, [r2, #0]
        }
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6898      	ldr	r0, [r3, #8]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	899b      	ldrh	r3, [r3, #12]
 800134a:	2200      	movs	r2, #0
 800134c:	4619      	mov	r1, r3
 800134e:	f004 fe9a 	bl	8006086 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 24; i++) {
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	3301      	adds	r3, #1
 8001356:	73fb      	strb	r3, [r7, #15]
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	2b17      	cmp	r3, #23
 800135c:	d9d4      	bls.n	8001308 <HX711_Read+0x60>
    }

    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6898      	ldr	r0, [r3, #8]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	899b      	ldrh	r3, [r3, #12]
 8001366:	2201      	movs	r2, #1
 8001368:	4619      	mov	r1, r3
 800136a:	f004 fe8c 	bl	8006086 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6898      	ldr	r0, [r3, #8]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	899b      	ldrh	r3, [r3, #12]
 8001376:	2200      	movs	r2, #0
 8001378:	4619      	mov	r1, r3
 800137a:	f004 fe84 	bl	8006086 <HAL_GPIO_WritePin>

    if (data & 0x800000) {
 800137e:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <HX711_Read+0x100>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d005      	beq.n	8001396 <HX711_Read+0xee>
        data |= 0xFF000000;
 800138a:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <HX711_Read+0x100>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <HX711_Read+0x100>)
 8001394:	6013      	str	r3, [r2, #0]
    }

    return (int32_t)data;
 8001396:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <HX711_Read+0x100>)
 8001398:	681b      	ldr	r3, [r3, #0]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000240 	.word	0x20000240
 80013a8:	20000244 	.word	0x20000244

080013ac <HX711_Tare>:

// Tare
float HX711_Tare(HX711_t *hx711, uint8_t num, uint32_t timeOut)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	460b      	mov	r3, r1
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	72fb      	strb	r3, [r7, #11]
    int32_t sum = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    int32_t temp = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < num; i++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	76fb      	strb	r3, [r7, #27]
 80013c6:	e014      	b.n	80013f2 <HX711_Tare+0x46>
        temp = HX711_Read(hx711, timeOut);
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	68f8      	ldr	r0, [r7, #12]
 80013cc:	f7ff ff6c 	bl	80012a8 <HX711_Read>
 80013d0:	6178      	str	r0, [r7, #20]
        if (temp == -1) return -1.0f;
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d8:	d101      	bne.n	80013de <HX711_Tare+0x32>
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HX711_Tare+0x68>)
 80013dc:	e015      	b.n	800140a <HX711_Tare+0x5e>
        sum += temp;
 80013de:	69fa      	ldr	r2, [r7, #28]
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	4413      	add	r3, r2
 80013e4:	61fb      	str	r3, [r7, #28]
        HAL_Delay(10);
 80013e6:	200a      	movs	r0, #10
 80013e8:	f003 fd08 	bl	8004dfc <HAL_Delay>
    for (uint8_t i = 0; i < num; i++) {
 80013ec:	7efb      	ldrb	r3, [r7, #27]
 80013ee:	3301      	adds	r3, #1
 80013f0:	76fb      	strb	r3, [r7, #27]
 80013f2:	7efa      	ldrb	r2, [r7, #27]
 80013f4:	7afb      	ldrb	r3, [r7, #11]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d3e6      	bcc.n	80013c8 <HX711_Tare+0x1c>
    }

    hx711->offset = sum / num;
 80013fa:	7afb      	ldrb	r3, [r7, #11]
 80013fc:	69fa      	ldr	r2, [r7, #28]
 80013fe:	fb92 f2f3 	sdiv	r2, r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	611a      	str	r2, [r3, #16]
    return 0;
 8001406:	f04f 0300 	mov.w	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3720      	adds	r7, #32
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	bf800000 	.word	0xbf800000

08001418 <HX711_Get_Value>:

// Get calibrated value (raw  weight)
float HX711_Get_Value(HX711_t *hx711, uint8_t num, uint32_t timeOut)
{
 8001418:	b590      	push	{r4, r7, lr}
 800141a:	b089      	sub	sp, #36	@ 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	460b      	mov	r3, r1
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	72fb      	strb	r3, [r7, #11]
    int32_t sum = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
    int32_t temp = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < num; i++) {
 800142e:	2300      	movs	r3, #0
 8001430:	76fb      	strb	r3, [r7, #27]
 8001432:	e014      	b.n	800145e <HX711_Get_Value+0x46>
        temp = HX711_Read(hx711, timeOut);
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	68f8      	ldr	r0, [r7, #12]
 8001438:	f7ff ff36 	bl	80012a8 <HX711_Read>
 800143c:	6178      	str	r0, [r7, #20]
        if (temp == -1) return -1.0f;
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001444:	d101      	bne.n	800144a <HX711_Get_Value+0x32>
 8001446:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <HX711_Get_Value+0x9c>)
 8001448:	e02f      	b.n	80014aa <HX711_Get_Value+0x92>
        sum += temp;
 800144a:	69fa      	ldr	r2, [r7, #28]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	4413      	add	r3, r2
 8001450:	61fb      	str	r3, [r7, #28]
        HAL_Delay(10);
 8001452:	200a      	movs	r0, #10
 8001454:	f003 fcd2 	bl	8004dfc <HAL_Delay>
    for (uint8_t i = 0; i < num; i++) {
 8001458:	7efb      	ldrb	r3, [r7, #27]
 800145a:	3301      	adds	r3, #1
 800145c:	76fb      	strb	r3, [r7, #27]
 800145e:	7efa      	ldrb	r2, [r7, #27]
 8001460:	7afb      	ldrb	r3, [r7, #11]
 8001462:	429a      	cmp	r2, r3
 8001464:	d3e6      	bcc.n	8001434 <HX711_Get_Value+0x1c>
    }

    float average = (float)sum / (float)num;
 8001466:	69f8      	ldr	r0, [r7, #28]
 8001468:	f7ff fc18 	bl	8000c9c <__aeabi_i2f>
 800146c:	4604      	mov	r4, r0
 800146e:	7afb      	ldrb	r3, [r7, #11]
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff fc0f 	bl	8000c94 <__aeabi_ui2f>
 8001476:	4603      	mov	r3, r0
 8001478:	4619      	mov	r1, r3
 800147a:	4620      	mov	r0, r4
 800147c:	f7ff fd16 	bl	8000eac <__aeabi_fdiv>
 8001480:	4603      	mov	r3, r0
 8001482:	613b      	str	r3, [r7, #16]
    return (average - hx711->offset) / hx711->scale;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc07 	bl	8000c9c <__aeabi_i2f>
 800148e:	4603      	mov	r3, r0
 8001490:	4619      	mov	r1, r3
 8001492:	6938      	ldr	r0, [r7, #16]
 8001494:	f7ff fb4c 	bl	8000b30 <__aeabi_fsub>
 8001498:	4603      	mov	r3, r0
 800149a:	461a      	mov	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	4619      	mov	r1, r3
 80014a2:	4610      	mov	r0, r2
 80014a4:	f7ff fd02 	bl	8000eac <__aeabi_fdiv>
 80014a8:	4603      	mov	r3, r0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3724      	adds	r7, #36	@ 0x24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd90      	pop	{r4, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	bf800000 	.word	0xbf800000

080014b8 <Set_RTC>:
#include "main.h"
extern RTC_AlarmTypeDef sAlarm;
extern RTC_TimeTypeDef sTime;
extern RTC_HandleTypeDef hrtc;

uint8_t Set_RTC(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	460b      	mov	r3, r1
 80014c4:	71bb      	strb	r3, [r7, #6]
 80014c6:	4613      	mov	r3, r2
 80014c8:	717b      	strb	r3, [r7, #5]
	sTime.Hours = Hours;
 80014ca:	4a09      	ldr	r2, [pc, #36]	@ (80014f0 <Set_RTC+0x38>)
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	7013      	strb	r3, [r2, #0]
	sTime.Minutes = Minutes;
 80014d0:	4a07      	ldr	r2, [pc, #28]	@ (80014f0 <Set_RTC+0x38>)
 80014d2:	79bb      	ldrb	r3, [r7, #6]
 80014d4:	7053      	strb	r3, [r2, #1]
	sTime.Seconds = Seconds;
 80014d6:	4a06      	ldr	r2, [pc, #24]	@ (80014f0 <Set_RTC+0x38>)
 80014d8:	797b      	ldrb	r3, [r7, #5]
 80014da:	7093      	strb	r3, [r2, #2]
	return HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80014dc:	2200      	movs	r2, #0
 80014de:	4904      	ldr	r1, [pc, #16]	@ (80014f0 <Set_RTC+0x38>)
 80014e0:	4804      	ldr	r0, [pc, #16]	@ (80014f4 <Set_RTC+0x3c>)
 80014e2:	f006 fbbb 	bl	8007c5c <HAL_RTC_SetTime>
 80014e6:	4603      	mov	r3, r0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000650 	.word	0x20000650
 80014f4:	20000d10 	.word	0x20000d10

080014f8 <delay_us>:
uint32_t timeout_start_1;

#define MAX_TIMEOUT_US 20000

void delay_us(uint32_t us)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001500:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <delay_us+0x2c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2200      	movs	r2, #0
 8001506:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8001508:	bf00      	nop
 800150a:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <delay_us+0x2c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	429a      	cmp	r2, r3
 8001514:	d8f9      	bhi.n	800150a <delay_us+0x12>
}
 8001516:	bf00      	nop
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20000d24 	.word	0x20000d24

08001528 <Ultra_ReadDistance>:

float Ultra_ReadDistance(void){
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	//TRIG
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	2108      	movs	r1, #8
 8001530:	4831      	ldr	r0, [pc, #196]	@ (80015f8 <Ultra_ReadDistance+0xd0>)
 8001532:	f004 fda8 	bl	8006086 <HAL_GPIO_WritePin>
	delay_us(2);
 8001536:	2002      	movs	r0, #2
 8001538:	f7ff ffde 	bl	80014f8 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	2108      	movs	r1, #8
 8001540:	482d      	ldr	r0, [pc, #180]	@ (80015f8 <Ultra_ReadDistance+0xd0>)
 8001542:	f004 fda0 	bl	8006086 <HAL_GPIO_WritePin>
	delay_us(10);
 8001546:	200a      	movs	r0, #10
 8001548:	f7ff ffd6 	bl	80014f8 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	2108      	movs	r1, #8
 8001550:	4829      	ldr	r0, [pc, #164]	@ (80015f8 <Ultra_ReadDistance+0xd0>)
 8001552:	f004 fd98 	bl	8006086 <HAL_GPIO_WritePin>

	//Wait Echo to high
	timeout_start = __HAL_TIM_GET_COUNTER(&htim1);
 8001556:	4b29      	ldr	r3, [pc, #164]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155c:	4a28      	ldr	r2, [pc, #160]	@ (8001600 <Ultra_ReadDistance+0xd8>)
 800155e:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 8001560:	e00b      	b.n	800157a <Ultra_ReadDistance+0x52>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start > MAX_TIMEOUT_US) {
 8001562:	4b26      	ldr	r3, [pc, #152]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001568:	4b25      	ldr	r3, [pc, #148]	@ (8001600 <Ultra_ReadDistance+0xd8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001572:	4293      	cmp	r3, r2
 8001574:	d901      	bls.n	800157a <Ultra_ReadDistance+0x52>
			return -1.0f;
 8001576:	4b23      	ldr	r3, [pc, #140]	@ (8001604 <Ultra_ReadDistance+0xdc>)
 8001578:	e03b      	b.n	80015f2 <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 800157a:	2110      	movs	r1, #16
 800157c:	481e      	ldr	r0, [pc, #120]	@ (80015f8 <Ultra_ReadDistance+0xd0>)
 800157e:	f004 fd6b 	bl	8006058 <HAL_GPIO_ReadPin>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0ec      	beq.n	8001562 <Ultra_ReadDistance+0x3a>
		}
	}

	//Time start
	start_time = __HAL_TIM_GET_COUNTER(&htim1);
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158e:	4a1e      	ldr	r2, [pc, #120]	@ (8001608 <Ultra_ReadDistance+0xe0>)
 8001590:	6013      	str	r3, [r2, #0]

	//Wait Echo to low
	timeout_start_1 = __HAL_TIM_GET_COUNTER(&htim1);
 8001592:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001598:	4a1c      	ldr	r2, [pc, #112]	@ (800160c <Ultra_ReadDistance+0xe4>)
 800159a:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 800159c:	e00b      	b.n	80015b6 <Ultra_ReadDistance+0x8e>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start_1 > MAX_TIMEOUT_US) {
 800159e:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <Ultra_ReadDistance+0xe4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d901      	bls.n	80015b6 <Ultra_ReadDistance+0x8e>
			return -1.0f;
 80015b2:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <Ultra_ReadDistance+0xdc>)
 80015b4:	e01d      	b.n	80015f2 <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 80015b6:	2110      	movs	r1, #16
 80015b8:	480f      	ldr	r0, [pc, #60]	@ (80015f8 <Ultra_ReadDistance+0xd0>)
 80015ba:	f004 fd4d 	bl	8006058 <HAL_GPIO_ReadPin>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d0ec      	beq.n	800159e <Ultra_ReadDistance+0x76>
		}
	}

	//Time end
	end_time = __HAL_TIM_GET_COUNTER(&htim1);
 80015c4:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <Ultra_ReadDistance+0xd4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ca:	4a11      	ldr	r2, [pc, #68]	@ (8001610 <Ultra_ReadDistance+0xe8>)
 80015cc:	6013      	str	r3, [r2, #0]

	//Calculate duration
	duration = end_time - start_time;
 80015ce:	4b10      	ldr	r3, [pc, #64]	@ (8001610 <Ultra_ReadDistance+0xe8>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001608 <Ultra_ReadDistance+0xe0>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	4a0e      	ldr	r2, [pc, #56]	@ (8001614 <Ultra_ReadDistance+0xec>)
 80015da:	6013      	str	r3, [r2, #0]

	//Calculate ditance
	return ((float)duration/ 5.80f);
 80015dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <Ultra_ReadDistance+0xec>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fb57 	bl	8000c94 <__aeabi_ui2f>
 80015e6:	4603      	mov	r3, r0
 80015e8:	490b      	ldr	r1, [pc, #44]	@ (8001618 <Ultra_ReadDistance+0xf0>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fc5e 	bl	8000eac <__aeabi_fdiv>
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40010c00 	.word	0x40010c00
 80015fc:	20000d24 	.word	0x20000d24
 8001600:	20000640 	.word	0x20000640
 8001604:	bf800000 	.word	0xbf800000
 8001608:	20000634 	.word	0x20000634
 800160c:	20000644 	.word	0x20000644
 8001610:	20000638 	.word	0x20000638
 8001614:	2000063c 	.word	0x2000063c
 8001618:	40b9999a 	.word	0x40b9999a
 800161c:	00000000 	.word	0x00000000

08001620 <Read_Voltage>:

extern ADC_HandleTypeDef hadc1;

uint16_t readValue;

float Read_Voltage(void){
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	 HAL_ADC_PollForConversion(&hadc1,1000);
 8001624:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001628:	4819      	ldr	r0, [pc, #100]	@ (8001690 <Read_Voltage+0x70>)
 800162a:	f003 fe6f 	bl	800530c <HAL_ADC_PollForConversion>
	 readValue = HAL_ADC_GetValue(&hadc1);
 800162e:	4818      	ldr	r0, [pc, #96]	@ (8001690 <Read_Voltage+0x70>)
 8001630:	f003 ff72 	bl	8005518 <HAL_ADC_GetValue>
 8001634:	4603      	mov	r3, r0
 8001636:	b29a      	uxth	r2, r3
 8001638:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <Read_Voltage+0x74>)
 800163a:	801a      	strh	r2, [r3, #0]
	 return ((float)readValue * (11.67/2065)) + 0.36; //4095*16.5;
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <Read_Voltage+0x74>)
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fb27 	bl	8000c94 <__aeabi_ui2f>
 8001646:	4603      	mov	r3, r0
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe feed 	bl	8000428 <__aeabi_f2d>
 800164e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001680 <Read_Voltage+0x60>)
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	f7fe ff40 	bl	80004d8 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	a309      	add	r3, pc, #36	@ (adr r3, 8001688 <Read_Voltage+0x68>)
 8001662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001666:	f7fe fd81 	bl	800016c <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fa09 	bl	8000a88 <__aeabi_d2f>
 8001676:	4603      	mov	r3, r0
	 //return readValue;
}
 8001678:	4618      	mov	r0, r3
 800167a:	bd80      	pop	{r7, pc}
 800167c:	f3af 8000 	nop.w
 8001680:	ce999d69 	.word	0xce999d69
 8001684:	3f7725d9 	.word	0x3f7725d9
 8001688:	70a3d70a 	.word	0x70a3d70a
 800168c:	3fd70a3d 	.word	0x3fd70a3d
 8001690:	20000c5c 	.word	0x20000c5c
 8001694:	20000648 	.word	0x20000648

08001698 <WS_IndexToMass>:
    2180.0f  // 20
};


static float WS_IndexToMass(uint8_t ws_index)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
    if (ws_index > 20) {
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b14      	cmp	r3, #20
 80016a6:	d901      	bls.n	80016ac <WS_IndexToMass+0x14>
        return -1.0f;   //  
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <WS_IndexToMass+0x28>)
 80016aa:	e003      	b.n	80016b4 <WS_IndexToMass+0x1c>
    }
    return ws_mass_table[ws_index];
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	4a05      	ldr	r2, [pc, #20]	@ (80016c4 <WS_IndexToMass+0x2c>)
 80016b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	bf800000 	.word	0xbf800000
 80016c4:	0800d430 	.word	0x0800d430

080016c8 <to_hal_addr>:

/* Active handle used by the Quick APIs */
static WATER_HandleTypeDef *g_active_hws = NULL;

/* HAL expects a 7-bit address shifted by 1 bit on STM32F1 */
static inline uint16_t to_hal_addr(uint8_t addr7) {
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
    return (uint16_t)(addr7 << 1);
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	b29b      	uxth	r3, r3
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <WATER_Init>:
                I2C_HandleTypeDef *i2c,
                uint8_t addr_low7,
                uint8_t addr_high7,
                uint8_t default_threshold,
                uint32_t timeout_ms)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	4611      	mov	r1, r2
 80016f0:	461a      	mov	r2, r3
 80016f2:	460b      	mov	r3, r1
 80016f4:	71fb      	strb	r3, [r7, #7]
 80016f6:	4613      	mov	r3, r2
 80016f8:	71bb      	strb	r3, [r7, #6]
    if (!hws) return;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d021      	beq.n	8001744 <WATER_Init+0x60>

    hws->i2c        = i2c;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	601a      	str	r2, [r3, #0]
    hws->addr_low   = addr_low7   ? addr_low7   : WATER_ADDR_LOW_DEF;
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <WATER_Init+0x2c>
 800170c:	79fa      	ldrb	r2, [r7, #7]
 800170e:	e000      	b.n	8001712 <WATER_Init+0x2e>
 8001710:	2277      	movs	r2, #119	@ 0x77
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	711a      	strb	r2, [r3, #4]
    hws->addr_high  = addr_high7  ? addr_high7  : WATER_ADDR_HIGH_DEF;
 8001716:	79bb      	ldrb	r3, [r7, #6]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <WATER_Init+0x3c>
 800171c:	79ba      	ldrb	r2, [r7, #6]
 800171e:	e000      	b.n	8001722 <WATER_Init+0x3e>
 8001720:	2278      	movs	r2, #120	@ 0x78
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	715a      	strb	r2, [r3, #5]
    hws->threshold  = default_threshold;                /* can be 0; Quick calls pass threshold anyway */
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	7e3a      	ldrb	r2, [r7, #24]
 800172a:	719a      	strb	r2, [r3, #6]
    hws->timeout_ms = timeout_ms  ? timeout_ms  : WATER_TIMEOUT_DEF;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <WATER_Init+0x52>
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	e000      	b.n	8001738 <WATER_Init+0x54>
 8001736:	2332      	movs	r3, #50	@ 0x32
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	6093      	str	r3, [r2, #8]

    /* Register as the active handle by default */
    g_active_hws = hws;
 800173c:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <WATER_Init+0x6c>)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	e000      	b.n	8001746 <WATER_Init+0x62>
    if (!hws) return;
 8001744:	bf00      	nop
}
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	2000064c 	.word	0x2000064c

08001754 <i2c_recv>:
    static WATER_HandleTypeDef s_hws; /* kept internal to this module */
    WATER_Init(&s_hws, i2c, WATER_ADDR_LOW_DEF, WATER_ADDR_HIGH_DEF, 0 /*default thres*/, WATER_TIMEOUT_DEF);
}

static HAL_StatusTypeDef i2c_recv(I2C_HandleTypeDef *i2c, uint8_t addr7, uint8_t *buf, uint16_t len, uint32_t to_ms)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af02      	add	r7, sp, #8
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	607a      	str	r2, [r7, #4]
 800175e:	461a      	mov	r2, r3
 8001760:	460b      	mov	r3, r1
 8001762:	72fb      	strb	r3, [r7, #11]
 8001764:	4613      	mov	r3, r2
 8001766:	813b      	strh	r3, [r7, #8]
    if (!i2c) return HAL_ERROR;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <i2c_recv+0x1e>
 800176e:	2301      	movs	r3, #1
 8001770:	e00e      	b.n	8001790 <i2c_recv+0x3c>
    return HAL_I2C_Master_Receive(i2c, to_hal_addr(addr7), buf, len, to_ms);
 8001772:	7afb      	ldrb	r3, [r7, #11]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ffa7 	bl	80016c8 <to_hal_addr>
 800177a:	4603      	mov	r3, r0
 800177c:	4619      	mov	r1, r3
 800177e:	893a      	ldrh	r2, [r7, #8]
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	4613      	mov	r3, r2
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f004 fe39 	bl	8006400 <HAL_I2C_Master_Receive>
 800178e:	4603      	mov	r3, r0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <WATER_ReadRaw>:

HAL_StatusTypeDef WATER_ReadRaw(WATER_HandleTypeDef *hws, uint8_t raw_phys20[20])
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	@ 0x28
 800179c:	af02      	add	r7, sp, #8
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
    if (!hws || !hws->i2c || !raw_phys20) return HAL_ERROR;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <WATER_ReadRaw+0x1e>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <WATER_ReadRaw+0x1e>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <WATER_ReadRaw+0x22>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e04b      	b.n	8001852 <WATER_ReadRaw+0xba>

    uint8_t low_data[8]   = {0};
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
    uint8_t high_data[12] = {0};
 80017c4:	f107 0308 	add.w	r3, r7, #8
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]

    HAL_StatusTypeDef st1 = i2c_recv(hws->i2c, hws->addr_low,  low_data,  8,  hws->timeout_ms);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	7919      	ldrb	r1, [r3, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f107 0214 	add.w	r2, r7, #20
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	2308      	movs	r3, #8
 80017e4:	f7ff ffb6 	bl	8001754 <i2c_recv>
 80017e8:	4603      	mov	r3, r0
 80017ea:	77bb      	strb	r3, [r7, #30]
    HAL_StatusTypeDef st2 = i2c_recv(hws->i2c, hws->addr_high, high_data, 12, hws->timeout_ms);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6818      	ldr	r0, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7959      	ldrb	r1, [r3, #5]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f107 0208 	add.w	r2, r7, #8
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	230c      	movs	r3, #12
 8001800:	f7ff ffa8 	bl	8001754 <i2c_recv>
 8001804:	4603      	mov	r3, r0
 8001806:	777b      	strb	r3, [r7, #29]

    if (st1 != HAL_OK || st2 != HAL_OK) {
 8001808:	7fbb      	ldrb	r3, [r7, #30]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d102      	bne.n	8001814 <WATER_ReadRaw+0x7c>
 800180e:	7f7b      	ldrb	r3, [r7, #29]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <WATER_ReadRaw+0x80>
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e01c      	b.n	8001852 <WATER_ReadRaw+0xba>
    }

    /* Remap to physical order 0..19 */
    memcpy(&raw_phys20[0], low_data, 8);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	cb03      	ldmia	r3!, {r0, r1}
 8001822:	6010      	str	r0, [r2, #0]
 8001824:	6051      	str	r1, [r2, #4]
    for (uint8_t j = 0; j < 12; j++) {
 8001826:	2300      	movs	r3, #0
 8001828:	77fb      	strb	r3, [r7, #31]
 800182a:	e00e      	b.n	800184a <WATER_ReadRaw+0xb2>
        raw_phys20[ HIGH_MAP[j] ] = high_data[j];
 800182c:	7ffa      	ldrb	r2, [r7, #31]
 800182e:	7ffb      	ldrb	r3, [r7, #31]
 8001830:	490a      	ldr	r1, [pc, #40]	@ (800185c <WATER_ReadRaw+0xc4>)
 8001832:	5ccb      	ldrb	r3, [r1, r3]
 8001834:	4619      	mov	r1, r3
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	440b      	add	r3, r1
 800183a:	3220      	adds	r2, #32
 800183c:	443a      	add	r2, r7
 800183e:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001842:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 12; j++) {
 8001844:	7ffb      	ldrb	r3, [r7, #31]
 8001846:	3301      	adds	r3, #1
 8001848:	77fb      	strb	r3, [r7, #31]
 800184a:	7ffb      	ldrb	r3, [r7, #31]
 800184c:	2b0b      	cmp	r3, #11
 800184e:	d9ed      	bls.n	800182c <WATER_ReadRaw+0x94>
    }

    return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	0800d424 	.word	0x0800d424

08001860 <WATER_ReadRawFull>:

WATER_RawDataFull_t WATER_ReadRawFull(WATER_HandleTypeDef *hws)
{
 8001860:	b5b0      	push	{r4, r5, r7, lr}
 8001862:	b0b2      	sub	sp, #200	@ 0xc8
 8001864:	af02      	add	r7, sp, #8
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
    WATER_RawDataFull_t ret;
    memset(&ret, 0, sizeof(ret));
 800186a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800186e:	2217      	movs	r2, #23
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f008 ffe1 	bl	800a83a <memset>

    //   
    if (!hws) {
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d11d      	bne.n	80018ba <WATER_ReadRawFull+0x5a>
        LOG("[ERR]", "hws is NULL");
 800187e:	4993      	ldr	r1, [pc, #588]	@ (8001acc <WATER_ReadRawFull+0x26c>)
 8001880:	4893      	ldr	r0, [pc, #588]	@ (8001ad0 <WATER_ReadRawFull+0x270>)
 8001882:	f000 fc75 	bl	8002170 <LOG>
        ret.valid = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
        ret.st1 = HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
        ret.st2 = HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
        return ret;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	461d      	mov	r5, r3
 800189c:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 80018a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018a2:	6028      	str	r0, [r5, #0]
 80018a4:	6069      	str	r1, [r5, #4]
 80018a6:	60aa      	str	r2, [r5, #8]
 80018a8:	60eb      	str	r3, [r5, #12]
 80018aa:	6820      	ldr	r0, [r4, #0]
 80018ac:	6128      	str	r0, [r5, #16]
 80018ae:	88a3      	ldrh	r3, [r4, #4]
 80018b0:	79a2      	ldrb	r2, [r4, #6]
 80018b2:	82ab      	strh	r3, [r5, #20]
 80018b4:	4613      	mov	r3, r2
 80018b6:	75ab      	strb	r3, [r5, #22]
 80018b8:	e103      	b.n	8001ac2 <WATER_ReadRawFull+0x262>
    }

    if (!hws->i2c) {
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d11d      	bne.n	80018fe <WATER_ReadRawFull+0x9e>
        LOG("[ERR]", "I2C handle is NULL");
 80018c2:	4984      	ldr	r1, [pc, #528]	@ (8001ad4 <WATER_ReadRawFull+0x274>)
 80018c4:	4882      	ldr	r0, [pc, #520]	@ (8001ad0 <WATER_ReadRawFull+0x270>)
 80018c6:	f000 fc53 	bl	8002170 <LOG>
        ret.valid = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
        ret.st1 = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
        ret.st2 = HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
        return ret;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	461d      	mov	r5, r3
 80018e0:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 80018e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e6:	6028      	str	r0, [r5, #0]
 80018e8:	6069      	str	r1, [r5, #4]
 80018ea:	60aa      	str	r2, [r5, #8]
 80018ec:	60eb      	str	r3, [r5, #12]
 80018ee:	6820      	ldr	r0, [r4, #0]
 80018f0:	6128      	str	r0, [r5, #16]
 80018f2:	88a3      	ldrh	r3, [r4, #4]
 80018f4:	79a2      	ldrb	r2, [r4, #6]
 80018f6:	82ab      	strh	r3, [r5, #20]
 80018f8:	4613      	mov	r3, r2
 80018fa:	75ab      	strb	r3, [r5, #22]
 80018fc:	e0e1      	b.n	8001ac2 <WATER_ReadRawFull+0x262>
    }

    uint8_t low_data[8]   = {0};
 80018fe:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
    uint8_t high_data[12] = {0};
 8001908:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]

    // I2C 
    ret.st1 = i2c_recv(hws->i2c, hws->addr_low,  low_data,  8,  hws->timeout_ms);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	7919      	ldrb	r1, [r3, #4]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2308      	movs	r3, #8
 8001928:	f7ff ff14 	bl	8001754 <i2c_recv>
 800192c:	4603      	mov	r3, r0
 800192e:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
    ret.st2 = i2c_recv(hws->i2c, hws->addr_high, high_data, 12, hws->timeout_ms);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	7959      	ldrb	r1, [r3, #5]
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	230c      	movs	r3, #12
 8001946:	f7ff ff05 	bl	8001754 <i2c_recv>
 800194a:	4603      	mov	r3, r0
 800194c:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2

    LOG("[DBG]", "I2C Status - Low:%d, High:%d", ret.st1, ret.st2);
 8001950:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 8001954:	461a      	mov	r2, r3
 8001956:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800195a:	495f      	ldr	r1, [pc, #380]	@ (8001ad8 <WATER_ReadRawFull+0x278>)
 800195c:	485f      	ldr	r0, [pc, #380]	@ (8001adc <WATER_ReadRawFull+0x27c>)
 800195e:	f000 fc07 	bl	8002170 <LOG>

    if (ret.st1 != HAL_OK || ret.st2 != HAL_OK) {
 8001962:	f897 30b1 	ldrb.w	r3, [r7, #177]	@ 0xb1
 8001966:	2b00      	cmp	r3, #0
 8001968:	d103      	bne.n	8001972 <WATER_ReadRawFull+0x112>
 800196a:	f897 30b2 	ldrb.w	r3, [r7, #178]	@ 0xb2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d017      	beq.n	80019a2 <WATER_ReadRawFull+0x142>
        ret.valid = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
        LOG("[ERR]", "I2C read failed, raw data invalid");
 8001978:	4959      	ldr	r1, [pc, #356]	@ (8001ae0 <WATER_ReadRawFull+0x280>)
 800197a:	4855      	ldr	r0, [pc, #340]	@ (8001ad0 <WATER_ReadRawFull+0x270>)
 800197c:	f000 fbf8 	bl	8002170 <LOG>
        return ret;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	461d      	mov	r5, r3
 8001984:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 8001988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800198a:	6028      	str	r0, [r5, #0]
 800198c:	6069      	str	r1, [r5, #4]
 800198e:	60aa      	str	r2, [r5, #8]
 8001990:	60eb      	str	r3, [r5, #12]
 8001992:	6820      	ldr	r0, [r4, #0]
 8001994:	6128      	str	r0, [r5, #16]
 8001996:	88a3      	ldrh	r3, [r4, #4]
 8001998:	79a2      	ldrb	r2, [r4, #6]
 800199a:	82ab      	strh	r3, [r5, #20]
 800199c:	4613      	mov	r3, r2
 800199e:	75ab      	strb	r3, [r5, #22]
 80019a0:	e08f      	b.n	8001ac2 <WATER_ReadRawFull+0x262>
    }

    //   raw_phys20 
    memcpy(&ret.data[0], low_data, 8);
 80019a2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019a6:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80019aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019ae:	e883 0003 	stmia.w	r3, {r0, r1}
    for (uint8_t j = 0; j < 12; j++) {
 80019b2:	2300      	movs	r3, #0
 80019b4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80019b8:	e014      	b.n	80019e4 <WATER_ReadRawFull+0x184>
        ret.data[ HIGH_MAP[j] ] = high_data[j];
 80019ba:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80019be:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 80019c2:	4948      	ldr	r1, [pc, #288]	@ (8001ae4 <WATER_ReadRawFull+0x284>)
 80019c4:	5c8a      	ldrb	r2, [r1, r2]
 80019c6:	4611      	mov	r1, r2
 80019c8:	33c0      	adds	r3, #192	@ 0xc0
 80019ca:	443b      	add	r3, r7
 80019cc:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 80019d0:	f101 03c0 	add.w	r3, r1, #192	@ 0xc0
 80019d4:	443b      	add	r3, r7
 80019d6:	f803 2c24 	strb.w	r2, [r3, #-36]
    for (uint8_t j = 0; j < 12; j++) {
 80019da:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80019de:	3301      	adds	r3, #1
 80019e0:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80019e4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80019e8:	2b0b      	cmp	r3, #11
 80019ea:	d9e6      	bls.n	80019ba <WATER_ReadRawFull+0x15a>
    }

    ret.valid = 1;
 80019ec:	2301      	movs	r3, #1
 80019ee:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0

    // raw   
    char buf[128];
    int len = 0;
 80019f2:	2300      	movs	r3, #0
 80019f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    len += snprintf(buf + len, sizeof(buf) - len, "RAW_DATA: ");
 80019f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019fc:	f107 0208 	add.w	r2, r7, #8
 8001a00:	18d0      	adds	r0, r2, r3
 8001a02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a06:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001a0a:	4a37      	ldr	r2, [pc, #220]	@ (8001ae8 <WATER_ReadRawFull+0x288>)
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f008 fe9b 	bl	800a748 <sniprintf>
 8001a12:	4602      	mov	r2, r0
 8001a14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a18:	4413      	add	r3, r2
 8001a1a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    for (int i = 0; i < 20; i++) {
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001a24:	e033      	b.n	8001a8e <WATER_ReadRawFull+0x22e>
        len += snprintf(buf + len, sizeof(buf) - len, "%d", ret.data[i]);
 8001a26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a2a:	f107 0208 	add.w	r2, r7, #8
 8001a2e:	18d0      	adds	r0, r2, r3
 8001a30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a34:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8001a38:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 8001a3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a40:	4413      	add	r3, r2
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4a29      	ldr	r2, [pc, #164]	@ (8001aec <WATER_ReadRawFull+0x28c>)
 8001a46:	f008 fe7f 	bl	800a748 <sniprintf>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a50:	4413      	add	r3, r2
 8001a52:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
        if (i < 19) len += snprintf(buf + len, sizeof(buf) - len, ",");
 8001a56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a5a:	2b12      	cmp	r3, #18
 8001a5c:	dc12      	bgt.n	8001a84 <WATER_ReadRawFull+0x224>
 8001a5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a62:	f107 0208 	add.w	r2, r7, #8
 8001a66:	18d0      	adds	r0, r2, r3
 8001a68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a6c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001a70:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <WATER_ReadRawFull+0x290>)
 8001a72:	4619      	mov	r1, r3
 8001a74:	f008 fe68 	bl	800a748 <sniprintf>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001a7e:	4413      	add	r3, r2
 8001a80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    for (int i = 0; i < 20; i++) {
 8001a84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a88:	3301      	adds	r3, #1
 8001a8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001a8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a92:	2b13      	cmp	r3, #19
 8001a94:	ddc7      	ble.n	8001a26 <WATER_ReadRawFull+0x1c6>
    }
    LOG("[DBG]", buf);
 8001a96:	f107 0308 	add.w	r3, r7, #8
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480f      	ldr	r0, [pc, #60]	@ (8001adc <WATER_ReadRawFull+0x27c>)
 8001a9e:	f000 fb67 	bl	8002170 <LOG>

    return ret;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	461d      	mov	r5, r3
 8001aa6:	f107 049c 	add.w	r4, r7, #156	@ 0x9c
 8001aaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aac:	6028      	str	r0, [r5, #0]
 8001aae:	6069      	str	r1, [r5, #4]
 8001ab0:	60aa      	str	r2, [r5, #8]
 8001ab2:	60eb      	str	r3, [r5, #12]
 8001ab4:	6820      	ldr	r0, [r4, #0]
 8001ab6:	6128      	str	r0, [r5, #16]
 8001ab8:	88a3      	ldrh	r3, [r4, #4]
 8001aba:	79a2      	ldrb	r2, [r4, #6]
 8001abc:	82ab      	strh	r3, [r5, #20]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	75ab      	strb	r3, [r5, #22]
}
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	37c0      	adds	r7, #192	@ 0xc0
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aca:	bf00      	nop
 8001acc:	0800ca58 	.word	0x0800ca58
 8001ad0:	0800ca64 	.word	0x0800ca64
 8001ad4:	0800ca6c 	.word	0x0800ca6c
 8001ad8:	0800ca80 	.word	0x0800ca80
 8001adc:	0800caa0 	.word	0x0800caa0
 8001ae0:	0800caa8 	.word	0x0800caa8
 8001ae4:	0800d424 	.word	0x0800d424
 8001ae8:	0800cacc 	.word	0x0800cacc
 8001aec:	0800cad8 	.word	0x0800cad8
 8001af0:	0800cadc 	.word	0x0800cadc

08001af4 <compute_last_on_with_threshold>:



/* Compute last_on using a given threshold against raw segments. */
static int compute_last_on_with_threshold(const uint8_t raw_phys20[20], uint8_t threshold)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	70fb      	strb	r3, [r7, #3]
    int last_on = -1;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < 20; i++) {
 8001b06:	2300      	movs	r3, #0
 8001b08:	72fb      	strb	r3, [r7, #11]
 8001b0a:	e00b      	b.n	8001b24 <compute_last_on_with_threshold+0x30>
        if (raw_phys20[i] > threshold) {
 8001b0c:	7afb      	ldrb	r3, [r7, #11]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d201      	bcs.n	8001b1e <compute_last_on_with_threshold+0x2a>
            last_on = (int)i;
 8001b1a:	7afb      	ldrb	r3, [r7, #11]
 8001b1c:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < 20; i++) {
 8001b1e:	7afb      	ldrb	r3, [r7, #11]
 8001b20:	3301      	adds	r3, #1
 8001b22:	72fb      	strb	r3, [r7, #11]
 8001b24:	7afb      	ldrb	r3, [r7, #11]
 8001b26:	2b13      	cmp	r3, #19
 8001b28:	d9f0      	bls.n	8001b0c <compute_last_on_with_threshold+0x18>
        }
    }
    return last_on+1;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <WATER_ReadHeightMM_Threshold>:
}

/* === threshold-explicit versions === */

float WATER_ReadHeightMM_Threshold(WATER_HandleTypeDef *hws, uint8_t threshold)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	460b      	mov	r3, r1
 8001b42:	70fb      	strb	r3, [r7, #3]
    uint8_t raw[20] = {0};
 8001b44:	f107 0308 	add.w	r3, r7, #8
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]
 8001b52:	611a      	str	r2, [r3, #16]
    if (WATER_ReadRaw(hws, raw) != HAL_OK) {
 8001b54:	f107 0308 	add.w	r3, r7, #8
 8001b58:	4619      	mov	r1, r3
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff fe1c 	bl	8001798 <WATER_ReadRaw>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <WATER_ReadHeightMM_Threshold+0x32>
        return -1;  /* I2C failure */
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <WATER_ReadHeightMM_Threshold+0x68>)
 8001b68:	e016      	b.n	8001b98 <WATER_ReadHeightMM_Threshold+0x60>
    }

    int last_on = compute_last_on_with_threshold(raw, threshold);
 8001b6a:	78fa      	ldrb	r2, [r7, #3]
 8001b6c:	f107 0308 	add.w	r3, r7, #8
 8001b70:	4611      	mov	r1, r2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff ffbe 	bl	8001af4 <compute_last_on_with_threshold>
 8001b78:	61f8      	str	r0, [r7, #28]
    if (last_on < 0) return 0;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	da02      	bge.n	8001b86 <WATER_ReadHeightMM_Threshold+0x4e>
 8001b80:	f04f 0300 	mov.w	r3, #0
 8001b84:	e008      	b.n	8001b98 <WATER_ReadHeightMM_Threshold+0x60>

    return (last_on + 1) * 5;
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4413      	add	r3, r2
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff f883 	bl	8000c9c <__aeabi_i2f>
 8001b96:	4603      	mov	r3, r0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3720      	adds	r7, #32
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	bf800000 	.word	0xbf800000

08001ba4 <WATER_ReadLastOn_Threshold>:


float WATER_ReadLastOn_Threshold(WATER_HandleTypeDef *hws, uint8_t threshold)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b0ab      	sub	sp, #172	@ 0xac
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
    if (!hws) return -1.0f;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <WATER_ReadLastOn_Threshold+0x16>
 8001bb6:	4bb1      	ldr	r3, [pc, #708]	@ (8001e7c <WATER_ReadLastOn_Threshold+0x2d8>)
 8001bb8:	e15b      	b.n	8001e72 <WATER_ReadLastOn_Threshold+0x2ce>

    enum { N_SAMPLES = 10 };
    uint8_t raw[20];
    int counts[21] = {0};   // last_on: 0~20
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	2254      	movs	r2, #84	@ 0x54
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f008 fe39 	bl	800a83a <memset>
    int valid_samples = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    /* ============================
     * 1. last_on  
     * ============================ */
    for (int n = 0; n < N_SAMPLES; n++) {
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001bd4:	e03a      	b.n	8001c4c <WATER_ReadLastOn_Threshold+0xa8>
        if (WATER_ReadRaw(hws, raw) != HAL_OK) {
 8001bd6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001bda:	4619      	mov	r1, r3
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff fddb 	bl	8001798 <WATER_ReadRaw>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d12b      	bne.n	8001c40 <WATER_ReadLastOn_Threshold+0x9c>
            continue;
        }

        int last_on = compute_last_on_with_threshold(raw, threshold);
 8001be8:	78fa      	ldrb	r2, [r7, #3]
 8001bea:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff7f 	bl	8001af4 <compute_last_on_with_threshold>
 8001bf6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        if (last_on < 0)  last_on = 0;
 8001bfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	da02      	bge.n	8001c08 <WATER_ReadLastOn_Threshold+0x64>
 8001c02:	2300      	movs	r3, #0
 8001c04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        if (last_on > 20) last_on = 20;
 8001c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c0c:	2b14      	cmp	r3, #20
 8001c0e:	dd02      	ble.n	8001c16 <WATER_ReadLastOn_Threshold+0x72>
 8001c10:	2314      	movs	r3, #20
 8001c12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        counts[last_on]++;
 8001c16:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	33a8      	adds	r3, #168	@ 0xa8
 8001c1e:	443b      	add	r3, r7
 8001c20:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001c24:	1c5a      	adds	r2, r3, #1
 8001c26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	33a8      	adds	r3, #168	@ 0xa8
 8001c2e:	443b      	add	r3, r7
 8001c30:	f843 2c9c 	str.w	r2, [r3, #-156]
        valid_samples++;
 8001c34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c38:	3301      	adds	r3, #1
 8001c3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001c3e:	e000      	b.n	8001c42 <WATER_ReadLastOn_Threshold+0x9e>
            continue;
 8001c40:	bf00      	nop
    for (int n = 0; n < N_SAMPLES; n++) {
 8001c42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c46:	3301      	adds	r3, #1
 8001c48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001c4c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c50:	2b09      	cmp	r3, #9
 8001c52:	ddc0      	ble.n	8001bd6 <WATER_ReadLastOn_Threshold+0x32>
    }

    if (valid_samples == 0) {
 8001c54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <WATER_ReadLastOn_Threshold+0xbc>
        return -1.0f;   // I2C  
 8001c5c:	4b87      	ldr	r3, [pc, #540]	@ (8001e7c <WATER_ReadLastOn_Threshold+0x2d8>)
 8001c5e:	e108      	b.n	8001e72 <WATER_ReadLastOn_Threshold+0x2ce>
    }

    int best_last_on = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    int best_count = counts[0];
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    for (int i = 1; i <= 20; i++) {
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c72:	e01c      	b.n	8001cae <WATER_ReadLastOn_Threshold+0x10a>
        if (counts[i] > best_count) {
 8001c74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	33a8      	adds	r3, #168	@ 0xa8
 8001c7c:	443b      	add	r3, r7
 8001c7e:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001c82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001c86:	429a      	cmp	r2, r3
 8001c88:	da0c      	bge.n	8001ca4 <WATER_ReadLastOn_Threshold+0x100>
            best_count = counts[i];
 8001c8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	33a8      	adds	r3, #168	@ 0xa8
 8001c92:	443b      	add	r3, r7
 8001c94:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001c98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            best_last_on = i;
 8001c9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    for (int i = 1; i <= 20; i++) {
 8001ca4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ca8:	3301      	adds	r3, #1
 8001caa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001cae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001cb2:	2b14      	cmp	r3, #20
 8001cb4:	ddde      	ble.n	8001c74 <WATER_ReadLastOn_Threshold+0xd0>
        }
    }

    if (best_last_on <= 0) {
 8001cb6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	dc02      	bgt.n	8001cc4 <WATER_ReadLastOn_Threshold+0x120>
        return 0.0f;    //   
 8001cbe:	f04f 0300 	mov.w	r3, #0
 8001cc2:	e0d6      	b.n	8001e72 <WATER_ReadLastOn_Threshold+0x2ce>
    }

    /* ============================
     * 2.    
     * ============================ */
    float total_mass = 0.0f;
 8001cc4:	f04f 0300 	mov.w	r3, #0
 8001cc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    for (int seg = 1; seg <= best_last_on; seg++) {
 8001ccc:	2301      	movs	r3, #1
 8001cce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001cd2:	e061      	b.n	8001d98 <WATER_ReadLastOn_Threshold+0x1f4>

        float seg_mass = WS_IndexToMass((uint8_t)seg);
 8001cd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fcdc 	bl	8001698 <WS_IndexToMass>
 8001ce0:	67b8      	str	r0, [r7, #120]	@ 0x78
        if (seg_mass <= 0.0f)
 8001ce2:	f04f 0100 	mov.w	r1, #0
 8001ce6:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001ce8:	f7ff f9d4 	bl	8001094 <__aeabi_fcmple>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d14c      	bne.n	8001d8c <WATER_ReadLastOn_Threshold+0x1e8>
            continue;

        /* ----------------------------
         *    ( )
         * ---------------------------- */
        float ratio = (float)seg / (float)best_last_on;
 8001cf2:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001cf6:	f7fe ffd1 	bl	8000c9c <__aeabi_i2f>
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8001d00:	f7fe ffcc 	bl	8000c9c <__aeabi_i2f>
 8001d04:	4603      	mov	r3, r0
 8001d06:	4619      	mov	r1, r3
 8001d08:	4620      	mov	r0, r4
 8001d0a:	f7ff f8cf 	bl	8000eac <__aeabi_fdiv>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	677b      	str	r3, [r7, #116]	@ 0x74

        if (ratio <= 0.25f) {
 8001d12:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8001d16:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001d18:	f7ff f9bc 	bl	8001094 <__aeabi_fcmple>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d008      	beq.n	8001d34 <WATER_ReadLastOn_Threshold+0x190>
            /*  25% :   (100% ) */
            total_mass += seg_mass;
 8001d22:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8001d24:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001d28:	f7fe ff04 	bl	8000b34 <__addsf3>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001d32:	e02c      	b.n	8001d8e <WATER_ReadLastOn_Threshold+0x1ea>
        }
        else if (ratio <= 0.50f) {
 8001d34:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001d38:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001d3a:	f7ff f9ab 	bl	8001094 <__aeabi_fcmple>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d00d      	beq.n	8001d60 <WATER_ReadLastOn_Threshold+0x1bc>
            /* 25~50% :   (70% ) */
            total_mass += seg_mass * 0.7f;
 8001d44:	494e      	ldr	r1, [pc, #312]	@ (8001e80 <WATER_ReadLastOn_Threshold+0x2dc>)
 8001d46:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001d48:	f7fe fffc 	bl	8000d44 <__aeabi_fmul>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001d54:	f7fe feee 	bl	8000b34 <__addsf3>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001d5e:	e016      	b.n	8001d8e <WATER_ReadLastOn_Threshold+0x1ea>
        }
        else if (ratio <= 0.75f) {
 8001d60:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 8001d64:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001d66:	f7ff f995 	bl	8001094 <__aeabi_fcmple>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d00e      	beq.n	8001d8e <WATER_ReadLastOn_Threshold+0x1ea>
            /* 50~75% :   (30% ) */
            total_mass += seg_mass * 0.3f;
 8001d70:	4944      	ldr	r1, [pc, #272]	@ (8001e84 <WATER_ReadLastOn_Threshold+0x2e0>)
 8001d72:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001d74:	f7fe ffe6 	bl	8000d44 <__aeabi_fmul>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001d80:	f7fe fed8 	bl	8000b34 <__addsf3>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001d8a:	e000      	b.n	8001d8e <WATER_ReadLastOn_Threshold+0x1ea>
            continue;
 8001d8c:	bf00      	nop
    for (int seg = 1; seg <= best_last_on; seg++) {
 8001d8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d92:	3301      	adds	r3, #1
 8001d94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001d98:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001d9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001da0:	429a      	cmp	r2, r3
 8001da2:	dd97      	ble.n	8001cd4 <WATER_ReadLastOn_Threshold+0x130>
            /*  25% :   (  0%) */
            /* do nothing */
        }
    }

    if (total_mass <= 0.0f) {
 8001da4:	f04f 0100 	mov.w	r1, #0
 8001da8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001dac:	f7ff f972 	bl	8001094 <__aeabi_fcmple>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <WATER_ReadLastOn_Threshold+0x218>
        return 0.0f;
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e05a      	b.n	8001e72 <WATER_ReadLastOn_Threshold+0x2ce>

    /* ============================
     * 3.    ( )
     * ============================ */
    float percent;
    if (total_mass <= 100.0f) {
 8001dbc:	4932      	ldr	r1, [pc, #200]	@ (8001e88 <WATER_ReadLastOn_Threshold+0x2e4>)
 8001dbe:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001dc2:	f7ff f967 	bl	8001094 <__aeabi_fcmple>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <WATER_ReadLastOn_Threshold+0x230>
        percent = 0.10f;      // 10%
 8001dcc:	4b2f      	ldr	r3, [pc, #188]	@ (8001e8c <WATER_ReadLastOn_Threshold+0x2e8>)
 8001dce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001dd2:	e00e      	b.n	8001df2 <WATER_ReadLastOn_Threshold+0x24e>
    } else if (total_mass <= 1000.0f) {
 8001dd4:	492e      	ldr	r1, [pc, #184]	@ (8001e90 <WATER_ReadLastOn_Threshold+0x2ec>)
 8001dd6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001dda:	f7ff f95b 	bl	8001094 <__aeabi_fcmple>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <WATER_ReadLastOn_Threshold+0x248>
        percent = 0.05f;      // 5%
 8001de4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <WATER_ReadLastOn_Threshold+0x2f0>)
 8001de6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001dea:	e002      	b.n	8001df2 <WATER_ReadLastOn_Threshold+0x24e>
    } else {
        percent = 0.025f;     // 2.5%
 8001dec:	4b2a      	ldr	r3, [pc, #168]	@ (8001e98 <WATER_ReadLastOn_Threshold+0x2f4>)
 8001dee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    }

    float r = ((float)(rand() % 2001) - 1000.0f) / 1000.0f; // -1.0 ~ +1.0
 8001df2:	f007 ff4f 	bl	8009c94 <rand>
 8001df6:	4602      	mov	r2, r0
 8001df8:	4b28      	ldr	r3, [pc, #160]	@ (8001e9c <WATER_ReadLastOn_Threshold+0x2f8>)
 8001dfa:	fb83 1302 	smull	r1, r3, r3, r2
 8001dfe:	1259      	asrs	r1, r3, #9
 8001e00:	17d3      	asrs	r3, r2, #31
 8001e02:	1acb      	subs	r3, r1, r3
 8001e04:	f240 71d1 	movw	r1, #2001	@ 0x7d1
 8001e08:	fb01 f303 	mul.w	r3, r1, r3
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe ff44 	bl	8000c9c <__aeabi_i2f>
 8001e14:	4603      	mov	r3, r0
 8001e16:	491e      	ldr	r1, [pc, #120]	@ (8001e90 <WATER_ReadLastOn_Threshold+0x2ec>)
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fe89 	bl	8000b30 <__aeabi_fsub>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	491b      	ldr	r1, [pc, #108]	@ (8001e90 <WATER_ReadLastOn_Threshold+0x2ec>)
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff f842 	bl	8000eac <__aeabi_fdiv>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    float randomized = total_mass + (total_mass * percent * r);
 8001e2c:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001e30:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001e34:	f7fe ff86 	bl	8000d44 <__aeabi_fmul>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe ff81 	bl	8000d44 <__aeabi_fmul>
 8001e42:	4603      	mov	r3, r0
 8001e44:	4619      	mov	r1, r3
 8001e46:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001e4a:	f7fe fe73 	bl	8000b34 <__addsf3>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    if (randomized < 0.0f)
 8001e54:	f04f 0100 	mov.w	r1, #0
 8001e58:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001e5c:	f7ff f910 	bl	8001080 <__aeabi_fcmplt>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <WATER_ReadLastOn_Threshold+0x2ca>
        randomized = 0.0f;
 8001e66:	f04f 0300 	mov.w	r3, #0
 8001e6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    return randomized;
 8001e6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	37ac      	adds	r7, #172	@ 0xac
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd90      	pop	{r4, r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	bf800000 	.word	0xbf800000
 8001e80:	3f333333 	.word	0x3f333333
 8001e84:	3e99999a 	.word	0x3e99999a
 8001e88:	42c80000 	.word	0x42c80000
 8001e8c:	3dcccccd 	.word	0x3dcccccd
 8001e90:	447a0000 	.word	0x447a0000
 8001e94:	3d4ccccd 	.word	0x3d4ccccd
 8001e98:	3ccccccd 	.word	0x3ccccccd
 8001e9c:	4180d4e3 	.word	0x4180d4e3

08001ea0 <WATER_ReadHeightMM_Quick>:


/* === Quick APIs (use active handle) === */

float WATER_ReadHeightMM_Quick(uint8_t threshold)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
    if (!g_active_hws) return -1;
 8001eaa:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <WATER_ReadHeightMM_Quick+0x30>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <WATER_ReadHeightMM_Quick+0x16>
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <WATER_ReadHeightMM_Quick+0x34>)
 8001eb4:	e007      	b.n	8001ec6 <WATER_ReadHeightMM_Quick+0x26>
    return WATER_ReadHeightMM_Threshold(g_active_hws, threshold);
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <WATER_ReadHeightMM_Quick+0x30>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	79fa      	ldrb	r2, [r7, #7]
 8001ebc:	4611      	mov	r1, r2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fe3a 	bl	8001b38 <WATER_ReadHeightMM_Threshold>
 8001ec4:	4603      	mov	r3, r0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2000064c 	.word	0x2000064c
 8001ed4:	bf800000 	.word	0xbf800000

08001ed8 <WATER_ReadLastOn_Quick>:

float WATER_ReadLastOn_Quick(uint8_t threshold)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
    if (!g_active_hws) return -1; // no active handle -> error
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <WATER_ReadLastOn_Quick+0x30>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <WATER_ReadLastOn_Quick+0x16>
 8001eea:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <WATER_ReadLastOn_Quick+0x34>)
 8001eec:	e007      	b.n	8001efe <WATER_ReadLastOn_Quick+0x26>
    return WATER_ReadLastOn_Threshold(g_active_hws, threshold);
 8001eee:	4b06      	ldr	r3, [pc, #24]	@ (8001f08 <WATER_ReadLastOn_Quick+0x30>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	79fa      	ldrb	r2, [r7, #7]
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff fe54 	bl	8001ba4 <WATER_ReadLastOn_Threshold>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	2000064c 	.word	0x2000064c
 8001f0c:	bf800000 	.word	0xbf800000

08001f10 <SIM_FakeFillResponse>:

// SIM  C     .
extern uint8_t SIM_data[];

// url / payload    SIM_data   
static void SIM_FakeFillResponse(const char *payload, const char *url) {
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
	// 1) identity  / 
	if (strstr(url, "identity")) {
 8001f1a:	490e      	ldr	r1, [pc, #56]	@ (8001f54 <SIM_FakeFillResponse+0x44>)
 8001f1c:	6838      	ldr	r0, [r7, #0]
 8001f1e:	f008 fca3 	bl	800a868 <strstr>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d00b      	beq.n	8001f40 <SIM_FakeFillResponse+0x30>
		 *   driver:true,  driver:false
		 *       .
		 *
		 *   : driver:false
		 */
		strcpy((char*) SIM_data, "{\"driver\":false}");
 8001f28:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <SIM_FakeFillResponse+0x48>)
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <SIM_FakeFillResponse+0x4c>)
 8001f2c:	4615      	mov	r5, r2
 8001f2e:	461c      	mov	r4, r3
 8001f30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f32:	6028      	str	r0, [r5, #0]
 8001f34:	6069      	str	r1, [r5, #4]
 8001f36:	60aa      	str	r2, [r5, #8]
 8001f38:	60eb      	str	r3, [r5, #12]
 8001f3a:	7823      	ldrb	r3, [r4, #0]
 8001f3c:	742b      	strb	r3, [r5, #16]
	}
	// 2) postcontainer / postuco    true 
	else {
		strcpy((char*) SIM_data, "true");
	}
}
 8001f3e:	e005      	b.n	8001f4c <SIM_FakeFillResponse+0x3c>
		strcpy((char*) SIM_data, "true");
 8001f40:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <SIM_FakeFillResponse+0x48>)
 8001f42:	4a07      	ldr	r2, [pc, #28]	@ (8001f60 <SIM_FakeFillResponse+0x50>)
 8001f44:	6810      	ldr	r0, [r2, #0]
 8001f46:	6018      	str	r0, [r3, #0]
 8001f48:	7912      	ldrb	r2, [r2, #4]
 8001f4a:	711a      	strb	r2, [r3, #4]
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bdb0      	pop	{r4, r5, r7, pc}
 8001f54:	0800cae0 	.word	0x0800cae0
 8001f58:	2000024c 	.word	0x2000024c
 8001f5c:	0800caec 	.word	0x0800caec
 8001f60:	0800cb00 	.word	0x0800cb00

08001f64 <CheckHeader>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void CheckHeader(void) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	//echo response for ack
	LOG("[ANS]", "ACK");
 8001f68:	496a      	ldr	r1, [pc, #424]	@ (8002114 <CheckHeader+0x1b0>)
 8001f6a:	486b      	ldr	r0, [pc, #428]	@ (8002118 <CheckHeader+0x1b4>)
 8001f6c:	f000 f900 	bl	8002170 <LOG>
//	  LOG("[DEBUG]", (char*)LOG_buffer);
	FUNCTION = SPACE;
 8001f70:	4b6a      	ldr	r3, [pc, #424]	@ (800211c <CheckHeader+0x1b8>)
 8001f72:	2213      	movs	r2, #19
 8001f74:	701a      	strb	r2, [r3, #0]

	if (strstr((char*) LOG_buffer, "[CMD]HANDSHAKE")) {
 8001f76:	496a      	ldr	r1, [pc, #424]	@ (8002120 <CheckHeader+0x1bc>)
 8001f78:	486a      	ldr	r0, [pc, #424]	@ (8002124 <CheckHeader+0x1c0>)
 8001f7a:	f008 fc75 	bl	800a868 <strstr>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <CheckHeader+0x28>
		FUNCTION = HANDSHAKE;
 8001f84:	4b65      	ldr	r3, [pc, #404]	@ (800211c <CheckHeader+0x1b8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
	} else if (strstr((char*) LOG_buffer, "[TEST]WSRAW")) {
		FUNCTION = TEST_WS_RAW;
	} else if (strstr((char*) LOG_buffer, "[CMD]SETTING")) {
		FUNCTION = SETTING;
	}
}
 8001f8a:	e0c0      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[VALID]")
 8001f8c:	4966      	ldr	r1, [pc, #408]	@ (8002128 <CheckHeader+0x1c4>)
 8001f8e:	4865      	ldr	r0, [pc, #404]	@ (8002124 <CheckHeader+0x1c0>)
 8001f90:	f008 fc6a 	bl	800a868 <strstr>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00a      	beq.n	8001fb0 <CheckHeader+0x4c>
			&& strstr((char*) LOG_buffer, "ENDSTR")) {
 8001f9a:	4964      	ldr	r1, [pc, #400]	@ (800212c <CheckHeader+0x1c8>)
 8001f9c:	4861      	ldr	r0, [pc, #388]	@ (8002124 <CheckHeader+0x1c0>)
 8001f9e:	f008 fc63 	bl	800a868 <strstr>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <CheckHeader+0x4c>
		FUNCTION = VALIDATION;
 8001fa8:	4b5c      	ldr	r3, [pc, #368]	@ (800211c <CheckHeader+0x1b8>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]
}
 8001fae:	e0ae      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]OPENS")) {
 8001fb0:	495f      	ldr	r1, [pc, #380]	@ (8002130 <CheckHeader+0x1cc>)
 8001fb2:	485c      	ldr	r0, [pc, #368]	@ (8002124 <CheckHeader+0x1c0>)
 8001fb4:	f008 fc58 	bl	800a868 <strstr>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <CheckHeader+0x62>
		FUNCTION = OPEN_INPUT;
 8001fbe:	4b57      	ldr	r3, [pc, #348]	@ (800211c <CheckHeader+0x1b8>)
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	701a      	strb	r2, [r3, #0]
}
 8001fc4:	e0a3      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]CLOSES")) {
 8001fc6:	495b      	ldr	r1, [pc, #364]	@ (8002134 <CheckHeader+0x1d0>)
 8001fc8:	4856      	ldr	r0, [pc, #344]	@ (8002124 <CheckHeader+0x1c0>)
 8001fca:	f008 fc4d 	bl	800a868 <strstr>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d003      	beq.n	8001fdc <CheckHeader+0x78>
		FUNCTION = CLOSE_INPUT;
 8001fd4:	4b51      	ldr	r3, [pc, #324]	@ (800211c <CheckHeader+0x1b8>)
 8001fd6:	2205      	movs	r2, #5
 8001fd8:	701a      	strb	r2, [r3, #0]
}
 8001fda:	e098      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]RECHECK")) {
 8001fdc:	4956      	ldr	r1, [pc, #344]	@ (8002138 <CheckHeader+0x1d4>)
 8001fde:	4851      	ldr	r0, [pc, #324]	@ (8002124 <CheckHeader+0x1c0>)
 8001fe0:	f008 fc42 	bl	800a868 <strstr>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <CheckHeader+0x8e>
		FUNCTION = RECHECK;
 8001fea:	4b4c      	ldr	r3, [pc, #304]	@ (800211c <CheckHeader+0x1b8>)
 8001fec:	2206      	movs	r2, #6
 8001fee:	701a      	strb	r2, [r3, #0]
}
 8001ff0:	e08d      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]POSTPER")) {
 8001ff2:	4952      	ldr	r1, [pc, #328]	@ (800213c <CheckHeader+0x1d8>)
 8001ff4:	484b      	ldr	r0, [pc, #300]	@ (8002124 <CheckHeader+0x1c0>)
 8001ff6:	f008 fc37 	bl	800a868 <strstr>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <CheckHeader+0xa4>
		FUNCTION = POST_PER;
 8002000:	4b46      	ldr	r3, [pc, #280]	@ (800211c <CheckHeader+0x1b8>)
 8002002:	2203      	movs	r2, #3
 8002004:	701a      	strb	r2, [r3, #0]
}
 8002006:	e082      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]POSTDATA")) {
 8002008:	494d      	ldr	r1, [pc, #308]	@ (8002140 <CheckHeader+0x1dc>)
 800200a:	4846      	ldr	r0, [pc, #280]	@ (8002124 <CheckHeader+0x1c0>)
 800200c:	f008 fc2c 	bl	800a868 <strstr>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <CheckHeader+0xba>
		FUNCTION = POST_UCO;
 8002016:	4b41      	ldr	r3, [pc, #260]	@ (800211c <CheckHeader+0x1b8>)
 8002018:	2202      	movs	r2, #2
 800201a:	701a      	strb	r2, [r3, #0]
}
 800201c:	e077      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]OPENB")) {
 800201e:	4949      	ldr	r1, [pc, #292]	@ (8002144 <CheckHeader+0x1e0>)
 8002020:	4840      	ldr	r0, [pc, #256]	@ (8002124 <CheckHeader+0x1c0>)
 8002022:	f008 fc21 	bl	800a868 <strstr>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <CheckHeader+0xd0>
		FUNCTION = UNLOCK_DOOR;
 800202c:	4b3b      	ldr	r3, [pc, #236]	@ (800211c <CheckHeader+0x1b8>)
 800202e:	2207      	movs	r2, #7
 8002030:	701a      	strb	r2, [r3, #0]
}
 8002032:	e06c      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]SLEEP")) {
 8002034:	4944      	ldr	r1, [pc, #272]	@ (8002148 <CheckHeader+0x1e4>)
 8002036:	483b      	ldr	r0, [pc, #236]	@ (8002124 <CheckHeader+0x1c0>)
 8002038:	f008 fc16 	bl	800a868 <strstr>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <CheckHeader+0xe6>
		FUNCTION = SLEEP;
 8002042:	4b36      	ldr	r3, [pc, #216]	@ (800211c <CheckHeader+0x1b8>)
 8002044:	2208      	movs	r2, #8
 8002046:	701a      	strb	r2, [r3, #0]
}
 8002048:	e061      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]CLOSEV")) {
 800204a:	4940      	ldr	r1, [pc, #256]	@ (800214c <CheckHeader+0x1e8>)
 800204c:	4835      	ldr	r0, [pc, #212]	@ (8002124 <CheckHeader+0x1c0>)
 800204e:	f008 fc0b 	bl	800a868 <strstr>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <CheckHeader+0xfc>
		FUNCTION = CLOSE_VALVE;
 8002058:	4b30      	ldr	r3, [pc, #192]	@ (800211c <CheckHeader+0x1b8>)
 800205a:	220c      	movs	r2, #12
 800205c:	701a      	strb	r2, [r3, #0]
}
 800205e:	e056      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]OPENV")) {
 8002060:	493b      	ldr	r1, [pc, #236]	@ (8002150 <CheckHeader+0x1ec>)
 8002062:	4830      	ldr	r0, [pc, #192]	@ (8002124 <CheckHeader+0x1c0>)
 8002064:	f008 fc00 	bl	800a868 <strstr>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <CheckHeader+0x112>
		FUNCTION = OPEN_VALVE;
 800206e:	4b2b      	ldr	r3, [pc, #172]	@ (800211c <CheckHeader+0x1b8>)
 8002070:	220b      	movs	r2, #11
 8002072:	701a      	strb	r2, [r3, #0]
}
 8002074:	e04b      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]OFF")) {
 8002076:	4937      	ldr	r1, [pc, #220]	@ (8002154 <CheckHeader+0x1f0>)
 8002078:	482a      	ldr	r0, [pc, #168]	@ (8002124 <CheckHeader+0x1c0>)
 800207a:	f008 fbf5 	bl	800a868 <strstr>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <CheckHeader+0x128>
		FUNCTION = TURN_OFF;
 8002084:	4b25      	ldr	r3, [pc, #148]	@ (800211c <CheckHeader+0x1b8>)
 8002086:	220d      	movs	r2, #13
 8002088:	701a      	strb	r2, [r3, #0]
}
 800208a:	e040      	b.n	800210e <CheckHeader+0x1aa>
	else if (strstr((char*) LOG_buffer, "[TEST]PERCENT")) {
 800208c:	4932      	ldr	r1, [pc, #200]	@ (8002158 <CheckHeader+0x1f4>)
 800208e:	4825      	ldr	r0, [pc, #148]	@ (8002124 <CheckHeader+0x1c0>)
 8002090:	f008 fbea 	bl	800a868 <strstr>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <CheckHeader+0x13e>
		FUNCTION = TEST_PERCENT;
 800209a:	4b20      	ldr	r3, [pc, #128]	@ (800211c <CheckHeader+0x1b8>)
 800209c:	220e      	movs	r2, #14
 800209e:	701a      	strb	r2, [r3, #0]
}
 80020a0:	e035      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[TEST]MEASURE")) {
 80020a2:	492e      	ldr	r1, [pc, #184]	@ (800215c <CheckHeader+0x1f8>)
 80020a4:	481f      	ldr	r0, [pc, #124]	@ (8002124 <CheckHeader+0x1c0>)
 80020a6:	f008 fbdf 	bl	800a868 <strstr>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <CheckHeader+0x154>
		FUNCTION = TEST_MEASURE;
 80020b0:	4b1a      	ldr	r3, [pc, #104]	@ (800211c <CheckHeader+0x1b8>)
 80020b2:	220f      	movs	r2, #15
 80020b4:	701a      	strb	r2, [r3, #0]
}
 80020b6:	e02a      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[TEST]SDCLOSE")) {
 80020b8:	4929      	ldr	r1, [pc, #164]	@ (8002160 <CheckHeader+0x1fc>)
 80020ba:	481a      	ldr	r0, [pc, #104]	@ (8002124 <CheckHeader+0x1c0>)
 80020bc:	f008 fbd4 	bl	800a868 <strstr>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <CheckHeader+0x16a>
		FUNCTION = TEST_SDCLOSE;
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <CheckHeader+0x1b8>)
 80020c8:	2210      	movs	r2, #16
 80020ca:	701a      	strb	r2, [r3, #0]
}
 80020cc:	e01f      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[TEST]SDOPEN")) {
 80020ce:	4925      	ldr	r1, [pc, #148]	@ (8002164 <CheckHeader+0x200>)
 80020d0:	4814      	ldr	r0, [pc, #80]	@ (8002124 <CheckHeader+0x1c0>)
 80020d2:	f008 fbc9 	bl	800a868 <strstr>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <CheckHeader+0x180>
		FUNCTION = TEST_SDOPEN;
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <CheckHeader+0x1b8>)
 80020de:	2211      	movs	r2, #17
 80020e0:	701a      	strb	r2, [r3, #0]
}
 80020e2:	e014      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[TEST]WSRAW")) {
 80020e4:	4920      	ldr	r1, [pc, #128]	@ (8002168 <CheckHeader+0x204>)
 80020e6:	480f      	ldr	r0, [pc, #60]	@ (8002124 <CheckHeader+0x1c0>)
 80020e8:	f008 fbbe 	bl	800a868 <strstr>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <CheckHeader+0x196>
		FUNCTION = TEST_WS_RAW;
 80020f2:	4b0a      	ldr	r3, [pc, #40]	@ (800211c <CheckHeader+0x1b8>)
 80020f4:	2212      	movs	r2, #18
 80020f6:	701a      	strb	r2, [r3, #0]
}
 80020f8:	e009      	b.n	800210e <CheckHeader+0x1aa>
	} else if (strstr((char*) LOG_buffer, "[CMD]SETTING")) {
 80020fa:	491c      	ldr	r1, [pc, #112]	@ (800216c <CheckHeader+0x208>)
 80020fc:	4809      	ldr	r0, [pc, #36]	@ (8002124 <CheckHeader+0x1c0>)
 80020fe:	f008 fbb3 	bl	800a868 <strstr>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <CheckHeader+0x1aa>
		FUNCTION = SETTING;
 8002108:	4b04      	ldr	r3, [pc, #16]	@ (800211c <CheckHeader+0x1b8>)
 800210a:	2214      	movs	r2, #20
 800210c:	701a      	strb	r2, [r3, #0]
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	0800cb28 	.word	0x0800cb28
 8002118:	0800cb2c 	.word	0x0800cb2c
 800211c:	20000c58 	.word	0x20000c58
 8002120:	0800cb34 	.word	0x0800cb34
 8002124:	20000654 	.word	0x20000654
 8002128:	0800cb44 	.word	0x0800cb44
 800212c:	0800cb4c 	.word	0x0800cb4c
 8002130:	0800cb54 	.word	0x0800cb54
 8002134:	0800cb60 	.word	0x0800cb60
 8002138:	0800cb6c 	.word	0x0800cb6c
 800213c:	0800cb7c 	.word	0x0800cb7c
 8002140:	0800cb8c 	.word	0x0800cb8c
 8002144:	0800cb9c 	.word	0x0800cb9c
 8002148:	0800cba8 	.word	0x0800cba8
 800214c:	0800cbb4 	.word	0x0800cbb4
 8002150:	0800cbc0 	.word	0x0800cbc0
 8002154:	0800cbcc 	.word	0x0800cbcc
 8002158:	0800cbd8 	.word	0x0800cbd8
 800215c:	0800cbe8 	.word	0x0800cbe8
 8002160:	0800cbf8 	.word	0x0800cbf8
 8002164:	0800cc08 	.word	0x0800cc08
 8002168:	0800cc18 	.word	0x0800cc18
 800216c:	0800cc24 	.word	0x0800cc24

08002170 <LOG>:

HAL_StatusTypeDef LOG(const char *header, const char *cmd) {
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
	memset(log_msg, '\0', UART_RX_BUFFER_SIZE);
 800217a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800217e:	2100      	movs	r1, #0
 8002180:	4812      	ldr	r0, [pc, #72]	@ (80021cc <LOG+0x5c>)
 8002182:	f008 fb5a 	bl	800a83a <memset>
	strcpy(log_msg, header);
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	4810      	ldr	r0, [pc, #64]	@ (80021cc <LOG+0x5c>)
 800218a:	f008 fbfa 	bl	800a982 <strcpy>
	strcat(log_msg, cmd);
 800218e:	6839      	ldr	r1, [r7, #0]
 8002190:	480e      	ldr	r0, [pc, #56]	@ (80021cc <LOG+0x5c>)
 8002192:	f008 fb5a 	bl	800a84a <strcat>
	strcat(log_msg, "#");
 8002196:	480d      	ldr	r0, [pc, #52]	@ (80021cc <LOG+0x5c>)
 8002198:	f7fd ffda 	bl	8000150 <strlen>
 800219c:	4603      	mov	r3, r0
 800219e:	461a      	mov	r2, r3
 80021a0:	4b0a      	ldr	r3, [pc, #40]	@ (80021cc <LOG+0x5c>)
 80021a2:	4413      	add	r3, r2
 80021a4:	490a      	ldr	r1, [pc, #40]	@ (80021d0 <LOG+0x60>)
 80021a6:	461a      	mov	r2, r3
 80021a8:	460b      	mov	r3, r1
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) log_msg, strlen(log_msg), 50);
 80021ae:	4807      	ldr	r0, [pc, #28]	@ (80021cc <LOG+0x5c>)
 80021b0:	f7fd ffce 	bl	8000150 <strlen>
 80021b4:	4603      	mov	r3, r0
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	2332      	movs	r3, #50	@ 0x32
 80021ba:	4904      	ldr	r1, [pc, #16]	@ (80021cc <LOG+0x5c>)
 80021bc:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <LOG+0x64>)
 80021be:	f006 fe53 	bl	8008e68 <HAL_UART_Transmit>
	// CDC_Transmit_FS((uint8_t *)log_msg, strlen(log_msg));
	return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000848 	.word	0x20000848
 80021d0:	0800cc34 	.word	0x0800cc34
 80021d4:	20000d6c 	.word	0x20000d6c

080021d8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80021d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021dc:	b0fa      	sub	sp, #488	@ 0x1e8
 80021de:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80021e0:	f002 fdaa 	bl	8004d38 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80021e4:	f001 fef2 	bl	8003fcc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80021e8:	f002 f902 	bl	80043f0 <MX_GPIO_Init>
	MX_I2C1_Init();
 80021ec:	f001 ffca 	bl	8004184 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 80021f0:	f002 f8aa 	bl	8004348 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 80021f4:	f002 f8d2 	bl	800439c <MX_USART2_UART_Init>
	MX_TIM1_Init();
 80021f8:	f002 f856 	bl	80042a8 <MX_TIM1_Init>
	MX_ADC1_Init();
 80021fc:	f001 ff46 	bl	800408c <MX_ADC1_Init>
	MX_ADC2_Init();
 8002200:	f001 ff82 	bl	8004108 <MX_ADC2_Init>
	MX_RTC_Init();
 8002204:	f001 ffec 	bl	80041e0 <MX_RTC_Init>
	/* USER CODE BEGIN 2 */
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8002208:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800220c:	49ba      	ldr	r1, [pc, #744]	@ (80024f8 <main+0x320>)
 800220e:	48bb      	ldr	r0, [pc, #748]	@ (80024fc <main+0x324>)
 8002210:	f006 ff4c 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8002214:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002218:	49b9      	ldr	r1, [pc, #740]	@ (8002500 <main+0x328>)
 800221a:	48ba      	ldr	r0, [pc, #744]	@ (8002504 <main+0x32c>)
 800221c:	f006 ff46 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
//	WATER_InitDefault(&hi2c1);     // Water sensor driver init
	WATER_Init(&hws, &hi2c1, WATER_ADDR_LOW_DEF, WATER_ADDR_HIGH_DEF, 0, WATER_TIMEOUT_DEF);
 8002220:	2332      	movs	r3, #50	@ 0x32
 8002222:	9301      	str	r3, [sp, #4]
 8002224:	2300      	movs	r3, #0
 8002226:	9300      	str	r3, [sp, #0]
 8002228:	2378      	movs	r3, #120	@ 0x78
 800222a:	2277      	movs	r2, #119	@ 0x77
 800222c:	49b6      	ldr	r1, [pc, #728]	@ (8002508 <main+0x330>)
 800222e:	48b7      	ldr	r0, [pc, #732]	@ (800250c <main+0x334>)
 8002230:	f7ff fa58 	bl	80016e4 <WATER_Init>
//	statInfo_t_VL53L0X distanceStr;
//	initVL53L0X(1, &hi2c1);
//	uint16_t offset_DistanceTof = VL53L0X_OFFSET(&distanceStr);

	//Ultrasonic
	HAL_TIM_Base_Start(&htim1);
 8002234:	48b6      	ldr	r0, [pc, #728]	@ (8002510 <main+0x338>)
 8002236:	f006 fb53 	bl	80088e0 <HAL_TIM_Base_Start>

	srand(HAL_GetTick()); // For random value in WATERSENSOR.c
 800223a:	f002 fdd5 	bl	8004de8 <HAL_GetTick>
 800223e:	4603      	mov	r3, r0
 8002240:	4618      	mov	r0, r3
 8002242:	f007 fcf9 	bl	8009c38 <srand>

	// Load cellHA
	HX711_t scale1;
	HX711_t scale2;
	float calibration_factor = 200.0f;
 8002246:	4bb3      	ldr	r3, [pc, #716]	@ (8002514 <main+0x33c>)
 8002248:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0

	//Voltage
	HAL_ADC_Start(&hadc1);
 800224c:	48b2      	ldr	r0, [pc, #712]	@ (8002518 <main+0x340>)
 800224e:	f002 ffaf 	bl	80051b0 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8002252:	48b2      	ldr	r0, [pc, #712]	@ (800251c <main+0x344>)
 8002254:	f002 ffac 	bl	80051b0 <HAL_ADC_Start>

	//Setup
	FUNCTION = SPACE;
 8002258:	4bb1      	ldr	r3, [pc, #708]	@ (8002520 <main+0x348>)
 800225a:	2213      	movs	r2, #19
 800225c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on led
 800225e:	2201      	movs	r2, #1
 8002260:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002264:	48af      	ldr	r0, [pc, #700]	@ (8002524 <main+0x34c>)
 8002266:	f003 ff0e 	bl	8006086 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 800226a:	2201      	movs	r2, #1
 800226c:	2102      	movs	r1, #2
 800226e:	48ad      	ldr	r0, [pc, #692]	@ (8002524 <main+0x34c>)
 8002270:	f003 ff09 	bl	8006086 <HAL_GPIO_WritePin>
	LOG("[DEBUG]", "STM32 OK!\n");
 8002274:	49ac      	ldr	r1, [pc, #688]	@ (8002528 <main+0x350>)
 8002276:	48ad      	ldr	r0, [pc, #692]	@ (800252c <main+0x354>)
 8002278:	f7ff ff7a 	bl	8002170 <LOG>
	LOG("[VER]", "Controller_v0.10.2\n");
 800227c:	49ac      	ldr	r1, [pc, #688]	@ (8002530 <main+0x358>)
 800227e:	48ad      	ldr	r0, [pc, #692]	@ (8002534 <main+0x35c>)
 8002280:	f7ff ff76 	bl	8002170 <LOG>
	LOG("[REVISIONS]", "\n");
 8002284:	49ac      	ldr	r1, [pc, #688]	@ (8002538 <main+0x360>)
 8002286:	48ad      	ldr	r0, [pc, #692]	@ (800253c <main+0x364>)
 8002288:	f7ff ff72 	bl	8002170 <LOG>
	LOG("1. ", "ADDING CASE : [TEST]WS_RAW_DATA\n");
 800228c:	49ac      	ldr	r1, [pc, #688]	@ (8002540 <main+0x368>)
 800228e:	48ad      	ldr	r0, [pc, #692]	@ (8002544 <main+0x36c>)
 8002290:	f7ff ff6e 	bl	8002170 <LOG>
	LOG("2. ", "SEGMENTS > 70 ARE CONSIDERED WATER\n");
 8002294:	49ac      	ldr	r1, [pc, #688]	@ (8002548 <main+0x370>)
 8002296:	48ad      	ldr	r0, [pc, #692]	@ (800254c <main+0x374>)
 8002298:	f7ff ff6a 	bl	8002170 <LOG>
	LOG("3. ", "REFACTORING WATER_ReadRawFull FUNCTION IN WATERSENSOR.C\n");
 800229c:	49ac      	ldr	r1, [pc, #688]	@ (8002550 <main+0x378>)
 800229e:	48ad      	ldr	r0, [pc, #692]	@ (8002554 <main+0x37c>)
 80022a0:	f7ff ff66 	bl	8002170 <LOG>
	LOG("4. ", "REFACTORING CASE : [TEST]MEASURE\n");
 80022a4:	49ac      	ldr	r1, [pc, #688]	@ (8002558 <main+0x380>)
 80022a6:	48ad      	ldr	r0, [pc, #692]	@ (800255c <main+0x384>)
 80022a8:	f7ff ff62 	bl	8002170 <LOG>

	SIM_Sleep(3000);
 80022ac:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80022b0:	f002 fda4 	bl	8004dfc <HAL_Delay>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		/* USER CODE END WHILE */
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80022b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022b8:	489a      	ldr	r0, [pc, #616]	@ (8002524 <main+0x34c>)
 80022ba:	f003 fefc 	bl	80060b6 <HAL_GPIO_TogglePin>
		HAL_Delay(500); // Delay 0.5sec
 80022be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022c2:	f002 fd9b 	bl	8004dfc <HAL_Delay>
		/* USER CODE BEGIN 3 */
		if (LOG_DataValid) {
 80022c6:	4ba6      	ldr	r3, [pc, #664]	@ (8002560 <main+0x388>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f1      	beq.n	80022b4 <main+0xdc>
			if (EXTI_Wakeup) {
 80022d0:	4ba4      	ldr	r3, [pc, #656]	@ (8002564 <main+0x38c>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d006      	beq.n	80022e8 <main+0x110>
				FUNCTION = EXTI_WAKEUP;
 80022da:	4b91      	ldr	r3, [pc, #580]	@ (8002520 <main+0x348>)
 80022dc:	220a      	movs	r2, #10
 80022de:	701a      	strb	r2, [r3, #0]
				EXTI_Wakeup = false;      // Flag clear
 80022e0:	4ba0      	ldr	r3, [pc, #640]	@ (8002564 <main+0x38c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	701a      	strb	r2, [r3, #0]
 80022e6:	e00d      	b.n	8002304 <main+0x12c>
			} else if (Alarm_Wakeup) {
 80022e8:	4b9f      	ldr	r3, [pc, #636]	@ (8002568 <main+0x390>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d006      	beq.n	8002300 <main+0x128>
				FUNCTION = ALARM_WAKEUP;
 80022f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002520 <main+0x348>)
 80022f4:	2209      	movs	r2, #9
 80022f6:	701a      	strb	r2, [r3, #0]
				Alarm_Wakeup = false;     // Flag clear
 80022f8:	4b9b      	ldr	r3, [pc, #620]	@ (8002568 <main+0x390>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	701a      	strb	r2, [r3, #0]
 80022fe:	e001      	b.n	8002304 <main+0x12c>
			} else {
				CheckHeader(); // Configuration FUNCTION as HANDSHAKE, OPENS by the LOG_buffer.
 8002300:	f7ff fe30 	bl	8001f64 <CheckHeader>
			}
			/* Change the stage when command come in */
			switch (FUNCTION) {
 8002304:	4b86      	ldr	r3, [pc, #536]	@ (8002520 <main+0x348>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b14      	cmp	r3, #20
 800230a:	f201 8621 	bhi.w	8003f50 <main+0x1d78>
 800230e:	a201      	add	r2, pc, #4	@ (adr r2, 8002314 <main+0x13c>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	08002369 	.word	0x08002369
 8002318:	080028fd 	.word	0x080028fd
 800231c:	08002ad1 	.word	0x08002ad1
 8002320:	08002b65 	.word	0x08002b65
 8002324:	08002c05 	.word	0x08002c05
 8002328:	08002ca5 	.word	0x08002ca5
 800232c:	080030fd 	.word	0x080030fd
 8002330:	08003525 	.word	0x08003525
 8002334:	080035b5 	.word	0x080035b5
 8002338:	080036af 	.word	0x080036af
 800233c:	08003801 	.word	0x08003801
 8002340:	0800382b 	.word	0x0800382b
 8002344:	08003811 	.word	0x08003811
 8002348:	08003845 	.word	0x08003845
 800234c:	08003901 	.word	0x08003901
 8002350:	08003953 	.word	0x08003953
 8002354:	08003d31 	.word	0x08003d31
 8002358:	08003d59 	.word	0x08003d59
 800235c:	08003d81 	.word	0x08003d81
 8002360:	08003f51 	.word	0x08003f51
 8002364:	08003ed7 	.word	0x08003ed7
			case HANDSHAKE:

				// for debug and fail device checking
				uint16_t error_code = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
				char error_code_char[10];

				for (int i = 0; i < 10; i++) {
 800236e:	2300      	movs	r3, #0
 8002370:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002374:	e00c      	b.n	8002390 <main+0x1b8>
					HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002376:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800237a:	486a      	ldr	r0, [pc, #424]	@ (8002524 <main+0x34c>)
 800237c:	f003 fe9b 	bl	80060b6 <HAL_GPIO_TogglePin>
					HAL_Delay(100); // 0.1sec delay
 8002380:	2064      	movs	r0, #100	@ 0x64
 8002382:	f002 fd3b 	bl	8004dfc <HAL_Delay>
				for (int i = 0; i < 10; i++) {
 8002386:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800238a:	3301      	adds	r3, #1
 800238c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002390:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002394:	2b09      	cmp	r3, #9
 8002396:	ddee      	ble.n	8002376 <main+0x19e>
				}
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); // Turn on sensor
 8002398:	2200      	movs	r2, #0
 800239a:	2102      	movs	r1, #2
 800239c:	4861      	ldr	r0, [pc, #388]	@ (8002524 <main+0x34c>)
 800239e:	f003 fe72 	bl	8006086 <HAL_GPIO_WritePin>
//				initVL53L0X(1, &hi2c1);
				HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin,
 80023a2:	f507 70bc 	add.w	r0, r7, #376	@ 0x178
 80023a6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	2320      	movs	r3, #32
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	4b5c      	ldr	r3, [pc, #368]	@ (8002524 <main+0x34c>)
 80023b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023b6:	495b      	ldr	r1, [pc, #364]	@ (8002524 <main+0x34c>)
 80023b8:	f7fe ff56 	bl	8001268 <HX711_Init>
				LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
				HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin,
 80023bc:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 80023c0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	2320      	movs	r3, #32
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	4b56      	ldr	r3, [pc, #344]	@ (8002524 <main+0x34c>)
 80023cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023d0:	4954      	ldr	r1, [pc, #336]	@ (8002524 <main+0x34c>)
 80023d2:	f7fe ff49 	bl	8001268 <HX711_Init>
				LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);

				ultra = Ultra_ReadDistance();
 80023d6:	f7ff f8a7 	bl	8001528 <Ultra_ReadDistance>
 80023da:	4603      	mov	r3, r0
 80023dc:	4a63      	ldr	r2, [pc, #396]	@ (800256c <main+0x394>)
 80023de:	6013      	str	r3, [r2, #0]

				if (SIM_Wakeup(800) != 0) {
					error_code += 1;
				} else {
					LOG("[ANS]", "SIM_OK\n");
 80023e0:	4963      	ldr	r1, [pc, #396]	@ (8002570 <main+0x398>)
 80023e2:	4864      	ldr	r0, [pc, #400]	@ (8002574 <main+0x39c>)
 80023e4:	f7ff fec4 	bl	8002170 <LOG>
//					error_code += 10;
//				} else {
//					LOG("[ANS]", "LASER_OK\n");
//				}

				if (ultra == -1.0f) {
 80023e8:	4b60      	ldr	r3, [pc, #384]	@ (800256c <main+0x394>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4962      	ldr	r1, [pc, #392]	@ (8002578 <main+0x3a0>)
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe fe3c 	bl	800106c <__aeabi_fcmpeq>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d005      	beq.n	8002406 <main+0x22e>
					error_code += 100;
 80023fa:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80023fe:	3364      	adds	r3, #100	@ 0x64
 8002400:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
 8002404:	e01a      	b.n	800243c <main+0x264>
				} else {
					LOG("[ANS]", "ULTRA_OK");
 8002406:	495d      	ldr	r1, [pc, #372]	@ (800257c <main+0x3a4>)
 8002408:	485a      	ldr	r0, [pc, #360]	@ (8002574 <main+0x39c>)
 800240a:	f7ff feb1 	bl	8002170 <LOG>
					if ((ultra <= 20.0) && (ultra >= 0)) {
 800240e:	4b57      	ldr	r3, [pc, #348]	@ (800256c <main+0x394>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	495b      	ldr	r1, [pc, #364]	@ (8002580 <main+0x3a8>)
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe fe3d 	bl	8001094 <__aeabi_fcmple>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00d      	beq.n	800243c <main+0x264>
 8002420:	4b52      	ldr	r3, [pc, #328]	@ (800256c <main+0x394>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f04f 0100 	mov.w	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f7fe fe3d 	bl	80010a8 <__aeabi_fcmpge>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <main+0x264>
						LOG("[ANS]", "FULL\n");
 8002434:	4953      	ldr	r1, [pc, #332]	@ (8002584 <main+0x3ac>)
 8002436:	484f      	ldr	r0, [pc, #316]	@ (8002574 <main+0x39c>)
 8002438:	f7ff fe9a 	bl	8002170 <LOG>
					}
				}

				if (HX711_Tare(&scale1, 1, 100) == -1.0f) {
 800243c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002440:	2264      	movs	r2, #100	@ 0x64
 8002442:	2101      	movs	r1, #1
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe ffb1 	bl	80013ac <HX711_Tare>
 800244a:	4603      	mov	r3, r0
 800244c:	494a      	ldr	r1, [pc, #296]	@ (8002578 <main+0x3a0>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fe0c 	bl	800106c <__aeabi_fcmpeq>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d006      	beq.n	8002468 <main+0x290>
					error_code += 1000;
 800245a:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800245e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002462:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
 8002466:	e003      	b.n	8002470 <main+0x298>
				} else {
					LOG("[ANS]", "LC1_OK\n");
 8002468:	4947      	ldr	r1, [pc, #284]	@ (8002588 <main+0x3b0>)
 800246a:	4842      	ldr	r0, [pc, #264]	@ (8002574 <main+0x39c>)
 800246c:	f7ff fe80 	bl	8002170 <LOG>
				}

				if (HX711_Tare(&scale2, 1, 100) == -1.0f) {
 8002470:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8002474:	2264      	movs	r2, #100	@ 0x64
 8002476:	2101      	movs	r1, #1
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe ff97 	bl	80013ac <HX711_Tare>
 800247e:	4603      	mov	r3, r0
 8002480:	493d      	ldr	r1, [pc, #244]	@ (8002578 <main+0x3a0>)
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe fdf2 	bl	800106c <__aeabi_fcmpeq>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <main+0x2c4>
					error_code += 1000;
 800248e:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8002492:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002496:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
 800249a:	e003      	b.n	80024a4 <main+0x2cc>
				} else {
					LOG("[ANS]", "LC2_OK\n");
 800249c:	493b      	ldr	r1, [pc, #236]	@ (800258c <main+0x3b4>)
 800249e:	4835      	ldr	r0, [pc, #212]	@ (8002574 <main+0x39c>)
 80024a0:	f7ff fe66 	bl	8002170 <LOG>
				}

				if (WATER_ReadLastOn_Quick(200) == -1.0f) {
 80024a4:	20c8      	movs	r0, #200	@ 0xc8
 80024a6:	f7ff fd17 	bl	8001ed8 <WATER_ReadLastOn_Quick>
 80024aa:	4603      	mov	r3, r0
 80024ac:	4932      	ldr	r1, [pc, #200]	@ (8002578 <main+0x3a0>)
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fddc 	bl	800106c <__aeabi_fcmpeq>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d007      	beq.n	80024ca <main+0x2f2>
					error_code += 10000;
 80024ba:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80024be:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80024c2:	3310      	adds	r3, #16
 80024c4:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
 80024c8:	e003      	b.n	80024d2 <main+0x2fa>
				} else {
					LOG("[ANS]", "WS_OK\n");
 80024ca:	4931      	ldr	r1, [pc, #196]	@ (8002590 <main+0x3b8>)
 80024cc:	4829      	ldr	r0, [pc, #164]	@ (8002574 <main+0x39c>)
 80024ce:	f7ff fe4f 	bl	8002170 <LOG>
				}

				if (error_code == 0) {
 80024d2:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <main+0x30c>
					LOG("[ANS]", "OK");
 80024da:	492e      	ldr	r1, [pc, #184]	@ (8002594 <main+0x3bc>)
 80024dc:	4825      	ldr	r0, [pc, #148]	@ (8002574 <main+0x39c>)
 80024de:	f7ff fe47 	bl	8002170 <LOG>
 80024e2:	e1e9      	b.n	80028b8 <main+0x6e0>
				} else {
					//  1       
					// I2C  
					// I2C   
					memset(i2c_check_buf, 0, sizeof(i2c_check_buf));
 80024e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024e8:	2100      	movs	r1, #0
 80024ea:	482b      	ldr	r0, [pc, #172]	@ (8002598 <main+0x3c0>)
 80024ec:	f008 f9a5 	bl	800a83a <memset>
					for (uint16_t addr = 1; addr < 128; addr++) {
 80024f0:	2301      	movs	r3, #1
 80024f2:	f8a7 31be 	strh.w	r3, [r7, #446]	@ 0x1be
 80024f6:	e151      	b.n	800279c <main+0x5c4>
 80024f8:	20000654 	.word	0x20000654
 80024fc:	20000d6c 	.word	0x20000d6c
 8002500:	20000440 	.word	0x20000440
 8002504:	20000db4 	.word	0x20000db4
 8002508:	20000cbc 	.word	0x20000cbc
 800250c:	20000dfc 	.word	0x20000dfc
 8002510:	20000d24 	.word	0x20000d24
 8002514:	43480000 	.word	0x43480000
 8002518:	20000c5c 	.word	0x20000c5c
 800251c:	20000c8c 	.word	0x20000c8c
 8002520:	20000c58 	.word	0x20000c58
 8002524:	40010c00 	.word	0x40010c00
 8002528:	0800cc38 	.word	0x0800cc38
 800252c:	0800cc44 	.word	0x0800cc44
 8002530:	0800cc4c 	.word	0x0800cc4c
 8002534:	0800cc60 	.word	0x0800cc60
 8002538:	0800cc68 	.word	0x0800cc68
 800253c:	0800cc6c 	.word	0x0800cc6c
 8002540:	0800cc78 	.word	0x0800cc78
 8002544:	0800cc9c 	.word	0x0800cc9c
 8002548:	0800cca0 	.word	0x0800cca0
 800254c:	0800ccc4 	.word	0x0800ccc4
 8002550:	0800ccc8 	.word	0x0800ccc8
 8002554:	0800cd04 	.word	0x0800cd04
 8002558:	0800cd08 	.word	0x0800cd08
 800255c:	0800cd2c 	.word	0x0800cd2c
 8002560:	20000a3c 	.word	0x20000a3c
 8002564:	20000a3d 	.word	0x20000a3d
 8002568:	20000a3e 	.word	0x20000a3e
 800256c:	2000004c 	.word	0x2000004c
 8002570:	0800cd30 	.word	0x0800cd30
 8002574:	0800cb2c 	.word	0x0800cb2c
 8002578:	bf800000 	.word	0xbf800000
 800257c:	0800cd38 	.word	0x0800cd38
 8002580:	41a00000 	.word	0x41a00000
 8002584:	0800cd44 	.word	0x0800cd44
 8002588:	0800cd4c 	.word	0x0800cd4c
 800258c:	0800cd54 	.word	0x0800cd54
 8002590:	0800cd5c 	.word	0x0800cd5c
 8002594:	0800cd64 	.word	0x0800cd64
 8002598:	20000b50 	.word	0x20000b50
						HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1,
 800259c:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	b299      	uxth	r1, r3
 80025a4:	2305      	movs	r3, #5
 80025a6:	2201      	movs	r2, #1
 80025a8:	485b      	ldr	r0, [pc, #364]	@ (8002718 <main+0x540>)
 80025aa:	f004 f995 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 80025ae:	4603      	mov	r3, r0
 80025b0:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
								addr << 1, 1, 5);
						// I2C HAL  HAL_OK I2C  
						if (status == HAL_OK) {
 80025b4:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10c      	bne.n	80025d6 <main+0x3fe>
							snprintf(i2c_check_buf, sizeof(i2c_check_buf),
 80025bc:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80025c0:	4a56      	ldr	r2, [pc, #344]	@ (800271c <main+0x544>)
 80025c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025c6:	4856      	ldr	r0, [pc, #344]	@ (8002720 <main+0x548>)
 80025c8:	f008 f8be 	bl	800a748 <sniprintf>
									"I2C Device Found: 0x%02X\r\n", addr);
							LOG("[I2C]", i2c_check_buf);
 80025cc:	4954      	ldr	r1, [pc, #336]	@ (8002720 <main+0x548>)
 80025ce:	4855      	ldr	r0, [pc, #340]	@ (8002724 <main+0x54c>)
 80025d0:	f7ff fdce 	bl	8002170 <LOG>
 80025d4:	e0dd      	b.n	8002792 <main+0x5ba>
							// I2C HAL  HAL_BUSY 
						} else if (status == HAL_BUSY) {
 80025d6:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d17e      	bne.n	80026dc <main+0x504>
							LOG("[I2C]", i2c_check_buf);
 80025de:	4950      	ldr	r1, [pc, #320]	@ (8002720 <main+0x548>)
 80025e0:	4850      	ldr	r0, [pc, #320]	@ (8002724 <main+0x54c>)
 80025e2:	f7ff fdc5 	bl	8002170 <LOG>
							LOG("[I2C]", "HAL_BUSY\r\n");
 80025e6:	4950      	ldr	r1, [pc, #320]	@ (8002728 <main+0x550>)
 80025e8:	484e      	ldr	r0, [pc, #312]	@ (8002724 <main+0x54c>)
 80025ea:	f7ff fdc1 	bl	8002170 <LOG>
							// 100  
							for (int i = 0; i < 10; i++) {
 80025ee:	2300      	movs	r3, #0
 80025f0:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80025f4:	e06d      	b.n	80026d2 <main+0x4fa>
								// I2C 
								HAL_I2C_DeInit(&hi2c1);
 80025f6:	4848      	ldr	r0, [pc, #288]	@ (8002718 <main+0x540>)
 80025f8:	f003 fed2 	bl	80063a0 <HAL_I2C_DeInit>
								// I2C1   
								__HAL_RCC_I2C1_FORCE_RESET();
 80025fc:	4b4b      	ldr	r3, [pc, #300]	@ (800272c <main+0x554>)
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	4a4a      	ldr	r2, [pc, #296]	@ (800272c <main+0x554>)
 8002602:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002606:	6113      	str	r3, [r2, #16]
								HAL_Delay(10);
 8002608:	200a      	movs	r0, #10
 800260a:	f002 fbf7 	bl	8004dfc <HAL_Delay>
								LOG("[I2C]", "FORCE_RST_TRYING...\n");
 800260e:	4948      	ldr	r1, [pc, #288]	@ (8002730 <main+0x558>)
 8002610:	4844      	ldr	r0, [pc, #272]	@ (8002724 <main+0x54c>)
 8002612:	f7ff fdad 	bl	8002170 <LOG>
								// I2C1  
								if (RCC->APB1RSTR & RCC_APB1RSTR_I2C1RST) {
 8002616:	4b45      	ldr	r3, [pc, #276]	@ (800272c <main+0x554>)
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d031      	beq.n	8002686 <main+0x4ae>
									LOG("[I2C]", "I2C1_RESET_BIT_ON\n");
 8002622:	4944      	ldr	r1, [pc, #272]	@ (8002734 <main+0x55c>)
 8002624:	483f      	ldr	r0, [pc, #252]	@ (8002724 <main+0x54c>)
 8002626:	f7ff fda3 	bl	8002170 <LOG>
									LOG("[I2C]", "RELEASE_RST_TRYING...\n");
 800262a:	4943      	ldr	r1, [pc, #268]	@ (8002738 <main+0x560>)
 800262c:	483d      	ldr	r0, [pc, #244]	@ (8002724 <main+0x54c>)
 800262e:	f7ff fd9f 	bl	8002170 <LOG>
									// I2C1  
									__HAL_RCC_I2C1_RELEASE_RESET();
 8002632:	4b3e      	ldr	r3, [pc, #248]	@ (800272c <main+0x554>)
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	4a3d      	ldr	r2, [pc, #244]	@ (800272c <main+0x554>)
 8002638:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800263c:	6113      	str	r3, [r2, #16]
									// I2C1   
									if ((RCC->APB1RSTR & RCC_APB1RSTR_I2C1RST)
 800263e:	4b3b      	ldr	r3, [pc, #236]	@ (800272c <main+0x554>)
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d121      	bne.n	800268e <main+0x4b6>
											== 0) {
										LOG("[I2C]", "I2C1_RESET_BIT_OFF\n");
 800264a:	493c      	ldr	r1, [pc, #240]	@ (800273c <main+0x564>)
 800264c:	4835      	ldr	r0, [pc, #212]	@ (8002724 <main+0x54c>)
 800264e:	f7ff fd8f 	bl	8002170 <LOG>
										LOG("[I2C]", "I2C1_RESET_SUCCESS\n");
 8002652:	493b      	ldr	r1, [pc, #236]	@ (8002740 <main+0x568>)
 8002654:	4833      	ldr	r0, [pc, #204]	@ (8002724 <main+0x54c>)
 8002656:	f7ff fd8b 	bl	8002170 <LOG>
										// HAL_I2C 
										HAL_I2C_Init(&hi2c1);
 800265a:	482f      	ldr	r0, [pc, #188]	@ (8002718 <main+0x540>)
 800265c:	f003 fd5c 	bl	8006118 <HAL_I2C_Init>
										//  DELAY
										HAL_Delay(10);
 8002660:	200a      	movs	r0, #10
 8002662:	f002 fbcb 	bl	8004dfc <HAL_Delay>
										// HAL_I2C    HAL_OK 
										if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002666:	482c      	ldr	r0, [pc, #176]	@ (8002718 <main+0x540>)
 8002668:	f003 fd56 	bl	8006118 <HAL_I2C_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d004      	beq.n	800267c <main+0x4a4>
											LOG("[I2C]", "HAL_INIT_FAIL\n");
 8002672:	4934      	ldr	r1, [pc, #208]	@ (8002744 <main+0x56c>)
 8002674:	482b      	ldr	r0, [pc, #172]	@ (8002724 <main+0x54c>)
 8002676:	f7ff fd7b 	bl	8002170 <LOG>
											continue; //    
 800267a:	e025      	b.n	80026c8 <main+0x4f0>
										} else {
											LOG("[I2C]", "HAL_INIT_OK\n");
 800267c:	4932      	ldr	r1, [pc, #200]	@ (8002748 <main+0x570>)
 800267e:	4829      	ldr	r0, [pc, #164]	@ (8002724 <main+0x54c>)
 8002680:	f7ff fd76 	bl	8002170 <LOG>
 8002684:	e003      	b.n	800268e <main+0x4b6>
										}
									}
								} else {
									LOG("[I2C1_RST]", "I2C1_RESET_FAIL\n");
 8002686:	4931      	ldr	r1, [pc, #196]	@ (800274c <main+0x574>)
 8002688:	4831      	ldr	r0, [pc, #196]	@ (8002750 <main+0x578>)
 800268a:	f7ff fd71 	bl	8002170 <LOG>
								}

								status = HAL_I2C_IsDeviceReady(&hi2c1,
 800268e:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	b299      	uxth	r1, r3
 8002696:	2305      	movs	r3, #5
 8002698:	2201      	movs	r2, #1
 800269a:	481f      	ldr	r0, [pc, #124]	@ (8002718 <main+0x540>)
 800269c:	f004 f91c 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 80026a0:	4603      	mov	r3, r0
 80026a2:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
										addr << 1, 1, 5);
								// HAL_OK  break
								if (status == HAL_OK) {
 80026a6:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d104      	bne.n	80026b8 <main+0x4e0>
									LOG("[I2C]", "HAL_RECOVERY_SUCCESS\n");
 80026ae:	4929      	ldr	r1, [pc, #164]	@ (8002754 <main+0x57c>)
 80026b0:	481c      	ldr	r0, [pc, #112]	@ (8002724 <main+0x54c>)
 80026b2:	f7ff fd5d 	bl	8002170 <LOG>
									break;
 80026b6:	e06c      	b.n	8002792 <main+0x5ba>
								}

								if (i == 9) {
 80026b8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80026bc:	2b09      	cmp	r3, #9
 80026be:	d103      	bne.n	80026c8 <main+0x4f0>
									LOG("[I2C]", "HAL_RECOVERY_FAIL\n");
 80026c0:	4925      	ldr	r1, [pc, #148]	@ (8002758 <main+0x580>)
 80026c2:	4818      	ldr	r0, [pc, #96]	@ (8002724 <main+0x54c>)
 80026c4:	f7ff fd54 	bl	8002170 <LOG>
							for (int i = 0; i < 10; i++) {
 80026c8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80026cc:	3301      	adds	r3, #1
 80026ce:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80026d2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80026d6:	2b09      	cmp	r3, #9
 80026d8:	dd8d      	ble.n	80025f6 <main+0x41e>
 80026da:	e05a      	b.n	8002792 <main+0x5ba>
								}
							}
						} else if (status == HAL_TIMEOUT) {
 80026dc:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d156      	bne.n	8002792 <main+0x5ba>
							LOG("[I2C]", "HAL_TIMEOUT\r\n");
 80026e4:	491d      	ldr	r1, [pc, #116]	@ (800275c <main+0x584>)
 80026e6:	480f      	ldr	r0, [pc, #60]	@ (8002724 <main+0x54c>)
 80026e8:	f7ff fd42 	bl	8002170 <LOG>
							__HAL_RCC_I2C1_FORCE_RESET();
 80026ec:	4b0f      	ldr	r3, [pc, #60]	@ (800272c <main+0x554>)
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	4a0e      	ldr	r2, [pc, #56]	@ (800272c <main+0x554>)
 80026f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026f6:	6113      	str	r3, [r2, #16]
							HAL_Delay(10);
 80026f8:	200a      	movs	r0, #10
 80026fa:	f002 fb7f 	bl	8004dfc <HAL_Delay>
							if (RCC->APB1RSTR & RCC_APB1RSTR_I2C1RST) {
 80026fe:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <main+0x554>)
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d02a      	beq.n	8002760 <main+0x588>
								__HAL_RCC_I2C1_RELEASE_RESET();
 800270a:	4b08      	ldr	r3, [pc, #32]	@ (800272c <main+0x554>)
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	4a07      	ldr	r2, [pc, #28]	@ (800272c <main+0x554>)
 8002710:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002714:	6113      	str	r3, [r2, #16]
 8002716:	e027      	b.n	8002768 <main+0x590>
 8002718:	20000cbc 	.word	0x20000cbc
 800271c:	0800cd68 	.word	0x0800cd68
 8002720:	20000b50 	.word	0x20000b50
 8002724:	0800cd84 	.word	0x0800cd84
 8002728:	0800cd8c 	.word	0x0800cd8c
 800272c:	40021000 	.word	0x40021000
 8002730:	0800cd98 	.word	0x0800cd98
 8002734:	0800cdb0 	.word	0x0800cdb0
 8002738:	0800cdc4 	.word	0x0800cdc4
 800273c:	0800cddc 	.word	0x0800cddc
 8002740:	0800cdf0 	.word	0x0800cdf0
 8002744:	0800ce04 	.word	0x0800ce04
 8002748:	0800ce14 	.word	0x0800ce14
 800274c:	0800ce24 	.word	0x0800ce24
 8002750:	0800ce38 	.word	0x0800ce38
 8002754:	0800ce44 	.word	0x0800ce44
 8002758:	0800ce5c 	.word	0x0800ce5c
 800275c:	0800ce70 	.word	0x0800ce70
							} else {
								LOG("[I2C1_RST]", "I2C1_RESET_ERROR\n");
 8002760:	49b2      	ldr	r1, [pc, #712]	@ (8002a2c <main+0x854>)
 8002762:	48b3      	ldr	r0, [pc, #716]	@ (8002a30 <main+0x858>)
 8002764:	f7ff fd04 	bl	8002170 <LOG>
							}
							HAL_I2C_DeInit(&hi2c1);
 8002768:	48b2      	ldr	r0, [pc, #712]	@ (8002a34 <main+0x85c>)
 800276a:	f003 fe19 	bl	80063a0 <HAL_I2C_DeInit>
							HAL_Delay(10);
 800276e:	200a      	movs	r0, #10
 8002770:	f002 fb44 	bl	8004dfc <HAL_Delay>
							HAL_I2C_Init(&hi2c1);
 8002774:	48af      	ldr	r0, [pc, #700]	@ (8002a34 <main+0x85c>)
 8002776:	f003 fccf 	bl	8006118 <HAL_I2C_Init>

							status = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1,
 800277a:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	b299      	uxth	r1, r3
 8002782:	2305      	movs	r3, #5
 8002784:	2201      	movs	r2, #1
 8002786:	48ab      	ldr	r0, [pc, #684]	@ (8002a34 <main+0x85c>)
 8002788:	f004 f8a6 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 800278c:	4603      	mov	r3, r0
 800278e:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
					for (uint16_t addr = 1; addr < 128; addr++) {
 8002792:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 8002796:	3301      	adds	r3, #1
 8002798:	f8a7 31be 	strh.w	r3, [r7, #446]	@ 0x1be
 800279c:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80027a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80027a2:	f67f aefb 	bls.w	800259c <main+0x3c4>
									5);
						}
					}

					/// i2c   
					memset(i2c_check_buf, 0, sizeof(i2c_check_buf));
 80027a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027aa:	2100      	movs	r1, #0
 80027ac:	48a2      	ldr	r0, [pc, #648]	@ (8002a38 <main+0x860>)
 80027ae:	f008 f844 	bl	800a83a <memset>

					snprintf(error_code_char, sizeof(error_code_char), "%d",
 80027b2:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80027b6:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 80027ba:	4aa0      	ldr	r2, [pc, #640]	@ (8002a3c <main+0x864>)
 80027bc:	210a      	movs	r1, #10
 80027be:	f007 ffc3 	bl	800a748 <sniprintf>
							error_code);
					//					LOG("[ANS]", "FAIL");
					LOG("[ANS]", "SYSTEM_FAIL\n");
 80027c2:	499f      	ldr	r1, [pc, #636]	@ (8002a40 <main+0x868>)
 80027c4:	489f      	ldr	r0, [pc, #636]	@ (8002a44 <main+0x86c>)
 80027c6:	f7ff fcd3 	bl	8002170 <LOG>

					LOG("[DEBUG]", error_code_char);
 80027ca:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 80027ce:	4619      	mov	r1, r3
 80027d0:	489d      	ldr	r0, [pc, #628]	@ (8002a48 <main+0x870>)
 80027d2:	f7ff fccd 	bl	8002170 <LOG>

					// SIM FAIL (1)
					if (error_code % 10 == 1) {
 80027d6:	f8b7 21c6 	ldrh.w	r2, [r7, #454]	@ 0x1c6
 80027da:	4b9c      	ldr	r3, [pc, #624]	@ (8002a4c <main+0x874>)
 80027dc:	fba3 1302 	umull	r1, r3, r3, r2
 80027e0:	08d9      	lsrs	r1, r3, #3
 80027e2:	460b      	mov	r3, r1
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	440b      	add	r3, r1
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d103      	bne.n	80027fa <main+0x622>
						LOG("[ERR]", "SIM_FAIL\n");
 80027f2:	4997      	ldr	r1, [pc, #604]	@ (8002a50 <main+0x878>)
 80027f4:	4897      	ldr	r0, [pc, #604]	@ (8002a54 <main+0x87c>)
 80027f6:	f7ff fcbb 	bl	8002170 <LOG>
					}

					// LASER FAIL (10)
					if ((error_code / 10) % 10 == 1) {
 80027fa:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80027fe:	4a93      	ldr	r2, [pc, #588]	@ (8002a4c <main+0x874>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	08db      	lsrs	r3, r3, #3
 8002806:	b29a      	uxth	r2, r3
 8002808:	4b90      	ldr	r3, [pc, #576]	@ (8002a4c <main+0x874>)
 800280a:	fba3 1302 	umull	r1, r3, r3, r2
 800280e:	08d9      	lsrs	r1, r3, #3
 8002810:	460b      	mov	r3, r1
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	b29b      	uxth	r3, r3
 800281c:	2b01      	cmp	r3, #1
 800281e:	d103      	bne.n	8002828 <main+0x650>
						LOG("[ERR]", "LASER_FAIL\n");
 8002820:	498d      	ldr	r1, [pc, #564]	@ (8002a58 <main+0x880>)
 8002822:	488c      	ldr	r0, [pc, #560]	@ (8002a54 <main+0x87c>)
 8002824:	f7ff fca4 	bl	8002170 <LOG>
					}

					// ULTRA FAIL (100)
					if ((error_code / 100) % 10 == 1) {
 8002828:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800282c:	4a8b      	ldr	r2, [pc, #556]	@ (8002a5c <main+0x884>)
 800282e:	fba2 2303 	umull	r2, r3, r2, r3
 8002832:	095b      	lsrs	r3, r3, #5
 8002834:	b29a      	uxth	r2, r3
 8002836:	4b85      	ldr	r3, [pc, #532]	@ (8002a4c <main+0x874>)
 8002838:	fba3 1302 	umull	r1, r3, r3, r2
 800283c:	08d9      	lsrs	r1, r3, #3
 800283e:	460b      	mov	r3, r1
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	b29b      	uxth	r3, r3
 800284a:	2b01      	cmp	r3, #1
 800284c:	d103      	bne.n	8002856 <main+0x67e>
						LOG("[ERR]", "ULTRA_FAIL\n");
 800284e:	4984      	ldr	r1, [pc, #528]	@ (8002a60 <main+0x888>)
 8002850:	4880      	ldr	r0, [pc, #512]	@ (8002a54 <main+0x87c>)
 8002852:	f7ff fc8d 	bl	8002170 <LOG>
					}

					// LOAD CELL FAIL (1000)
					if ((error_code / 1000) % 10 == 1) {
 8002856:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 800285a:	4a82      	ldr	r2, [pc, #520]	@ (8002a64 <main+0x88c>)
 800285c:	fba2 2303 	umull	r2, r3, r2, r3
 8002860:	099b      	lsrs	r3, r3, #6
 8002862:	b29a      	uxth	r2, r3
 8002864:	4b79      	ldr	r3, [pc, #484]	@ (8002a4c <main+0x874>)
 8002866:	fba3 1302 	umull	r1, r3, r3, r2
 800286a:	08d9      	lsrs	r1, r3, #3
 800286c:	460b      	mov	r3, r1
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	b29b      	uxth	r3, r3
 8002878:	2b01      	cmp	r3, #1
 800287a:	d103      	bne.n	8002884 <main+0x6ac>
						LOG("[ERR]", "LOADCELL_FAIL\n");
 800287c:	497a      	ldr	r1, [pc, #488]	@ (8002a68 <main+0x890>)
 800287e:	4875      	ldr	r0, [pc, #468]	@ (8002a54 <main+0x87c>)
 8002880:	f7ff fc76 	bl	8002170 <LOG>
					}

					// WATER SENSOR FAIL (10000)
					if ((error_code / 10000) % 10 == 1) {
 8002884:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8002888:	4a78      	ldr	r2, [pc, #480]	@ (8002a6c <main+0x894>)
 800288a:	fba2 2303 	umull	r2, r3, r2, r3
 800288e:	0b5b      	lsrs	r3, r3, #13
 8002890:	b29a      	uxth	r2, r3
 8002892:	4b6e      	ldr	r3, [pc, #440]	@ (8002a4c <main+0x874>)
 8002894:	fba3 1302 	umull	r1, r3, r3, r2
 8002898:	08d9      	lsrs	r1, r3, #3
 800289a:	460b      	mov	r3, r1
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d103      	bne.n	80028b2 <main+0x6da>
						LOG("[ERR]", "WATER_SENSOR_FAIL\n");
 80028aa:	4971      	ldr	r1, [pc, #452]	@ (8002a70 <main+0x898>)
 80028ac:	4869      	ldr	r0, [pc, #420]	@ (8002a54 <main+0x87c>)
 80028ae:	f7ff fc5f 	bl	8002170 <LOG>
					}

					error_code = 0;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
				}

				HAL_Delay(100);
 80028b8:	2064      	movs	r0, #100	@ 0x64
 80028ba:	f002 fa9f 	bl	8004dfc <HAL_Delay>

				loadcell_1_handshake = HX711_Get_Value(&scale1, 10, 2000);
 80028be:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80028c2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80028c6:	210a      	movs	r1, #10
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7fe fda5 	bl	8001418 <HX711_Get_Value>
 80028ce:	4603      	mov	r3, r0
 80028d0:	4a68      	ldr	r2, [pc, #416]	@ (8002a74 <main+0x89c>)
 80028d2:	6013      	str	r3, [r2, #0]
				loadcell_2_handshake = HX711_Get_Value(&scale2, 10, 2000);
 80028d4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80028d8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80028dc:	210a      	movs	r1, #10
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe fd9a 	bl	8001418 <HX711_Get_Value>
 80028e4:	4603      	mov	r3, r0
 80028e6:	4a64      	ldr	r2, [pc, #400]	@ (8002a78 <main+0x8a0>)
 80028e8:	6013      	str	r3, [r2, #0]

				SIM_Sleep(300);
 80028ea:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80028ee:	f002 fa85 	bl	8004dfc <HAL_Delay>
				FUNCTION = SPACE;
 80028f2:	4b62      	ldr	r3, [pc, #392]	@ (8002a7c <main+0x8a4>)
 80028f4:	2213      	movs	r2, #19
 80028f6:	701a      	strb	r2, [r3, #0]
				break;
 80028f8:	f001 bb2a 	b.w	8003f50 <main+0x1d78>

			case VALIDATION:

				// 1) Initializing phone number buffer
				memset(PhoneNum, '\0', sizeof(PhoneNum));
 80028fc:	2214      	movs	r2, #20
 80028fe:	2100      	movs	r1, #0
 8002900:	485f      	ldr	r0, [pc, #380]	@ (8002a80 <main+0x8a8>)
 8002902:	f007 ff9a 	bl	800a83a <memset>
				memset(data_PostSimCom, '\0', sizeof(data_PostSimCom)); // end of 1) Initializing phone number buffer
 8002906:	2296      	movs	r2, #150	@ 0x96
 8002908:	2100      	movs	r1, #0
 800290a:	485e      	ldr	r0, [pc, #376]	@ (8002a84 <main+0x8ac>)
 800290c:	f007 ff95 	bl	800a83a <memset>

				// 2) Parsing phone number from among [VALID] to ENDSTR
				{
					char *start_PhoneNum = strstr((char*) LOG_buffer,
 8002910:	495d      	ldr	r1, [pc, #372]	@ (8002a88 <main+0x8b0>)
 8002912:	485e      	ldr	r0, [pc, #376]	@ (8002a8c <main+0x8b4>)
 8002914:	f007 ffa8 	bl	800a868 <strstr>
 8002918:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198
							"[VALID]");
					char *end_PhoneNum = strstr((char*) LOG_buffer, "ENDSTR");
 800291c:	495c      	ldr	r1, [pc, #368]	@ (8002a90 <main+0x8b8>)
 800291e:	485b      	ldr	r0, [pc, #364]	@ (8002a8c <main+0x8b4>)
 8002920:	f007 ffa2 	bl	800a868 <strstr>
 8002924:	f8c7 0194 	str.w	r0, [r7, #404]	@ 0x194

					if (start_PhoneNum != NULL && end_PhoneNum != NULL
 8002928:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800292c:	2b00      	cmp	r3, #0
 800292e:	d02e      	beq.n	800298e <main+0x7b6>
 8002930:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002934:	2b00      	cmp	r3, #0
 8002936:	d02a      	beq.n	800298e <main+0x7b6>
							&& end_PhoneNum > start_PhoneNum) {
 8002938:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800293c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002940:	429a      	cmp	r2, r3
 8002942:	d924      	bls.n	800298e <main+0x7b6>
						start_PhoneNum += 7; // Jumping interval as "[VALID]"'s length.
 8002944:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002948:	3307      	adds	r3, #7
 800294a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198

						size_t len = end_PhoneNum - start_PhoneNum;
 800294e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002952:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
						if (len >= sizeof(PhoneNum)) {
 800295c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002960:	2b13      	cmp	r3, #19
 8002962:	d902      	bls.n	800296a <main+0x792>
							len = sizeof(PhoneNum) - 1;
 8002964:	2313      	movs	r3, #19
 8002966:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
						}
						memcpy(PhoneNum, start_PhoneNum, len);
 800296a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800296e:	f8d7 1198 	ldr.w	r1, [r7, #408]	@ 0x198
 8002972:	4843      	ldr	r0, [pc, #268]	@ (8002a80 <main+0x8a8>)
 8002974:	f008 f81b 	bl	800a9ae <memcpy>
						PhoneNum[len] = '\0';
 8002978:	4a41      	ldr	r2, [pc, #260]	@ (8002a80 <main+0x8a8>)
 800297a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800297e:	4413      	add	r3, r2
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]

						// Print debug log to check the PhoneNum.
						LOG("[DEBUG]", PhoneNum);
 8002984:	493e      	ldr	r1, [pc, #248]	@ (8002a80 <main+0x8a8>)
 8002986:	4830      	ldr	r0, [pc, #192]	@ (8002a48 <main+0x870>)
 8002988:	f7ff fbf2 	bl	8002170 <LOG>
							&& end_PhoneNum > start_PhoneNum) {
 800298c:	e003      	b.n	8002996 <main+0x7be>
					} else {
						LOG("[DEBUG]", "PhoneNum parse error");
 800298e:	4941      	ldr	r1, [pc, #260]	@ (8002a94 <main+0x8bc>)
 8002990:	482d      	ldr	r0, [pc, #180]	@ (8002a48 <main+0x870>)
 8002992:	f7ff fbed 	bl	8002170 <LOG>
					}
				}

				// 3) Generate the JSON paload that send to server.
				snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002996:	4b40      	ldr	r3, [pc, #256]	@ (8002a98 <main+0x8c0>)
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	4b40      	ldr	r3, [pc, #256]	@ (8002a9c <main+0x8c4>)
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	4b38      	ldr	r3, [pc, #224]	@ (8002a80 <main+0x8a8>)
 80029a0:	4a3f      	ldr	r2, [pc, #252]	@ (8002aa0 <main+0x8c8>)
 80029a2:	2196      	movs	r1, #150	@ 0x96
 80029a4:	4837      	ldr	r0, [pc, #220]	@ (8002a84 <main+0x8ac>)
 80029a6:	f007 fecf 	bl	800a748 <sniprintf>
				// 4) SIM Communication (It is FAKE SIM. So it isn't sent to server.)
				if (SIM_Wakeup(3000)) {
					LOG("[ANS]", "FAIL");
				}

				if (!SIMCom_Post(data_PostSimCom, url_identity, 5000)) {
 80029aa:	493e      	ldr	r1, [pc, #248]	@ (8002aa4 <main+0x8cc>)
 80029ac:	4835      	ldr	r0, [pc, #212]	@ (8002a84 <main+0x8ac>)
 80029ae:	f7ff faaf 	bl	8001f10 <SIM_FakeFillResponse>
					// LOG("[DEBUG]", (char*)SIM_data); // If you need check this LOG, Uncomment and check the log.

					/* User case */
					// Allowing the normal users. (driver:false)
					if (strstr((char*) SIM_data, "\"driver\":false")) {
 80029b2:	493d      	ldr	r1, [pc, #244]	@ (8002aa8 <main+0x8d0>)
 80029b4:	483d      	ldr	r0, [pc, #244]	@ (8002aac <main+0x8d4>)
 80029b6:	f007 ff57 	bl	800a868 <strstr>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d004      	beq.n	80029ca <main+0x7f2>
						LOG("[ANS]", "OK");
 80029c0:	493b      	ldr	r1, [pc, #236]	@ (8002ab0 <main+0x8d8>)
 80029c2:	4820      	ldr	r0, [pc, #128]	@ (8002a44 <main+0x86c>)
 80029c4:	f7ff fbd4 	bl	8002170 <LOG>
 80029c8:	e027      	b.n	8002a1a <main+0x842>
					}
					// unsign in users
					else if (strstr((char*) SIM_data,
 80029ca:	493a      	ldr	r1, [pc, #232]	@ (8002ab4 <main+0x8dc>)
 80029cc:	4837      	ldr	r0, [pc, #220]	@ (8002aac <main+0x8d4>)
 80029ce:	f007 ff4b 	bl	800a868 <strstr>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d004      	beq.n	80029e2 <main+0x80a>
							"\"message\":\"no user found\"")) {
						LOG("[ANS]", "REJECT");
 80029d8:	4937      	ldr	r1, [pc, #220]	@ (8002ab8 <main+0x8e0>)
 80029da:	481a      	ldr	r0, [pc, #104]	@ (8002a44 <main+0x86c>)
 80029dc:	f7ff fbc8 	bl	8002170 <LOG>
 80029e0:	e01b      	b.n	8002a1a <main+0x842>
					}
					/* Driver case */
					// Driver permission allowed.
					else if (strstr((char*) SIM_data, "\"driver\":true")) {
 80029e2:	4936      	ldr	r1, [pc, #216]	@ (8002abc <main+0x8e4>)
 80029e4:	4831      	ldr	r0, [pc, #196]	@ (8002aac <main+0x8d4>)
 80029e6:	f007 ff3f 	bl	800a868 <strstr>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d004      	beq.n	80029fa <main+0x822>
						LOG("[ANS]", "DRIVER:TRUE");
 80029f0:	4933      	ldr	r1, [pc, #204]	@ (8002ac0 <main+0x8e8>)
 80029f2:	4814      	ldr	r0, [pc, #80]	@ (8002a44 <main+0x86c>)
 80029f4:	f7ff fbbc 	bl	8002170 <LOG>
 80029f8:	e00f      	b.n	8002a1a <main+0x842>
					}
					// Driver permission denied
					else if (strstr((char*) SIM_data,
 80029fa:	4932      	ldr	r1, [pc, #200]	@ (8002ac4 <main+0x8ec>)
 80029fc:	482b      	ldr	r0, [pc, #172]	@ (8002aac <main+0x8d4>)
 80029fe:	f007 ff33 	bl	800a868 <strstr>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d004      	beq.n	8002a12 <main+0x83a>
							"\"message\":\"not permitted\"")) {
						LOG("[ANS]", "DRIVER:FALSE");
 8002a08:	492f      	ldr	r1, [pc, #188]	@ (8002ac8 <main+0x8f0>)
 8002a0a:	480e      	ldr	r0, [pc, #56]	@ (8002a44 <main+0x86c>)
 8002a0c:	f7ff fbb0 	bl	8002170 <LOG>
 8002a10:	e003      	b.n	8002a1a <main+0x842>
					}
					// etc...
					else {
						LOG("[ANS]", "FAIL");
 8002a12:	492e      	ldr	r1, [pc, #184]	@ (8002acc <main+0x8f4>)
 8002a14:	480b      	ldr	r0, [pc, #44]	@ (8002a44 <main+0x86c>)
 8002a16:	f7ff fbab 	bl	8002170 <LOG>
					}
				} else {
					LOG("[ANS]", "FAIL");
				}

				SIM_Sleep(3000);
 8002a1a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a1e:	f002 f9ed 	bl	8004dfc <HAL_Delay>
				FUNCTION = SPACE;
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <main+0x8a4>)
 8002a24:	2213      	movs	r2, #19
 8002a26:	701a      	strb	r2, [r3, #0]
				break;
 8002a28:	f001 ba92 	b.w	8003f50 <main+0x1d78>
 8002a2c:	0800ce80 	.word	0x0800ce80
 8002a30:	0800ce38 	.word	0x0800ce38
 8002a34:	20000cbc 	.word	0x20000cbc
 8002a38:	20000b50 	.word	0x20000b50
 8002a3c:	0800ce94 	.word	0x0800ce94
 8002a40:	0800ce98 	.word	0x0800ce98
 8002a44:	0800cb2c 	.word	0x0800cb2c
 8002a48:	0800cc44 	.word	0x0800cc44
 8002a4c:	cccccccd 	.word	0xcccccccd
 8002a50:	0800cea8 	.word	0x0800cea8
 8002a54:	0800ceb4 	.word	0x0800ceb4
 8002a58:	0800cebc 	.word	0x0800cebc
 8002a5c:	51eb851f 	.word	0x51eb851f
 8002a60:	0800cec8 	.word	0x0800cec8
 8002a64:	10624dd3 	.word	0x10624dd3
 8002a68:	0800ced4 	.word	0x0800ced4
 8002a6c:	d1b71759 	.word	0xd1b71759
 8002a70:	0800cee4 	.word	0x0800cee4
 8002a74:	20000020 	.word	0x20000020
 8002a78:	2000002c 	.word	0x2000002c
 8002a7c:	20000c58 	.word	0x20000c58
 8002a80:	20000a40 	.word	0x20000a40
 8002a84:	20000a54 	.word	0x20000a54
 8002a88:	0800cb44 	.word	0x0800cb44
 8002a8c:	20000654 	.word	0x20000654
 8002a90:	0800cb4c 	.word	0x0800cb4c
 8002a94:	0800cef8 	.word	0x0800cef8
 8002a98:	0800d484 	.word	0x0800d484
 8002a9c:	0800d490 	.word	0x0800d490
 8002aa0:	0800cf10 	.word	0x0800cf10
 8002aa4:	0800d4c0 	.word	0x0800d4c0
 8002aa8:	0800cf50 	.word	0x0800cf50
 8002aac:	2000024c 	.word	0x2000024c
 8002ab0:	0800cd64 	.word	0x0800cd64
 8002ab4:	0800cf60 	.word	0x0800cf60
 8002ab8:	0800cf7c 	.word	0x0800cf7c
 8002abc:	0800cf84 	.word	0x0800cf84
 8002ac0:	0800cf94 	.word	0x0800cf94
 8002ac4:	0800cfa0 	.word	0x0800cfa0
 8002ac8:	0800cfbc 	.word	0x0800cfbc
 8002acc:	0800cfcc 	.word	0x0800cfcc

			case POST_UCO:
				memset(data_PostSimCom, '\0', sizeof(data_PostSimCom));
 8002ad0:	2296      	movs	r2, #150	@ 0x96
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4899      	ldr	r0, [pc, #612]	@ (8002d3c <main+0xb64>)
 8002ad6:	f007 feb0 	bl	800a83a <memset>
				//prepare data
				snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002ada:	4b99      	ldr	r3, [pc, #612]	@ (8002d40 <main+0xb68>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fd fca2 	bl	8000428 <__aeabi_f2d>
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	460d      	mov	r5, r1
 8002ae8:	4b96      	ldr	r3, [pc, #600]	@ (8002d44 <main+0xb6c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fc9b 	bl	8000428 <__aeabi_f2d>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002afa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002afe:	4b92      	ldr	r3, [pc, #584]	@ (8002d48 <main+0xb70>)
 8002b00:	9301      	str	r3, [sp, #4]
 8002b02:	4b92      	ldr	r3, [pc, #584]	@ (8002d4c <main+0xb74>)
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	4b92      	ldr	r3, [pc, #584]	@ (8002d50 <main+0xb78>)
 8002b08:	4a92      	ldr	r2, [pc, #584]	@ (8002d54 <main+0xb7c>)
 8002b0a:	2196      	movs	r1, #150	@ 0x96
 8002b0c:	488b      	ldr	r0, [pc, #556]	@ (8002d3c <main+0xb64>)
 8002b0e:	f007 fe1b 	bl	800a748 <sniprintf>
				// LOG("DEBUG", data_PostSimCom);
				//SIM_post
				if (SIM_Wakeup(3000)) {
					LOG("[ANS]", "FAIL");
				}
				if (!SIMCom_Post(data_PostSimCom, url_postuco, 5000)) {
 8002b12:	4991      	ldr	r1, [pc, #580]	@ (8002d58 <main+0xb80>)
 8002b14:	4889      	ldr	r0, [pc, #548]	@ (8002d3c <main+0xb64>)
 8002b16:	f7ff f9fb 	bl	8001f10 <SIM_FakeFillResponse>
					if (strstr((char*) SIM_data, "true")) {
 8002b1a:	4990      	ldr	r1, [pc, #576]	@ (8002d5c <main+0xb84>)
 8002b1c:	4890      	ldr	r0, [pc, #576]	@ (8002d60 <main+0xb88>)
 8002b1e:	f007 fea3 	bl	800a868 <strstr>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d004      	beq.n	8002b32 <main+0x95a>
						LOG("[ANS]", "OK");
 8002b28:	498e      	ldr	r1, [pc, #568]	@ (8002d64 <main+0xb8c>)
 8002b2a:	488f      	ldr	r0, [pc, #572]	@ (8002d68 <main+0xb90>)
 8002b2c:	f7ff fb20 	bl	8002170 <LOG>
 8002b30:	e00f      	b.n	8002b52 <main+0x97a>
					} else if (strstr((char*) SIM_data, "false")) {
 8002b32:	498e      	ldr	r1, [pc, #568]	@ (8002d6c <main+0xb94>)
 8002b34:	488a      	ldr	r0, [pc, #552]	@ (8002d60 <main+0xb88>)
 8002b36:	f007 fe97 	bl	800a868 <strstr>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d004      	beq.n	8002b4a <main+0x972>
						LOG("[ANS]", "REJECT");
 8002b40:	498b      	ldr	r1, [pc, #556]	@ (8002d70 <main+0xb98>)
 8002b42:	4889      	ldr	r0, [pc, #548]	@ (8002d68 <main+0xb90>)
 8002b44:	f7ff fb14 	bl	8002170 <LOG>
 8002b48:	e003      	b.n	8002b52 <main+0x97a>
					} else {
						LOG("[ANS]", "UNDEFINE");
 8002b4a:	498a      	ldr	r1, [pc, #552]	@ (8002d74 <main+0xb9c>)
 8002b4c:	4886      	ldr	r0, [pc, #536]	@ (8002d68 <main+0xb90>)
 8002b4e:	f7ff fb0f 	bl	8002170 <LOG>
					}
				} else {
					LOG("[ANS]", "FAIL");
				}
				SIM_Sleep(3000);
 8002b52:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b56:	f002 f951 	bl	8004dfc <HAL_Delay>
				FUNCTION = SPACE;
 8002b5a:	4b87      	ldr	r3, [pc, #540]	@ (8002d78 <main+0xba0>)
 8002b5c:	2213      	movs	r2, #19
 8002b5e:	701a      	strb	r2, [r3, #0]
				break;
 8002b60:	f001 b9f6 	b.w	8003f50 <main+0x1d78>
			case POST_PER:
				memset(data_PostSimCom, '\0', sizeof(data_PostSimCom));
 8002b64:	2296      	movs	r2, #150	@ 0x96
 8002b66:	2100      	movs	r1, #0
 8002b68:	4874      	ldr	r0, [pc, #464]	@ (8002d3c <main+0xb64>)
 8002b6a:	f007 fe66 	bl	800a83a <memset>
				//Prepare data
				value_VolContainer = Ultra_ReadDistance();
 8002b6e:	f7fe fcdb 	bl	8001528 <Ultra_ReadDistance>
 8002b72:	4603      	mov	r3, r0
 8002b74:	4a81      	ldr	r2, [pc, #516]	@ (8002d7c <main+0xba4>)
 8002b76:	6013      	str	r3, [r2, #0]
				value_Voltage = Read_Voltage();
 8002b78:	f7fe fd52 	bl	8001620 <Read_Voltage>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	4a80      	ldr	r2, [pc, #512]	@ (8002d80 <main+0xba8>)
 8002b80:	6013      	str	r3, [r2, #0]
				//Prepare data
				snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8002b82:	4b7e      	ldr	r3, [pc, #504]	@ (8002d7c <main+0xba4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fd fc4e 	bl	8000428 <__aeabi_f2d>
 8002b8c:	4604      	mov	r4, r0
 8002b8e:	460d      	mov	r5, r1
 8002b90:	4b7b      	ldr	r3, [pc, #492]	@ (8002d80 <main+0xba8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7fd fc47 	bl	8000428 <__aeabi_f2d>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002ba2:	e9cd 4500 	strd	r4, r5, [sp]
 8002ba6:	4b68      	ldr	r3, [pc, #416]	@ (8002d48 <main+0xb70>)
 8002ba8:	4a76      	ldr	r2, [pc, #472]	@ (8002d84 <main+0xbac>)
 8002baa:	2196      	movs	r1, #150	@ 0x96
 8002bac:	4863      	ldr	r0, [pc, #396]	@ (8002d3c <main+0xb64>)
 8002bae:	f007 fdcb 	bl	800a748 <sniprintf>
				// LOG("DEBUG", data_PostSimCom);
				//SIM_post
				if (SIM_Wakeup(3000)) {
					LOG("[ANS]", "FAIL");
				}
				if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 8002bb2:	4975      	ldr	r1, [pc, #468]	@ (8002d88 <main+0xbb0>)
 8002bb4:	4861      	ldr	r0, [pc, #388]	@ (8002d3c <main+0xb64>)
 8002bb6:	f7ff f9ab 	bl	8001f10 <SIM_FakeFillResponse>
					if (strstr((char*) SIM_data, "true")) {
 8002bba:	4968      	ldr	r1, [pc, #416]	@ (8002d5c <main+0xb84>)
 8002bbc:	4868      	ldr	r0, [pc, #416]	@ (8002d60 <main+0xb88>)
 8002bbe:	f007 fe53 	bl	800a868 <strstr>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <main+0x9fa>
						LOG("[ANS]", "OK");
 8002bc8:	4966      	ldr	r1, [pc, #408]	@ (8002d64 <main+0xb8c>)
 8002bca:	4867      	ldr	r0, [pc, #412]	@ (8002d68 <main+0xb90>)
 8002bcc:	f7ff fad0 	bl	8002170 <LOG>
 8002bd0:	e00f      	b.n	8002bf2 <main+0xa1a>
					} else if (strstr((char*) SIM_data, "false")) {
 8002bd2:	4966      	ldr	r1, [pc, #408]	@ (8002d6c <main+0xb94>)
 8002bd4:	4862      	ldr	r0, [pc, #392]	@ (8002d60 <main+0xb88>)
 8002bd6:	f007 fe47 	bl	800a868 <strstr>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d004      	beq.n	8002bea <main+0xa12>
						LOG("[ANS]", "REJECT");
 8002be0:	4963      	ldr	r1, [pc, #396]	@ (8002d70 <main+0xb98>)
 8002be2:	4861      	ldr	r0, [pc, #388]	@ (8002d68 <main+0xb90>)
 8002be4:	f7ff fac4 	bl	8002170 <LOG>
 8002be8:	e003      	b.n	8002bf2 <main+0xa1a>
					} else {
						LOG("[ANS]", "UNDEFINE");
 8002bea:	4962      	ldr	r1, [pc, #392]	@ (8002d74 <main+0xb9c>)
 8002bec:	485e      	ldr	r0, [pc, #376]	@ (8002d68 <main+0xb90>)
 8002bee:	f7ff fabf 	bl	8002170 <LOG>
					}
				} else {
					LOG("[ANS]", "FAIL");
				}
				SIM_Sleep(3000);
 8002bf2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002bf6:	f002 f901 	bl	8004dfc <HAL_Delay>
				FUNCTION = SPACE;
 8002bfa:	4b5f      	ldr	r3, [pc, #380]	@ (8002d78 <main+0xba0>)
 8002bfc:	2213      	movs	r2, #19
 8002bfe:	701a      	strb	r2, [r3, #0]
				break;
 8002c00:	f001 b9a6 	b.w	8003f50 <main+0x1d78>

			case OPEN_INPUT:
				/*Control motor*/
				HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin,
 8002c04:	2201      	movs	r2, #1
 8002c06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c0a:	4860      	ldr	r0, [pc, #384]	@ (8002d8c <main+0xbb4>)
 8002c0c:	f003 fa3b 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
				HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin,
 8002c10:	2200      	movs	r2, #0
 8002c12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c16:	485d      	ldr	r0, [pc, #372]	@ (8002d8c <main+0xbb4>)
 8002c18:	f003 fa35 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				/*Close valve*/
				HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	485b      	ldr	r0, [pc, #364]	@ (8002d90 <main+0xbb8>)
 8002c22:	f003 fa30 	bl	8006086 <HAL_GPIO_WritePin>
				/*Transmit to header*/

				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); // sensor ON
 8002c26:	2200      	movs	r2, #0
 8002c28:	2102      	movs	r1, #2
 8002c2a:	4858      	ldr	r0, [pc, #352]	@ (8002d8c <main+0xbb4>)
 8002c2c:	f003 fa2b 	bl	8006086 <HAL_GPIO_WritePin>
				HAL_Delay(1500); // HX711 Stabilization (recommending 200~500ms)
 8002c30:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8002c34:	f002 f8e2 	bl	8004dfc <HAL_Delay>

				loadcell_1_open = HX711_Get_Value(&scale1, 30, 2000);
 8002c38:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002c3c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002c40:	211e      	movs	r1, #30
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fbe8 	bl	8001418 <HX711_Get_Value>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	4a52      	ldr	r2, [pc, #328]	@ (8002d94 <main+0xbbc>)
 8002c4c:	6013      	str	r3, [r2, #0]
				loadcell_2_open = HX711_Get_Value(&scale2, 30, 2000);
 8002c4e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8002c52:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002c56:	211e      	movs	r1, #30
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7fe fbdd 	bl	8001418 <HX711_Get_Value>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4a4d      	ldr	r2, [pc, #308]	@ (8002d98 <main+0xbc0>)
 8002c62:	6013      	str	r3, [r2, #0]

				LOG("[ANS]", "OK");
 8002c64:	493f      	ldr	r1, [pc, #252]	@ (8002d64 <main+0xb8c>)
 8002c66:	4840      	ldr	r0, [pc, #256]	@ (8002d68 <main+0xb90>)
 8002c68:	f7ff fa82 	bl	8002170 <LOG>
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8002c6c:	4b49      	ldr	r3, [pc, #292]	@ (8002d94 <main+0xbbc>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd fbd9 	bl	8000428 <__aeabi_f2d>
 8002c76:	4604      	mov	r4, r0
 8002c78:	460d      	mov	r5, r1
 8002c7a:	4b47      	ldr	r3, [pc, #284]	@ (8002d98 <main+0xbc0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fd fbd2 	bl	8000428 <__aeabi_f2d>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c8c:	e9cd 4500 	strd	r4, r5, [sp]
 8002c90:	4a42      	ldr	r2, [pc, #264]	@ (8002d9c <main+0xbc4>)
 8002c92:	2164      	movs	r1, #100	@ 0x64
 8002c94:	4842      	ldr	r0, [pc, #264]	@ (8002da0 <main+0xbc8>)
 8002c96:	f007 fd57 	bl	800a748 <sniprintf>

//				HAL_Init();
//				SystemClock_Config();
//				MX_I2C1_Init();  // CubeMX  I2C  

				FUNCTION = SPACE;
 8002c9a:	4b37      	ldr	r3, [pc, #220]	@ (8002d78 <main+0xba0>)
 8002c9c:	2213      	movs	r2, #19
 8002c9e:	701a      	strb	r2, [r3, #0]
				break;
 8002ca0:	f001 b956 	b.w	8003f50 <main+0x1d78>
			case CLOSE_INPUT:
				/*Control motor*/
				HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin,
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002caa:	4838      	ldr	r0, [pc, #224]	@ (8002d8c <main+0xbb4>)
 8002cac:	f003 f9eb 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin,
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cb6:	4835      	ldr	r0, [pc, #212]	@ (8002d8c <main+0xbb4>)
 8002cb8:	f003 f9e5 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);

//				HAL_Delay(30000);
				HAL_Delay(10000);
 8002cbc:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002cc0:	f002 f89c 	bl	8004dfc <HAL_Delay>

				for (uint16_t addr = 1; addr < 128; addr++) {
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2
 8002cca:	e096      	b.n	8002dfa <main+0xc22>

					HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1,
 8002ccc:	f8b7 31b2 	ldrh.w	r3, [r7, #434]	@ 0x1b2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	b299      	uxth	r1, r3
 8002cd4:	2305      	movs	r3, #5
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4832      	ldr	r0, [pc, #200]	@ (8002da4 <main+0xbcc>)
 8002cda:	f003 fdfd 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
							addr << 1, 1, 5);

					if (status == HAL_OK) {
 8002ce4:	f897 319e 	ldrb.w	r3, [r7, #414]	@ 0x19e
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10c      	bne.n	8002d06 <main+0xb2e>

						snprintf(i2c_check_buf, sizeof(i2c_check_buf),
 8002cec:	f8b7 31b2 	ldrh.w	r3, [r7, #434]	@ 0x1b2
 8002cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8002da8 <main+0xbd0>)
 8002cf2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002cf6:	482d      	ldr	r0, [pc, #180]	@ (8002dac <main+0xbd4>)
 8002cf8:	f007 fd26 	bl	800a748 <sniprintf>
								"I2C Device Found: 0x%02X\r\n", addr);

						LOG("[I2C]", i2c_check_buf);
 8002cfc:	492b      	ldr	r1, [pc, #172]	@ (8002dac <main+0xbd4>)
 8002cfe:	482c      	ldr	r0, [pc, #176]	@ (8002db0 <main+0xbd8>)
 8002d00:	f7ff fa36 	bl	8002170 <LOG>
 8002d04:	e074      	b.n	8002df0 <main+0xc18>
					} else if (status == HAL_BUSY) {
 8002d06:	f897 319e 	ldrb.w	r3, [r7, #414]	@ 0x19e
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d156      	bne.n	8002dbc <main+0xbe4>
						LOG("[I2C]", "HAL_BUSY\r\n");
 8002d0e:	4929      	ldr	r1, [pc, #164]	@ (8002db4 <main+0xbdc>)
 8002d10:	4827      	ldr	r0, [pc, #156]	@ (8002db0 <main+0xbd8>)
 8002d12:	f7ff fa2d 	bl	8002170 <LOG>
						__HAL_RCC_I2C1_FORCE_RESET();
 8002d16:	4b28      	ldr	r3, [pc, #160]	@ (8002db8 <main+0xbe0>)
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	4a27      	ldr	r2, [pc, #156]	@ (8002db8 <main+0xbe0>)
 8002d1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d20:	6113      	str	r3, [r2, #16]
						if (__HAL_RCC_I2C1_FORCE_RESET()) {
 8002d22:	4b25      	ldr	r3, [pc, #148]	@ (8002db8 <main+0xbe0>)
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	4a24      	ldr	r2, [pc, #144]	@ (8002db8 <main+0xbe0>)
 8002d28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d2c:	6113      	str	r3, [r2, #16]
							__HAL_RCC_I2C1_RELEASE_RESET();
 8002d2e:	4b22      	ldr	r3, [pc, #136]	@ (8002db8 <main+0xbe0>)
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	4a21      	ldr	r2, [pc, #132]	@ (8002db8 <main+0xbe0>)
 8002d34:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d38:	6113      	str	r3, [r2, #16]
 8002d3a:	e059      	b.n	8002df0 <main+0xc18>
 8002d3c:	20000a54 	.word	0x20000a54
 8002d40:	20000008 	.word	0x20000008
 8002d44:	20000000 	.word	0x20000000
 8002d48:	0800d484 	.word	0x0800d484
 8002d4c:	0800d490 	.word	0x0800d490
 8002d50:	20000a40 	.word	0x20000a40
 8002d54:	0800cfd4 	.word	0x0800cfd4
 8002d58:	0800d4e8 	.word	0x0800d4e8
 8002d5c:	0800cb00 	.word	0x0800cb00
 8002d60:	2000024c 	.word	0x2000024c
 8002d64:	0800cd64 	.word	0x0800cd64
 8002d68:	0800cb2c 	.word	0x0800cb2c
 8002d6c:	0800d034 	.word	0x0800d034
 8002d70:	0800cf7c 	.word	0x0800cf7c
 8002d74:	0800d03c 	.word	0x0800d03c
 8002d78:	20000c58 	.word	0x20000c58
 8002d7c:	20000c50 	.word	0x20000c50
 8002d80:	20000c54 	.word	0x20000c54
 8002d84:	0800d048 	.word	0x0800d048
 8002d88:	0800d494 	.word	0x0800d494
 8002d8c:	40010c00 	.word	0x40010c00
 8002d90:	40010800 	.word	0x40010800
 8002d94:	20000038 	.word	0x20000038
 8002d98:	20000044 	.word	0x20000044
 8002d9c:	0800d080 	.word	0x0800d080
 8002da0:	20000aec 	.word	0x20000aec
 8002da4:	20000cbc 	.word	0x20000cbc
 8002da8:	0800cd68 	.word	0x0800cd68
 8002dac:	20000b50 	.word	0x20000b50
 8002db0:	0800cd84 	.word	0x0800cd84
 8002db4:	0800cd8c 	.word	0x0800cd8c
 8002db8:	40021000 	.word	0x40021000
						} else {
							LOG("[I2C1_RST]", "I2C1_RESET_ERROR");
						}

					} else if (status == HAL_TIMEOUT) {
 8002dbc:	f897 319e 	ldrb.w	r3, [r7, #414]	@ 0x19e
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d115      	bne.n	8002df0 <main+0xc18>
						LOG("[I2C]", "HAL_TIMEOUT\r\n");
 8002dc4:	4930      	ldr	r1, [pc, #192]	@ (8002e88 <main+0xcb0>)
 8002dc6:	4831      	ldr	r0, [pc, #196]	@ (8002e8c <main+0xcb4>)
 8002dc8:	f7ff f9d2 	bl	8002170 <LOG>
						__HAL_RCC_I2C1_FORCE_RESET();
 8002dcc:	4b30      	ldr	r3, [pc, #192]	@ (8002e90 <main+0xcb8>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	4a2f      	ldr	r2, [pc, #188]	@ (8002e90 <main+0xcb8>)
 8002dd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002dd6:	6113      	str	r3, [r2, #16]
						if (__HAL_RCC_I2C1_FORCE_RESET()) {
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e90 <main+0xcb8>)
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8002e90 <main+0xcb8>)
 8002dde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002de2:	6113      	str	r3, [r2, #16]
							__HAL_RCC_I2C1_RELEASE_RESET();
 8002de4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e90 <main+0xcb8>)
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	4a29      	ldr	r2, [pc, #164]	@ (8002e90 <main+0xcb8>)
 8002dea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dee:	6113      	str	r3, [r2, #16]
				for (uint16_t addr = 1; addr < 128; addr++) {
 8002df0:	f8b7 31b2 	ldrh.w	r3, [r7, #434]	@ 0x1b2
 8002df4:	3301      	adds	r3, #1
 8002df6:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2
 8002dfa:	f8b7 31b2 	ldrh.w	r3, [r7, #434]	@ 0x1b2
 8002dfe:	2b7f      	cmp	r3, #127	@ 0x7f
 8002e00:	f67f af64 	bls.w	8002ccc <main+0xaf4>
//						== -1.0f) {
//					LOG("[ANS]", "DIST_FAIL");
//				} else {
//					LOG("[ANS]", "DIST_SUCC");
//				}
				if (HX711_Get_Value(&scale1, 30, 2000) == -1.0f) {
 8002e04:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002e08:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002e0c:	211e      	movs	r1, #30
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7fe fb02 	bl	8001418 <HX711_Get_Value>
 8002e14:	4603      	mov	r3, r0
 8002e16:	491f      	ldr	r1, [pc, #124]	@ (8002e94 <main+0xcbc>)
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe f927 	bl	800106c <__aeabi_fcmpeq>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d004      	beq.n	8002e2e <main+0xc56>
					LOG("[ANS]", "LC1_FAIL");
 8002e24:	491c      	ldr	r1, [pc, #112]	@ (8002e98 <main+0xcc0>)
 8002e26:	481d      	ldr	r0, [pc, #116]	@ (8002e9c <main+0xcc4>)
 8002e28:	f7ff f9a2 	bl	8002170 <LOG>
 8002e2c:	e003      	b.n	8002e36 <main+0xc5e>
				} else {
					LOG("[ANS]", "LC1_SUCC");
 8002e2e:	491c      	ldr	r1, [pc, #112]	@ (8002ea0 <main+0xcc8>)
 8002e30:	481a      	ldr	r0, [pc, #104]	@ (8002e9c <main+0xcc4>)
 8002e32:	f7ff f99d 	bl	8002170 <LOG>
				}

				if (HX711_Get_Value(&scale2, 30, 2000) == -1.0f) {
 8002e36:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8002e3a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002e3e:	211e      	movs	r1, #30
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe fae9 	bl	8001418 <HX711_Get_Value>
 8002e46:	4603      	mov	r3, r0
 8002e48:	4912      	ldr	r1, [pc, #72]	@ (8002e94 <main+0xcbc>)
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fe f90e 	bl	800106c <__aeabi_fcmpeq>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d004      	beq.n	8002e60 <main+0xc88>
					LOG("[ANS]", "LC2_FAIL");
 8002e56:	4913      	ldr	r1, [pc, #76]	@ (8002ea4 <main+0xccc>)
 8002e58:	4810      	ldr	r0, [pc, #64]	@ (8002e9c <main+0xcc4>)
 8002e5a:	f7ff f989 	bl	8002170 <LOG>
 8002e5e:	e003      	b.n	8002e68 <main+0xc90>
				} else {
					LOG("[ANS]", "LC2_SUCC");
 8002e60:	4911      	ldr	r1, [pc, #68]	@ (8002ea8 <main+0xcd0>)
 8002e62:	480e      	ldr	r0, [pc, #56]	@ (8002e9c <main+0xcc4>)
 8002e64:	f7ff f984 	bl	8002170 <LOG>
				}

				if (WATER_ReadLastOn_Quick(200) == -1.0f) {
 8002e68:	20c8      	movs	r0, #200	@ 0xc8
 8002e6a:	f7ff f835 	bl	8001ed8 <WATER_ReadLastOn_Quick>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	4908      	ldr	r1, [pc, #32]	@ (8002e94 <main+0xcbc>)
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fe f8fa 	bl	800106c <__aeabi_fcmpeq>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d018      	beq.n	8002eb0 <main+0xcd8>
					LOG("[ANS]", "WS_FAIL");
 8002e7e:	490b      	ldr	r1, [pc, #44]	@ (8002eac <main+0xcd4>)
 8002e80:	4806      	ldr	r0, [pc, #24]	@ (8002e9c <main+0xcc4>)
 8002e82:	f7ff f975 	bl	8002170 <LOG>
 8002e86:	e017      	b.n	8002eb8 <main+0xce0>
 8002e88:	0800ce70 	.word	0x0800ce70
 8002e8c:	0800cd84 	.word	0x0800cd84
 8002e90:	40021000 	.word	0x40021000
 8002e94:	bf800000 	.word	0xbf800000
 8002e98:	0800d0ac 	.word	0x0800d0ac
 8002e9c:	0800cb2c 	.word	0x0800cb2c
 8002ea0:	0800d0b8 	.word	0x0800d0b8
 8002ea4:	0800d0c4 	.word	0x0800d0c4
 8002ea8:	0800d0d0 	.word	0x0800d0d0
 8002eac:	0800d0dc 	.word	0x0800d0dc
				} else {
					LOG("[ANS]", "WS_SUCC");
 8002eb0:	49a3      	ldr	r1, [pc, #652]	@ (8003140 <main+0xf68>)
 8002eb2:	48a4      	ldr	r0, [pc, #656]	@ (8003144 <main+0xf6c>)
 8002eb4:	f7ff f95c 	bl	8002170 <LOG>
				}

//				distance_Tof = VL53L0X_ReadDistance(&distanceStr,
//						offset_DistanceTof); //(mm)

				loadcell_1_close = HX711_Get_Value(&scale1, 30, 2000);
 8002eb8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002ebc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002ec0:	211e      	movs	r1, #30
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe faa8 	bl	8001418 <HX711_Get_Value>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	4a9f      	ldr	r2, [pc, #636]	@ (8003148 <main+0xf70>)
 8002ecc:	6013      	str	r3, [r2, #0]
				loadcell_2_close = HX711_Get_Value(&scale2, 30, 2000);
 8002ece:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8002ed2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002ed6:	211e      	movs	r1, #30
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe fa9d 	bl	8001418 <HX711_Get_Value>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	4a9a      	ldr	r2, [pc, #616]	@ (800314c <main+0xf74>)
 8002ee2:	6013      	str	r3, [r2, #0]

				loadcell_1_door = loadcell_1_close - loadcell_1_open;
 8002ee4:	4b98      	ldr	r3, [pc, #608]	@ (8003148 <main+0xf70>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a99      	ldr	r2, [pc, #612]	@ (8003150 <main+0xf78>)
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	4611      	mov	r1, r2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fd fe1e 	bl	8000b30 <__aeabi_fsub>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	4b96      	ldr	r3, [pc, #600]	@ (8003154 <main+0xf7c>)
 8002efa:	601a      	str	r2, [r3, #0]
				loadcell_2_door = loadcell_2_close - loadcell_2_open;
 8002efc:	4b93      	ldr	r3, [pc, #588]	@ (800314c <main+0xf74>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a95      	ldr	r2, [pc, #596]	@ (8003158 <main+0xf80>)
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	4611      	mov	r1, r2
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fd fe12 	bl	8000b30 <__aeabi_fsub>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4b92      	ldr	r3, [pc, #584]	@ (800315c <main+0xf84>)
 8002f12:	601a      	str	r2, [r3, #0]

				if (fabsf(loadcell_1_door) < 5.0f)
 8002f14:	4b8f      	ldr	r3, [pc, #572]	@ (8003154 <main+0xf7c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f1c:	4990      	ldr	r1, [pc, #576]	@ (8003160 <main+0xf88>)
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fe f8ae 	bl	8001080 <__aeabi_fcmplt>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <main+0xd5a>
					loadcell_1_door = 0.0f;
 8002f2a:	4b8a      	ldr	r3, [pc, #552]	@ (8003154 <main+0xf7c>)
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]
				if (fabsf(loadcell_2_door) < 5.0f)
 8002f32:	4b8a      	ldr	r3, [pc, #552]	@ (800315c <main+0xf84>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f3a:	4989      	ldr	r1, [pc, #548]	@ (8003160 <main+0xf88>)
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fe f89f 	bl	8001080 <__aeabi_fcmplt>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <main+0xd78>
					loadcell_2_door = 0.0f;
 8002f48:	4b84      	ldr	r3, [pc, #528]	@ (800315c <main+0xf84>)
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]

				loadcell_sum = loadcell_1_door + loadcell_2_door;
 8002f50:	4b80      	ldr	r3, [pc, #512]	@ (8003154 <main+0xf7c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a81      	ldr	r2, [pc, #516]	@ (800315c <main+0xf84>)
 8002f56:	6812      	ldr	r2, [r2, #0]
 8002f58:	4611      	mov	r1, r2
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fd fdea 	bl	8000b34 <__addsf3>
 8002f60:	4603      	mov	r3, r0
 8002f62:	461a      	mov	r2, r3
 8002f64:	4b7f      	ldr	r3, [pc, #508]	@ (8003164 <main+0xf8c>)
 8002f66:	601a      	str	r2, [r3, #0]

				// Total mass using interpolation table HX711 (LC1 + LC2)
				lc_mass = HX711_InterpFromTable(loadcell_sum);   // g 
 8002f68:	4b7e      	ldr	r3, [pc, #504]	@ (8003164 <main+0xf8c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fe f8af 	bl	80010d0 <HX711_InterpFromTable>
 8002f72:	4603      	mov	r3, r0
 8002f74:	4a7c      	ldr	r2, [pc, #496]	@ (8003168 <main+0xf90>)
 8002f76:	6013      	str	r3, [r2, #0]

				watersensor_value = WATER_ReadHeightMM(ws_threshold);   //(mm)
 8002f78:	4b7c      	ldr	r3, [pc, #496]	@ (800316c <main+0xf94>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe ff8e 	bl	8001ea0 <WATER_ReadHeightMM_Quick>
 8002f84:	4603      	mov	r3, r0
 8002f86:	4a7a      	ldr	r2, [pc, #488]	@ (8003170 <main+0xf98>)
 8002f88:	6013      	str	r3, [r2, #0]
				water_weight = WATER_ReadLastOn_Quick(ws_threshold); //last_on index
 8002f8a:	4b78      	ldr	r3, [pc, #480]	@ (800316c <main+0xf94>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fe ffa1 	bl	8001ed8 <WATER_ReadLastOn_Quick>
 8002f96:	4603      	mov	r3, r0
 8002f98:	4a76      	ldr	r2, [pc, #472]	@ (8003174 <main+0xf9c>)
 8002f9a:	6013      	str	r3, [r2, #0]

				/*Turn off the sensor*/
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4875      	ldr	r0, [pc, #468]	@ (8003178 <main+0xfa0>)
 8002fa2:	f003 f870 	bl	8006086 <HAL_GPIO_WritePin>

				//Transmit to header
				oil_weight = lc_mass - water_weight;
 8002fa6:	4b70      	ldr	r3, [pc, #448]	@ (8003168 <main+0xf90>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a72      	ldr	r2, [pc, #456]	@ (8003174 <main+0xf9c>)
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7fd fdbd 	bl	8000b30 <__aeabi_fsub>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b70      	ldr	r3, [pc, #448]	@ (800317c <main+0xfa4>)
 8002fbc:	601a      	str	r2, [r3, #0]
				if (oil_weight < 0.0f)
 8002fbe:	4b6f      	ldr	r3, [pc, #444]	@ (800317c <main+0xfa4>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f04f 0100 	mov.w	r1, #0
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe f85a 	bl	8001080 <__aeabi_fcmplt>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <main+0xe02>
					oil_weight = 0.0f;
 8002fd2:	4b6a      	ldr	r3, [pc, #424]	@ (800317c <main+0xfa4>)
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

				memset(data_TransmitHeader, '\0', sizeof(data_TransmitHeader));
 8002fda:	2264      	movs	r2, #100	@ 0x64
 8002fdc:	2100      	movs	r1, #0
 8002fde:	4868      	ldr	r0, [pc, #416]	@ (8003180 <main+0xfa8>)
 8002fe0:	f007 fc2b 	bl	800a83a <memset>
				snprintf(data_TransmitHeader, 40, "O%.2fW%.2fE", oil_weight,
 8002fe4:	4b65      	ldr	r3, [pc, #404]	@ (800317c <main+0xfa4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd fa1d 	bl	8000428 <__aeabi_f2d>
 8002fee:	4604      	mov	r4, r0
 8002ff0:	460d      	mov	r5, r1
 8002ff2:	4b60      	ldr	r3, [pc, #384]	@ (8003174 <main+0xf9c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fd fa16 	bl	8000428 <__aeabi_f2d>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	460b      	mov	r3, r1
 8003000:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003004:	e9cd 4500 	strd	r4, r5, [sp]
 8003008:	4a5e      	ldr	r2, [pc, #376]	@ (8003184 <main+0xfac>)
 800300a:	2128      	movs	r1, #40	@ 0x28
 800300c:	485c      	ldr	r0, [pc, #368]	@ (8003180 <main+0xfa8>)
 800300e:	f007 fb9b 	bl	800a748 <sniprintf>
						water_weight);
				LOG("[ANS]", data_TransmitHeader);
 8003012:	495b      	ldr	r1, [pc, #364]	@ (8003180 <main+0xfa8>)
 8003014:	484b      	ldr	r0, [pc, #300]	@ (8003144 <main+0xf6c>)
 8003016:	f7ff f8ab 	bl	8002170 <LOG>

				// (1) HX711 Original value
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 800301a:	4b4e      	ldr	r3, [pc, #312]	@ (8003154 <main+0xf7c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fa02 	bl	8000428 <__aeabi_f2d>
 8003024:	4604      	mov	r4, r0
 8003026:	460d      	mov	r5, r1
 8003028:	4b4c      	ldr	r3, [pc, #304]	@ (800315c <main+0xf84>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7fd f9fb 	bl	8000428 <__aeabi_f2d>
 8003032:	4602      	mov	r2, r0
 8003034:	460b      	mov	r3, r1
 8003036:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800303a:	e9cd 4500 	strd	r4, r5, [sp]
 800303e:	4a52      	ldr	r2, [pc, #328]	@ (8003188 <main+0xfb0>)
 8003040:	2164      	movs	r1, #100	@ 0x64
 8003042:	484f      	ldr	r0, [pc, #316]	@ (8003180 <main+0xfa8>)
 8003044:	f007 fb80 	bl	800a748 <sniprintf>
//						"Distance=%.2f mm, "
						"LC1_raw=%.2f, "
								"LC2_raw=%.2f;",
//						distance_Tof,
						loadcell_1_door, loadcell_2_door);
				LOG("[ANS]", data_TransmitHeader);
 8003048:	494d      	ldr	r1, [pc, #308]	@ (8003180 <main+0xfa8>)
 800304a:	483e      	ldr	r0, [pc, #248]	@ (8003144 <main+0xf6c>)
 800304c:	f7ff f890 	bl	8002170 <LOG>
				// (1) HX711 Original value
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003050:	4b3f      	ldr	r3, [pc, #252]	@ (8003150 <main+0xf78>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f7fd f9e7 	bl	8000428 <__aeabi_f2d>
 800305a:	4604      	mov	r4, r0
 800305c:	460d      	mov	r5, r1
 800305e:	4b3e      	ldr	r3, [pc, #248]	@ (8003158 <main+0xf80>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd f9e0 	bl	8000428 <__aeabi_f2d>
 8003068:	4680      	mov	r8, r0
 800306a:	4689      	mov	r9, r1
 800306c:	4b36      	ldr	r3, [pc, #216]	@ (8003148 <main+0xf70>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4618      	mov	r0, r3
 8003072:	f7fd f9d9 	bl	8000428 <__aeabi_f2d>
 8003076:	4682      	mov	sl, r0
 8003078:	468b      	mov	fp, r1
 800307a:	4b34      	ldr	r3, [pc, #208]	@ (800314c <main+0xf74>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f7fd f9d2 	bl	8000428 <__aeabi_f2d>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800308c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003090:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003094:	e9cd 4500 	strd	r4, r5, [sp]
 8003098:	4a3c      	ldr	r2, [pc, #240]	@ (800318c <main+0xfb4>)
 800309a:	2164      	movs	r1, #100	@ 0x64
 800309c:	4838      	ldr	r0, [pc, #224]	@ (8003180 <main+0xfa8>)
 800309e:	f007 fb53 	bl	800a748 <sniprintf>
						"lc1_open=%.2f g, lc2_open=%.2f g, lc1_close=%.2f g, lc2_close=%.2f g;",
						loadcell_1_open, loadcell_2_open, loadcell_1_close,
						loadcell_2_close);
				LOG("[ANS]", data_TransmitHeader);
 80030a2:	4937      	ldr	r1, [pc, #220]	@ (8003180 <main+0xfa8>)
 80030a4:	4827      	ldr	r0, [pc, #156]	@ (8003144 <main+0xf6c>)
 80030a6:	f7ff f863 	bl	8002170 <LOG>
				// (2) Total mass that brought by interpolation table vs Water weight that sensed by water sensor.
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80030aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003168 <main+0xf90>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7fd f9ba 	bl	8000428 <__aeabi_f2d>
 80030b4:	4604      	mov	r4, r0
 80030b6:	460d      	mov	r5, r1
 80030b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003174 <main+0xf9c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fd f9b3 	bl	8000428 <__aeabi_f2d>
 80030c2:	4680      	mov	r8, r0
 80030c4:	4689      	mov	r9, r1
 80030c6:	4b2d      	ldr	r3, [pc, #180]	@ (800317c <main+0xfa4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fd f9ac 	bl	8000428 <__aeabi_f2d>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80030d8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80030dc:	e9cd 4500 	strd	r4, r5, [sp]
 80030e0:	4a2b      	ldr	r2, [pc, #172]	@ (8003190 <main+0xfb8>)
 80030e2:	2164      	movs	r1, #100	@ 0x64
 80030e4:	4826      	ldr	r0, [pc, #152]	@ (8003180 <main+0xfa8>)
 80030e6:	f007 fb2f 	bl	800a748 <sniprintf>
						"LC_mass=%.1f g, WS_mass=%.1f g, Oil_mass=%.1f g;",
						lc_mass, water_weight, oil_weight);
				LOG("[ANS]", data_TransmitHeader);
 80030ea:	4925      	ldr	r1, [pc, #148]	@ (8003180 <main+0xfa8>)
 80030ec:	4815      	ldr	r0, [pc, #84]	@ (8003144 <main+0xf6c>)
 80030ee:	f7ff f83f 	bl	8002170 <LOG>

				FUNCTION = SPACE;
 80030f2:	4b28      	ldr	r3, [pc, #160]	@ (8003194 <main+0xfbc>)
 80030f4:	2213      	movs	r2, #19
 80030f6:	701a      	strb	r2, [r3, #0]
				break;
 80030f8:	f000 bf2a 	b.w	8003f50 <main+0x1d78>

			case RECHECK:

				for (uint16_t addr = 1; addr < 128; addr++) {
 80030fc:	2301      	movs	r3, #1
 80030fe:	f8a7 31b0 	strh.w	r3, [r7, #432]	@ 0x1b0
 8003102:	e08b      	b.n	800321c <main+0x1044>

					HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1,
 8003104:	f8b7 31b0 	ldrh.w	r3, [r7, #432]	@ 0x1b0
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	b299      	uxth	r1, r3
 800310c:	2305      	movs	r3, #5
 800310e:	2201      	movs	r2, #1
 8003110:	4821      	ldr	r0, [pc, #132]	@ (8003198 <main+0xfc0>)
 8003112:	f003 fbe1 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 8003116:	4603      	mov	r3, r0
 8003118:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
							addr << 1, 1, 5);

					if (status == HAL_OK) {
 800311c:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8003120:	2b00      	cmp	r3, #0
 8003122:	d141      	bne.n	80031a8 <main+0xfd0>

						snprintf(i2c_check_buf, sizeof(i2c_check_buf),
 8003124:	f8b7 31b0 	ldrh.w	r3, [r7, #432]	@ 0x1b0
 8003128:	4a1c      	ldr	r2, [pc, #112]	@ (800319c <main+0xfc4>)
 800312a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800312e:	481c      	ldr	r0, [pc, #112]	@ (80031a0 <main+0xfc8>)
 8003130:	f007 fb0a 	bl	800a748 <sniprintf>
								"I2C Device Found: 0x%02X\r\n", addr);

						LOG("[I2C]", i2c_check_buf);
 8003134:	491a      	ldr	r1, [pc, #104]	@ (80031a0 <main+0xfc8>)
 8003136:	481b      	ldr	r0, [pc, #108]	@ (80031a4 <main+0xfcc>)
 8003138:	f7ff f81a 	bl	8002170 <LOG>
 800313c:	e069      	b.n	8003212 <main+0x103a>
 800313e:	bf00      	nop
 8003140:	0800d0e4 	.word	0x0800d0e4
 8003144:	0800cb2c 	.word	0x0800cb2c
 8003148:	2000003c 	.word	0x2000003c
 800314c:	20000048 	.word	0x20000048
 8003150:	20000038 	.word	0x20000038
 8003154:	20000034 	.word	0x20000034
 8003158:	20000044 	.word	0x20000044
 800315c:	20000040 	.word	0x20000040
 8003160:	40a00000 	.word	0x40a00000
 8003164:	20000030 	.word	0x20000030
 8003168:	20000014 	.word	0x20000014
 800316c:	20000010 	.word	0x20000010
 8003170:	2000000c 	.word	0x2000000c
 8003174:	20000000 	.word	0x20000000
 8003178:	40010c00 	.word	0x40010c00
 800317c:	20000008 	.word	0x20000008
 8003180:	20000aec 	.word	0x20000aec
 8003184:	0800d0ec 	.word	0x0800d0ec
 8003188:	0800d0f8 	.word	0x0800d0f8
 800318c:	0800d114 	.word	0x0800d114
 8003190:	0800d15c 	.word	0x0800d15c
 8003194:	20000c58 	.word	0x20000c58
 8003198:	20000cbc 	.word	0x20000cbc
 800319c:	0800cd68 	.word	0x0800cd68
 80031a0:	20000b50 	.word	0x20000b50
 80031a4:	0800cd84 	.word	0x0800cd84
					} else if (status == HAL_BUSY) {
 80031a8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d116      	bne.n	80031de <main+0x1006>
						LOG("[I2C]", "HAL_BUSY\r\n");
 80031b0:	493e      	ldr	r1, [pc, #248]	@ (80032ac <main+0x10d4>)
 80031b2:	483f      	ldr	r0, [pc, #252]	@ (80032b0 <main+0x10d8>)
 80031b4:	f7fe ffdc 	bl	8002170 <LOG>
						__HAL_RCC_I2C1_FORCE_RESET();
 80031b8:	4b3e      	ldr	r3, [pc, #248]	@ (80032b4 <main+0x10dc>)
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	4a3d      	ldr	r2, [pc, #244]	@ (80032b4 <main+0x10dc>)
 80031be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031c2:	6113      	str	r3, [r2, #16]
						if (__HAL_RCC_I2C1_FORCE_RESET()) {
 80031c4:	4b3b      	ldr	r3, [pc, #236]	@ (80032b4 <main+0x10dc>)
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	4a3a      	ldr	r2, [pc, #232]	@ (80032b4 <main+0x10dc>)
 80031ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031ce:	6113      	str	r3, [r2, #16]
							__HAL_RCC_I2C1_RELEASE_RESET();
 80031d0:	4b38      	ldr	r3, [pc, #224]	@ (80032b4 <main+0x10dc>)
 80031d2:	691b      	ldr	r3, [r3, #16]
 80031d4:	4a37      	ldr	r2, [pc, #220]	@ (80032b4 <main+0x10dc>)
 80031d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80031da:	6113      	str	r3, [r2, #16]
 80031dc:	e019      	b.n	8003212 <main+0x103a>
						} else {
							LOG("[I2C1_RST]", "I2C1_RESET_ERROR");
						}

					} else if (status == HAL_TIMEOUT) {
 80031de:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d115      	bne.n	8003212 <main+0x103a>
						LOG("[I2C]", "HAL_TIMEOUT\r\n");
 80031e6:	4934      	ldr	r1, [pc, #208]	@ (80032b8 <main+0x10e0>)
 80031e8:	4831      	ldr	r0, [pc, #196]	@ (80032b0 <main+0x10d8>)
 80031ea:	f7fe ffc1 	bl	8002170 <LOG>
						__HAL_RCC_I2C1_FORCE_RESET();
 80031ee:	4b31      	ldr	r3, [pc, #196]	@ (80032b4 <main+0x10dc>)
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	4a30      	ldr	r2, [pc, #192]	@ (80032b4 <main+0x10dc>)
 80031f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031f8:	6113      	str	r3, [r2, #16]
						if (__HAL_RCC_I2C1_FORCE_RESET()) {
 80031fa:	4b2e      	ldr	r3, [pc, #184]	@ (80032b4 <main+0x10dc>)
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	4a2d      	ldr	r2, [pc, #180]	@ (80032b4 <main+0x10dc>)
 8003200:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003204:	6113      	str	r3, [r2, #16]
							__HAL_RCC_I2C1_RELEASE_RESET();
 8003206:	4b2b      	ldr	r3, [pc, #172]	@ (80032b4 <main+0x10dc>)
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	4a2a      	ldr	r2, [pc, #168]	@ (80032b4 <main+0x10dc>)
 800320c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003210:	6113      	str	r3, [r2, #16]
				for (uint16_t addr = 1; addr < 128; addr++) {
 8003212:	f8b7 31b0 	ldrh.w	r3, [r7, #432]	@ 0x1b0
 8003216:	3301      	adds	r3, #1
 8003218:	f8a7 31b0 	strh.w	r3, [r7, #432]	@ 0x1b0
 800321c:	f8b7 31b0 	ldrh.w	r3, [r7, #432]	@ 0x1b0
 8003220:	2b7f      	cmp	r3, #127	@ 0x7f
 8003222:	f67f af6f 	bls.w	8003104 <main+0xf2c>
//						== -1.0f) {
//					LOG("[ANS]", "DIST_FAIL");
//				} else {
//					LOG("[ANS]", "DIST_SUCC");
//				}
				if (HX711_Get_Value(&scale1, 30, 2000) == -1.0f) {
 8003226:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800322a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800322e:	211e      	movs	r1, #30
 8003230:	4618      	mov	r0, r3
 8003232:	f7fe f8f1 	bl	8001418 <HX711_Get_Value>
 8003236:	4603      	mov	r3, r0
 8003238:	4920      	ldr	r1, [pc, #128]	@ (80032bc <main+0x10e4>)
 800323a:	4618      	mov	r0, r3
 800323c:	f7fd ff16 	bl	800106c <__aeabi_fcmpeq>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d004      	beq.n	8003250 <main+0x1078>
					LOG("[ANS]", "LC1_FAIL");
 8003246:	491e      	ldr	r1, [pc, #120]	@ (80032c0 <main+0x10e8>)
 8003248:	481e      	ldr	r0, [pc, #120]	@ (80032c4 <main+0x10ec>)
 800324a:	f7fe ff91 	bl	8002170 <LOG>
 800324e:	e003      	b.n	8003258 <main+0x1080>
				} else {
					LOG("[ANS]", "LC1_SUCC");
 8003250:	491d      	ldr	r1, [pc, #116]	@ (80032c8 <main+0x10f0>)
 8003252:	481c      	ldr	r0, [pc, #112]	@ (80032c4 <main+0x10ec>)
 8003254:	f7fe ff8c 	bl	8002170 <LOG>
				}

				if (HX711_Get_Value(&scale2, 30, 2000) == -1.0f) {
 8003258:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800325c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003260:	211e      	movs	r1, #30
 8003262:	4618      	mov	r0, r3
 8003264:	f7fe f8d8 	bl	8001418 <HX711_Get_Value>
 8003268:	4603      	mov	r3, r0
 800326a:	4914      	ldr	r1, [pc, #80]	@ (80032bc <main+0x10e4>)
 800326c:	4618      	mov	r0, r3
 800326e:	f7fd fefd 	bl	800106c <__aeabi_fcmpeq>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d004      	beq.n	8003282 <main+0x10aa>
					LOG("[ANS]", "LC2_FAIL");
 8003278:	4914      	ldr	r1, [pc, #80]	@ (80032cc <main+0x10f4>)
 800327a:	4812      	ldr	r0, [pc, #72]	@ (80032c4 <main+0x10ec>)
 800327c:	f7fe ff78 	bl	8002170 <LOG>
 8003280:	e003      	b.n	800328a <main+0x10b2>
				} else {
					LOG("[ANS]", "LC2_SUCC");
 8003282:	4913      	ldr	r1, [pc, #76]	@ (80032d0 <main+0x10f8>)
 8003284:	480f      	ldr	r0, [pc, #60]	@ (80032c4 <main+0x10ec>)
 8003286:	f7fe ff73 	bl	8002170 <LOG>
				}

				if (WATER_ReadLastOn_Quick(200) == -1.0f) {
 800328a:	20c8      	movs	r0, #200	@ 0xc8
 800328c:	f7fe fe24 	bl	8001ed8 <WATER_ReadLastOn_Quick>
 8003290:	4603      	mov	r3, r0
 8003292:	490a      	ldr	r1, [pc, #40]	@ (80032bc <main+0x10e4>)
 8003294:	4618      	mov	r0, r3
 8003296:	f7fd fee9 	bl	800106c <__aeabi_fcmpeq>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d01b      	beq.n	80032d8 <main+0x1100>
					LOG("[ANS]", "WS_FAIL");
 80032a0:	490c      	ldr	r1, [pc, #48]	@ (80032d4 <main+0x10fc>)
 80032a2:	4808      	ldr	r0, [pc, #32]	@ (80032c4 <main+0x10ec>)
 80032a4:	f7fe ff64 	bl	8002170 <LOG>
 80032a8:	e01a      	b.n	80032e0 <main+0x1108>
 80032aa:	bf00      	nop
 80032ac:	0800cd8c 	.word	0x0800cd8c
 80032b0:	0800cd84 	.word	0x0800cd84
 80032b4:	40021000 	.word	0x40021000
 80032b8:	0800ce70 	.word	0x0800ce70
 80032bc:	bf800000 	.word	0xbf800000
 80032c0:	0800d0ac 	.word	0x0800d0ac
 80032c4:	0800cb2c 	.word	0x0800cb2c
 80032c8:	0800d0b8 	.word	0x0800d0b8
 80032cc:	0800d0c4 	.word	0x0800d0c4
 80032d0:	0800d0d0 	.word	0x0800d0d0
 80032d4:	0800d0dc 	.word	0x0800d0dc
				} else {
					LOG("[ANS]", "WS_SUCC");
 80032d8:	499e      	ldr	r1, [pc, #632]	@ (8003554 <main+0x137c>)
 80032da:	489f      	ldr	r0, [pc, #636]	@ (8003558 <main+0x1380>)
 80032dc:	f7fe ff48 	bl	8002170 <LOG>
				}

//				distance_Tof = VL53L0X_ReadDistance(&distanceStr,
//						offset_DistanceTof); //(mm)

				loadcell_1_close = HX711_Get_Value(&scale1, 30, 2000);
 80032e0:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80032e4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032e8:	211e      	movs	r1, #30
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe f894 	bl	8001418 <HX711_Get_Value>
 80032f0:	4603      	mov	r3, r0
 80032f2:	4a9a      	ldr	r2, [pc, #616]	@ (800355c <main+0x1384>)
 80032f4:	6013      	str	r3, [r2, #0]
				loadcell_2_close = HX711_Get_Value(&scale2, 30, 2000);
 80032f6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80032fa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032fe:	211e      	movs	r1, #30
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe f889 	bl	8001418 <HX711_Get_Value>
 8003306:	4603      	mov	r3, r0
 8003308:	4a95      	ldr	r2, [pc, #596]	@ (8003560 <main+0x1388>)
 800330a:	6013      	str	r3, [r2, #0]

				loadcell_1_door = loadcell_1_close - loadcell_1_open;
 800330c:	4b93      	ldr	r3, [pc, #588]	@ (800355c <main+0x1384>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a94      	ldr	r2, [pc, #592]	@ (8003564 <main+0x138c>)
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	4611      	mov	r1, r2
 8003316:	4618      	mov	r0, r3
 8003318:	f7fd fc0a 	bl	8000b30 <__aeabi_fsub>
 800331c:	4603      	mov	r3, r0
 800331e:	461a      	mov	r2, r3
 8003320:	4b91      	ldr	r3, [pc, #580]	@ (8003568 <main+0x1390>)
 8003322:	601a      	str	r2, [r3, #0]
				loadcell_2_door = loadcell_2_close - loadcell_2_open;
 8003324:	4b8e      	ldr	r3, [pc, #568]	@ (8003560 <main+0x1388>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a90      	ldr	r2, [pc, #576]	@ (800356c <main+0x1394>)
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	4611      	mov	r1, r2
 800332e:	4618      	mov	r0, r3
 8003330:	f7fd fbfe 	bl	8000b30 <__aeabi_fsub>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	4b8d      	ldr	r3, [pc, #564]	@ (8003570 <main+0x1398>)
 800333a:	601a      	str	r2, [r3, #0]

				if (fabsf(loadcell_1_door) < 5.0f)
 800333c:	4b8a      	ldr	r3, [pc, #552]	@ (8003568 <main+0x1390>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003344:	498b      	ldr	r1, [pc, #556]	@ (8003574 <main+0x139c>)
 8003346:	4618      	mov	r0, r3
 8003348:	f7fd fe9a 	bl	8001080 <__aeabi_fcmplt>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <main+0x1182>
					loadcell_1_door = 0.0f;
 8003352:	4b85      	ldr	r3, [pc, #532]	@ (8003568 <main+0x1390>)
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	601a      	str	r2, [r3, #0]
				if (fabsf(loadcell_2_door) < 5.0f)
 800335a:	4b85      	ldr	r3, [pc, #532]	@ (8003570 <main+0x1398>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003362:	4984      	ldr	r1, [pc, #528]	@ (8003574 <main+0x139c>)
 8003364:	4618      	mov	r0, r3
 8003366:	f7fd fe8b 	bl	8001080 <__aeabi_fcmplt>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <main+0x11a0>
					loadcell_2_door = 0.0f;
 8003370:	4b7f      	ldr	r3, [pc, #508]	@ (8003570 <main+0x1398>)
 8003372:	f04f 0200 	mov.w	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

				loadcell_sum = loadcell_1_door + loadcell_2_door;
 8003378:	4b7b      	ldr	r3, [pc, #492]	@ (8003568 <main+0x1390>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a7c      	ldr	r2, [pc, #496]	@ (8003570 <main+0x1398>)
 800337e:	6812      	ldr	r2, [r2, #0]
 8003380:	4611      	mov	r1, r2
 8003382:	4618      	mov	r0, r3
 8003384:	f7fd fbd6 	bl	8000b34 <__addsf3>
 8003388:	4603      	mov	r3, r0
 800338a:	461a      	mov	r2, r3
 800338c:	4b7a      	ldr	r3, [pc, #488]	@ (8003578 <main+0x13a0>)
 800338e:	601a      	str	r2, [r3, #0]

				// Total mass using interpolation table HX711 (LC1 + LC2)
				lc_mass = HX711_InterpFromTable(loadcell_sum);   // g 
 8003390:	4b79      	ldr	r3, [pc, #484]	@ (8003578 <main+0x13a0>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd fe9b 	bl	80010d0 <HX711_InterpFromTable>
 800339a:	4603      	mov	r3, r0
 800339c:	4a77      	ldr	r2, [pc, #476]	@ (800357c <main+0x13a4>)
 800339e:	6013      	str	r3, [r2, #0]

				watersensor_value = WATER_ReadHeightMM(ws_threshold);   //(mm)
 80033a0:	4b77      	ldr	r3, [pc, #476]	@ (8003580 <main+0x13a8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe fd7a 	bl	8001ea0 <WATER_ReadHeightMM_Quick>
 80033ac:	4603      	mov	r3, r0
 80033ae:	4a75      	ldr	r2, [pc, #468]	@ (8003584 <main+0x13ac>)
 80033b0:	6013      	str	r3, [r2, #0]
				water_weight = WATER_ReadLastOn_Quick(ws_threshold); //last_on index
 80033b2:	4b73      	ldr	r3, [pc, #460]	@ (8003580 <main+0x13a8>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fe fd8d 	bl	8001ed8 <WATER_ReadLastOn_Quick>
 80033be:	4603      	mov	r3, r0
 80033c0:	4a71      	ldr	r2, [pc, #452]	@ (8003588 <main+0x13b0>)
 80033c2:	6013      	str	r3, [r2, #0]

				/*Turn off the sensor*/
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 80033c4:	2201      	movs	r2, #1
 80033c6:	2102      	movs	r1, #2
 80033c8:	4870      	ldr	r0, [pc, #448]	@ (800358c <main+0x13b4>)
 80033ca:	f002 fe5c 	bl	8006086 <HAL_GPIO_WritePin>

				//Transmit to header
				oil_weight = lc_mass - water_weight;
 80033ce:	4b6b      	ldr	r3, [pc, #428]	@ (800357c <main+0x13a4>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a6d      	ldr	r2, [pc, #436]	@ (8003588 <main+0x13b0>)
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	4611      	mov	r1, r2
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fd fba9 	bl	8000b30 <__aeabi_fsub>
 80033de:	4603      	mov	r3, r0
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b6b      	ldr	r3, [pc, #428]	@ (8003590 <main+0x13b8>)
 80033e4:	601a      	str	r2, [r3, #0]
				if (oil_weight < 0.0f)
 80033e6:	4b6a      	ldr	r3, [pc, #424]	@ (8003590 <main+0x13b8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f04f 0100 	mov.w	r1, #0
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd fe46 	bl	8001080 <__aeabi_fcmplt>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <main+0x122a>
					oil_weight = 0.0f;
 80033fa:	4b65      	ldr	r3, [pc, #404]	@ (8003590 <main+0x13b8>)
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

				memset(data_TransmitHeader, '\0', sizeof(data_TransmitHeader));
 8003402:	2264      	movs	r2, #100	@ 0x64
 8003404:	2100      	movs	r1, #0
 8003406:	4863      	ldr	r0, [pc, #396]	@ (8003594 <main+0x13bc>)
 8003408:	f007 fa17 	bl	800a83a <memset>
				snprintf(data_TransmitHeader, 40, "O%.2fW%.2fE", oil_weight,
 800340c:	4b60      	ldr	r3, [pc, #384]	@ (8003590 <main+0x13b8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fd f809 	bl	8000428 <__aeabi_f2d>
 8003416:	4604      	mov	r4, r0
 8003418:	460d      	mov	r5, r1
 800341a:	4b5b      	ldr	r3, [pc, #364]	@ (8003588 <main+0x13b0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7fd f802 	bl	8000428 <__aeabi_f2d>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800342c:	e9cd 4500 	strd	r4, r5, [sp]
 8003430:	4a59      	ldr	r2, [pc, #356]	@ (8003598 <main+0x13c0>)
 8003432:	2128      	movs	r1, #40	@ 0x28
 8003434:	4857      	ldr	r0, [pc, #348]	@ (8003594 <main+0x13bc>)
 8003436:	f007 f987 	bl	800a748 <sniprintf>
						water_weight);
				LOG("[ANS]", data_TransmitHeader);
 800343a:	4956      	ldr	r1, [pc, #344]	@ (8003594 <main+0x13bc>)
 800343c:	4846      	ldr	r0, [pc, #280]	@ (8003558 <main+0x1380>)
 800343e:	f7fe fe97 	bl	8002170 <LOG>

				// (1) HX711 Original value
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003442:	4b49      	ldr	r3, [pc, #292]	@ (8003568 <main+0x1390>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7fc ffee 	bl	8000428 <__aeabi_f2d>
 800344c:	4604      	mov	r4, r0
 800344e:	460d      	mov	r5, r1
 8003450:	4b47      	ldr	r3, [pc, #284]	@ (8003570 <main+0x1398>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f7fc ffe7 	bl	8000428 <__aeabi_f2d>
 800345a:	4602      	mov	r2, r0
 800345c:	460b      	mov	r3, r1
 800345e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003462:	e9cd 4500 	strd	r4, r5, [sp]
 8003466:	4a4d      	ldr	r2, [pc, #308]	@ (800359c <main+0x13c4>)
 8003468:	2164      	movs	r1, #100	@ 0x64
 800346a:	484a      	ldr	r0, [pc, #296]	@ (8003594 <main+0x13bc>)
 800346c:	f007 f96c 	bl	800a748 <sniprintf>
//						"Distance=%.2f mm, "
						"LC1_raw=%.2f, "
								"LC2_raw=%.2f;",
//						distance_Tof,
						loadcell_1_door, loadcell_2_door);
				LOG("[ANS]", data_TransmitHeader);
 8003470:	4948      	ldr	r1, [pc, #288]	@ (8003594 <main+0x13bc>)
 8003472:	4839      	ldr	r0, [pc, #228]	@ (8003558 <main+0x1380>)
 8003474:	f7fe fe7c 	bl	8002170 <LOG>
				// (1) HX711 Original value
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003478:	4b3a      	ldr	r3, [pc, #232]	@ (8003564 <main+0x138c>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f7fc ffd3 	bl	8000428 <__aeabi_f2d>
 8003482:	4604      	mov	r4, r0
 8003484:	460d      	mov	r5, r1
 8003486:	4b39      	ldr	r3, [pc, #228]	@ (800356c <main+0x1394>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4618      	mov	r0, r3
 800348c:	f7fc ffcc 	bl	8000428 <__aeabi_f2d>
 8003490:	4680      	mov	r8, r0
 8003492:	4689      	mov	r9, r1
 8003494:	4b31      	ldr	r3, [pc, #196]	@ (800355c <main+0x1384>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7fc ffc5 	bl	8000428 <__aeabi_f2d>
 800349e:	4682      	mov	sl, r0
 80034a0:	468b      	mov	fp, r1
 80034a2:	4b2f      	ldr	r3, [pc, #188]	@ (8003560 <main+0x1388>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fc ffbe 	bl	8000428 <__aeabi_f2d>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80034b4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80034b8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80034bc:	e9cd 4500 	strd	r4, r5, [sp]
 80034c0:	4a37      	ldr	r2, [pc, #220]	@ (80035a0 <main+0x13c8>)
 80034c2:	2164      	movs	r1, #100	@ 0x64
 80034c4:	4833      	ldr	r0, [pc, #204]	@ (8003594 <main+0x13bc>)
 80034c6:	f007 f93f 	bl	800a748 <sniprintf>
						"lc1_open=%.2f g, lc2_open=%.2f g, lc1_close=%.2f g, lc2_close=%.2f g;",
						loadcell_1_open, loadcell_2_open, loadcell_1_close,
						loadcell_2_close);
				LOG("[ANS]", data_TransmitHeader);
 80034ca:	4932      	ldr	r1, [pc, #200]	@ (8003594 <main+0x13bc>)
 80034cc:	4822      	ldr	r0, [pc, #136]	@ (8003558 <main+0x1380>)
 80034ce:	f7fe fe4f 	bl	8002170 <LOG>
				// (2) Total mass that brought by interpolation table vs Water weight that sensed by water sensor.
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80034d2:	4b2a      	ldr	r3, [pc, #168]	@ (800357c <main+0x13a4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fc ffa6 	bl	8000428 <__aeabi_f2d>
 80034dc:	4604      	mov	r4, r0
 80034de:	460d      	mov	r5, r1
 80034e0:	4b29      	ldr	r3, [pc, #164]	@ (8003588 <main+0x13b0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fc ff9f 	bl	8000428 <__aeabi_f2d>
 80034ea:	4680      	mov	r8, r0
 80034ec:	4689      	mov	r9, r1
 80034ee:	4b28      	ldr	r3, [pc, #160]	@ (8003590 <main+0x13b8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fc ff98 	bl	8000428 <__aeabi_f2d>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003500:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003504:	e9cd 4500 	strd	r4, r5, [sp]
 8003508:	4a26      	ldr	r2, [pc, #152]	@ (80035a4 <main+0x13cc>)
 800350a:	2164      	movs	r1, #100	@ 0x64
 800350c:	4821      	ldr	r0, [pc, #132]	@ (8003594 <main+0x13bc>)
 800350e:	f007 f91b 	bl	800a748 <sniprintf>
						"LC_mass=%.1f g, WS_mass=%.1f g, Oil_mass=%.1f g;",
						lc_mass, water_weight, oil_weight);
				LOG("[ANS]", data_TransmitHeader);
 8003512:	4920      	ldr	r1, [pc, #128]	@ (8003594 <main+0x13bc>)
 8003514:	4810      	ldr	r0, [pc, #64]	@ (8003558 <main+0x1380>)
 8003516:	f7fe fe2b 	bl	8002170 <LOG>

				FUNCTION = SPACE;
 800351a:	4b23      	ldr	r3, [pc, #140]	@ (80035a8 <main+0x13d0>)
 800351c:	2213      	movs	r2, #19
 800351e:	701a      	strb	r2, [r3, #0]
				break;
 8003520:	f000 bd16 	b.w	8003f50 <main+0x1d78>
			case UNLOCK_DOOR:
				/* unlock big door for driver */
				HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_SET);
 8003524:	2201      	movs	r2, #1
 8003526:	2140      	movs	r1, #64	@ 0x40
 8003528:	4820      	ldr	r0, [pc, #128]	@ (80035ac <main+0x13d4>)
 800352a:	f002 fdac 	bl	8006086 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 800352e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003532:	f001 fc63 	bl	8004dfc <HAL_Delay>
				HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_RESET);
 8003536:	2200      	movs	r2, #0
 8003538:	2140      	movs	r1, #64	@ 0x40
 800353a:	481c      	ldr	r0, [pc, #112]	@ (80035ac <main+0x13d4>)
 800353c:	f002 fda3 	bl	8006086 <HAL_GPIO_WritePin>
				/*Transmit to header*/
				LOG("[ANS]", "OK");
 8003540:	491b      	ldr	r1, [pc, #108]	@ (80035b0 <main+0x13d8>)
 8003542:	4805      	ldr	r0, [pc, #20]	@ (8003558 <main+0x1380>)
 8003544:	f7fe fe14 	bl	8002170 <LOG>
				FUNCTION = SPACE;
 8003548:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <main+0x13d0>)
 800354a:	2213      	movs	r2, #19
 800354c:	701a      	strb	r2, [r3, #0]
				break;
 800354e:	f000 bcff 	b.w	8003f50 <main+0x1d78>
 8003552:	bf00      	nop
 8003554:	0800d0e4 	.word	0x0800d0e4
 8003558:	0800cb2c 	.word	0x0800cb2c
 800355c:	2000003c 	.word	0x2000003c
 8003560:	20000048 	.word	0x20000048
 8003564:	20000038 	.word	0x20000038
 8003568:	20000034 	.word	0x20000034
 800356c:	20000044 	.word	0x20000044
 8003570:	20000040 	.word	0x20000040
 8003574:	40a00000 	.word	0x40a00000
 8003578:	20000030 	.word	0x20000030
 800357c:	20000014 	.word	0x20000014
 8003580:	20000010 	.word	0x20000010
 8003584:	2000000c 	.word	0x2000000c
 8003588:	20000000 	.word	0x20000000
 800358c:	40010c00 	.word	0x40010c00
 8003590:	20000008 	.word	0x20000008
 8003594:	20000aec 	.word	0x20000aec
 8003598:	0800d0ec 	.word	0x0800d0ec
 800359c:	0800d0f8 	.word	0x0800d0f8
 80035a0:	0800d114 	.word	0x0800d114
 80035a4:	0800d15c 	.word	0x0800d15c
 80035a8:	20000c58 	.word	0x20000c58
 80035ac:	40010800 	.word	0x40010800
 80035b0:	0800cd64 	.word	0x0800cd64
			case SLEEP:
				//Turn off device
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET); //Turn off sensor source
 80035b4:	2201      	movs	r2, #1
 80035b6:	2102      	movs	r1, #2
 80035b8:	48af      	ldr	r0, [pc, #700]	@ (8003878 <main+0x16a0>)
 80035ba:	f002 fd64 	bl	8006086 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET); //Turn off the led
 80035be:	2200      	movs	r2, #0
 80035c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80035c4:	48ac      	ldr	r0, [pc, #688]	@ (8003878 <main+0x16a0>)
 80035c6:	f002 fd5e 	bl	8006086 <HAL_GPIO_WritePin>
				HAL_ADC_DeInit(&hadc1);
 80035ca:	48ac      	ldr	r0, [pc, #688]	@ (800387c <main+0x16a4>)
 80035cc:	f001 fd2e 	bl	800502c <HAL_ADC_DeInit>
				HAL_ADC_DeInit(&hadc2);
 80035d0:	48ab      	ldr	r0, [pc, #684]	@ (8003880 <main+0x16a8>)
 80035d2:	f001 fd2b 	bl	800502c <HAL_ADC_DeInit>

				HAL_GPIO_DeInit(LOCK_GPIO_Port, LOCK_Pin);
 80035d6:	2140      	movs	r1, #64	@ 0x40
 80035d8:	48aa      	ldr	r0, [pc, #680]	@ (8003884 <main+0x16ac>)
 80035da:	f002 fc81 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(VALVE_GPIO_Port, VALVE_Pin);
 80035de:	2180      	movs	r1, #128	@ 0x80
 80035e0:	48a8      	ldr	r0, [pc, #672]	@ (8003884 <main+0x16ac>)
 80035e2:	f002 fc7d 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin);
 80035e6:	2101      	movs	r1, #1
 80035e8:	48a3      	ldr	r0, [pc, #652]	@ (8003878 <main+0x16a0>)
 80035ea:	f002 fc79 	bl	8005ee0 <HAL_GPIO_DeInit>
				//HAL_GPIO_DeInit(DEVICE_GPIO_Port, DEVICE_Pin);
				HAL_GPIO_DeInit(LED_GPIO_Port, LED_Pin);
 80035ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80035f2:	48a1      	ldr	r0, [pc, #644]	@ (8003878 <main+0x16a0>)
 80035f4:	f002 fc74 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(Door_IN1_GPIO_Port, Door_IN1_Pin);
 80035f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80035fc:	489e      	ldr	r0, [pc, #632]	@ (8003878 <main+0x16a0>)
 80035fe:	f002 fc6f 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(Door_IN2_GPIO_Port, Door_IN2_Pin);
 8003602:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003606:	489c      	ldr	r0, [pc, #624]	@ (8003878 <main+0x16a0>)
 8003608:	f002 fc6a 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(U_Trig_GPIO_Port, U_Trig_Pin);
 800360c:	2108      	movs	r1, #8
 800360e:	489a      	ldr	r0, [pc, #616]	@ (8003878 <main+0x16a0>)
 8003610:	f002 fc66 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(U_Echo_GPIO_Port, U_Echo_Pin);
 8003614:	2110      	movs	r1, #16
 8003616:	4898      	ldr	r0, [pc, #608]	@ (8003878 <main+0x16a0>)
 8003618:	f002 fc62 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(LC_SCK_GPIO_Port, LC_SCK_Pin);
 800361c:	2120      	movs	r1, #32
 800361e:	4896      	ldr	r0, [pc, #600]	@ (8003878 <main+0x16a0>)
 8003620:	f002 fc5e 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(LC_Data1_GPIO_Port, LC_Data1_Pin);
 8003624:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003628:	4893      	ldr	r0, [pc, #588]	@ (8003878 <main+0x16a0>)
 800362a:	f002 fc59 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_GPIO_DeInit(LC_Data2_GPIO_Port, LC_Data2_Pin);
 800362e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003632:	4891      	ldr	r0, [pc, #580]	@ (8003878 <main+0x16a0>)
 8003634:	f002 fc54 	bl	8005ee0 <HAL_GPIO_DeInit>
				HAL_I2C_DeInit(&hi2c1);
 8003638:	4893      	ldr	r0, [pc, #588]	@ (8003888 <main+0x16b0>)
 800363a:	f002 feb1 	bl	80063a0 <HAL_I2C_DeInit>
				//Transmit to header
				flag_EXTI = true;
 800363e:	4b93      	ldr	r3, [pc, #588]	@ (800388c <main+0x16b4>)
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]
				LOG("[ANS]", "STM_SLEEP");
 8003644:	4992      	ldr	r1, [pc, #584]	@ (8003890 <main+0x16b8>)
 8003646:	4893      	ldr	r0, [pc, #588]	@ (8003894 <main+0x16bc>)
 8003648:	f7fe fd92 	bl	8002170 <LOG>
				//Sleep
				HAL_SuspendTick();
 800364c:	f001 fbfa 	bl	8004e44 <HAL_SuspendTick>
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
 8003650:	2101      	movs	r1, #1
 8003652:	2001      	movs	r0, #1
 8003654:	f003 fcc8 	bl	8006fe8 <HAL_PWR_EnterSTOPMode>
				PWR_STOPENTRY_WFI);
				/* NEXT WAKEUP START HERE */
				HAL_ResumeTick();
 8003658:	f001 fc02 	bl	8004e60 <HAL_ResumeTick>
				/* Start up peripheral device */
				SystemClock_Config();
 800365c:	f000 fcb6 	bl	8003fcc <SystemClock_Config>
				MX_USART1_UART_Init();
 8003660:	f000 fe72 	bl	8004348 <MX_USART1_UART_Init>
				MX_USART2_UART_Init();
 8003664:	f000 fe9a 	bl	800439c <MX_USART2_UART_Init>
				/* Start uart receive end */
				HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer,
 8003668:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800366c:	498a      	ldr	r1, [pc, #552]	@ (8003898 <main+0x16c0>)
 800366e:	488b      	ldr	r0, [pc, #556]	@ (800389c <main+0x16c4>)
 8003670:	f005 fd1c 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
				UART_RX_BUFFER_SIZE);
				HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer,
 8003674:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003678:	4989      	ldr	r1, [pc, #548]	@ (80038a0 <main+0x16c8>)
 800367a:	488a      	ldr	r0, [pc, #552]	@ (80038a4 <main+0x16cc>)
 800367c:	f005 fd16 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
				UART_RX_BUFFER_SIZE);
				/* Start up communication protocol */
				MX_ADC1_Init();
 8003680:	f000 fd04 	bl	800408c <MX_ADC1_Init>
				MX_ADC2_Init();
 8003684:	f000 fd40 	bl	8004108 <MX_ADC2_Init>
				MX_GPIO_Init();
 8003688:	f000 feb2 	bl	80043f0 <MX_GPIO_Init>
				MX_I2C1_Init();
 800368c:	f000 fd7a 	bl	8004184 <MX_I2C1_Init>
				/* Disable wake up flag */
				flag_EXTI = false;
 8003690:	4b7e      	ldr	r3, [pc, #504]	@ (800388c <main+0x16b4>)
 8003692:	2200      	movs	r2, #0
 8003694:	701a      	strb	r2, [r3, #0]
				LOG("[ANS]", "STM_WAKE_UP");
 8003696:	4984      	ldr	r1, [pc, #528]	@ (80038a8 <main+0x16d0>)
 8003698:	487e      	ldr	r0, [pc, #504]	@ (8003894 <main+0x16bc>)
 800369a:	f7fe fd69 	bl	8002170 <LOG>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on the led
 800369e:	2201      	movs	r2, #1
 80036a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036a4:	4874      	ldr	r0, [pc, #464]	@ (8003878 <main+0x16a0>)
 80036a6:	f002 fcee 	bl	8006086 <HAL_GPIO_WritePin>
				break;
 80036aa:	f000 bc51 	b.w	8003f50 <main+0x1d78>
			case ALARM_WAKEUP:
				uint16_t error_code1 = 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
				LOG("[CMD]", "UPDATE");
 80036b4:	497d      	ldr	r1, [pc, #500]	@ (80038ac <main+0x16d4>)
 80036b6:	487e      	ldr	r0, [pc, #504]	@ (80038b0 <main+0x16d8>)
 80036b8:	f7fe fd5a 	bl	8002170 <LOG>
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); //Turn on sensor
 80036bc:	2200      	movs	r2, #0
 80036be:	2102      	movs	r1, #2
 80036c0:	486d      	ldr	r0, [pc, #436]	@ (8003878 <main+0x16a0>)
 80036c2:	f002 fce0 	bl	8006086 <HAL_GPIO_WritePin>

//				initVL53L0X(1, &hi2c1);
				HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin,
 80036c6:	f507 70bc 	add.w	r0, r7, #376	@ 0x178
 80036ca:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80036ce:	9301      	str	r3, [sp, #4]
 80036d0:	2320      	movs	r3, #32
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	4b68      	ldr	r3, [pc, #416]	@ (8003878 <main+0x16a0>)
 80036d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036da:	4967      	ldr	r1, [pc, #412]	@ (8003878 <main+0x16a0>)
 80036dc:	f7fd fdc4 	bl	8001268 <HX711_Init>
				LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
				HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin,
 80036e0:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 80036e4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80036e8:	9301      	str	r3, [sp, #4]
 80036ea:	2320      	movs	r3, #32
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	4b62      	ldr	r3, [pc, #392]	@ (8003878 <main+0x16a0>)
 80036f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036f4:	4960      	ldr	r1, [pc, #384]	@ (8003878 <main+0x16a0>)
 80036f6:	f7fd fdb7 	bl	8001268 <HX711_Init>
					error_code1 += 1;
				}
//				if (VL53L0X_OFFSET(&distanceStr) == -1.0f) {
//					error_code1 += 10;
//				}
				if (Ultra_ReadDistance() == -1.0f) {
 80036fa:	f7fd ff15 	bl	8001528 <Ultra_ReadDistance>
 80036fe:	4603      	mov	r3, r0
 8003700:	496c      	ldr	r1, [pc, #432]	@ (80038b4 <main+0x16dc>)
 8003702:	4618      	mov	r0, r3
 8003704:	f7fd fcb2 	bl	800106c <__aeabi_fcmpeq>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d004      	beq.n	8003718 <main+0x1540>
					error_code1 += 100;
 800370e:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 8003712:	3364      	adds	r3, #100	@ 0x64
 8003714:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
				}
				if ((HX711_Tare(&scale1, 10, 2000) == -1.0f)
 8003718:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800371c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003720:	210a      	movs	r1, #10
 8003722:	4618      	mov	r0, r3
 8003724:	f7fd fe42 	bl	80013ac <HX711_Tare>
 8003728:	4603      	mov	r3, r0
 800372a:	4962      	ldr	r1, [pc, #392]	@ (80038b4 <main+0x16dc>)
 800372c:	4618      	mov	r0, r3
 800372e:	f7fd fc9d 	bl	800106c <__aeabi_fcmpeq>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10f      	bne.n	8003758 <main+0x1580>
						|| (HX711_Tare(&scale2, 10, 2000) == -1.0f)) {
 8003738:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800373c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003740:	210a      	movs	r1, #10
 8003742:	4618      	mov	r0, r3
 8003744:	f7fd fe32 	bl	80013ac <HX711_Tare>
 8003748:	4603      	mov	r3, r0
 800374a:	495a      	ldr	r1, [pc, #360]	@ (80038b4 <main+0x16dc>)
 800374c:	4618      	mov	r0, r3
 800374e:	f7fd fc8d 	bl	800106c <__aeabi_fcmpeq>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <main+0x158c>
					error_code1 += 1000;
 8003758:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 800375c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003760:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
				}
				//Prepare data
				value_VolContainer = Ultra_ReadDistance();
 8003764:	f7fd fee0 	bl	8001528 <Ultra_ReadDistance>
 8003768:	4603      	mov	r3, r0
 800376a:	4a53      	ldr	r2, [pc, #332]	@ (80038b8 <main+0x16e0>)
 800376c:	6013      	str	r3, [r2, #0]
				value_Voltage = Read_Voltage();
 800376e:	f7fd ff57 	bl	8001620 <Read_Voltage>
 8003772:	4603      	mov	r3, r0
 8003774:	4a51      	ldr	r2, [pc, #324]	@ (80038bc <main+0x16e4>)
 8003776:	6013      	str	r3, [r2, #0]
				//Prepare data
				snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8003778:	4b4f      	ldr	r3, [pc, #316]	@ (80038b8 <main+0x16e0>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f7fc fe53 	bl	8000428 <__aeabi_f2d>
 8003782:	4604      	mov	r4, r0
 8003784:	460d      	mov	r5, r1
 8003786:	4b4d      	ldr	r3, [pc, #308]	@ (80038bc <main+0x16e4>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4618      	mov	r0, r3
 800378c:	f7fc fe4c 	bl	8000428 <__aeabi_f2d>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003798:	e9cd 4500 	strd	r4, r5, [sp]
 800379c:	4b48      	ldr	r3, [pc, #288]	@ (80038c0 <main+0x16e8>)
 800379e:	4a49      	ldr	r2, [pc, #292]	@ (80038c4 <main+0x16ec>)
 80037a0:	2196      	movs	r1, #150	@ 0x96
 80037a2:	4849      	ldr	r0, [pc, #292]	@ (80038c8 <main+0x16f0>)
 80037a4:	f006 ffd0 	bl	800a748 <sniprintf>
						ID, value_VolContainer, value_Voltage);
				//SIM_post
				if (SIM_Wakeup(3000)) {
					LOG("[ANS]", "FAIL");
				}
				if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 80037a8:	4948      	ldr	r1, [pc, #288]	@ (80038cc <main+0x16f4>)
 80037aa:	4847      	ldr	r0, [pc, #284]	@ (80038c8 <main+0x16f0>)
 80037ac:	f7fe fbb0 	bl	8001f10 <SIM_FakeFillResponse>
					if (strstr((char*) SIM_data, "true")) {
 80037b0:	4947      	ldr	r1, [pc, #284]	@ (80038d0 <main+0x16f8>)
 80037b2:	4848      	ldr	r0, [pc, #288]	@ (80038d4 <main+0x16fc>)
 80037b4:	f007 f858 	bl	800a868 <strstr>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d004      	beq.n	80037c8 <main+0x15f0>
						LOG("[ANS]", "OK");
 80037be:	4946      	ldr	r1, [pc, #280]	@ (80038d8 <main+0x1700>)
 80037c0:	4834      	ldr	r0, [pc, #208]	@ (8003894 <main+0x16bc>)
 80037c2:	f7fe fcd5 	bl	8002170 <LOG>
 80037c6:	e00f      	b.n	80037e8 <main+0x1610>
					} else if (strstr((char*) SIM_data, "false")) {
 80037c8:	4944      	ldr	r1, [pc, #272]	@ (80038dc <main+0x1704>)
 80037ca:	4842      	ldr	r0, [pc, #264]	@ (80038d4 <main+0x16fc>)
 80037cc:	f007 f84c 	bl	800a868 <strstr>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d004      	beq.n	80037e0 <main+0x1608>
						LOG("[ANS]", "REJECT");
 80037d6:	4942      	ldr	r1, [pc, #264]	@ (80038e0 <main+0x1708>)
 80037d8:	482e      	ldr	r0, [pc, #184]	@ (8003894 <main+0x16bc>)
 80037da:	f7fe fcc9 	bl	8002170 <LOG>
 80037de:	e003      	b.n	80037e8 <main+0x1610>
					} else {
						LOG("[ANS]", "UNDEFINE");
 80037e0:	4940      	ldr	r1, [pc, #256]	@ (80038e4 <main+0x170c>)
 80037e2:	482c      	ldr	r0, [pc, #176]	@ (8003894 <main+0x16bc>)
 80037e4:	f7fe fcc4 	bl	8002170 <LOG>
					}
				} else {
					LOG("[ANS]", "FAIL");
				}
				SIM_Sleep(3000);
 80037e8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80037ec:	f001 fb06 	bl	8004dfc <HAL_Delay>
				LOG("[ANS]", "DONE");
 80037f0:	493d      	ldr	r1, [pc, #244]	@ (80038e8 <main+0x1710>)
 80037f2:	4828      	ldr	r0, [pc, #160]	@ (8003894 <main+0x16bc>)
 80037f4:	f7fe fcbc 	bl	8002170 <LOG>
				FUNCTION = SLEEP;
 80037f8:	4b3c      	ldr	r3, [pc, #240]	@ (80038ec <main+0x1714>)
 80037fa:	2208      	movs	r2, #8
 80037fc:	701a      	strb	r2, [r3, #0]
				break;
 80037fe:	e3a7      	b.n	8003f50 <main+0x1d78>
			case EXTI_WAKEUP:
				LOG("[ANS]", "EXTI_WAKEUP");
 8003800:	493b      	ldr	r1, [pc, #236]	@ (80038f0 <main+0x1718>)
 8003802:	4824      	ldr	r0, [pc, #144]	@ (8003894 <main+0x16bc>)
 8003804:	f7fe fcb4 	bl	8002170 <LOG>
				FUNCTION = SPACE;
 8003808:	4b38      	ldr	r3, [pc, #224]	@ (80038ec <main+0x1714>)
 800380a:	2213      	movs	r2, #19
 800380c:	701a      	strb	r2, [r3, #0]
				break;
 800380e:	e39f      	b.n	8003f50 <main+0x1d78>
			case CLOSE_VALVE:
				LOG("[ANS]", "CLOSE_VALVE");
 8003810:	4938      	ldr	r1, [pc, #224]	@ (80038f4 <main+0x171c>)
 8003812:	4820      	ldr	r0, [pc, #128]	@ (8003894 <main+0x16bc>)
 8003814:	f7fe fcac 	bl	8002170 <LOG>
				HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 8003818:	2201      	movs	r2, #1
 800381a:	2180      	movs	r1, #128	@ 0x80
 800381c:	4819      	ldr	r0, [pc, #100]	@ (8003884 <main+0x16ac>)
 800381e:	f002 fc32 	bl	8006086 <HAL_GPIO_WritePin>
				FUNCTION = SPACE;
 8003822:	4b32      	ldr	r3, [pc, #200]	@ (80038ec <main+0x1714>)
 8003824:	2213      	movs	r2, #19
 8003826:	701a      	strb	r2, [r3, #0]
				break;
 8003828:	e392      	b.n	8003f50 <main+0x1d78>
			case OPEN_VALVE:
				LOG("[ANS]", "OPEN_VALVE");
 800382a:	4933      	ldr	r1, [pc, #204]	@ (80038f8 <main+0x1720>)
 800382c:	4819      	ldr	r0, [pc, #100]	@ (8003894 <main+0x16bc>)
 800382e:	f7fe fc9f 	bl	8002170 <LOG>
				HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET);
 8003832:	2200      	movs	r2, #0
 8003834:	2180      	movs	r1, #128	@ 0x80
 8003836:	4813      	ldr	r0, [pc, #76]	@ (8003884 <main+0x16ac>)
 8003838:	f002 fc25 	bl	8006086 <HAL_GPIO_WritePin>
				FUNCTION = SPACE;
 800383c:	4b2b      	ldr	r3, [pc, #172]	@ (80038ec <main+0x1714>)
 800383e:	2213      	movs	r2, #19
 8003840:	701a      	strb	r2, [r3, #0]
				break;
 8003842:	e385      	b.n	8003f50 <main+0x1d78>
			case TURN_OFF:
				LOG("[ANS]", "TURN_OFF_MOTOR_DOOR");
 8003844:	492d      	ldr	r1, [pc, #180]	@ (80038fc <main+0x1724>)
 8003846:	4813      	ldr	r0, [pc, #76]	@ (8003894 <main+0x16bc>)
 8003848:	f7fe fc92 	bl	8002170 <LOG>
				HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin,
 800384c:	2200      	movs	r2, #0
 800384e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003852:	4809      	ldr	r0, [pc, #36]	@ (8003878 <main+0x16a0>)
 8003854:	f002 fc17 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin,
 8003858:	2200      	movs	r2, #0
 800385a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800385e:	4806      	ldr	r0, [pc, #24]	@ (8003878 <main+0x16a0>)
 8003860:	f002 fc11 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET); //Turn off sensor source
 8003864:	2201      	movs	r2, #1
 8003866:	2102      	movs	r1, #2
 8003868:	4803      	ldr	r0, [pc, #12]	@ (8003878 <main+0x16a0>)
 800386a:	f002 fc0c 	bl	8006086 <HAL_GPIO_WritePin>
				FUNCTION = SPACE;
 800386e:	4b1f      	ldr	r3, [pc, #124]	@ (80038ec <main+0x1714>)
 8003870:	2213      	movs	r2, #19
 8003872:	701a      	strb	r2, [r3, #0]
				break;
 8003874:	e36c      	b.n	8003f50 <main+0x1d78>
 8003876:	bf00      	nop
 8003878:	40010c00 	.word	0x40010c00
 800387c:	20000c5c 	.word	0x20000c5c
 8003880:	20000c8c 	.word	0x20000c8c
 8003884:	40010800 	.word	0x40010800
 8003888:	20000cbc 	.word	0x20000cbc
 800388c:	20000a3f 	.word	0x20000a3f
 8003890:	0800d190 	.word	0x0800d190
 8003894:	0800cb2c 	.word	0x0800cb2c
 8003898:	20000654 	.word	0x20000654
 800389c:	20000d6c 	.word	0x20000d6c
 80038a0:	20000440 	.word	0x20000440
 80038a4:	20000db4 	.word	0x20000db4
 80038a8:	0800d19c 	.word	0x0800d19c
 80038ac:	0800d1a8 	.word	0x0800d1a8
 80038b0:	0800d1b0 	.word	0x0800d1b0
 80038b4:	bf800000 	.word	0xbf800000
 80038b8:	20000c50 	.word	0x20000c50
 80038bc:	20000c54 	.word	0x20000c54
 80038c0:	0800d484 	.word	0x0800d484
 80038c4:	0800d048 	.word	0x0800d048
 80038c8:	20000a54 	.word	0x20000a54
 80038cc:	0800d494 	.word	0x0800d494
 80038d0:	0800cb00 	.word	0x0800cb00
 80038d4:	2000024c 	.word	0x2000024c
 80038d8:	0800cd64 	.word	0x0800cd64
 80038dc:	0800d034 	.word	0x0800d034
 80038e0:	0800cf7c 	.word	0x0800cf7c
 80038e4:	0800d03c 	.word	0x0800d03c
 80038e8:	0800d1b8 	.word	0x0800d1b8
 80038ec:	20000c58 	.word	0x20000c58
 80038f0:	0800d1c0 	.word	0x0800d1c0
 80038f4:	0800d1cc 	.word	0x0800d1cc
 80038f8:	0800d1d8 	.word	0x0800d1d8
 80038fc:	0800d1e4 	.word	0x0800d1e4
			case TEST_PERCENT:
				value_VolContainer = Ultra_ReadDistance();
 8003900:	f7fd fe12 	bl	8001528 <Ultra_ReadDistance>
 8003904:	4603      	mov	r3, r0
 8003906:	4a15      	ldr	r2, [pc, #84]	@ (800395c <main+0x1784>)
 8003908:	6013      	str	r3, [r2, #0]
				value_Voltage = Read_Voltage();
 800390a:	f7fd fe89 	bl	8001620 <Read_Voltage>
 800390e:	4603      	mov	r3, r0
 8003910:	4a13      	ldr	r2, [pc, #76]	@ (8003960 <main+0x1788>)
 8003912:	6013      	str	r3, [r2, #0]
				//Prepare data
				snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8003914:	4b11      	ldr	r3, [pc, #68]	@ (800395c <main+0x1784>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f7fc fd85 	bl	8000428 <__aeabi_f2d>
 800391e:	4604      	mov	r4, r0
 8003920:	460d      	mov	r5, r1
 8003922:	4b0f      	ldr	r3, [pc, #60]	@ (8003960 <main+0x1788>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f7fc fd7e 	bl	8000428 <__aeabi_f2d>
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003934:	e9cd 4500 	strd	r4, r5, [sp]
 8003938:	4a0a      	ldr	r2, [pc, #40]	@ (8003964 <main+0x178c>)
 800393a:	2196      	movs	r1, #150	@ 0x96
 800393c:	480a      	ldr	r0, [pc, #40]	@ (8003968 <main+0x1790>)
 800393e:	f006 ff03 	bl	800a748 <sniprintf>
						"{\"volume\": %.2f,\"battery\": %.2f}",
						value_VolContainer, value_Voltage);
				//SIM_post
				LOG("TEST", data_PostSimCom);
 8003942:	4909      	ldr	r1, [pc, #36]	@ (8003968 <main+0x1790>)
 8003944:	4809      	ldr	r0, [pc, #36]	@ (800396c <main+0x1794>)
 8003946:	f7fe fc13 	bl	8002170 <LOG>

				FUNCTION = SPACE;
 800394a:	4b09      	ldr	r3, [pc, #36]	@ (8003970 <main+0x1798>)
 800394c:	2213      	movs	r2, #19
 800394e:	701a      	strb	r2, [r3, #0]
				break;
 8003950:	e2fe      	b.n	8003f50 <main+0x1d78>
			case TEST_MEASURE:
				/* ===========================
				 * 1) I2C Bus Scan (DEBUG)
				 * =========================== */
				for (uint8_t addr7 = 1; addr7 < 128; addr7++) {
 8003952:	2301      	movs	r3, #1
 8003954:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
 8003958:	e029      	b.n	80039ae <main+0x17d6>
 800395a:	bf00      	nop
 800395c:	20000c50 	.word	0x20000c50
 8003960:	20000c54 	.word	0x20000c54
 8003964:	0800d1f8 	.word	0x0800d1f8
 8003968:	20000a54 	.word	0x20000a54
 800396c:	0800d21c 	.word	0x0800d21c
 8003970:	20000c58 	.word	0x20000c58
					if (HAL_I2C_IsDeviceReady(&hi2c1, (addr7 << 1), 1, 5)
 8003974:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8003978:	b29b      	uxth	r3, r3
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	b299      	uxth	r1, r3
 800397e:	2305      	movs	r3, #5
 8003980:	2201      	movs	r2, #1
 8003982:	48aa      	ldr	r0, [pc, #680]	@ (8003c2c <main+0x1a54>)
 8003984:	f002 ffa8 	bl	80068d8 <HAL_I2C_IsDeviceReady>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10a      	bne.n	80039a4 <main+0x17cc>
							== HAL_OK) {
						snprintf(data_TransmitHeader,
 800398e:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8003992:	4aa7      	ldr	r2, [pc, #668]	@ (8003c30 <main+0x1a58>)
 8003994:	2164      	movs	r1, #100	@ 0x64
 8003996:	48a7      	ldr	r0, [pc, #668]	@ (8003c34 <main+0x1a5c>)
 8003998:	f006 fed6 	bl	800a748 <sniprintf>
								sizeof(data_TransmitHeader),
								"I2C FOUND: 0x%02X", addr7);
						LOG("[DEBUG]", data_TransmitHeader);
 800399c:	49a5      	ldr	r1, [pc, #660]	@ (8003c34 <main+0x1a5c>)
 800399e:	48a6      	ldr	r0, [pc, #664]	@ (8003c38 <main+0x1a60>)
 80039a0:	f7fe fbe6 	bl	8002170 <LOG>
				for (uint8_t addr7 = 1; addr7 < 128; addr7++) {
 80039a4:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 80039a8:	3301      	adds	r3, #1
 80039aa:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
 80039ae:	f997 31ad 	ldrsb.w	r3, [r7, #429]	@ 0x1ad
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	dade      	bge.n	8003974 <main+0x179c>
				}

				/* ===========================
				 * 2) WATER  ON
				 * =========================== */
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET);
 80039b6:	2200      	movs	r2, #0
 80039b8:	2102      	movs	r1, #2
 80039ba:	48a0      	ldr	r0, [pc, #640]	@ (8003c3c <main+0x1a64>)
 80039bc:	f002 fb63 	bl	8006086 <HAL_GPIO_WritePin>
				HAL_Delay(1500);   //  
 80039c0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80039c4:	f001 fa1a 	bl	8004dfc <HAL_Delay>

				/* ===========================
				 * 3)  
				 * =========================== */
				ultra = Ultra_ReadDistance();
 80039c8:	f7fd fdae 	bl	8001528 <Ultra_ReadDistance>
 80039cc:	4603      	mov	r3, r0
 80039ce:	4a9c      	ldr	r2, [pc, #624]	@ (8003c40 <main+0x1a68>)
 80039d0:	6013      	str	r3, [r2, #0]
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 80039d2:	4b9b      	ldr	r3, [pc, #620]	@ (8003c40 <main+0x1a68>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fc fd26 	bl	8000428 <__aeabi_f2d>
 80039dc:	4602      	mov	r2, r0
 80039de:	460b      	mov	r3, r1
 80039e0:	e9cd 2300 	strd	r2, r3, [sp]
 80039e4:	4a97      	ldr	r2, [pc, #604]	@ (8003c44 <main+0x1a6c>)
 80039e6:	2164      	movs	r1, #100	@ 0x64
 80039e8:	4892      	ldr	r0, [pc, #584]	@ (8003c34 <main+0x1a5c>)
 80039ea:	f006 fead 	bl	800a748 <sniprintf>
						"Ultra=%.2f cm", ultra);
				LOG("[ANS]", data_TransmitHeader);
 80039ee:	4991      	ldr	r1, [pc, #580]	@ (8003c34 <main+0x1a5c>)
 80039f0:	4895      	ldr	r0, [pc, #596]	@ (8003c48 <main+0x1a70>)
 80039f2:	f7fe fbbd 	bl	8002170 <LOG>

				/* ===========================
				 * 4) Loadcell 
				 * =========================== */
				loadcell_1_testmeasure = HX711_Get_Value(&scale1, 30, 2000);
 80039f6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80039fa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80039fe:	211e      	movs	r1, #30
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fd fd09 	bl	8001418 <HX711_Get_Value>
 8003a06:	4603      	mov	r3, r0
 8003a08:	4a90      	ldr	r2, [pc, #576]	@ (8003c4c <main+0x1a74>)
 8003a0a:	6013      	str	r3, [r2, #0]
				loadcell_2_testmeasure = HX711_Get_Value(&scale2, 30, 2000);
 8003a0c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003a10:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003a14:	211e      	movs	r1, #30
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fd fcfe 	bl	8001418 <HX711_Get_Value>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	4a8c      	ldr	r2, [pc, #560]	@ (8003c50 <main+0x1a78>)
 8003a20:	6013      	str	r3, [r2, #0]

				loadcell_1 = loadcell_1_testmeasure - loadcell_1_open;
 8003a22:	4b8a      	ldr	r3, [pc, #552]	@ (8003c4c <main+0x1a74>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a8b      	ldr	r2, [pc, #556]	@ (8003c54 <main+0x1a7c>)
 8003a28:	6812      	ldr	r2, [r2, #0]
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7fd f87f 	bl	8000b30 <__aeabi_fsub>
 8003a32:	4603      	mov	r3, r0
 8003a34:	461a      	mov	r2, r3
 8003a36:	4b88      	ldr	r3, [pc, #544]	@ (8003c58 <main+0x1a80>)
 8003a38:	601a      	str	r2, [r3, #0]
				loadcell_2 = loadcell_2_testmeasure - loadcell_2_open;
 8003a3a:	4b85      	ldr	r3, [pc, #532]	@ (8003c50 <main+0x1a78>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a87      	ldr	r2, [pc, #540]	@ (8003c5c <main+0x1a84>)
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	4611      	mov	r1, r2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fd f873 	bl	8000b30 <__aeabi_fsub>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	4b84      	ldr	r3, [pc, #528]	@ (8003c60 <main+0x1a88>)
 8003a50:	601a      	str	r2, [r3, #0]

				if (fabsf(loadcell_1) < 5.0f)
 8003a52:	4b81      	ldr	r3, [pc, #516]	@ (8003c58 <main+0x1a80>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a5a:	4982      	ldr	r1, [pc, #520]	@ (8003c64 <main+0x1a8c>)
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fd fb0f 	bl	8001080 <__aeabi_fcmplt>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <main+0x1898>
					loadcell_1 = 0.0f;
 8003a68:	4b7b      	ldr	r3, [pc, #492]	@ (8003c58 <main+0x1a80>)
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
				if (fabsf(loadcell_2) < 5.0f)
 8003a70:	4b7b      	ldr	r3, [pc, #492]	@ (8003c60 <main+0x1a88>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a78:	497a      	ldr	r1, [pc, #488]	@ (8003c64 <main+0x1a8c>)
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fd fb00 	bl	8001080 <__aeabi_fcmplt>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <main+0x18b6>
					loadcell_2 = 0.0f;
 8003a86:	4b76      	ldr	r3, [pc, #472]	@ (8003c60 <main+0x1a88>)
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]

				loadcell_sum = loadcell_1 + loadcell_2;
 8003a8e:	4b72      	ldr	r3, [pc, #456]	@ (8003c58 <main+0x1a80>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a73      	ldr	r2, [pc, #460]	@ (8003c60 <main+0x1a88>)
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	4611      	mov	r1, r2
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fd f84b 	bl	8000b34 <__addsf3>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4b71      	ldr	r3, [pc, #452]	@ (8003c68 <main+0x1a90>)
 8003aa4:	601a      	str	r2, [r3, #0]
				lc_mass = HX711_InterpFromTable(loadcell_sum); // g
 8003aa6:	4b70      	ldr	r3, [pc, #448]	@ (8003c68 <main+0x1a90>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fd fb10 	bl	80010d0 <HX711_InterpFromTable>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	4a6e      	ldr	r2, [pc, #440]	@ (8003c6c <main+0x1a94>)
 8003ab4:	6013      	str	r3, [r2, #0]

				/* ===========================
				 * 5) WATER   ( )
				 * =========================== */
				ws_height = WATER_ReadHeightMM_Quick(ws_threshold);   // mm
 8003ab6:	4b6e      	ldr	r3, [pc, #440]	@ (8003c70 <main+0x1a98>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fe f9ef 	bl	8001ea0 <WATER_ReadHeightMM_Quick>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	4a6b      	ldr	r2, [pc, #428]	@ (8003c74 <main+0x1a9c>)
 8003ac6:	6013      	str	r3, [r2, #0]

				water_weight = WATER_ReadLastOn_Threshold(&hws, ws_threshold); //   
 8003ac8:	4b69      	ldr	r3, [pc, #420]	@ (8003c70 <main+0x1a98>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	4619      	mov	r1, r3
 8003ad0:	4869      	ldr	r0, [pc, #420]	@ (8003c78 <main+0x1aa0>)
 8003ad2:	f7fe f867 	bl	8001ba4 <WATER_ReadLastOn_Threshold>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4a68      	ldr	r2, [pc, #416]	@ (8003c7c <main+0x1aa4>)
 8003ada:	6013      	str	r3, [r2, #0]

				if (water_weight < 0.0f)
 8003adc:	4b67      	ldr	r3, [pc, #412]	@ (8003c7c <main+0x1aa4>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f04f 0100 	mov.w	r1, #0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fd facb 	bl	8001080 <__aeabi_fcmplt>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <main+0x1920>
					water_weight = 0.0f;
 8003af0:	4b62      	ldr	r3, [pc, #392]	@ (8003c7c <main+0x1aa4>)
 8003af2:	f04f 0200 	mov.w	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]

				/* ===========================
				 * 6) Oil mass 
				 * =========================== */
				oil_weight = lc_mass - water_weight;
 8003af8:	4b5c      	ldr	r3, [pc, #368]	@ (8003c6c <main+0x1a94>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a5f      	ldr	r2, [pc, #380]	@ (8003c7c <main+0x1aa4>)
 8003afe:	6812      	ldr	r2, [r2, #0]
 8003b00:	4611      	mov	r1, r2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fd f814 	bl	8000b30 <__aeabi_fsub>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8003c80 <main+0x1aa8>)
 8003b0e:	601a      	str	r2, [r3, #0]
				if (oil_weight < 0.0f)
 8003b10:	4b5b      	ldr	r3, [pc, #364]	@ (8003c80 <main+0x1aa8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f04f 0100 	mov.w	r1, #0
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fd fab1 	bl	8001080 <__aeabi_fcmplt>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d003      	beq.n	8003b2c <main+0x1954>
					oil_weight = 0.0f;
 8003b24:	4b56      	ldr	r3, [pc, #344]	@ (8003c80 <main+0x1aa8>)
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]

				/* ===========================
				 * 7) WATER  OFF
				 * =========================== */
				HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	2102      	movs	r1, #2
 8003b30:	4842      	ldr	r0, [pc, #264]	@ (8003c3c <main+0x1a64>)
 8003b32:	f002 faa8 	bl	8006086 <HAL_GPIO_WritePin>

				/* ===========================
				 * 8) Logging
				 * =========================== */
				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003b36:	4b48      	ldr	r3, [pc, #288]	@ (8003c58 <main+0x1a80>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7fc fc74 	bl	8000428 <__aeabi_f2d>
 8003b40:	4604      	mov	r4, r0
 8003b42:	460d      	mov	r5, r1
 8003b44:	4b46      	ldr	r3, [pc, #280]	@ (8003c60 <main+0x1a88>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7fc fc6d 	bl	8000428 <__aeabi_f2d>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003b56:	e9cd 4500 	strd	r4, r5, [sp]
 8003b5a:	4a4a      	ldr	r2, [pc, #296]	@ (8003c84 <main+0x1aac>)
 8003b5c:	2164      	movs	r1, #100	@ 0x64
 8003b5e:	4835      	ldr	r0, [pc, #212]	@ (8003c34 <main+0x1a5c>)
 8003b60:	f006 fdf2 	bl	800a748 <sniprintf>
						"LC1=%.2f g, LC2=%.2f g", loadcell_1, loadcell_2);
				LOG("[ANS]", data_TransmitHeader);
 8003b64:	4933      	ldr	r1, [pc, #204]	@ (8003c34 <main+0x1a5c>)
 8003b66:	4838      	ldr	r0, [pc, #224]	@ (8003c48 <main+0x1a70>)
 8003b68:	f7fe fb02 	bl	8002170 <LOG>

				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003b6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c6c <main+0x1a94>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fc fc59 	bl	8000428 <__aeabi_f2d>
 8003b76:	4604      	mov	r4, r0
 8003b78:	460d      	mov	r5, r1
 8003b7a:	4b40      	ldr	r3, [pc, #256]	@ (8003c7c <main+0x1aa4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fc fc52 	bl	8000428 <__aeabi_f2d>
 8003b84:	4680      	mov	r8, r0
 8003b86:	4689      	mov	r9, r1
 8003b88:	4b3d      	ldr	r3, [pc, #244]	@ (8003c80 <main+0x1aa8>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fc fc4b 	bl	8000428 <__aeabi_f2d>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003b9e:	e9cd 4500 	strd	r4, r5, [sp]
 8003ba2:	4a39      	ldr	r2, [pc, #228]	@ (8003c88 <main+0x1ab0>)
 8003ba4:	2164      	movs	r1, #100	@ 0x64
 8003ba6:	4823      	ldr	r0, [pc, #140]	@ (8003c34 <main+0x1a5c>)
 8003ba8:	f006 fdce 	bl	800a748 <sniprintf>
						"LC_mass=%.1f g, WS_mass=%.1f g, Oil_mass=%.1f g",
						lc_mass, water_weight, oil_weight);
				LOG("[ANS]", data_TransmitHeader);
 8003bac:	4921      	ldr	r1, [pc, #132]	@ (8003c34 <main+0x1a5c>)
 8003bae:	4826      	ldr	r0, [pc, #152]	@ (8003c48 <main+0x1a70>)
 8003bb0:	f7fe fade 	bl	8002170 <LOG>

				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8003c74 <main+0x1a9c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7fc fc35 	bl	8000428 <__aeabi_f2d>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	e9cd 2300 	strd	r2, r3, [sp]
 8003bc6:	4a31      	ldr	r2, [pc, #196]	@ (8003c8c <main+0x1ab4>)
 8003bc8:	2164      	movs	r1, #100	@ 0x64
 8003bca:	481a      	ldr	r0, [pc, #104]	@ (8003c34 <main+0x1a5c>)
 8003bcc:	f006 fdbc 	bl	800a748 <sniprintf>
						"WS_height=%.1f mm", ws_height);
				LOG("[DEBUG]", data_TransmitHeader);
 8003bd0:	4918      	ldr	r1, [pc, #96]	@ (8003c34 <main+0x1a5c>)
 8003bd2:	4819      	ldr	r0, [pc, #100]	@ (8003c38 <main+0x1a60>)
 8003bd4:	f7fe facc 	bl	8002170 <LOG>

				/* ===========================
				 * 9) RAW  (DEBUG)
				 * =========================== */
				WATER_RawDataFull_t raw = WATER_ReadRawFull(&hws);
 8003bd8:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8003bdc:	4926      	ldr	r1, [pc, #152]	@ (8003c78 <main+0x1aa0>)
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fd fe3e 	bl	8001860 <WATER_ReadRawFull>
				if (raw.valid) {
 8003be4:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 8089 	beq.w	8003d00 <main+0x1b28>
					char line[256] = { 0 };
 8003bee:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8003bf2:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	2100      	movs	r1, #0
 8003c00:	f006 fe1b 	bl	800a83a <memset>
					char tmp[16];

					strcat(line, "WS_RAW: ");
 8003c04:	463b      	mov	r3, r7
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fc faa2 	bl	8000150 <strlen>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	461a      	mov	r2, r3
 8003c10:	463b      	mov	r3, r7
 8003c12:	4413      	add	r3, r2
 8003c14:	491e      	ldr	r1, [pc, #120]	@ (8003c90 <main+0x1ab8>)
 8003c16:	461a      	mov	r2, r3
 8003c18:	460b      	mov	r3, r1
 8003c1a:	cb03      	ldmia	r3!, {r0, r1}
 8003c1c:	6010      	str	r0, [r2, #0]
 8003c1e:	6051      	str	r1, [r2, #4]
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	7213      	strb	r3, [r2, #8]
					for (int i = 0; i < 20; i++) {
 8003c24:	2300      	movs	r3, #0
 8003c26:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003c2a:	e05f      	b.n	8003cec <main+0x1b14>
 8003c2c:	20000cbc 	.word	0x20000cbc
 8003c30:	0800d224 	.word	0x0800d224
 8003c34:	20000aec 	.word	0x20000aec
 8003c38:	0800cc44 	.word	0x0800cc44
 8003c3c:	40010c00 	.word	0x40010c00
 8003c40:	2000004c 	.word	0x2000004c
 8003c44:	0800d238 	.word	0x0800d238
 8003c48:	0800cb2c 	.word	0x0800cb2c
 8003c4c:	2000001c 	.word	0x2000001c
 8003c50:	20000028 	.word	0x20000028
 8003c54:	20000038 	.word	0x20000038
 8003c58:	20000018 	.word	0x20000018
 8003c5c:	20000044 	.word	0x20000044
 8003c60:	20000024 	.word	0x20000024
 8003c64:	40a00000 	.word	0x40a00000
 8003c68:	20000030 	.word	0x20000030
 8003c6c:	20000014 	.word	0x20000014
 8003c70:	20000010 	.word	0x20000010
 8003c74:	20000004 	.word	0x20000004
 8003c78:	20000dfc 	.word	0x20000dfc
 8003c7c:	20000000 	.word	0x20000000
 8003c80:	20000008 	.word	0x20000008
 8003c84:	0800d248 	.word	0x0800d248
 8003c88:	0800d260 	.word	0x0800d260
 8003c8c:	0800d290 	.word	0x0800d290
 8003c90:	0800d2a4 	.word	0x0800d2a4
						snprintf(tmp, sizeof(tmp), "[%02d]=%03d", i,
								raw.data[i]);
 8003c94:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003c98:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003c9c:	4413      	add	r3, r2
 8003c9e:	781b      	ldrb	r3, [r3, #0]
						snprintf(tmp, sizeof(tmp), "[%02d]=%03d", i,
 8003ca0:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003caa:	4aaf      	ldr	r2, [pc, #700]	@ (8003f68 <main+0x1d90>)
 8003cac:	2110      	movs	r1, #16
 8003cae:	f006 fd4b 	bl	800a748 <sniprintf>
						strcat(line, tmp);
 8003cb2:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8003cb6:	463b      	mov	r3, r7
 8003cb8:	4611      	mov	r1, r2
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f006 fdc5 	bl	800a84a <strcat>
						if (i < 19)
 8003cc0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003cc4:	2b12      	cmp	r3, #18
 8003cc6:	dc0c      	bgt.n	8003ce2 <main+0x1b0a>
							strcat(line, ", ");
 8003cc8:	463b      	mov	r3, r7
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fc fa40 	bl	8000150 <strlen>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	463b      	mov	r3, r7
 8003cd6:	4413      	add	r3, r2
 8003cd8:	4aa4      	ldr	r2, [pc, #656]	@ (8003f6c <main+0x1d94>)
 8003cda:	8811      	ldrh	r1, [r2, #0]
 8003cdc:	7892      	ldrb	r2, [r2, #2]
 8003cde:	8019      	strh	r1, [r3, #0]
 8003ce0:	709a      	strb	r2, [r3, #2]
					for (int i = 0; i < 20; i++) {
 8003ce2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003cec:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003cf0:	2b13      	cmp	r3, #19
 8003cf2:	ddcf      	ble.n	8003c94 <main+0x1abc>
					}
					LOG("[INFO]", line);
 8003cf4:	463b      	mov	r3, r7
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	489d      	ldr	r0, [pc, #628]	@ (8003f70 <main+0x1d98>)
 8003cfa:	f7fe fa39 	bl	8002170 <LOG>
 8003cfe:	e010      	b.n	8003d22 <main+0x1b4a>
				} else {
					char buf[64];
					snprintf(buf, sizeof(buf),
							"WATER_ReadRaw FAIL: LOW=%d, HIGH=%d", raw.st1,
 8003d00:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
					snprintf(buf, sizeof(buf),
 8003d04:	461a      	mov	r2, r3
							raw.st2);
 8003d06:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
					snprintf(buf, sizeof(buf),
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	4a98      	ldr	r2, [pc, #608]	@ (8003f74 <main+0x1d9c>)
 8003d12:	2140      	movs	r1, #64	@ 0x40
 8003d14:	f006 fd18 	bl	800a748 <sniprintf>
					LOG("[ERR]", buf);
 8003d18:	463b      	mov	r3, r7
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4896      	ldr	r0, [pc, #600]	@ (8003f78 <main+0x1da0>)
 8003d1e:	f7fe fa27 	bl	8002170 <LOG>
				}

				HAL_Delay(200);
 8003d22:	20c8      	movs	r0, #200	@ 0xc8
 8003d24:	f001 f86a 	bl	8004dfc <HAL_Delay>
				FUNCTION = SPACE;
 8003d28:	4b94      	ldr	r3, [pc, #592]	@ (8003f7c <main+0x1da4>)
 8003d2a:	2213      	movs	r2, #19
 8003d2c:	701a      	strb	r2, [r3, #0]
				break;
 8003d2e:	e10f      	b.n	8003f50 <main+0x1d78>

			case TEST_SDCLOSE:
				//Control motor
				HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin,
 8003d30:	2200      	movs	r2, #0
 8003d32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003d36:	4892      	ldr	r0, [pc, #584]	@ (8003f80 <main+0x1da8>)
 8003d38:	f002 f9a5 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin,
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d42:	488f      	ldr	r0, [pc, #572]	@ (8003f80 <main+0x1da8>)
 8003d44:	f002 f99f 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
				//Transmit to header
				LOG("[ANS]", "OK");
 8003d48:	498e      	ldr	r1, [pc, #568]	@ (8003f84 <main+0x1dac>)
 8003d4a:	488f      	ldr	r0, [pc, #572]	@ (8003f88 <main+0x1db0>)
 8003d4c:	f7fe fa10 	bl	8002170 <LOG>
				FUNCTION = SPACE;
 8003d50:	4b8a      	ldr	r3, [pc, #552]	@ (8003f7c <main+0x1da4>)
 8003d52:	2213      	movs	r2, #19
 8003d54:	701a      	strb	r2, [r3, #0]
				break;
 8003d56:	e0fb      	b.n	8003f50 <main+0x1d78>
			case TEST_SDOPEN:
				//Control motor
				HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin,
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003d5e:	4888      	ldr	r0, [pc, #544]	@ (8003f80 <main+0x1da8>)
 8003d60:	f002 f991 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
				HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin,
 8003d64:	2200      	movs	r2, #0
 8003d66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d6a:	4885      	ldr	r0, [pc, #532]	@ (8003f80 <main+0x1da8>)
 8003d6c:	f002 f98b 	bl	8006086 <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				//Transmit to header
				LOG("[ANS]", "OK");
 8003d70:	4984      	ldr	r1, [pc, #528]	@ (8003f84 <main+0x1dac>)
 8003d72:	4885      	ldr	r0, [pc, #532]	@ (8003f88 <main+0x1db0>)
 8003d74:	f7fe f9fc 	bl	8002170 <LOG>
				FUNCTION = SPACE;
 8003d78:	4b80      	ldr	r3, [pc, #512]	@ (8003f7c <main+0x1da4>)
 8003d7a:	2213      	movs	r2, #19
 8003d7c:	701a      	strb	r2, [r3, #0]
				break;
 8003d7e:	e0e7      	b.n	8003f50 <main+0x1d78>

			case TEST_WS_RAW:

				uint8_t rx_char = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b

				LOG("[INFO]",
 8003d86:	4981      	ldr	r1, [pc, #516]	@ (8003f8c <main+0x1db4>)
 8003d88:	4879      	ldr	r0, [pc, #484]	@ (8003f70 <main+0x1d98>)
 8003d8a:	f7fe f9f1 	bl	8002170 <LOG>
						"Start WATER RAW logging. Press 'q' to stop.\r\n");

				while (FUNCTION == TEST_WS_RAW) {
 8003d8e:	e098      	b.n	8003ec2 <main+0x1cea>
					// 1) WATER RAW 
					WATER_RawDataFull_t raw = WATER_ReadRawFull(&hws);
 8003d90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003d94:	497e      	ldr	r1, [pc, #504]	@ (8003f90 <main+0x1db8>)
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fd fd62 	bl	8001860 <WATER_ReadRawFull>

					if (raw.valid) {
 8003d9c:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d058      	beq.n	8003e56 <main+0x1c7e>
						char line[256] = { 0 };
 8003da4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8003da8:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003dac:	4618      	mov	r0, r3
 8003dae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003db2:	461a      	mov	r2, r3
 8003db4:	2100      	movs	r1, #0
 8003db6:	f006 fd40 	bl	800a83a <memset>
						char tmp[16];

						strcat(line, "WS_RAW: ");
 8003dba:	463b      	mov	r3, r7
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fc f9c7 	bl	8000150 <strlen>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	463b      	mov	r3, r7
 8003dc8:	4413      	add	r3, r2
 8003dca:	4972      	ldr	r1, [pc, #456]	@ (8003f94 <main+0x1dbc>)
 8003dcc:	461a      	mov	r2, r3
 8003dce:	460b      	mov	r3, r1
 8003dd0:	cb03      	ldmia	r3!, {r0, r1}
 8003dd2:	6010      	str	r0, [r2, #0]
 8003dd4:	6051      	str	r1, [r2, #4]
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	7213      	strb	r3, [r2, #8]
						for (int i = 0; i < 20; i++) {
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003de0:	e02b      	b.n	8003e3a <main+0x1c62>
							snprintf(tmp, sizeof(tmp), "[%02d]=%03d", i,
									raw.data[i]);
 8003de2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003de6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003dea:	4413      	add	r3, r2
 8003dec:	781b      	ldrb	r3, [r3, #0]
							snprintf(tmp, sizeof(tmp), "[%02d]=%03d", i,
 8003dee:	f507 7080 	add.w	r0, r7, #256	@ 0x100
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003df8:	4a5b      	ldr	r2, [pc, #364]	@ (8003f68 <main+0x1d90>)
 8003dfa:	2110      	movs	r1, #16
 8003dfc:	f006 fca4 	bl	800a748 <sniprintf>
							strcat(line, tmp);
 8003e00:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8003e04:	463b      	mov	r3, r7
 8003e06:	4611      	mov	r1, r2
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f006 fd1e 	bl	800a84a <strcat>

							if (i < 19)
 8003e0e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003e12:	2b12      	cmp	r3, #18
 8003e14:	dc0c      	bgt.n	8003e30 <main+0x1c58>
								strcat(line, ", ");
 8003e16:	463b      	mov	r3, r7
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fc f999 	bl	8000150 <strlen>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	463b      	mov	r3, r7
 8003e24:	4413      	add	r3, r2
 8003e26:	4a51      	ldr	r2, [pc, #324]	@ (8003f6c <main+0x1d94>)
 8003e28:	8811      	ldrh	r1, [r2, #0]
 8003e2a:	7892      	ldrb	r2, [r2, #2]
 8003e2c:	8019      	strh	r1, [r3, #0]
 8003e2e:	709a      	strb	r2, [r3, #2]
						for (int i = 0; i < 20; i++) {
 8003e30:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003e34:	3301      	adds	r3, #1
 8003e36:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003e3a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003e3e:	2b13      	cmp	r3, #19
 8003e40:	ddcf      	ble.n	8003de2 <main+0x1c0a>
						}
						LOG("[INFO]", line);
 8003e42:	463b      	mov	r3, r7
 8003e44:	4619      	mov	r1, r3
 8003e46:	484a      	ldr	r0, [pc, #296]	@ (8003f70 <main+0x1d98>)
 8003e48:	f7fe f992 	bl	8002170 <LOG>
						LOG("\r\n", "");
 8003e4c:	4952      	ldr	r1, [pc, #328]	@ (8003f98 <main+0x1dc0>)
 8003e4e:	4853      	ldr	r0, [pc, #332]	@ (8003f9c <main+0x1dc4>)
 8003e50:	f7fe f98e 	bl	8002170 <LOG>
 8003e54:	e014      	b.n	8003e80 <main+0x1ca8>
					} else {
						char buf[64];
						snprintf(buf, sizeof(buf),
								"WATER_ReadRaw FAIL: LOW=%d, HIGH=%d", raw.st1,
 8003e56:	f897 3125 	ldrb.w	r3, [r7, #293]	@ 0x125
						snprintf(buf, sizeof(buf),
 8003e5a:	461a      	mov	r2, r3
								raw.st2);
 8003e5c:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
						snprintf(buf, sizeof(buf),
 8003e60:	4638      	mov	r0, r7
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	4613      	mov	r3, r2
 8003e66:	4a43      	ldr	r2, [pc, #268]	@ (8003f74 <main+0x1d9c>)
 8003e68:	2140      	movs	r1, #64	@ 0x40
 8003e6a:	f006 fc6d 	bl	800a748 <sniprintf>
						LOG("[ERR]", buf);
 8003e6e:	463b      	mov	r3, r7
 8003e70:	4619      	mov	r1, r3
 8003e72:	4841      	ldr	r0, [pc, #260]	@ (8003f78 <main+0x1da0>)
 8003e74:	f7fe f97c 	bl	8002170 <LOG>
						LOG("\r\n", "");
 8003e78:	4947      	ldr	r1, [pc, #284]	@ (8003f98 <main+0x1dc0>)
 8003e7a:	4848      	ldr	r0, [pc, #288]	@ (8003f9c <main+0x1dc4>)
 8003e7c:	f7fe f978 	bl	8002170 <LOG>
					}

					// 2) UART   ()
					if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)) {
 8003e80:	4b47      	ldr	r3, [pc, #284]	@ (8003fa0 <main+0x1dc8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0320 	and.w	r3, r3, #32
 8003e8a:	2b20      	cmp	r3, #32
 8003e8c:	d116      	bne.n	8003ebc <main+0x1ce4>
						HAL_UART_Receive(&huart1, &rx_char, 1, 10);
 8003e8e:	f207 113b 	addw	r1, r7, #315	@ 0x13b
 8003e92:	230a      	movs	r3, #10
 8003e94:	2201      	movs	r2, #1
 8003e96:	4842      	ldr	r0, [pc, #264]	@ (8003fa0 <main+0x1dc8>)
 8003e98:	f005 f871 	bl	8008f7e <HAL_UART_Receive>
						if (rx_char == 'q' || rx_char == 'Q') {
 8003e9c:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003ea0:	2b71      	cmp	r3, #113	@ 0x71
 8003ea2:	d003      	beq.n	8003eac <main+0x1cd4>
 8003ea4:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003ea8:	2b51      	cmp	r3, #81	@ 0x51
 8003eaa:	d107      	bne.n	8003ebc <main+0x1ce4>
							LOG("[INFO]",
 8003eac:	493d      	ldr	r1, [pc, #244]	@ (8003fa4 <main+0x1dcc>)
 8003eae:	4830      	ldr	r0, [pc, #192]	@ (8003f70 <main+0x1d98>)
 8003eb0:	f7fe f95e 	bl	8002170 <LOG>
									"Stop command received. Exiting loop.\r\n");
							FUNCTION = SPACE;
 8003eb4:	4b31      	ldr	r3, [pc, #196]	@ (8003f7c <main+0x1da4>)
 8003eb6:	2213      	movs	r2, #19
 8003eb8:	701a      	strb	r2, [r3, #0]
 8003eba:	e007      	b.n	8003ecc <main+0x1cf4>
							break; //  
						}
					}

					HAL_Delay(200);
 8003ebc:	20c8      	movs	r0, #200	@ 0xc8
 8003ebe:	f000 ff9d 	bl	8004dfc <HAL_Delay>
				while (FUNCTION == TEST_WS_RAW) {
 8003ec2:	4b2e      	ldr	r3, [pc, #184]	@ (8003f7c <main+0x1da4>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	2b12      	cmp	r3, #18
 8003ec8:	f43f af62 	beq.w	8003d90 <main+0x1bb8>
				}

				LOG("[INFO]", "WATER logging stopped.\r\n");
 8003ecc:	4936      	ldr	r1, [pc, #216]	@ (8003fa8 <main+0x1dd0>)
 8003ece:	4828      	ldr	r0, [pc, #160]	@ (8003f70 <main+0x1d98>)
 8003ed0:	f7fe f94e 	bl	8002170 <LOG>

				break;
 8003ed4:	e03c      	b.n	8003f50 <main+0x1d78>

			case SETTING:
				ultra = Ultra_ReadDistance();
 8003ed6:	f7fd fb27 	bl	8001528 <Ultra_ReadDistance>
 8003eda:	4603      	mov	r3, r0
 8003edc:	4a33      	ldr	r2, [pc, #204]	@ (8003fac <main+0x1dd4>)
 8003ede:	6013      	str	r3, [r2, #0]
				value_VolContainer = (525 - ultra) / 525 * 80;
 8003ee0:	4b32      	ldr	r3, [pc, #200]	@ (8003fac <main+0x1dd4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4832      	ldr	r0, [pc, #200]	@ (8003fb0 <main+0x1dd8>)
 8003ee8:	f7fc fe22 	bl	8000b30 <__aeabi_fsub>
 8003eec:	4603      	mov	r3, r0
 8003eee:	4930      	ldr	r1, [pc, #192]	@ (8003fb0 <main+0x1dd8>)
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7fc ffdb 	bl	8000eac <__aeabi_fdiv>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	492e      	ldr	r1, [pc, #184]	@ (8003fb4 <main+0x1ddc>)
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fc ff22 	bl	8000d44 <__aeabi_fmul>
 8003f00:	4603      	mov	r3, r0
 8003f02:	461a      	mov	r2, r3
 8003f04:	4b2c      	ldr	r3, [pc, #176]	@ (8003fb8 <main+0x1de0>)
 8003f06:	601a      	str	r2, [r3, #0]

				if (value_VolContainer < 0.0f) {
 8003f08:	4b2b      	ldr	r3, [pc, #172]	@ (8003fb8 <main+0x1de0>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f04f 0100 	mov.w	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fd f8b5 	bl	8001080 <__aeabi_fcmplt>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <main+0x1d4c>
					value_VolContainer = 0.0f;
 8003f1c:	4b26      	ldr	r3, [pc, #152]	@ (8003fb8 <main+0x1de0>)
 8003f1e:	f04f 0200 	mov.w	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
				}

				snprintf(data_TransmitHeader, sizeof(data_TransmitHeader),
 8003f24:	4b24      	ldr	r3, [pc, #144]	@ (8003fb8 <main+0x1de0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fc fa7d 	bl	8000428 <__aeabi_f2d>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	e9cd 2300 	strd	r2, r3, [sp]
 8003f36:	4a21      	ldr	r2, [pc, #132]	@ (8003fbc <main+0x1de4>)
 8003f38:	2164      	movs	r1, #100	@ 0x64
 8003f3a:	4821      	ldr	r0, [pc, #132]	@ (8003fc0 <main+0x1de8>)
 8003f3c:	f006 fc04 	bl	800a748 <sniprintf>
						"Container=%.2f L", value_VolContainer); // ToDo : Set the unit correctly
				LOG("[ANS]", data_TransmitHeader);
 8003f40:	491f      	ldr	r1, [pc, #124]	@ (8003fc0 <main+0x1de8>)
 8003f42:	4811      	ldr	r0, [pc, #68]	@ (8003f88 <main+0x1db0>)
 8003f44:	f7fe f914 	bl	8002170 <LOG>
				FUNCTION = SPACE;
 8003f48:	4b0c      	ldr	r3, [pc, #48]	@ (8003f7c <main+0x1da4>)
 8003f4a:	2213      	movs	r2, #19
 8003f4c:	701a      	strb	r2, [r3, #0]
				break;
 8003f4e:	bf00      	nop
			case SPACE:
				break;
			}
			LOG_DataValid = false;
 8003f50:	4b1c      	ldr	r3, [pc, #112]	@ (8003fc4 <main+0x1dec>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	701a      	strb	r2, [r3, #0]
			memset(LOG_buffer, '\0', UART_RX_BUFFER_SIZE); //reset receive buffer
 8003f56:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	481a      	ldr	r0, [pc, #104]	@ (8003fc8 <main+0x1df0>)
 8003f5e:	f006 fc6c 	bl	800a83a <memset>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003f62:	f7fe b9a7 	b.w	80022b4 <main+0xdc>
 8003f66:	bf00      	nop
 8003f68:	0800d2b0 	.word	0x0800d2b0
 8003f6c:	0800d2bc 	.word	0x0800d2bc
 8003f70:	0800d2c0 	.word	0x0800d2c0
 8003f74:	0800d2c8 	.word	0x0800d2c8
 8003f78:	0800ceb4 	.word	0x0800ceb4
 8003f7c:	20000c58 	.word	0x20000c58
 8003f80:	40010c00 	.word	0x40010c00
 8003f84:	0800cd64 	.word	0x0800cd64
 8003f88:	0800cb2c 	.word	0x0800cb2c
 8003f8c:	0800d2ec 	.word	0x0800d2ec
 8003f90:	20000dfc 	.word	0x20000dfc
 8003f94:	0800d2a4 	.word	0x0800d2a4
 8003f98:	0800d31c 	.word	0x0800d31c
 8003f9c:	0800d320 	.word	0x0800d320
 8003fa0:	20000d6c 	.word	0x20000d6c
 8003fa4:	0800d324 	.word	0x0800d324
 8003fa8:	0800d34c 	.word	0x0800d34c
 8003fac:	2000004c 	.word	0x2000004c
 8003fb0:	44034000 	.word	0x44034000
 8003fb4:	42a00000 	.word	0x42a00000
 8003fb8:	20000c50 	.word	0x20000c50
 8003fbc:	0800d368 	.word	0x0800d368
 8003fc0:	20000aec 	.word	0x20000aec
 8003fc4:	20000a3c 	.word	0x20000a3c
 8003fc8:	20000654 	.word	0x20000654

08003fcc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b094      	sub	sp, #80	@ 0x50
 8003fd0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003fd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003fd6:	2228      	movs	r2, #40	@ 0x28
 8003fd8:	2100      	movs	r1, #0
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f006 fc2d 	bl	800a83a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	605a      	str	r2, [r3, #4]
 8003fea:	609a      	str	r2, [r3, #8]
 8003fec:	60da      	str	r2, [r3, #12]
 8003fee:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8003ff0:	1d3b      	adds	r3, r7, #4
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	605a      	str	r2, [r3, #4]
 8003ff8:	609a      	str	r2, [r3, #8]
 8003ffa:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8003ffc:	2305      	movs	r3, #5
 8003ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004000:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004006:	2300      	movs	r3, #0
 8004008:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800400a:	2301      	movs	r3, #1
 800400c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800400e:	2301      	movs	r3, #1
 8004010:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004012:	2302      	movs	r3, #2
 8004014:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004016:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800401a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800401c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8004020:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004026:	4618      	mov	r0, r3
 8004028:	f003 f810 	bl	800704c <HAL_RCC_OscConfig>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <SystemClock_Config+0x6a>
		Error_Handler();
 8004032:	f000 fb23 	bl	800467c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004036:	230f      	movs	r3, #15
 8004038:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800403a:	2302      	movs	r3, #2
 800403c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004042:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004046:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004048:	2300      	movs	r3, #0
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800404c:	f107 0314 	add.w	r3, r7, #20
 8004050:	2102      	movs	r1, #2
 8004052:	4618      	mov	r0, r3
 8004054:	f003 fa7c 	bl	8007550 <HAL_RCC_ClockConfig>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <SystemClock_Config+0x96>
		Error_Handler();
 800405e:	f000 fb0d 	bl	800467c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 8004062:	2303      	movs	r3, #3
 8004064:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800406a:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800406c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004070:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8004072:	1d3b      	adds	r3, r7, #4
 8004074:	4618      	mov	r0, r3
 8004076:	f003 fbf9 	bl	800786c <HAL_RCCEx_PeriphCLKConfig>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <SystemClock_Config+0xb8>
		Error_Handler();
 8004080:	f000 fafc 	bl	800467c <Error_Handler>
	}
}
 8004084:	bf00      	nop
 8004086:	3750      	adds	r7, #80	@ 0x50
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004092:	1d3b      	adds	r3, r7, #4
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800409c:	4b18      	ldr	r3, [pc, #96]	@ (8004100 <MX_ADC1_Init+0x74>)
 800409e:	4a19      	ldr	r2, [pc, #100]	@ (8004104 <MX_ADC1_Init+0x78>)
 80040a0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80040a2:	4b17      	ldr	r3, [pc, #92]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80040a8:	4b15      	ldr	r3, [pc, #84]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80040ae:	4b14      	ldr	r3, [pc, #80]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80040b4:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040b6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80040ba:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80040bc:	4b10      	ldr	r3, [pc, #64]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040be:	2200      	movs	r2, #0
 80040c0:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 80040c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040c4:	2201      	movs	r2, #1
 80040c6:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80040c8:	480d      	ldr	r0, [pc, #52]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040ca:	f000 fed7 	bl	8004e7c <HAL_ADC_Init>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <MX_ADC1_Init+0x4c>
		Error_Handler();
 80040d4:	f000 fad2 	bl	800467c <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80040d8:	2300      	movs	r3, #0
 80040da:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80040dc:	2301      	movs	r3, #1
 80040de:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80040e0:	2300      	movs	r3, #0
 80040e2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80040e4:	1d3b      	adds	r3, r7, #4
 80040e6:	4619      	mov	r1, r3
 80040e8:	4805      	ldr	r0, [pc, #20]	@ (8004100 <MX_ADC1_Init+0x74>)
 80040ea:	f001 fa21 	bl	8005530 <HAL_ADC_ConfigChannel>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <MX_ADC1_Init+0x6c>
		Error_Handler();
 80040f4:	f000 fac2 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80040f8:	bf00      	nop
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	20000c5c 	.word	0x20000c5c
 8004104:	40012400 	.word	0x40012400

08004108 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800410e:	1d3b      	adds	r3, r7, #4
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	605a      	str	r2, [r3, #4]
 8004116:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC2_Init 1 */

	/** Common config
	 */
	hadc2.Instance = ADC2;
 8004118:	4b18      	ldr	r3, [pc, #96]	@ (800417c <MX_ADC2_Init+0x74>)
 800411a:	4a19      	ldr	r2, [pc, #100]	@ (8004180 <MX_ADC2_Init+0x78>)
 800411c:	601a      	str	r2, [r3, #0]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800411e:	4b17      	ldr	r3, [pc, #92]	@ (800417c <MX_ADC2_Init+0x74>)
 8004120:	2200      	movs	r2, #0
 8004122:	609a      	str	r2, [r3, #8]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8004124:	4b15      	ldr	r3, [pc, #84]	@ (800417c <MX_ADC2_Init+0x74>)
 8004126:	2200      	movs	r2, #0
 8004128:	731a      	strb	r2, [r3, #12]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 800412a:	4b14      	ldr	r3, [pc, #80]	@ (800417c <MX_ADC2_Init+0x74>)
 800412c:	2200      	movs	r2, #0
 800412e:	751a      	strb	r2, [r3, #20]
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004130:	4b12      	ldr	r3, [pc, #72]	@ (800417c <MX_ADC2_Init+0x74>)
 8004132:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8004136:	61da      	str	r2, [r3, #28]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004138:	4b10      	ldr	r3, [pc, #64]	@ (800417c <MX_ADC2_Init+0x74>)
 800413a:	2200      	movs	r2, #0
 800413c:	605a      	str	r2, [r3, #4]
	hadc2.Init.NbrOfConversion = 1;
 800413e:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <MX_ADC2_Init+0x74>)
 8004140:	2201      	movs	r2, #1
 8004142:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8004144:	480d      	ldr	r0, [pc, #52]	@ (800417c <MX_ADC2_Init+0x74>)
 8004146:	f000 fe99 	bl	8004e7c <HAL_ADC_Init>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <MX_ADC2_Init+0x4c>
		Error_Handler();
 8004150:	f000 fa94 	bl	800467c <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8004154:	2301      	movs	r3, #1
 8004156:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004158:	2301      	movs	r3, #1
 800415a:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8004160:	1d3b      	adds	r3, r7, #4
 8004162:	4619      	mov	r1, r3
 8004164:	4805      	ldr	r0, [pc, #20]	@ (800417c <MX_ADC2_Init+0x74>)
 8004166:	f001 f9e3 	bl	8005530 <HAL_ADC_ConfigChannel>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <MX_ADC2_Init+0x6c>
		Error_Handler();
 8004170:	f000 fa84 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8004174:	bf00      	nop
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	20000c8c 	.word	0x20000c8c
 8004180:	40012800 	.word	0x40012800

08004184 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004188:	4b12      	ldr	r3, [pc, #72]	@ (80041d4 <MX_I2C1_Init+0x50>)
 800418a:	4a13      	ldr	r2, [pc, #76]	@ (80041d8 <MX_I2C1_Init+0x54>)
 800418c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800418e:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <MX_I2C1_Init+0x50>)
 8004190:	4a12      	ldr	r2, [pc, #72]	@ (80041dc <MX_I2C1_Init+0x58>)
 8004192:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004194:	4b0f      	ldr	r3, [pc, #60]	@ (80041d4 <MX_I2C1_Init+0x50>)
 8004196:	2200      	movs	r2, #0
 8004198:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800419a:	4b0e      	ldr	r3, [pc, #56]	@ (80041d4 <MX_I2C1_Init+0x50>)
 800419c:	2200      	movs	r2, #0
 800419e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041a0:	4b0c      	ldr	r3, [pc, #48]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80041a6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041a8:	4b0a      	ldr	r3, [pc, #40]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80041ae:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80041b4:	4b07      	ldr	r3, [pc, #28]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80041ba:	4b06      	ldr	r3, [pc, #24]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041bc:	2200      	movs	r2, #0
 80041be:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80041c0:	4804      	ldr	r0, [pc, #16]	@ (80041d4 <MX_I2C1_Init+0x50>)
 80041c2:	f001 ffa9 	bl	8006118 <HAL_I2C_Init>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80041cc:	f000 fa56 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80041d0:	bf00      	nop
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20000cbc 	.word	0x20000cbc
 80041d8:	40005400 	.word	0x40005400
 80041dc:	00061a80 	.word	0x00061a80

080041e0 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 80041e6:	f107 030c 	add.w	r3, r7, #12
 80041ea:	2100      	movs	r1, #0
 80041ec:	460a      	mov	r2, r1
 80041ee:	801a      	strh	r2, [r3, #0]
 80041f0:	460a      	mov	r2, r1
 80041f2:	709a      	strb	r2, [r3, #2]
	RTC_DateTypeDef DateToUpdate = { 0 };
 80041f4:	2300      	movs	r3, #0
 80041f6:	60bb      	str	r3, [r7, #8]
	RTC_AlarmTypeDef sAlarm = { 0 };
 80041f8:	463b      	mov	r3, r7
 80041fa:	2200      	movs	r2, #0
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	605a      	str	r2, [r3, #4]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8004200:	4b27      	ldr	r3, [pc, #156]	@ (80042a0 <MX_RTC_Init+0xc0>)
 8004202:	4a28      	ldr	r2, [pc, #160]	@ (80042a4 <MX_RTC_Init+0xc4>)
 8004204:	601a      	str	r2, [r3, #0]
	hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8004206:	4b26      	ldr	r3, [pc, #152]	@ (80042a0 <MX_RTC_Init+0xc0>)
 8004208:	f04f 32ff 	mov.w	r2, #4294967295
 800420c:	605a      	str	r2, [r3, #4]
	hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800420e:	4b24      	ldr	r3, [pc, #144]	@ (80042a0 <MX_RTC_Init+0xc0>)
 8004210:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004214:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8004216:	4822      	ldr	r0, [pc, #136]	@ (80042a0 <MX_RTC_Init+0xc0>)
 8004218:	f003 fc94 	bl	8007b44 <HAL_RTC_Init>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <MX_RTC_Init+0x46>
		Error_Handler();
 8004222:	f000 fa2b 	bl	800467c <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0;
 8004226:	2300      	movs	r3, #0
 8004228:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = 0;
 800422a:	2300      	movs	r3, #0
 800422c:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = 0;
 800422e:	2300      	movs	r3, #0
 8004230:	73bb      	strb	r3, [r7, #14]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8004232:	f107 030c 	add.w	r3, r7, #12
 8004236:	2200      	movs	r2, #0
 8004238:	4619      	mov	r1, r3
 800423a:	4819      	ldr	r0, [pc, #100]	@ (80042a0 <MX_RTC_Init+0xc0>)
 800423c:	f003 fd0e 	bl	8007c5c <HAL_RTC_SetTime>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <MX_RTC_Init+0x6a>
		Error_Handler();
 8004246:	f000 fa19 	bl	800467c <Error_Handler>
	}
	DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800424a:	2301      	movs	r3, #1
 800424c:	723b      	strb	r3, [r7, #8]
	DateToUpdate.Month = RTC_MONTH_JANUARY;
 800424e:	2301      	movs	r3, #1
 8004250:	727b      	strb	r3, [r7, #9]
	DateToUpdate.Date = 1;
 8004252:	2301      	movs	r3, #1
 8004254:	72bb      	strb	r3, [r7, #10]
	DateToUpdate.Year = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	72fb      	strb	r3, [r7, #11]

	if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK) {
 800425a:	f107 0308 	add.w	r3, r7, #8
 800425e:	2200      	movs	r2, #0
 8004260:	4619      	mov	r1, r3
 8004262:	480f      	ldr	r0, [pc, #60]	@ (80042a0 <MX_RTC_Init+0xc0>)
 8004264:	f003 fe6a 	bl	8007f3c <HAL_RTC_SetDate>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <MX_RTC_Init+0x92>
		Error_Handler();
 800426e:	f000 fa05 	bl	800467c <Error_Handler>
	}

	/** Enable the Alarm A
	 */
	sAlarm.AlarmTime.Hours = 12;
 8004272:	230c      	movs	r3, #12
 8004274:	703b      	strb	r3, [r7, #0]
	sAlarm.AlarmTime.Minutes = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	707b      	strb	r3, [r7, #1]
	sAlarm.AlarmTime.Seconds = 0;
 800427a:	2300      	movs	r3, #0
 800427c:	70bb      	strb	r3, [r7, #2]
	sAlarm.Alarm = RTC_ALARM_A;
 800427e:	2300      	movs	r3, #0
 8004280:	607b      	str	r3, [r7, #4]
	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 8004282:	463b      	mov	r3, r7
 8004284:	2200      	movs	r2, #0
 8004286:	4619      	mov	r1, r3
 8004288:	4805      	ldr	r0, [pc, #20]	@ (80042a0 <MX_RTC_Init+0xc0>)
 800428a:	f003 ff0d 	bl	80080a8 <HAL_RTC_SetAlarm_IT>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <MX_RTC_Init+0xb8>
		Error_Handler();
 8004294:	f000 f9f2 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	20000d10 	.word	0x20000d10
 80042a4:	40002800 	.word	0x40002800

080042a8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80042ae:	f107 0308 	add.w	r3, r7, #8
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
 80042b6:	605a      	str	r2, [r3, #4]
 80042b8:	609a      	str	r2, [r3, #8]
 80042ba:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80042bc:	463b      	mov	r3, r7
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80042c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004344 <MX_TIM1_Init+0x9c>)
 80042c8:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72 - 1;
 80042ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042cc:	2247      	movs	r2, #71	@ 0x47
 80042ce:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535 - 1;
 80042d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042d8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80042dc:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042de:	4b18      	ldr	r3, [pc, #96]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80042e4:	4b16      	ldr	r3, [pc, #88]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042ea:	4b15      	ldr	r3, [pc, #84]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80042f0:	4813      	ldr	r0, [pc, #76]	@ (8004340 <MX_TIM1_Init+0x98>)
 80042f2:	f004 faa6 	bl	8008842 <HAL_TIM_Base_Init>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <MX_TIM1_Init+0x58>
		Error_Handler();
 80042fc:	f000 f9be 	bl	800467c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004304:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8004306:	f107 0308 	add.w	r3, r7, #8
 800430a:	4619      	mov	r1, r3
 800430c:	480c      	ldr	r0, [pc, #48]	@ (8004340 <MX_TIM1_Init+0x98>)
 800430e:	f004 fb31 	bl	8008974 <HAL_TIM_ConfigClockSource>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <MX_TIM1_Init+0x74>
		Error_Handler();
 8004318:	f000 f9b0 	bl	800467c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800431c:	2300      	movs	r3, #0
 800431e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004320:	2300      	movs	r3, #0
 8004322:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8004324:	463b      	mov	r3, r7
 8004326:	4619      	mov	r1, r3
 8004328:	4805      	ldr	r0, [pc, #20]	@ (8004340 <MX_TIM1_Init+0x98>)
 800432a:	f004 fcef 	bl	8008d0c <HAL_TIMEx_MasterConfigSynchronization>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8004334:	f000 f9a2 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8004338:	bf00      	nop
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20000d24 	.word	0x20000d24
 8004344:	40012c00 	.word	0x40012c00

08004348 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800434c:	4b11      	ldr	r3, [pc, #68]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 800434e:	4a12      	ldr	r2, [pc, #72]	@ (8004398 <MX_USART1_UART_Init+0x50>)
 8004350:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8004352:	4b10      	ldr	r3, [pc, #64]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 8004354:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004358:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800435a:	4b0e      	ldr	r3, [pc, #56]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004360:	4b0c      	ldr	r3, [pc, #48]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 8004362:	2200      	movs	r2, #0
 8004364:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8004366:	4b0b      	ldr	r3, [pc, #44]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 8004368:	2200      	movs	r2, #0
 800436a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800436c:	4b09      	ldr	r3, [pc, #36]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 800436e:	220c      	movs	r2, #12
 8004370:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004372:	4b08      	ldr	r3, [pc, #32]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 8004374:	2200      	movs	r2, #0
 8004376:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004378:	4b06      	ldr	r3, [pc, #24]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 800437a:	2200      	movs	r2, #0
 800437c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800437e:	4805      	ldr	r0, [pc, #20]	@ (8004394 <MX_USART1_UART_Init+0x4c>)
 8004380:	f004 fd22 	bl	8008dc8 <HAL_UART_Init>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800438a:	f000 f977 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800438e:	bf00      	nop
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000d6c 	.word	0x20000d6c
 8004398:	40013800 	.word	0x40013800

0800439c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80043a0:	4b11      	ldr	r3, [pc, #68]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043a2:	4a12      	ldr	r2, [pc, #72]	@ (80043ec <MX_USART2_UART_Init+0x50>)
 80043a4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80043a6:	4b10      	ldr	r3, [pc, #64]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80043ac:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043ae:	4b0e      	ldr	r3, [pc, #56]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80043b4:	4b0c      	ldr	r3, [pc, #48]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80043ba:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043bc:	2200      	movs	r2, #0
 80043be:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80043c0:	4b09      	ldr	r3, [pc, #36]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043c2:	220c      	movs	r2, #12
 80043c4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043c6:	4b08      	ldr	r3, [pc, #32]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80043d2:	4805      	ldr	r0, [pc, #20]	@ (80043e8 <MX_USART2_UART_Init+0x4c>)
 80043d4:	f004 fcf8 	bl	8008dc8 <HAL_UART_Init>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80043de:	f000 f94d 	bl	800467c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80043e2:	bf00      	nop
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20000db4 	.word	0x20000db4
 80043ec:	40004400 	.word	0x40004400

080043f0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80043f6:	f107 0310 	add.w	r3, r7, #16
 80043fa:	2200      	movs	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	605a      	str	r2, [r3, #4]
 8004400:	609a      	str	r2, [r3, #8]
 8004402:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004404:	4b55      	ldr	r3, [pc, #340]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	4a54      	ldr	r2, [pc, #336]	@ (800455c <MX_GPIO_Init+0x16c>)
 800440a:	f043 0310 	orr.w	r3, r3, #16
 800440e:	6193      	str	r3, [r2, #24]
 8004410:	4b52      	ldr	r3, [pc, #328]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f003 0310 	and.w	r3, r3, #16
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800441c:	4b4f      	ldr	r3, [pc, #316]	@ (800455c <MX_GPIO_Init+0x16c>)
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	4a4e      	ldr	r2, [pc, #312]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004422:	f043 0320 	orr.w	r3, r3, #32
 8004426:	6193      	str	r3, [r2, #24]
 8004428:	4b4c      	ldr	r3, [pc, #304]	@ (800455c <MX_GPIO_Init+0x16c>)
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004434:	4b49      	ldr	r3, [pc, #292]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	4a48      	ldr	r2, [pc, #288]	@ (800455c <MX_GPIO_Init+0x16c>)
 800443a:	f043 0304 	orr.w	r3, r3, #4
 800443e:	6193      	str	r3, [r2, #24]
 8004440:	4b46      	ldr	r3, [pc, #280]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	607b      	str	r3, [r7, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800444c:	4b43      	ldr	r3, [pc, #268]	@ (800455c <MX_GPIO_Init+0x16c>)
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	4a42      	ldr	r2, [pc, #264]	@ (800455c <MX_GPIO_Init+0x16c>)
 8004452:	f043 0308 	orr.w	r3, r3, #8
 8004456:	6193      	str	r3, [r2, #24]
 8004458:	4b40      	ldr	r3, [pc, #256]	@ (800455c <MX_GPIO_Init+0x16c>)
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	f003 0308 	and.w	r3, r3, #8
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LOCK_Pin | VALVE_Pin, GPIO_PIN_RESET);
 8004464:	2200      	movs	r2, #0
 8004466:	21c0      	movs	r1, #192	@ 0xc0
 8004468:	483d      	ldr	r0, [pc, #244]	@ (8004560 <MX_GPIO_Init+0x170>)
 800446a:	f001 fe0c 	bl	8006086 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin, GPIO_PIN_SET);
 800446e:	2201      	movs	r2, #1
 8004470:	2101      	movs	r1, #1
 8004472:	483c      	ldr	r0, [pc, #240]	@ (8004564 <MX_GPIO_Init+0x174>)
 8004474:	f001 fe07 	bl	8006086 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8004478:	2200      	movs	r2, #0
 800447a:	f24d 012a 	movw	r1, #53290	@ 0xd02a
 800447e:	4839      	ldr	r0, [pc, #228]	@ (8004564 <MX_GPIO_Init+0x174>)
 8004480:	f001 fe01 	bl	8006086 <HAL_GPIO_WritePin>
			DEVICE_Pin | LED_Pin | Door_IN1_Pin | Door_IN2_Pin | U_Trig_Pin
					| LC_SCK_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : LOCK_Pin VALVE_Pin */
	GPIO_InitStruct.Pin = LOCK_Pin | VALVE_Pin;
 8004484:	23c0      	movs	r3, #192	@ 0xc0
 8004486:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004488:	2301      	movs	r3, #1
 800448a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448c:	2300      	movs	r3, #0
 800448e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004490:	2302      	movs	r3, #2
 8004492:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004494:	f107 0310 	add.w	r3, r7, #16
 8004498:	4619      	mov	r1, r3
 800449a:	4831      	ldr	r0, [pc, #196]	@ (8004560 <MX_GPIO_Init+0x170>)
 800449c:	f001 fb9c 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DAEGUN_LOAD_Pin */
	GPIO_InitStruct.Pin = DAEGUN_LOAD_Pin;
 80044a0:	2301      	movs	r3, #1
 80044a2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80044a4:	2311      	movs	r3, #17
 80044a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044ac:	2302      	movs	r3, #2
 80044ae:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(DAEGUN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80044b0:	f107 0310 	add.w	r3, r7, #16
 80044b4:	4619      	mov	r1, r3
 80044b6:	482b      	ldr	r0, [pc, #172]	@ (8004564 <MX_GPIO_Init+0x174>)
 80044b8:	f001 fb8e 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DEVICE_Pin */
	GPIO_InitStruct.Pin = DEVICE_Pin;
 80044bc:	2302      	movs	r3, #2
 80044be:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80044c0:	2311      	movs	r3, #17
 80044c2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044c4:	2301      	movs	r3, #1
 80044c6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044c8:	2302      	movs	r3, #2
 80044ca:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(DEVICE_GPIO_Port, &GPIO_InitStruct);
 80044cc:	f107 0310 	add.w	r3, r7, #16
 80044d0:	4619      	mov	r1, r3
 80044d2:	4824      	ldr	r0, [pc, #144]	@ (8004564 <MX_GPIO_Init+0x174>)
 80044d4:	f001 fb80 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_Pin Door_IN1_Pin Door_IN2_Pin U_Trig_Pin
	 LC_SCK_Pin */
	GPIO_InitStruct.Pin = LED_Pin | Door_IN1_Pin | Door_IN2_Pin | U_Trig_Pin
 80044d8:	f24d 0328 	movw	r3, #53288	@ 0xd028
 80044dc:	613b      	str	r3, [r7, #16]
			| LC_SCK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80044de:	2301      	movs	r3, #1
 80044e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e6:	2302      	movs	r3, #2
 80044e8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044ea:	f107 0310 	add.w	r3, r7, #16
 80044ee:	4619      	mov	r1, r3
 80044f0:	481c      	ldr	r0, [pc, #112]	@ (8004564 <MX_GPIO_Init+0x174>)
 80044f2:	f001 fb71 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pin : EXTI_Wakeup_Pin */
	GPIO_InitStruct.Pin = EXTI_Wakeup_Pin;
 80044f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044fa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80044fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004568 <MX_GPIO_Init+0x178>)
 80044fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(EXTI_Wakeup_GPIO_Port, &GPIO_InitStruct);
 8004504:	f107 0310 	add.w	r3, r7, #16
 8004508:	4619      	mov	r1, r3
 800450a:	4815      	ldr	r0, [pc, #84]	@ (8004560 <MX_GPIO_Init+0x170>)
 800450c:	f001 fb64 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pin : U_Echo_Pin */
	GPIO_InitStruct.Pin = U_Echo_Pin;
 8004510:	2310      	movs	r3, #16
 8004512:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004518:	2302      	movs	r3, #2
 800451a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(U_Echo_GPIO_Port, &GPIO_InitStruct);
 800451c:	f107 0310 	add.w	r3, r7, #16
 8004520:	4619      	mov	r1, r3
 8004522:	4810      	ldr	r0, [pc, #64]	@ (8004564 <MX_GPIO_Init+0x174>)
 8004524:	f001 fb58 	bl	8005bd8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LC_Data1_Pin LC_Data2_Pin */
	GPIO_InitStruct.Pin = LC_Data1_Pin | LC_Data2_Pin;
 8004528:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800452c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004532:	2301      	movs	r3, #1
 8004534:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004536:	f107 0310 	add.w	r3, r7, #16
 800453a:	4619      	mov	r1, r3
 800453c:	4809      	ldr	r0, [pc, #36]	@ (8004564 <MX_GPIO_Init+0x174>)
 800453e:	f001 fb4b 	bl	8005bd8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004542:	2200      	movs	r2, #0
 8004544:	2100      	movs	r1, #0
 8004546:	2017      	movs	r0, #23
 8004548:	f001 fa5d 	bl	8005a06 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800454c:	2017      	movs	r0, #23
 800454e:	f001 fa76 	bl	8005a3e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8004552:	bf00      	nop
 8004554:	3720      	adds	r7, #32
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	40021000 	.word	0x40021000
 8004560:	40010800 	.word	0x40010800
 8004564:	40010c00 	.word	0x40010c00
 8004568:	10110000 	.word	0x10110000

0800456c <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	460b      	mov	r3, r1
 8004576:	807b      	strh	r3, [r7, #2]
	// LOG UART Handle
	if (huart->Instance == USART1) {
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a1b      	ldr	r2, [pc, #108]	@ (80045ec <HAL_UARTEx_RxEventCallback+0x80>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d115      	bne.n	80045ae <HAL_UARTEx_RxEventCallback+0x42>
		if (Size < UART_RX_BUFFER_SIZE) {
 8004582:	887b      	ldrh	r3, [r7, #2]
 8004584:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004588:	d204      	bcs.n	8004594 <HAL_UARTEx_RxEventCallback+0x28>
			LOG_buffer[Size] = '\0';   //    
 800458a:	887b      	ldrh	r3, [r7, #2]
 800458c:	4a18      	ldr	r2, [pc, #96]	@ (80045f0 <HAL_UARTEx_RxEventCallback+0x84>)
 800458e:	2100      	movs	r1, #0
 8004590:	54d1      	strb	r1, [r2, r3]
 8004592:	e003      	b.n	800459c <HAL_UARTEx_RxEventCallback+0x30>
		} else {
			LOG_buffer[UART_RX_BUFFER_SIZE - 1] = '\0';
 8004594:	4b16      	ldr	r3, [pc, #88]	@ (80045f0 <HAL_UARTEx_RxEventCallback+0x84>)
 8004596:	2200      	movs	r2, #0
 8004598:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
		}

		LOG_DataValid = true;
 800459c:	4b15      	ldr	r3, [pc, #84]	@ (80045f4 <HAL_UARTEx_RxEventCallback+0x88>)
 800459e:	2201      	movs	r2, #1
 80045a0:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 80045a2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80045a6:	4912      	ldr	r1, [pc, #72]	@ (80045f0 <HAL_UARTEx_RxEventCallback+0x84>)
 80045a8:	4813      	ldr	r0, [pc, #76]	@ (80045f8 <HAL_UARTEx_RxEventCallback+0x8c>)
 80045aa:	f004 fd7f 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
	}

	// SIMCom UART Handle
	if (huart->Instance == USART2) {
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a12      	ldr	r2, [pc, #72]	@ (80045fc <HAL_UARTEx_RxEventCallback+0x90>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d115      	bne.n	80045e4 <HAL_UARTEx_RxEventCallback+0x78>
		if (Size < UART_RX_BUFFER_SIZE) {
 80045b8:	887b      	ldrh	r3, [r7, #2]
 80045ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80045be:	d204      	bcs.n	80045ca <HAL_UARTEx_RxEventCallback+0x5e>
			SIM_buffer[Size] = '\0';
 80045c0:	887b      	ldrh	r3, [r7, #2]
 80045c2:	4a0f      	ldr	r2, [pc, #60]	@ (8004600 <HAL_UARTEx_RxEventCallback+0x94>)
 80045c4:	2100      	movs	r1, #0
 80045c6:	54d1      	strb	r1, [r2, r3]
 80045c8:	e003      	b.n	80045d2 <HAL_UARTEx_RxEventCallback+0x66>
		} else {
			SIM_buffer[UART_RX_BUFFER_SIZE - 1] = '\0';
 80045ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004600 <HAL_UARTEx_RxEventCallback+0x94>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
		}

		SIM_DataValid = true;
 80045d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004604 <HAL_UARTEx_RxEventCallback+0x98>)
 80045d4:	2201      	movs	r2, #1
 80045d6:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 80045d8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80045dc:	4908      	ldr	r1, [pc, #32]	@ (8004600 <HAL_UARTEx_RxEventCallback+0x94>)
 80045de:	480a      	ldr	r0, [pc, #40]	@ (8004608 <HAL_UARTEx_RxEventCallback+0x9c>)
 80045e0:	f004 fd64 	bl	80090ac <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 80045e4:	bf00      	nop
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40013800 	.word	0x40013800
 80045f0:	20000654 	.word	0x20000654
 80045f4:	20000a3c 	.word	0x20000a3c
 80045f8:	20000d6c 	.word	0x20000d6c
 80045fc:	40004400 	.word	0x40004400
 8004600:	20000440 	.word	0x20000440
 8004604:	20000248 	.word	0x20000248
 8004608:	20000db4 	.word	0x20000db4

0800460c <HAL_GPIO_EXTI_Callback>:
// {
// 	LOG_DataValid = true;
// 	memcpy(LOG_buffer, Buf, Len);
// }

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == GPIO_PIN_8) && flag_EXTI) {
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800461c:	d10a      	bne.n	8004634 <HAL_GPIO_EXTI_Callback+0x28>
 800461e:	4b08      	ldr	r3, [pc, #32]	@ (8004640 <HAL_GPIO_EXTI_Callback+0x34>)
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d005      	beq.n	8004634 <HAL_GPIO_EXTI_Callback+0x28>
		EXTI_Wakeup = true;      //   
 8004628:	4b06      	ldr	r3, [pc, #24]	@ (8004644 <HAL_GPIO_EXTI_Callback+0x38>)
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
		LOG_DataValid = true;    //    
 800462e:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004630:	2201      	movs	r2, #1
 8004632:	701a      	strb	r2, [r3, #0]
	}
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	bc80      	pop	{r7}
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	20000a3f 	.word	0x20000a3f
 8004644:	20000a3d 	.word	0x20000a3d
 8004648:	20000a3c 	.word	0x20000a3c

0800464c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	Alarm_Wakeup = true;         //    
 8004654:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <HAL_RTC_AlarmAEventCallback+0x28>)
 8004656:	2201      	movs	r2, #1
 8004658:	701a      	strb	r2, [r3, #0]
	LOG_DataValid = true;        //    
 800465a:	4b07      	ldr	r3, [pc, #28]	@ (8004678 <HAL_RTC_AlarmAEventCallback+0x2c>)
 800465c:	2201      	movs	r2, #1
 800465e:	701a      	strb	r2, [r3, #0]
	Set_RTC(0, 0, 0);
 8004660:	2200      	movs	r2, #0
 8004662:	2100      	movs	r1, #0
 8004664:	2000      	movs	r0, #0
 8004666:	f7fc ff27 	bl	80014b8 <Set_RTC>
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20000a3e 	.word	0x20000a3e
 8004678:	20000a3c 	.word	0x20000a3c

0800467c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004680:	b672      	cpsid	i
}
 8004682:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004684:	bf00      	nop
 8004686:	e7fd      	b.n	8004684 <Error_Handler+0x8>

08004688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <HAL_MspInit+0x5c>)
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	4a14      	ldr	r2, [pc, #80]	@ (80046e4 <HAL_MspInit+0x5c>)
 8004694:	f043 0301 	orr.w	r3, r3, #1
 8004698:	6193      	str	r3, [r2, #24]
 800469a:	4b12      	ldr	r3, [pc, #72]	@ (80046e4 <HAL_MspInit+0x5c>)
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	60bb      	str	r3, [r7, #8]
 80046a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a6:	4b0f      	ldr	r3, [pc, #60]	@ (80046e4 <HAL_MspInit+0x5c>)
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	4a0e      	ldr	r2, [pc, #56]	@ (80046e4 <HAL_MspInit+0x5c>)
 80046ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046b0:	61d3      	str	r3, [r2, #28]
 80046b2:	4b0c      	ldr	r3, [pc, #48]	@ (80046e4 <HAL_MspInit+0x5c>)
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	607b      	str	r3, [r7, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80046be:	4b0a      	ldr	r3, [pc, #40]	@ (80046e8 <HAL_MspInit+0x60>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80046ca:	60fb      	str	r3, [r7, #12]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	4a04      	ldr	r2, [pc, #16]	@ (80046e8 <HAL_MspInit+0x60>)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046da:	bf00      	nop
 80046dc:	3714      	adds	r7, #20
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr
 80046e4:	40021000 	.word	0x40021000
 80046e8:	40010000 	.word	0x40010000

080046ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	@ 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f4:	f107 0318 	add.w	r3, r7, #24
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	609a      	str	r2, [r3, #8]
 8004700:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a28      	ldr	r2, [pc, #160]	@ (80047a8 <HAL_ADC_MspInit+0xbc>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d122      	bne.n	8004752 <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800470c:	4b27      	ldr	r3, [pc, #156]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	4a26      	ldr	r2, [pc, #152]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004716:	6193      	str	r3, [r2, #24]
 8004718:	4b24      	ldr	r3, [pc, #144]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004720:	617b      	str	r3, [r7, #20]
 8004722:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004724:	4b21      	ldr	r3, [pc, #132]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	4a20      	ldr	r2, [pc, #128]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800472a:	f043 0304 	orr.w	r3, r3, #4
 800472e:	6193      	str	r3, [r2, #24]
 8004730:	4b1e      	ldr	r3, [pc, #120]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800473c:	2301      	movs	r3, #1
 800473e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004740:	2303      	movs	r3, #3
 8004742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004744:	f107 0318 	add.w	r3, r7, #24
 8004748:	4619      	mov	r1, r3
 800474a:	4819      	ldr	r0, [pc, #100]	@ (80047b0 <HAL_ADC_MspInit+0xc4>)
 800474c:	f001 fa44 	bl	8005bd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004750:	e026      	b.n	80047a0 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a17      	ldr	r2, [pc, #92]	@ (80047b4 <HAL_ADC_MspInit+0xc8>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d121      	bne.n	80047a0 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800475c:	4b13      	ldr	r3, [pc, #76]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	4a12      	ldr	r2, [pc, #72]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004766:	6193      	str	r3, [r2, #24]
 8004768:	4b10      	ldr	r3, [pc, #64]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004770:	60fb      	str	r3, [r7, #12]
 8004772:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004774:	4b0d      	ldr	r3, [pc, #52]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	4a0c      	ldr	r2, [pc, #48]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 800477a:	f043 0304 	orr.w	r3, r3, #4
 800477e:	6193      	str	r3, [r2, #24]
 8004780:	4b0a      	ldr	r3, [pc, #40]	@ (80047ac <HAL_ADC_MspInit+0xc0>)
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800478c:	2302      	movs	r3, #2
 800478e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004790:	2303      	movs	r3, #3
 8004792:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004794:	f107 0318 	add.w	r3, r7, #24
 8004798:	4619      	mov	r1, r3
 800479a:	4805      	ldr	r0, [pc, #20]	@ (80047b0 <HAL_ADC_MspInit+0xc4>)
 800479c:	f001 fa1c 	bl	8005bd8 <HAL_GPIO_Init>
}
 80047a0:	bf00      	nop
 80047a2:	3728      	adds	r7, #40	@ 0x28
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40012400 	.word	0x40012400
 80047ac:	40021000 	.word	0x40021000
 80047b0:	40010800 	.word	0x40010800
 80047b4:	40012800 	.word	0x40012800

080047b8 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a10      	ldr	r2, [pc, #64]	@ (8004808 <HAL_ADC_MspDeInit+0x50>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d10a      	bne.n	80047e0 <HAL_ADC_MspDeInit+0x28>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 80047ca:	4b10      	ldr	r3, [pc, #64]	@ (800480c <HAL_ADC_MspDeInit+0x54>)
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	4a0f      	ldr	r2, [pc, #60]	@ (800480c <HAL_ADC_MspDeInit+0x54>)
 80047d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047d4:	6193      	str	r3, [r2, #24]

    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 80047d6:	2101      	movs	r1, #1
 80047d8:	480d      	ldr	r0, [pc, #52]	@ (8004810 <HAL_ADC_MspDeInit+0x58>)
 80047da:	f001 fb81 	bl	8005ee0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC2_MspDeInit 1 */

    /* USER CODE END ADC2_MspDeInit 1 */
  }

}
 80047de:	e00e      	b.n	80047fe <HAL_ADC_MspDeInit+0x46>
  else if(hadc->Instance==ADC2)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004814 <HAL_ADC_MspDeInit+0x5c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d109      	bne.n	80047fe <HAL_ADC_MspDeInit+0x46>
    __HAL_RCC_ADC2_CLK_DISABLE();
 80047ea:	4b08      	ldr	r3, [pc, #32]	@ (800480c <HAL_ADC_MspDeInit+0x54>)
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	4a07      	ldr	r2, [pc, #28]	@ (800480c <HAL_ADC_MspDeInit+0x54>)
 80047f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047f4:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 80047f6:	2102      	movs	r1, #2
 80047f8:	4805      	ldr	r0, [pc, #20]	@ (8004810 <HAL_ADC_MspDeInit+0x58>)
 80047fa:	f001 fb71 	bl	8005ee0 <HAL_GPIO_DeInit>
}
 80047fe:	bf00      	nop
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	40012400 	.word	0x40012400
 800480c:	40021000 	.word	0x40021000
 8004810:	40010800 	.word	0x40010800
 8004814:	40012800 	.word	0x40012800

08004818 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b088      	sub	sp, #32
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004820:	f107 0310 	add.w	r3, r7, #16
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	605a      	str	r2, [r3, #4]
 800482a:	609a      	str	r2, [r3, #8]
 800482c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a15      	ldr	r2, [pc, #84]	@ (8004888 <HAL_I2C_MspInit+0x70>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d123      	bne.n	8004880 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004838:	4b14      	ldr	r3, [pc, #80]	@ (800488c <HAL_I2C_MspInit+0x74>)
 800483a:	699b      	ldr	r3, [r3, #24]
 800483c:	4a13      	ldr	r2, [pc, #76]	@ (800488c <HAL_I2C_MspInit+0x74>)
 800483e:	f043 0308 	orr.w	r3, r3, #8
 8004842:	6193      	str	r3, [r2, #24]
 8004844:	4b11      	ldr	r3, [pc, #68]	@ (800488c <HAL_I2C_MspInit+0x74>)
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004850:	23c0      	movs	r3, #192	@ 0xc0
 8004852:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004854:	2312      	movs	r3, #18
 8004856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004858:	2303      	movs	r3, #3
 800485a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800485c:	f107 0310 	add.w	r3, r7, #16
 8004860:	4619      	mov	r1, r3
 8004862:	480b      	ldr	r0, [pc, #44]	@ (8004890 <HAL_I2C_MspInit+0x78>)
 8004864:	f001 f9b8 	bl	8005bd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004868:	4b08      	ldr	r3, [pc, #32]	@ (800488c <HAL_I2C_MspInit+0x74>)
 800486a:	69db      	ldr	r3, [r3, #28]
 800486c:	4a07      	ldr	r2, [pc, #28]	@ (800488c <HAL_I2C_MspInit+0x74>)
 800486e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004872:	61d3      	str	r3, [r2, #28]
 8004874:	4b05      	ldr	r3, [pc, #20]	@ (800488c <HAL_I2C_MspInit+0x74>)
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800487c:	60bb      	str	r3, [r7, #8]
 800487e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004880:	bf00      	nop
 8004882:	3720      	adds	r7, #32
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40005400 	.word	0x40005400
 800488c:	40021000 	.word	0x40021000
 8004890:	40010c00 	.word	0x40010c00

08004894 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	@ (80048cc <HAL_I2C_MspDeInit+0x38>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d10d      	bne.n	80048c2 <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80048a6:	4b0a      	ldr	r3, [pc, #40]	@ (80048d0 <HAL_I2C_MspDeInit+0x3c>)
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	4a09      	ldr	r2, [pc, #36]	@ (80048d0 <HAL_I2C_MspDeInit+0x3c>)
 80048ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048b0:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80048b2:	2140      	movs	r1, #64	@ 0x40
 80048b4:	4807      	ldr	r0, [pc, #28]	@ (80048d4 <HAL_I2C_MspDeInit+0x40>)
 80048b6:	f001 fb13 	bl	8005ee0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80048ba:	2180      	movs	r1, #128	@ 0x80
 80048bc:	4805      	ldr	r0, [pc, #20]	@ (80048d4 <HAL_I2C_MspDeInit+0x40>)
 80048be:	f001 fb0f 	bl	8005ee0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40005400 	.word	0x40005400
 80048d0:	40021000 	.word	0x40021000
 80048d4:	40010c00 	.word	0x40010c00

080048d8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a13      	ldr	r2, [pc, #76]	@ (8004934 <HAL_RTC_MspInit+0x5c>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d120      	bne.n	800492c <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80048ea:	f002 fb71 	bl	8006fd0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80048ee:	4b12      	ldr	r3, [pc, #72]	@ (8004938 <HAL_RTC_MspInit+0x60>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	4a11      	ldr	r2, [pc, #68]	@ (8004938 <HAL_RTC_MspInit+0x60>)
 80048f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80048f8:	61d3      	str	r3, [r2, #28]
 80048fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004938 <HAL_RTC_MspInit+0x60>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004906:	4b0d      	ldr	r3, [pc, #52]	@ (800493c <HAL_RTC_MspInit+0x64>)
 8004908:	2201      	movs	r2, #1
 800490a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800490c:	2200      	movs	r2, #0
 800490e:	2100      	movs	r1, #0
 8004910:	2003      	movs	r0, #3
 8004912:	f001 f878 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004916:	2003      	movs	r0, #3
 8004918:	f001 f891 	bl	8005a3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800491c:	2200      	movs	r2, #0
 800491e:	2100      	movs	r1, #0
 8004920:	2029      	movs	r0, #41	@ 0x29
 8004922:	f001 f870 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8004926:	2029      	movs	r0, #41	@ 0x29
 8004928:	f001 f889 	bl	8005a3e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800492c:	bf00      	nop
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	40002800 	.word	0x40002800
 8004938:	40021000 	.word	0x40021000
 800493c:	4242043c 	.word	0x4242043c

08004940 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a09      	ldr	r2, [pc, #36]	@ (8004974 <HAL_TIM_Base_MspInit+0x34>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d10b      	bne.n	800496a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004952:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_TIM_Base_MspInit+0x38>)
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	4a08      	ldr	r2, [pc, #32]	@ (8004978 <HAL_TIM_Base_MspInit+0x38>)
 8004958:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800495c:	6193      	str	r3, [r2, #24]
 800495e:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <HAL_TIM_Base_MspInit+0x38>)
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr
 8004974:	40012c00 	.word	0x40012c00
 8004978:	40021000 	.word	0x40021000

0800497c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b08a      	sub	sp, #40	@ 0x28
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004984:	f107 0318 	add.w	r3, r7, #24
 8004988:	2200      	movs	r2, #0
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	605a      	str	r2, [r3, #4]
 800498e:	609a      	str	r2, [r3, #8]
 8004990:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a3f      	ldr	r2, [pc, #252]	@ (8004a94 <HAL_UART_MspInit+0x118>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d13a      	bne.n	8004a12 <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800499c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	4a3d      	ldr	r2, [pc, #244]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 80049a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049a6:	6193      	str	r3, [r2, #24]
 80049a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049b0:	617b      	str	r3, [r7, #20]
 80049b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049b4:	4b38      	ldr	r3, [pc, #224]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	4a37      	ldr	r2, [pc, #220]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 80049ba:	f043 0304 	orr.w	r3, r3, #4
 80049be:	6193      	str	r3, [r2, #24]
 80049c0:	4b35      	ldr	r3, [pc, #212]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	f003 0304 	and.w	r3, r3, #4
 80049c8:	613b      	str	r3, [r7, #16]
 80049ca:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80049cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d2:	2302      	movs	r3, #2
 80049d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049d6:	2303      	movs	r3, #3
 80049d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049da:	f107 0318 	add.w	r3, r7, #24
 80049de:	4619      	mov	r1, r3
 80049e0:	482e      	ldr	r0, [pc, #184]	@ (8004a9c <HAL_UART_MspInit+0x120>)
 80049e2:	f001 f8f9 	bl	8005bd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80049e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049ec:	2300      	movs	r3, #0
 80049ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f0:	2300      	movs	r3, #0
 80049f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049f4:	f107 0318 	add.w	r3, r7, #24
 80049f8:	4619      	mov	r1, r3
 80049fa:	4828      	ldr	r0, [pc, #160]	@ (8004a9c <HAL_UART_MspInit+0x120>)
 80049fc:	f001 f8ec 	bl	8005bd8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004a00:	2200      	movs	r2, #0
 8004a02:	2100      	movs	r1, #0
 8004a04:	2025      	movs	r0, #37	@ 0x25
 8004a06:	f000 fffe 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004a0a:	2025      	movs	r0, #37	@ 0x25
 8004a0c:	f001 f817 	bl	8005a3e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004a10:	e03c      	b.n	8004a8c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a22      	ldr	r2, [pc, #136]	@ (8004aa0 <HAL_UART_MspInit+0x124>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d137      	bne.n	8004a8c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	4a1d      	ldr	r2, [pc, #116]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a26:	61d3      	str	r3, [r2, #28]
 8004a28:	4b1b      	ldr	r3, [pc, #108]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a2a:	69db      	ldr	r3, [r3, #28]
 8004a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a34:	4b18      	ldr	r3, [pc, #96]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	4a17      	ldr	r2, [pc, #92]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a3a:	f043 0304 	orr.w	r3, r3, #4
 8004a3e:	6193      	str	r3, [r2, #24]
 8004a40:	4b15      	ldr	r3, [pc, #84]	@ (8004a98 <HAL_UART_MspInit+0x11c>)
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	f003 0304 	and.w	r3, r3, #4
 8004a48:	60bb      	str	r3, [r7, #8]
 8004a4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a4c:	2304      	movs	r3, #4
 8004a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a50:	2302      	movs	r3, #2
 8004a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a54:	2303      	movs	r3, #3
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a58:	f107 0318 	add.w	r3, r7, #24
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	480f      	ldr	r0, [pc, #60]	@ (8004a9c <HAL_UART_MspInit+0x120>)
 8004a60:	f001 f8ba 	bl	8005bd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004a64:	2308      	movs	r3, #8
 8004a66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a70:	f107 0318 	add.w	r3, r7, #24
 8004a74:	4619      	mov	r1, r3
 8004a76:	4809      	ldr	r0, [pc, #36]	@ (8004a9c <HAL_UART_MspInit+0x120>)
 8004a78:	f001 f8ae 	bl	8005bd8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2100      	movs	r1, #0
 8004a80:	2026      	movs	r0, #38	@ 0x26
 8004a82:	f000 ffc0 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a86:	2026      	movs	r0, #38	@ 0x26
 8004a88:	f000 ffd9 	bl	8005a3e <HAL_NVIC_EnableIRQ>
}
 8004a8c:	bf00      	nop
 8004a8e:	3728      	adds	r7, #40	@ 0x28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40013800 	.word	0x40013800
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	40010800 	.word	0x40010800
 8004aa0:	40004400 	.word	0x40004400

08004aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004aa8:	bf00      	nop
 8004aaa:	e7fd      	b.n	8004aa8 <NMI_Handler+0x4>

08004aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <HardFault_Handler+0x4>

08004ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ab8:	bf00      	nop
 8004aba:	e7fd      	b.n	8004ab8 <MemManage_Handler+0x4>

08004abc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <BusFault_Handler+0x4>

08004ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <UsageFault_Handler+0x4>

08004acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004adc:	bf00      	nop
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ae8:	bf00      	nop
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr

08004af0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004af4:	f000 f966 	bl	8004dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004af8:	bf00      	nop
 8004afa:	bd80      	pop	{r7, pc}

08004afc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8004b00:	4802      	ldr	r0, [pc, #8]	@ (8004b0c <RTC_IRQHandler+0x10>)
 8004b02:	f003 fe55 	bl	80087b0 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000d10 	.word	0x20000d10

08004b10 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_Wakeup_Pin);
 8004b14:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004b18:	f001 fae6 	bl	80060e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004b1c:	bf00      	nop
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004b24:	4802      	ldr	r0, [pc, #8]	@ (8004b30 <USART1_IRQHandler+0x10>)
 8004b26:	f004 fb1f 	bl	8009168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004b2a:	bf00      	nop
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	20000d6c 	.word	0x20000d6c

08004b34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b38:	4802      	ldr	r0, [pc, #8]	@ (8004b44 <USART2_IRQHandler+0x10>)
 8004b3a:	f004 fb15 	bl	8009168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b3e:	bf00      	nop
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000db4 	.word	0x20000db4

08004b48 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004b4c:	4802      	ldr	r0, [pc, #8]	@ (8004b58 <RTC_Alarm_IRQHandler+0x10>)
 8004b4e:	f003 fb63 	bl	8008218 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20000d10 	.word	0x20000d10

08004b5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  return 1;
 8004b60:	2301      	movs	r3, #1
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bc80      	pop	{r7}
 8004b68:	4770      	bx	lr

08004b6a <_kill>:

int _kill(int pid, int sig)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004b74:	f005 fed8 	bl	800a928 <__errno>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2216      	movs	r2, #22
 8004b7c:	601a      	str	r2, [r3, #0]
  return -1;
 8004b7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <_exit>:

void _exit (int status)
{
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b082      	sub	sp, #8
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004b92:	f04f 31ff 	mov.w	r1, #4294967295
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff ffe7 	bl	8004b6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8004b9c:	bf00      	nop
 8004b9e:	e7fd      	b.n	8004b9c <_exit+0x12>

08004ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bac:	2300      	movs	r3, #0
 8004bae:	617b      	str	r3, [r7, #20]
 8004bb0:	e00a      	b.n	8004bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004bb2:	f3af 8000 	nop.w
 8004bb6:	4601      	mov	r1, r0
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	60ba      	str	r2, [r7, #8]
 8004bbe:	b2ca      	uxtb	r2, r1
 8004bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	dbf0      	blt.n	8004bb2 <_read+0x12>
  }

  return len;
 8004bd0:	687b      	ldr	r3, [r7, #4]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3718      	adds	r7, #24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b086      	sub	sp, #24
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	60f8      	str	r0, [r7, #12]
 8004be2:	60b9      	str	r1, [r7, #8]
 8004be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
 8004bea:	e009      	b.n	8004c00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	60ba      	str	r2, [r7, #8]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	dbf1      	blt.n	8004bec <_write+0x12>
  }
  return len;
 8004c08:	687b      	ldr	r3, [r7, #4]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <_close>:

int _close(int file)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004c1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c38:	605a      	str	r2, [r3, #4]
  return 0;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bc80      	pop	{r7}
 8004c44:	4770      	bx	lr

08004c46 <_isatty>:

int _isatty(int file)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004c4e:	2301      	movs	r3, #1
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bc80      	pop	{r7}
 8004c58:	4770      	bx	lr

08004c5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	60f8      	str	r0, [r7, #12]
 8004c62:	60b9      	str	r1, [r7, #8]
 8004c64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bc80      	pop	{r7}
 8004c70:	4770      	bx	lr
	...

08004c74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c7c:	4a14      	ldr	r2, [pc, #80]	@ (8004cd0 <_sbrk+0x5c>)
 8004c7e:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <_sbrk+0x60>)
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c88:	4b13      	ldr	r3, [pc, #76]	@ (8004cd8 <_sbrk+0x64>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d102      	bne.n	8004c96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c90:	4b11      	ldr	r3, [pc, #68]	@ (8004cd8 <_sbrk+0x64>)
 8004c92:	4a12      	ldr	r2, [pc, #72]	@ (8004cdc <_sbrk+0x68>)
 8004c94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c96:	4b10      	ldr	r3, [pc, #64]	@ (8004cd8 <_sbrk+0x64>)
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d207      	bcs.n	8004cb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ca4:	f005 fe40 	bl	800a928 <__errno>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	220c      	movs	r2, #12
 8004cac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cae:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb2:	e009      	b.n	8004cc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cb4:	4b08      	ldr	r3, [pc, #32]	@ (8004cd8 <_sbrk+0x64>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cba:	4b07      	ldr	r3, [pc, #28]	@ (8004cd8 <_sbrk+0x64>)
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	4a05      	ldr	r2, [pc, #20]	@ (8004cd8 <_sbrk+0x64>)
 8004cc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	20005000 	.word	0x20005000
 8004cd4:	00000400 	.word	0x00000400
 8004cd8:	20000e08 	.word	0x20000e08
 8004cdc:	20000f60 	.word	0x20000f60

08004ce0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bc80      	pop	{r7}
 8004cea:	4770      	bx	lr

08004cec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004cec:	f7ff fff8 	bl	8004ce0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004cf0:	480b      	ldr	r0, [pc, #44]	@ (8004d20 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004cf2:	490c      	ldr	r1, [pc, #48]	@ (8004d24 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004cf4:	4a0c      	ldr	r2, [pc, #48]	@ (8004d28 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004cf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004cf8:	e002      	b.n	8004d00 <LoopCopyDataInit>

08004cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004cfe:	3304      	adds	r3, #4

08004d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d04:	d3f9      	bcc.n	8004cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d06:	4a09      	ldr	r2, [pc, #36]	@ (8004d2c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004d08:	4c09      	ldr	r4, [pc, #36]	@ (8004d30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d0c:	e001      	b.n	8004d12 <LoopFillZerobss>

08004d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d10:	3204      	adds	r2, #4

08004d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d14:	d3fb      	bcc.n	8004d0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d16:	f005 fe0d 	bl	800a934 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004d1a:	f7fd fa5d 	bl	80021d8 <main>
  bx lr
 8004d1e:	4770      	bx	lr
  ldr r0, =_sdata
 8004d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d24:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8004d28:	0800d92c 	.word	0x0800d92c
  ldr r2, =_sbss
 8004d2c:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8004d30:	20000f5c 	.word	0x20000f5c

08004d34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004d34:	e7fe      	b.n	8004d34 <ADC1_2_IRQHandler>
	...

08004d38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d3c:	4b08      	ldr	r3, [pc, #32]	@ (8004d60 <HAL_Init+0x28>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a07      	ldr	r2, [pc, #28]	@ (8004d60 <HAL_Init+0x28>)
 8004d42:	f043 0310 	orr.w	r3, r3, #16
 8004d46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d48:	2003      	movs	r0, #3
 8004d4a:	f000 fe51 	bl	80059f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d4e:	200f      	movs	r0, #15
 8004d50:	f000 f808 	bl	8004d64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d54:	f7ff fc98 	bl	8004688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	40022000 	.word	0x40022000

08004d64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d6c:	4b12      	ldr	r3, [pc, #72]	@ (8004db8 <HAL_InitTick+0x54>)
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	4b12      	ldr	r3, [pc, #72]	@ (8004dbc <HAL_InitTick+0x58>)
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	4619      	mov	r1, r3
 8004d76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fe69 	bl	8005a5a <HAL_SYSTICK_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e00e      	b.n	8004db0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b0f      	cmp	r3, #15
 8004d96:	d80a      	bhi.n	8004dae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d98:	2200      	movs	r2, #0
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004da0:	f000 fe31 	bl	8005a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004da4:	4a06      	ldr	r2, [pc, #24]	@ (8004dc0 <HAL_InitTick+0x5c>)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	e000      	b.n	8004db0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20000050 	.word	0x20000050
 8004dbc:	20000058 	.word	0x20000058
 8004dc0:	20000054 	.word	0x20000054

08004dc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004dc8:	4b05      	ldr	r3, [pc, #20]	@ (8004de0 <HAL_IncTick+0x1c>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	461a      	mov	r2, r3
 8004dce:	4b05      	ldr	r3, [pc, #20]	@ (8004de4 <HAL_IncTick+0x20>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	4a03      	ldr	r2, [pc, #12]	@ (8004de4 <HAL_IncTick+0x20>)
 8004dd6:	6013      	str	r3, [r2, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr
 8004de0:	20000058 	.word	0x20000058
 8004de4:	20000e0c 	.word	0x20000e0c

08004de8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
  return uwTick;
 8004dec:	4b02      	ldr	r3, [pc, #8]	@ (8004df8 <HAL_GetTick+0x10>)
 8004dee:	681b      	ldr	r3, [r3, #0]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr
 8004df8:	20000e0c 	.word	0x20000e0c

08004dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e04:	f7ff fff0 	bl	8004de8 <HAL_GetTick>
 8004e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e14:	d005      	beq.n	8004e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e16:	4b0a      	ldr	r3, [pc, #40]	@ (8004e40 <HAL_Delay+0x44>)
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4413      	add	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e22:	bf00      	nop
 8004e24:	f7ff ffe0 	bl	8004de8 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d8f7      	bhi.n	8004e24 <HAL_Delay+0x28>
  {
  }
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000058 	.word	0x20000058

08004e44 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004e48:	4b04      	ldr	r3, [pc, #16]	@ (8004e5c <HAL_SuspendTick+0x18>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a03      	ldr	r2, [pc, #12]	@ (8004e5c <HAL_SuspendTick+0x18>)
 8004e4e:	f023 0302 	bic.w	r3, r3, #2
 8004e52:	6013      	str	r3, [r2, #0]
}
 8004e54:	bf00      	nop
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr
 8004e5c:	e000e010 	.word	0xe000e010

08004e60 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004e64:	4b04      	ldr	r3, [pc, #16]	@ (8004e78 <HAL_ResumeTick+0x18>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a03      	ldr	r2, [pc, #12]	@ (8004e78 <HAL_ResumeTick+0x18>)
 8004e6a:	f043 0302 	orr.w	r3, r3, #2
 8004e6e:	6013      	str	r3, [r2, #0]
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bc80      	pop	{r7}
 8004e76:	4770      	bx	lr
 8004e78:	e000e010 	.word	0xe000e010

08004e7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e0be      	b.n	800501c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d109      	bne.n	8004ec0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff fc16 	bl	80046ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 fc87 	bl	80057d4 <ADC_ConversionStop_Disable>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ece:	f003 0310 	and.w	r3, r3, #16
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f040 8099 	bne.w	800500a <HAL_ADC_Init+0x18e>
 8004ed8:	7dfb      	ldrb	r3, [r7, #23]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	f040 8095 	bne.w	800500a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004ee8:	f023 0302 	bic.w	r3, r3, #2
 8004eec:	f043 0202 	orr.w	r2, r3, #2
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004efc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	7b1b      	ldrb	r3, [r3, #12]
 8004f02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004f04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f14:	d003      	beq.n	8004f1e <HAL_ADC_Init+0xa2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d102      	bne.n	8004f24 <HAL_ADC_Init+0xa8>
 8004f1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f22:	e000      	b.n	8004f26 <HAL_ADC_Init+0xaa>
 8004f24:	2300      	movs	r3, #0
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	7d1b      	ldrb	r3, [r3, #20]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d119      	bne.n	8004f68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	7b1b      	ldrb	r3, [r3, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d109      	bne.n	8004f50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	699b      	ldr	r3, [r3, #24]
 8004f40:	3b01      	subs	r3, #1
 8004f42:	035a      	lsls	r2, r3, #13
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	e00b      	b.n	8004f68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f54:	f043 0220 	orr.w	r2, r3, #32
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f60:	f043 0201 	orr.w	r2, r3, #1
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	4b28      	ldr	r3, [pc, #160]	@ (8005024 <HAL_ADC_Init+0x1a8>)
 8004f84:	4013      	ands	r3, r2
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	430b      	orrs	r3, r1
 8004f8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f98:	d003      	beq.n	8004fa2 <HAL_ADC_Init+0x126>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d104      	bne.n	8004fac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	051b      	lsls	r3, r3, #20
 8004faa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	4b18      	ldr	r3, [pc, #96]	@ (8005028 <HAL_ADC_Init+0x1ac>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d10b      	bne.n	8004fe8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fda:	f023 0303 	bic.w	r3, r3, #3
 8004fde:	f043 0201 	orr.w	r2, r3, #1
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004fe6:	e018      	b.n	800501a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fec:	f023 0312 	bic.w	r3, r3, #18
 8004ff0:	f043 0210 	orr.w	r2, r3, #16
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	f043 0201 	orr.w	r2, r3, #1
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005008:	e007      	b.n	800501a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500e:	f043 0210 	orr.w	r2, r3, #16
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800501a:	7dfb      	ldrb	r3, [r7, #23]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3718      	adds	r7, #24
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	ffe1f7fd 	.word	0xffe1f7fd
 8005028:	ff1f0efe 	.word	0xff1f0efe

0800502c <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005034:	2300      	movs	r3, #0
 8005036:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e0ad      	b.n	800519e <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005046:	f043 0202 	orr.w	r2, r3, #2
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fbc0 	bl	80057d4 <ADC_ConversionStop_Disable>
 8005054:	4603      	mov	r3, r0
 8005056:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 8005058:	7bfb      	ldrb	r3, [r7, #15]
 800505a:	2b00      	cmp	r3, #0
 800505c:	f040 809a 	bne.w	8005194 <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 021f 	mvn.w	r2, #31
 8005068:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6859      	ldr	r1, [r3, #4]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	4b4c      	ldr	r3, [pc, #304]	@ (80051a8 <HAL_ADC_DeInit+0x17c>)
 8005076:	400b      	ands	r3, r1
 8005078:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6899      	ldr	r1, [r3, #8]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	4b49      	ldr	r3, [pc, #292]	@ (80051ac <HAL_ADC_DeInit+0x180>)
 8005086:	400b      	ands	r3, r1
 8005088:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005098:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80050a8:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	6812      	ldr	r2, [r2, #0]
 80050b4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80050b8:	f023 030f 	bic.w	r3, r3, #15
 80050bc:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80050cc:	f023 030f 	bic.w	r3, r3, #15
 80050d0:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6812      	ldr	r2, [r2, #0]
 80050dc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80050e0:	f023 030f 	bic.w	r3, r3, #15
 80050e4:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6a1b      	ldr	r3, [r3, #32]
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6812      	ldr	r2, [r2, #0]
 80050f0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80050f4:	f023 030f 	bic.w	r3, r3, #15
 80050f8:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6812      	ldr	r2, [r2, #0]
 8005104:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005108:	f023 030f 	bic.w	r3, r3, #15
 800510c:	6253      	str	r3, [r2, #36]	@ 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6812      	ldr	r2, [r2, #0]
 8005118:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800511c:	f023 030f 	bic.w	r3, r3, #15
 8005120:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005130:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005140:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005150:	631a      	str	r2, [r3, #48]	@ 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005160:	635a      	str	r2, [r3, #52]	@ 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6812      	ldr	r2, [r2, #0]
 800516c:	0d9b      	lsrs	r3, r3, #22
 800516e:	059b      	lsls	r3, r3, #22
 8005170:	6393      	str	r3, [r2, #56]	@ 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	0d9b      	lsrs	r3, r3, #22
 800517e:	059b      	lsls	r3, r3, #22
 8005180:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7ff fb18 	bl	80047b8 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	629a      	str	r2, [r3, #40]	@ 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	ff3f0000 	.word	0xff3f0000
 80051ac:	ff0106f0 	.word	0xff0106f0

080051b0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_ADC_Start+0x1a>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e098      	b.n	80052fc <HAL_ADC_Start+0x14c>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 faa4 	bl	8005720 <ADC_Enable>
 80051d8:	4603      	mov	r3, r0
 80051da:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80051dc:	7bfb      	ldrb	r3, [r7, #15]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f040 8087 	bne.w	80052f2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ec:	f023 0301 	bic.w	r3, r3, #1
 80051f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a41      	ldr	r2, [pc, #260]	@ (8005304 <HAL_ADC_Start+0x154>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d105      	bne.n	800520e <HAL_ADC_Start+0x5e>
 8005202:	4b41      	ldr	r3, [pc, #260]	@ (8005308 <HAL_ADC_Start+0x158>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d115      	bne.n	800523a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005212:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005224:	2b00      	cmp	r3, #0
 8005226:	d026      	beq.n	8005276 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005230:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005238:	e01d      	b.n	8005276 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a2f      	ldr	r2, [pc, #188]	@ (8005308 <HAL_ADC_Start+0x158>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d004      	beq.n	800525a <HAL_ADC_Start+0xaa>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a2b      	ldr	r2, [pc, #172]	@ (8005304 <HAL_ADC_Start+0x154>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d10d      	bne.n	8005276 <HAL_ADC_Start+0xc6>
 800525a:	4b2b      	ldr	r3, [pc, #172]	@ (8005308 <HAL_ADC_Start+0x158>)
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005262:	2b00      	cmp	r3, #0
 8005264:	d007      	beq.n	8005276 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800526e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005286:	f023 0206 	bic.w	r2, r3, #6
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800528e:	e002      	b.n	8005296 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f06f 0202 	mvn.w	r2, #2
 80052a6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80052b2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80052b6:	d113      	bne.n	80052e0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052bc:	4a11      	ldr	r2, [pc, #68]	@ (8005304 <HAL_ADC_Start+0x154>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d105      	bne.n	80052ce <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80052c2:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <HAL_ADC_Start+0x158>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d108      	bne.n	80052e0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	689a      	ldr	r2, [r3, #8]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80052dc:	609a      	str	r2, [r3, #8]
 80052de:	e00c      	b.n	80052fa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80052ee:	609a      	str	r2, [r3, #8]
 80052f0:	e003      	b.n	80052fa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80052fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3710      	adds	r7, #16
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40012800 	.word	0x40012800
 8005308:	40012400 	.word	0x40012400

0800530c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800530c:	b590      	push	{r4, r7, lr}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005322:	f7ff fd61 	bl	8004de8 <HAL_GetTick>
 8005326:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00b      	beq.n	800534e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533a:	f043 0220 	orr.w	r2, r3, #32
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e0d3      	b.n	80054f6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005358:	2b00      	cmp	r3, #0
 800535a:	d131      	bne.n	80053c0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005362:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005366:	2b00      	cmp	r3, #0
 8005368:	d12a      	bne.n	80053c0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800536a:	e021      	b.n	80053b0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d01d      	beq.n	80053b0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d007      	beq.n	800538a <HAL_ADC_PollForConversion+0x7e>
 800537a:	f7ff fd35 	bl	8004de8 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	429a      	cmp	r2, r3
 8005388:	d212      	bcs.n	80053b0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0302 	and.w	r3, r3, #2
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539c:	f043 0204 	orr.w	r2, r3, #4
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e0a2      	b.n	80054f6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0d6      	beq.n	800536c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80053be:	e070      	b.n	80054a2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80053c0:	4b4f      	ldr	r3, [pc, #316]	@ (8005500 <HAL_ADC_PollForConversion+0x1f4>)
 80053c2:	681c      	ldr	r4, [r3, #0]
 80053c4:	2002      	movs	r0, #2
 80053c6:	f002 fb07 	bl	80079d8 <HAL_RCCEx_GetPeriphCLKFreq>
 80053ca:	4603      	mov	r3, r0
 80053cc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6919      	ldr	r1, [r3, #16]
 80053d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005504 <HAL_ADC_PollForConversion+0x1f8>)
 80053d8:	400b      	ands	r3, r1
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d118      	bne.n	8005410 <HAL_ADC_PollForConversion+0x104>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68d9      	ldr	r1, [r3, #12]
 80053e4:	4b48      	ldr	r3, [pc, #288]	@ (8005508 <HAL_ADC_PollForConversion+0x1fc>)
 80053e6:	400b      	ands	r3, r1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d111      	bne.n	8005410 <HAL_ADC_PollForConversion+0x104>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6919      	ldr	r1, [r3, #16]
 80053f2:	4b46      	ldr	r3, [pc, #280]	@ (800550c <HAL_ADC_PollForConversion+0x200>)
 80053f4:	400b      	ands	r3, r1
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d108      	bne.n	800540c <HAL_ADC_PollForConversion+0x100>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68d9      	ldr	r1, [r3, #12]
 8005400:	4b43      	ldr	r3, [pc, #268]	@ (8005510 <HAL_ADC_PollForConversion+0x204>)
 8005402:	400b      	ands	r3, r1
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_ADC_PollForConversion+0x100>
 8005408:	2314      	movs	r3, #20
 800540a:	e020      	b.n	800544e <HAL_ADC_PollForConversion+0x142>
 800540c:	2329      	movs	r3, #41	@ 0x29
 800540e:	e01e      	b.n	800544e <HAL_ADC_PollForConversion+0x142>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6919      	ldr	r1, [r3, #16]
 8005416:	4b3d      	ldr	r3, [pc, #244]	@ (800550c <HAL_ADC_PollForConversion+0x200>)
 8005418:	400b      	ands	r3, r1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d106      	bne.n	800542c <HAL_ADC_PollForConversion+0x120>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68d9      	ldr	r1, [r3, #12]
 8005424:	4b3a      	ldr	r3, [pc, #232]	@ (8005510 <HAL_ADC_PollForConversion+0x204>)
 8005426:	400b      	ands	r3, r1
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00d      	beq.n	8005448 <HAL_ADC_PollForConversion+0x13c>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6919      	ldr	r1, [r3, #16]
 8005432:	4b38      	ldr	r3, [pc, #224]	@ (8005514 <HAL_ADC_PollForConversion+0x208>)
 8005434:	400b      	ands	r3, r1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d108      	bne.n	800544c <HAL_ADC_PollForConversion+0x140>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68d9      	ldr	r1, [r3, #12]
 8005440:	4b34      	ldr	r3, [pc, #208]	@ (8005514 <HAL_ADC_PollForConversion+0x208>)
 8005442:	400b      	ands	r3, r1
 8005444:	2b00      	cmp	r3, #0
 8005446:	d101      	bne.n	800544c <HAL_ADC_PollForConversion+0x140>
 8005448:	2354      	movs	r3, #84	@ 0x54
 800544a:	e000      	b.n	800544e <HAL_ADC_PollForConversion+0x142>
 800544c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800544e:	fb02 f303 	mul.w	r3, r2, r3
 8005452:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005454:	e021      	b.n	800549a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545c:	d01a      	beq.n	8005494 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <HAL_ADC_PollForConversion+0x168>
 8005464:	f7ff fcc0 	bl	8004de8 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	683a      	ldr	r2, [r7, #0]
 8005470:	429a      	cmp	r2, r3
 8005472:	d20f      	bcs.n	8005494 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	429a      	cmp	r2, r3
 800547a:	d90b      	bls.n	8005494 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005480:	f043 0204 	orr.w	r2, r3, #4
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e030      	b.n	80054f6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	3301      	adds	r3, #1
 8005498:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d8d9      	bhi.n	8005456 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f06f 0212 	mvn.w	r2, #18
 80054aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80054c2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80054c6:	d115      	bne.n	80054f4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d111      	bne.n	80054f4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ec:	f043 0201 	orr.w	r2, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd90      	pop	{r4, r7, pc}
 80054fe:	bf00      	nop
 8005500:	20000050 	.word	0x20000050
 8005504:	24924924 	.word	0x24924924
 8005508:	00924924 	.word	0x00924924
 800550c:	12492492 	.word	0x12492492
 8005510:	00492492 	.word	0x00492492
 8005514:	00249249 	.word	0x00249249

08005518 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005548:	2b01      	cmp	r3, #1
 800554a:	d101      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x20>
 800554c:	2302      	movs	r3, #2
 800554e:	e0dc      	b.n	800570a <HAL_ADC_ConfigChannel+0x1da>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	2b06      	cmp	r3, #6
 800555e:	d81c      	bhi.n	800559a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4413      	add	r3, r2
 8005570:	3b05      	subs	r3, #5
 8005572:	221f      	movs	r2, #31
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	43db      	mvns	r3, r3
 800557a:	4019      	ands	r1, r3
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	4413      	add	r3, r2
 800558a:	3b05      	subs	r3, #5
 800558c:	fa00 f203 	lsl.w	r2, r0, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	635a      	str	r2, [r3, #52]	@ 0x34
 8005598:	e03c      	b.n	8005614 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b0c      	cmp	r3, #12
 80055a0:	d81c      	bhi.n	80055dc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	3b23      	subs	r3, #35	@ 0x23
 80055b4:	221f      	movs	r2, #31
 80055b6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ba:	43db      	mvns	r3, r3
 80055bc:	4019      	ands	r1, r3
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	6818      	ldr	r0, [r3, #0]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	4613      	mov	r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	4413      	add	r3, r2
 80055cc:	3b23      	subs	r3, #35	@ 0x23
 80055ce:	fa00 f203 	lsl.w	r2, r0, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80055da:	e01b      	b.n	8005614 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	3b41      	subs	r3, #65	@ 0x41
 80055ee:	221f      	movs	r2, #31
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	43db      	mvns	r3, r3
 80055f6:	4019      	ands	r1, r3
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	6818      	ldr	r0, [r3, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	3b41      	subs	r3, #65	@ 0x41
 8005608:	fa00 f203 	lsl.w	r2, r0, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	430a      	orrs	r2, r1
 8005612:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2b09      	cmp	r3, #9
 800561a:	d91c      	bls.n	8005656 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68d9      	ldr	r1, [r3, #12]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	4613      	mov	r3, r2
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	4413      	add	r3, r2
 800562c:	3b1e      	subs	r3, #30
 800562e:	2207      	movs	r2, #7
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	43db      	mvns	r3, r3
 8005636:	4019      	ands	r1, r3
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	6898      	ldr	r0, [r3, #8]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	005b      	lsls	r3, r3, #1
 8005644:	4413      	add	r3, r2
 8005646:	3b1e      	subs	r3, #30
 8005648:	fa00 f203 	lsl.w	r2, r0, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	60da      	str	r2, [r3, #12]
 8005654:	e019      	b.n	800568a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6919      	ldr	r1, [r3, #16]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	4613      	mov	r3, r2
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	4413      	add	r3, r2
 8005666:	2207      	movs	r2, #7
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	43db      	mvns	r3, r3
 800566e:	4019      	ands	r1, r3
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	6898      	ldr	r0, [r3, #8]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	4613      	mov	r3, r2
 800567a:	005b      	lsls	r3, r3, #1
 800567c:	4413      	add	r3, r2
 800567e:	fa00 f203 	lsl.w	r2, r0, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2b10      	cmp	r3, #16
 8005690:	d003      	beq.n	800569a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005696:	2b11      	cmp	r3, #17
 8005698:	d132      	bne.n	8005700 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a1d      	ldr	r2, [pc, #116]	@ (8005714 <HAL_ADC_ConfigChannel+0x1e4>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d125      	bne.n	80056f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d126      	bne.n	8005700 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80056c0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2b10      	cmp	r3, #16
 80056c8:	d11a      	bne.n	8005700 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056ca:	4b13      	ldr	r3, [pc, #76]	@ (8005718 <HAL_ADC_ConfigChannel+0x1e8>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a13      	ldr	r2, [pc, #76]	@ (800571c <HAL_ADC_ConfigChannel+0x1ec>)
 80056d0:	fba2 2303 	umull	r2, r3, r2, r3
 80056d4:	0c9a      	lsrs	r2, r3, #18
 80056d6:	4613      	mov	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	4413      	add	r3, r2
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056e0:	e002      	b.n	80056e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f9      	bne.n	80056e2 <HAL_ADC_ConfigChannel+0x1b2>
 80056ee:	e007      	b.n	8005700 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	f043 0220 	orr.w	r2, r3, #32
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005708:	7bfb      	ldrb	r3, [r7, #15]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr
 8005714:	40012400 	.word	0x40012400
 8005718:	20000050 	.word	0x20000050
 800571c:	431bde83 	.word	0x431bde83

08005720 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b01      	cmp	r3, #1
 800573c:	d040      	beq.n	80057c0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f042 0201 	orr.w	r2, r2, #1
 800574c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800574e:	4b1f      	ldr	r3, [pc, #124]	@ (80057cc <ADC_Enable+0xac>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a1f      	ldr	r2, [pc, #124]	@ (80057d0 <ADC_Enable+0xb0>)
 8005754:	fba2 2303 	umull	r2, r3, r2, r3
 8005758:	0c9b      	lsrs	r3, r3, #18
 800575a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800575c:	e002      	b.n	8005764 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	3b01      	subs	r3, #1
 8005762:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1f9      	bne.n	800575e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800576a:	f7ff fb3d 	bl	8004de8 <HAL_GetTick>
 800576e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005770:	e01f      	b.n	80057b2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005772:	f7ff fb39 	bl	8004de8 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d918      	bls.n	80057b2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d011      	beq.n	80057b2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005792:	f043 0210 	orr.w	r2, r3, #16
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579e:	f043 0201 	orr.w	r2, r3, #1
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e007      	b.n	80057c2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d1d8      	bne.n	8005772 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20000050 	.word	0x20000050
 80057d0:	431bde83 	.word	0x431bde83

080057d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057dc:	2300      	movs	r3, #0
 80057de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d12e      	bne.n	800584c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f022 0201 	bic.w	r2, r2, #1
 80057fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80057fe:	f7ff faf3 	bl	8004de8 <HAL_GetTick>
 8005802:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005804:	e01b      	b.n	800583e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005806:	f7ff faef 	bl	8004de8 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d914      	bls.n	800583e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b01      	cmp	r3, #1
 8005820:	d10d      	bne.n	800583e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005826:	f043 0210 	orr.w	r2, r3, #16
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	f043 0201 	orr.w	r2, r3, #1
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e007      	b.n	800584e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	2b01      	cmp	r3, #1
 800584a:	d0dc      	beq.n	8005806 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
	...

08005858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f003 0307 	and.w	r3, r3, #7
 8005866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005868:	4b0c      	ldr	r3, [pc, #48]	@ (800589c <__NVIC_SetPriorityGrouping+0x44>)
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005874:	4013      	ands	r3, r2
 8005876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005880:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005884:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800588a:	4a04      	ldr	r2, [pc, #16]	@ (800589c <__NVIC_SetPriorityGrouping+0x44>)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	60d3      	str	r3, [r2, #12]
}
 8005890:	bf00      	nop
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	bc80      	pop	{r7}
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	e000ed00 	.word	0xe000ed00

080058a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058a4:	4b04      	ldr	r3, [pc, #16]	@ (80058b8 <__NVIC_GetPriorityGrouping+0x18>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	0a1b      	lsrs	r3, r3, #8
 80058aa:	f003 0307 	and.w	r3, r3, #7
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bc80      	pop	{r7}
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	e000ed00 	.word	0xe000ed00

080058bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	4603      	mov	r3, r0
 80058c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	db0b      	blt.n	80058e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ce:	79fb      	ldrb	r3, [r7, #7]
 80058d0:	f003 021f 	and.w	r2, r3, #31
 80058d4:	4906      	ldr	r1, [pc, #24]	@ (80058f0 <__NVIC_EnableIRQ+0x34>)
 80058d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	2001      	movs	r0, #1
 80058de:	fa00 f202 	lsl.w	r2, r0, r2
 80058e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr
 80058f0:	e000e100 	.word	0xe000e100

080058f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	4603      	mov	r3, r0
 80058fc:	6039      	str	r1, [r7, #0]
 80058fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005904:	2b00      	cmp	r3, #0
 8005906:	db0a      	blt.n	800591e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	b2da      	uxtb	r2, r3
 800590c:	490c      	ldr	r1, [pc, #48]	@ (8005940 <__NVIC_SetPriority+0x4c>)
 800590e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005912:	0112      	lsls	r2, r2, #4
 8005914:	b2d2      	uxtb	r2, r2
 8005916:	440b      	add	r3, r1
 8005918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800591c:	e00a      	b.n	8005934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	b2da      	uxtb	r2, r3
 8005922:	4908      	ldr	r1, [pc, #32]	@ (8005944 <__NVIC_SetPriority+0x50>)
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	3b04      	subs	r3, #4
 800592c:	0112      	lsls	r2, r2, #4
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	440b      	add	r3, r1
 8005932:	761a      	strb	r2, [r3, #24]
}
 8005934:	bf00      	nop
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	bc80      	pop	{r7}
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	e000e100 	.word	0xe000e100
 8005944:	e000ed00 	.word	0xe000ed00

08005948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005948:	b480      	push	{r7}
 800594a:	b089      	sub	sp, #36	@ 0x24
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f003 0307 	and.w	r3, r3, #7
 800595a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	f1c3 0307 	rsb	r3, r3, #7
 8005962:	2b04      	cmp	r3, #4
 8005964:	bf28      	it	cs
 8005966:	2304      	movcs	r3, #4
 8005968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	3304      	adds	r3, #4
 800596e:	2b06      	cmp	r3, #6
 8005970:	d902      	bls.n	8005978 <NVIC_EncodePriority+0x30>
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	3b03      	subs	r3, #3
 8005976:	e000      	b.n	800597a <NVIC_EncodePriority+0x32>
 8005978:	2300      	movs	r3, #0
 800597a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800597c:	f04f 32ff 	mov.w	r2, #4294967295
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	fa02 f303 	lsl.w	r3, r2, r3
 8005986:	43da      	mvns	r2, r3
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	401a      	ands	r2, r3
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005990:	f04f 31ff 	mov.w	r1, #4294967295
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	fa01 f303 	lsl.w	r3, r1, r3
 800599a:	43d9      	mvns	r1, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059a0:	4313      	orrs	r3, r2
         );
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3724      	adds	r7, #36	@ 0x24
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr

080059ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059bc:	d301      	bcc.n	80059c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059be:	2301      	movs	r3, #1
 80059c0:	e00f      	b.n	80059e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c2:	4a0a      	ldr	r2, [pc, #40]	@ (80059ec <SysTick_Config+0x40>)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	3b01      	subs	r3, #1
 80059c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059ca:	210f      	movs	r1, #15
 80059cc:	f04f 30ff 	mov.w	r0, #4294967295
 80059d0:	f7ff ff90 	bl	80058f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059d4:	4b05      	ldr	r3, [pc, #20]	@ (80059ec <SysTick_Config+0x40>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059da:	4b04      	ldr	r3, [pc, #16]	@ (80059ec <SysTick_Config+0x40>)
 80059dc:	2207      	movs	r2, #7
 80059de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3708      	adds	r7, #8
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	e000e010 	.word	0xe000e010

080059f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff ff2d 	bl	8005858 <__NVIC_SetPriorityGrouping>
}
 80059fe:	bf00      	nop
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
 8005a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a18:	f7ff ff42 	bl	80058a0 <__NVIC_GetPriorityGrouping>
 8005a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	68b9      	ldr	r1, [r7, #8]
 8005a22:	6978      	ldr	r0, [r7, #20]
 8005a24:	f7ff ff90 	bl	8005948 <NVIC_EncodePriority>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a2e:	4611      	mov	r1, r2
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff ff5f 	bl	80058f4 <__NVIC_SetPriority>
}
 8005a36:	bf00      	nop
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b082      	sub	sp, #8
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	4603      	mov	r3, r0
 8005a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff ff35 	bl	80058bc <__NVIC_EnableIRQ>
}
 8005a52:	bf00      	nop
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b082      	sub	sp, #8
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff ffa2 	bl	80059ac <SysTick_Config>
 8005a68:	4603      	mov	r3, r0
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b085      	sub	sp, #20
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d008      	beq.n	8005a9c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2204      	movs	r2, #4
 8005a8e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e020      	b.n	8005ade <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 020e 	bic.w	r2, r2, #14
 8005aaa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 0201 	bic.w	r2, r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8005aca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d005      	beq.n	8005b0c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2204      	movs	r2, #4
 8005b04:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	73fb      	strb	r3, [r7, #15]
 8005b0a:	e051      	b.n	8005bb0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 020e 	bic.w	r2, r2, #14
 8005b1a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0201 	bic.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a22      	ldr	r2, [pc, #136]	@ (8005bbc <HAL_DMA_Abort_IT+0xd4>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d029      	beq.n	8005b8a <HAL_DMA_Abort_IT+0xa2>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a21      	ldr	r2, [pc, #132]	@ (8005bc0 <HAL_DMA_Abort_IT+0xd8>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d022      	beq.n	8005b86 <HAL_DMA_Abort_IT+0x9e>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a1f      	ldr	r2, [pc, #124]	@ (8005bc4 <HAL_DMA_Abort_IT+0xdc>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d01a      	beq.n	8005b80 <HAL_DMA_Abort_IT+0x98>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8005bc8 <HAL_DMA_Abort_IT+0xe0>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d012      	beq.n	8005b7a <HAL_DMA_Abort_IT+0x92>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a1c      	ldr	r2, [pc, #112]	@ (8005bcc <HAL_DMA_Abort_IT+0xe4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d00a      	beq.n	8005b74 <HAL_DMA_Abort_IT+0x8c>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd0 <HAL_DMA_Abort_IT+0xe8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d102      	bne.n	8005b6e <HAL_DMA_Abort_IT+0x86>
 8005b68:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005b6c:	e00e      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b72:	e00b      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b78:	e008      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b7e:	e005      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b84:	e002      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b86:	2310      	movs	r3, #16
 8005b88:	e000      	b.n	8005b8c <HAL_DMA_Abort_IT+0xa4>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	4a11      	ldr	r2, [pc, #68]	@ (8005bd4 <HAL_DMA_Abort_IT+0xec>)
 8005b8e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d003      	beq.n	8005bb0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	4798      	blx	r3
    } 
  }
  return status;
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40020008 	.word	0x40020008
 8005bc0:	4002001c 	.word	0x4002001c
 8005bc4:	40020030 	.word	0x40020030
 8005bc8:	40020044 	.word	0x40020044
 8005bcc:	40020058 	.word	0x40020058
 8005bd0:	4002006c 	.word	0x4002006c
 8005bd4:	40020000 	.word	0x40020000

08005bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b08b      	sub	sp, #44	@ 0x2c
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005be2:	2300      	movs	r3, #0
 8005be4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005be6:	2300      	movs	r3, #0
 8005be8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005bea:	e169      	b.n	8005ec0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005bec:	2201      	movs	r2, #1
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69fa      	ldr	r2, [r7, #28]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	f040 8158 	bne.w	8005eba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	4a9a      	ldr	r2, [pc, #616]	@ (8005e78 <HAL_GPIO_Init+0x2a0>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d05e      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
 8005c14:	4a98      	ldr	r2, [pc, #608]	@ (8005e78 <HAL_GPIO_Init+0x2a0>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d875      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c1a:	4a98      	ldr	r2, [pc, #608]	@ (8005e7c <HAL_GPIO_Init+0x2a4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d058      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
 8005c20:	4a96      	ldr	r2, [pc, #600]	@ (8005e7c <HAL_GPIO_Init+0x2a4>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d86f      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c26:	4a96      	ldr	r2, [pc, #600]	@ (8005e80 <HAL_GPIO_Init+0x2a8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d052      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
 8005c2c:	4a94      	ldr	r2, [pc, #592]	@ (8005e80 <HAL_GPIO_Init+0x2a8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d869      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c32:	4a94      	ldr	r2, [pc, #592]	@ (8005e84 <HAL_GPIO_Init+0x2ac>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d04c      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
 8005c38:	4a92      	ldr	r2, [pc, #584]	@ (8005e84 <HAL_GPIO_Init+0x2ac>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d863      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c3e:	4a92      	ldr	r2, [pc, #584]	@ (8005e88 <HAL_GPIO_Init+0x2b0>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d046      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
 8005c44:	4a90      	ldr	r2, [pc, #576]	@ (8005e88 <HAL_GPIO_Init+0x2b0>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d85d      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c4a:	2b12      	cmp	r3, #18
 8005c4c:	d82a      	bhi.n	8005ca4 <HAL_GPIO_Init+0xcc>
 8005c4e:	2b12      	cmp	r3, #18
 8005c50:	d859      	bhi.n	8005d06 <HAL_GPIO_Init+0x12e>
 8005c52:	a201      	add	r2, pc, #4	@ (adr r2, 8005c58 <HAL_GPIO_Init+0x80>)
 8005c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c58:	08005cd3 	.word	0x08005cd3
 8005c5c:	08005cad 	.word	0x08005cad
 8005c60:	08005cbf 	.word	0x08005cbf
 8005c64:	08005d01 	.word	0x08005d01
 8005c68:	08005d07 	.word	0x08005d07
 8005c6c:	08005d07 	.word	0x08005d07
 8005c70:	08005d07 	.word	0x08005d07
 8005c74:	08005d07 	.word	0x08005d07
 8005c78:	08005d07 	.word	0x08005d07
 8005c7c:	08005d07 	.word	0x08005d07
 8005c80:	08005d07 	.word	0x08005d07
 8005c84:	08005d07 	.word	0x08005d07
 8005c88:	08005d07 	.word	0x08005d07
 8005c8c:	08005d07 	.word	0x08005d07
 8005c90:	08005d07 	.word	0x08005d07
 8005c94:	08005d07 	.word	0x08005d07
 8005c98:	08005d07 	.word	0x08005d07
 8005c9c:	08005cb5 	.word	0x08005cb5
 8005ca0:	08005cc9 	.word	0x08005cc9
 8005ca4:	4a79      	ldr	r2, [pc, #484]	@ (8005e8c <HAL_GPIO_Init+0x2b4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d013      	beq.n	8005cd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005caa:	e02c      	b.n	8005d06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	623b      	str	r3, [r7, #32]
          break;
 8005cb2:	e029      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	623b      	str	r3, [r7, #32]
          break;
 8005cbc:	e024      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	3308      	adds	r3, #8
 8005cc4:	623b      	str	r3, [r7, #32]
          break;
 8005cc6:	e01f      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	330c      	adds	r3, #12
 8005cce:	623b      	str	r3, [r7, #32]
          break;
 8005cd0:	e01a      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005cda:	2304      	movs	r3, #4
 8005cdc:	623b      	str	r3, [r7, #32]
          break;
 8005cde:	e013      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d105      	bne.n	8005cf4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005ce8:	2308      	movs	r3, #8
 8005cea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	69fa      	ldr	r2, [r7, #28]
 8005cf0:	611a      	str	r2, [r3, #16]
          break;
 8005cf2:	e009      	b.n	8005d08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005cf4:	2308      	movs	r3, #8
 8005cf6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	69fa      	ldr	r2, [r7, #28]
 8005cfc:	615a      	str	r2, [r3, #20]
          break;
 8005cfe:	e003      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005d00:	2300      	movs	r3, #0
 8005d02:	623b      	str	r3, [r7, #32]
          break;
 8005d04:	e000      	b.n	8005d08 <HAL_GPIO_Init+0x130>
          break;
 8005d06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	2bff      	cmp	r3, #255	@ 0xff
 8005d0c:	d801      	bhi.n	8005d12 <HAL_GPIO_Init+0x13a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	e001      	b.n	8005d16 <HAL_GPIO_Init+0x13e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	3304      	adds	r3, #4
 8005d16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2bff      	cmp	r3, #255	@ 0xff
 8005d1c:	d802      	bhi.n	8005d24 <HAL_GPIO_Init+0x14c>
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	e002      	b.n	8005d2a <HAL_GPIO_Init+0x152>
 8005d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d26:	3b08      	subs	r3, #8
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	210f      	movs	r1, #15
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	fa01 f303 	lsl.w	r3, r1, r3
 8005d38:	43db      	mvns	r3, r3
 8005d3a:	401a      	ands	r2, r3
 8005d3c:	6a39      	ldr	r1, [r7, #32]
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	fa01 f303 	lsl.w	r3, r1, r3
 8005d44:	431a      	orrs	r2, r3
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 80b1 	beq.w	8005eba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005d58:	4b4d      	ldr	r3, [pc, #308]	@ (8005e90 <HAL_GPIO_Init+0x2b8>)
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	4a4c      	ldr	r2, [pc, #304]	@ (8005e90 <HAL_GPIO_Init+0x2b8>)
 8005d5e:	f043 0301 	orr.w	r3, r3, #1
 8005d62:	6193      	str	r3, [r2, #24]
 8005d64:	4b4a      	ldr	r3, [pc, #296]	@ (8005e90 <HAL_GPIO_Init+0x2b8>)
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005d70:	4a48      	ldr	r2, [pc, #288]	@ (8005e94 <HAL_GPIO_Init+0x2bc>)
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	089b      	lsrs	r3, r3, #2
 8005d76:	3302      	adds	r3, #2
 8005d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	220f      	movs	r2, #15
 8005d88:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8c:	43db      	mvns	r3, r3
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	4013      	ands	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a40      	ldr	r2, [pc, #256]	@ (8005e98 <HAL_GPIO_Init+0x2c0>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d013      	beq.n	8005dc4 <HAL_GPIO_Init+0x1ec>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8005e9c <HAL_GPIO_Init+0x2c4>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d00d      	beq.n	8005dc0 <HAL_GPIO_Init+0x1e8>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ea0 <HAL_GPIO_Init+0x2c8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d007      	beq.n	8005dbc <HAL_GPIO_Init+0x1e4>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a3d      	ldr	r2, [pc, #244]	@ (8005ea4 <HAL_GPIO_Init+0x2cc>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d101      	bne.n	8005db8 <HAL_GPIO_Init+0x1e0>
 8005db4:	2303      	movs	r3, #3
 8005db6:	e006      	b.n	8005dc6 <HAL_GPIO_Init+0x1ee>
 8005db8:	2304      	movs	r3, #4
 8005dba:	e004      	b.n	8005dc6 <HAL_GPIO_Init+0x1ee>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	e002      	b.n	8005dc6 <HAL_GPIO_Init+0x1ee>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e000      	b.n	8005dc6 <HAL_GPIO_Init+0x1ee>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc8:	f002 0203 	and.w	r2, r2, #3
 8005dcc:	0092      	lsls	r2, r2, #2
 8005dce:	4093      	lsls	r3, r2
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005dd6:	492f      	ldr	r1, [pc, #188]	@ (8005e94 <HAL_GPIO_Init+0x2bc>)
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	089b      	lsrs	r3, r3, #2
 8005ddc:	3302      	adds	r3, #2
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d006      	beq.n	8005dfe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005df0:	4b2d      	ldr	r3, [pc, #180]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	492c      	ldr	r1, [pc, #176]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005df6:	69bb      	ldr	r3, [r7, #24]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	608b      	str	r3, [r1, #8]
 8005dfc:	e006      	b.n	8005e0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e00:	689a      	ldr	r2, [r3, #8]
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	43db      	mvns	r3, r3
 8005e06:	4928      	ldr	r1, [pc, #160]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e08:	4013      	ands	r3, r2
 8005e0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d006      	beq.n	8005e26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005e18:	4b23      	ldr	r3, [pc, #140]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e1a:	68da      	ldr	r2, [r3, #12]
 8005e1c:	4922      	ldr	r1, [pc, #136]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60cb      	str	r3, [r1, #12]
 8005e24:	e006      	b.n	8005e34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005e26:	4b20      	ldr	r3, [pc, #128]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e28:	68da      	ldr	r2, [r3, #12]
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	43db      	mvns	r3, r3
 8005e2e:	491e      	ldr	r1, [pc, #120]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e30:	4013      	ands	r3, r2
 8005e32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d006      	beq.n	8005e4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005e40:	4b19      	ldr	r3, [pc, #100]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	4918      	ldr	r1, [pc, #96]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	604b      	str	r3, [r1, #4]
 8005e4c:	e006      	b.n	8005e5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005e4e:	4b16      	ldr	r3, [pc, #88]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	43db      	mvns	r3, r3
 8005e56:	4914      	ldr	r1, [pc, #80]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d021      	beq.n	8005eac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005e68:	4b0f      	ldr	r3, [pc, #60]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	490e      	ldr	r1, [pc, #56]	@ (8005ea8 <HAL_GPIO_Init+0x2d0>)
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	600b      	str	r3, [r1, #0]
 8005e74:	e021      	b.n	8005eba <HAL_GPIO_Init+0x2e2>
 8005e76:	bf00      	nop
 8005e78:	10320000 	.word	0x10320000
 8005e7c:	10310000 	.word	0x10310000
 8005e80:	10220000 	.word	0x10220000
 8005e84:	10210000 	.word	0x10210000
 8005e88:	10120000 	.word	0x10120000
 8005e8c:	10110000 	.word	0x10110000
 8005e90:	40021000 	.word	0x40021000
 8005e94:	40010000 	.word	0x40010000
 8005e98:	40010800 	.word	0x40010800
 8005e9c:	40010c00 	.word	0x40010c00
 8005ea0:	40011000 	.word	0x40011000
 8005ea4:	40011400 	.word	0x40011400
 8005ea8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005eac:	4b0b      	ldr	r3, [pc, #44]	@ (8005edc <HAL_GPIO_Init+0x304>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	4909      	ldr	r1, [pc, #36]	@ (8005edc <HAL_GPIO_Init+0x304>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f47f ae8e 	bne.w	8005bec <HAL_GPIO_Init+0x14>
  }
}
 8005ed0:	bf00      	nop
 8005ed2:	bf00      	nop
 8005ed4:	372c      	adds	r7, #44	@ 0x2c
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bc80      	pop	{r7}
 8005eda:	4770      	bx	lr
 8005edc:	40010400 	.word	0x40010400

08005ee0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b089      	sub	sp, #36	@ 0x24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8005eee:	e09a      	b.n	8006026 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	4013      	ands	r3, r2
 8005efc:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 808d 	beq.w	8006020 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8005f06:	4a4e      	ldr	r2, [pc, #312]	@ (8006040 <HAL_GPIO_DeInit+0x160>)
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	089b      	lsrs	r3, r3, #2
 8005f0c:	3302      	adds	r3, #2
 8005f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f12:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005f14:	69fb      	ldr	r3, [r7, #28]
 8005f16:	f003 0303 	and.w	r3, r3, #3
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	220f      	movs	r2, #15
 8005f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4013      	ands	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a46      	ldr	r2, [pc, #280]	@ (8006044 <HAL_GPIO_DeInit+0x164>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d013      	beq.n	8005f58 <HAL_GPIO_DeInit+0x78>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a45      	ldr	r2, [pc, #276]	@ (8006048 <HAL_GPIO_DeInit+0x168>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d00d      	beq.n	8005f54 <HAL_GPIO_DeInit+0x74>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a44      	ldr	r2, [pc, #272]	@ (800604c <HAL_GPIO_DeInit+0x16c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d007      	beq.n	8005f50 <HAL_GPIO_DeInit+0x70>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a43      	ldr	r2, [pc, #268]	@ (8006050 <HAL_GPIO_DeInit+0x170>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d101      	bne.n	8005f4c <HAL_GPIO_DeInit+0x6c>
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e006      	b.n	8005f5a <HAL_GPIO_DeInit+0x7a>
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	e004      	b.n	8005f5a <HAL_GPIO_DeInit+0x7a>
 8005f50:	2302      	movs	r3, #2
 8005f52:	e002      	b.n	8005f5a <HAL_GPIO_DeInit+0x7a>
 8005f54:	2301      	movs	r3, #1
 8005f56:	e000      	b.n	8005f5a <HAL_GPIO_DeInit+0x7a>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	f002 0203 	and.w	r2, r2, #3
 8005f60:	0092      	lsls	r2, r2, #2
 8005f62:	4093      	lsls	r3, r2
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d132      	bne.n	8005fd0 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005f6a:	4b3a      	ldr	r3, [pc, #232]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	43db      	mvns	r3, r3
 8005f72:	4938      	ldr	r1, [pc, #224]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f74:	4013      	ands	r3, r2
 8005f76:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005f78:	4b36      	ldr	r3, [pc, #216]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	4934      	ldr	r1, [pc, #208]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005f86:	4b33      	ldr	r3, [pc, #204]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	43db      	mvns	r3, r3
 8005f8e:	4931      	ldr	r1, [pc, #196]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005f94:	4b2f      	ldr	r3, [pc, #188]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	43db      	mvns	r3, r3
 8005f9c:	492d      	ldr	r1, [pc, #180]	@ (8006054 <HAL_GPIO_DeInit+0x174>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	f003 0303 	and.w	r3, r3, #3
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	220f      	movs	r2, #15
 8005fac:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8005fb2:	4a23      	ldr	r2, [pc, #140]	@ (8006040 <HAL_GPIO_DeInit+0x160>)
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	089b      	lsrs	r3, r3, #2
 8005fb8:	3302      	adds	r3, #2
 8005fba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	43da      	mvns	r2, r3
 8005fc2:	481f      	ldr	r0, [pc, #124]	@ (8006040 <HAL_GPIO_DeInit+0x160>)
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	089b      	lsrs	r3, r3, #2
 8005fc8:	400a      	ands	r2, r1
 8005fca:	3302      	adds	r3, #2
 8005fcc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	2bff      	cmp	r3, #255	@ 0xff
 8005fd4:	d801      	bhi.n	8005fda <HAL_GPIO_DeInit+0xfa>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	e001      	b.n	8005fde <HAL_GPIO_DeInit+0xfe>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	3304      	adds	r3, #4
 8005fde:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	2bff      	cmp	r3, #255	@ 0xff
 8005fe4:	d802      	bhi.n	8005fec <HAL_GPIO_DeInit+0x10c>
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	e002      	b.n	8005ff2 <HAL_GPIO_DeInit+0x112>
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	3b08      	subs	r3, #8
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	210f      	movs	r1, #15
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8006000:	43db      	mvns	r3, r3
 8006002:	401a      	ands	r2, r3
 8006004:	2104      	movs	r1, #4
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	fa01 f303 	lsl.w	r3, r1, r3
 800600c:	431a      	orrs	r2, r3
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	43db      	mvns	r3, r3
 800601a:	401a      	ands	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	3301      	adds	r3, #1
 8006024:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8006026:	683a      	ldr	r2, [r7, #0]
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	fa22 f303 	lsr.w	r3, r2, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	f47f af5e 	bne.w	8005ef0 <HAL_GPIO_DeInit+0x10>
  }
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	3724      	adds	r7, #36	@ 0x24
 800603a:	46bd      	mov	sp, r7
 800603c:	bc80      	pop	{r7}
 800603e:	4770      	bx	lr
 8006040:	40010000 	.word	0x40010000
 8006044:	40010800 	.word	0x40010800
 8006048:	40010c00 	.word	0x40010c00
 800604c:	40011000 	.word	0x40011000
 8006050:	40011400 	.word	0x40011400
 8006054:	40010400 	.word	0x40010400

08006058 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	887b      	ldrh	r3, [r7, #2]
 800606a:	4013      	ands	r3, r2
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006070:	2301      	movs	r3, #1
 8006072:	73fb      	strb	r3, [r7, #15]
 8006074:	e001      	b.n	800607a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006076:	2300      	movs	r3, #0
 8006078:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800607a:	7bfb      	ldrb	r3, [r7, #15]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	bc80      	pop	{r7}
 8006084:	4770      	bx	lr

08006086 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006086:	b480      	push	{r7}
 8006088:	b083      	sub	sp, #12
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
 800608e:	460b      	mov	r3, r1
 8006090:	807b      	strh	r3, [r7, #2]
 8006092:	4613      	mov	r3, r2
 8006094:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006096:	787b      	ldrb	r3, [r7, #1]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d003      	beq.n	80060a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800609c:	887a      	ldrh	r2, [r7, #2]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80060a2:	e003      	b.n	80060ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80060a4:	887b      	ldrh	r3, [r7, #2]
 80060a6:	041a      	lsls	r2, r3, #16
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	611a      	str	r2, [r3, #16]
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bc80      	pop	{r7}
 80060b4:	4770      	bx	lr

080060b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80060b6:	b480      	push	{r7}
 80060b8:	b085      	sub	sp, #20
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
 80060be:	460b      	mov	r3, r1
 80060c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80060c8:	887a      	ldrh	r2, [r7, #2]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	4013      	ands	r3, r2
 80060ce:	041a      	lsls	r2, r3, #16
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	43d9      	mvns	r1, r3
 80060d4:	887b      	ldrh	r3, [r7, #2]
 80060d6:	400b      	ands	r3, r1
 80060d8:	431a      	orrs	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	611a      	str	r2, [r3, #16]
}
 80060de:	bf00      	nop
 80060e0:	3714      	adds	r7, #20
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr

080060e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	4603      	mov	r3, r0
 80060f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80060f2:	4b08      	ldr	r3, [pc, #32]	@ (8006114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80060f4:	695a      	ldr	r2, [r3, #20]
 80060f6:	88fb      	ldrh	r3, [r7, #6]
 80060f8:	4013      	ands	r3, r2
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d006      	beq.n	800610c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80060fe:	4a05      	ldr	r2, [pc, #20]	@ (8006114 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006100:	88fb      	ldrh	r3, [r7, #6]
 8006102:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006104:	88fb      	ldrh	r3, [r7, #6]
 8006106:	4618      	mov	r0, r3
 8006108:	f7fe fa80 	bl	800460c <HAL_GPIO_EXTI_Callback>
  }
}
 800610c:	bf00      	nop
 800610e:	3708      	adds	r7, #8
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	40010400 	.word	0x40010400

08006118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e12b      	b.n	8006382 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d106      	bne.n	8006144 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f7fe fb6a 	bl	8004818 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2224      	movs	r2, #36	@ 0x24
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 0201 	bic.w	r2, r2, #1
 800615a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800616a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800617a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800617c:	f001 fb30 	bl	80077e0 <HAL_RCC_GetPCLK1Freq>
 8006180:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	4a81      	ldr	r2, [pc, #516]	@ (800638c <HAL_I2C_Init+0x274>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d807      	bhi.n	800619c <HAL_I2C_Init+0x84>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4a80      	ldr	r2, [pc, #512]	@ (8006390 <HAL_I2C_Init+0x278>)
 8006190:	4293      	cmp	r3, r2
 8006192:	bf94      	ite	ls
 8006194:	2301      	movls	r3, #1
 8006196:	2300      	movhi	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	e006      	b.n	80061aa <HAL_I2C_Init+0x92>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	4a7d      	ldr	r2, [pc, #500]	@ (8006394 <HAL_I2C_Init+0x27c>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	bf94      	ite	ls
 80061a4:	2301      	movls	r3, #1
 80061a6:	2300      	movhi	r3, #0
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e0e7      	b.n	8006382 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4a78      	ldr	r2, [pc, #480]	@ (8006398 <HAL_I2C_Init+0x280>)
 80061b6:	fba2 2303 	umull	r2, r3, r2, r3
 80061ba:	0c9b      	lsrs	r3, r3, #18
 80061bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	4a6a      	ldr	r2, [pc, #424]	@ (800638c <HAL_I2C_Init+0x274>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d802      	bhi.n	80061ec <HAL_I2C_Init+0xd4>
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	3301      	adds	r3, #1
 80061ea:	e009      	b.n	8006200 <HAL_I2C_Init+0xe8>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80061f2:	fb02 f303 	mul.w	r3, r2, r3
 80061f6:	4a69      	ldr	r2, [pc, #420]	@ (800639c <HAL_I2C_Init+0x284>)
 80061f8:	fba2 2303 	umull	r2, r3, r2, r3
 80061fc:	099b      	lsrs	r3, r3, #6
 80061fe:	3301      	adds	r3, #1
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	430b      	orrs	r3, r1
 8006206:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006212:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	495c      	ldr	r1, [pc, #368]	@ (800638c <HAL_I2C_Init+0x274>)
 800621c:	428b      	cmp	r3, r1
 800621e:	d819      	bhi.n	8006254 <HAL_I2C_Init+0x13c>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	1e59      	subs	r1, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	fbb1 f3f3 	udiv	r3, r1, r3
 800622e:	1c59      	adds	r1, r3, #1
 8006230:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006234:	400b      	ands	r3, r1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00a      	beq.n	8006250 <HAL_I2C_Init+0x138>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	1e59      	subs	r1, r3, #1
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	fbb1 f3f3 	udiv	r3, r1, r3
 8006248:	3301      	adds	r3, #1
 800624a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800624e:	e051      	b.n	80062f4 <HAL_I2C_Init+0x1dc>
 8006250:	2304      	movs	r3, #4
 8006252:	e04f      	b.n	80062f4 <HAL_I2C_Init+0x1dc>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d111      	bne.n	8006280 <HAL_I2C_Init+0x168>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	1e58      	subs	r0, r3, #1
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6859      	ldr	r1, [r3, #4]
 8006264:	460b      	mov	r3, r1
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	440b      	add	r3, r1
 800626a:	fbb0 f3f3 	udiv	r3, r0, r3
 800626e:	3301      	adds	r3, #1
 8006270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006274:	2b00      	cmp	r3, #0
 8006276:	bf0c      	ite	eq
 8006278:	2301      	moveq	r3, #1
 800627a:	2300      	movne	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	e012      	b.n	80062a6 <HAL_I2C_Init+0x18e>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	1e58      	subs	r0, r3, #1
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6859      	ldr	r1, [r3, #4]
 8006288:	460b      	mov	r3, r1
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	440b      	add	r3, r1
 800628e:	0099      	lsls	r1, r3, #2
 8006290:	440b      	add	r3, r1
 8006292:	fbb0 f3f3 	udiv	r3, r0, r3
 8006296:	3301      	adds	r3, #1
 8006298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800629c:	2b00      	cmp	r3, #0
 800629e:	bf0c      	ite	eq
 80062a0:	2301      	moveq	r3, #1
 80062a2:	2300      	movne	r3, #0
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <HAL_I2C_Init+0x196>
 80062aa:	2301      	movs	r3, #1
 80062ac:	e022      	b.n	80062f4 <HAL_I2C_Init+0x1dc>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10e      	bne.n	80062d4 <HAL_I2C_Init+0x1bc>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	1e58      	subs	r0, r3, #1
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6859      	ldr	r1, [r3, #4]
 80062be:	460b      	mov	r3, r1
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	440b      	add	r3, r1
 80062c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80062c8:	3301      	adds	r3, #1
 80062ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062d2:	e00f      	b.n	80062f4 <HAL_I2C_Init+0x1dc>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	1e58      	subs	r0, r3, #1
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6859      	ldr	r1, [r3, #4]
 80062dc:	460b      	mov	r3, r1
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	440b      	add	r3, r1
 80062e2:	0099      	lsls	r1, r3, #2
 80062e4:	440b      	add	r3, r1
 80062e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80062ea:	3301      	adds	r3, #1
 80062ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80062f4:	6879      	ldr	r1, [r7, #4]
 80062f6:	6809      	ldr	r1, [r1, #0]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69da      	ldr	r2, [r3, #28]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006322:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	6911      	ldr	r1, [r2, #16]
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	68d2      	ldr	r2, [r2, #12]
 800632e:	4311      	orrs	r1, r2
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	6812      	ldr	r2, [r2, #0]
 8006334:	430b      	orrs	r3, r1
 8006336:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	695a      	ldr	r2, [r3, #20]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	430a      	orrs	r2, r1
 8006352:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2220      	movs	r2, #32
 800636e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	000186a0 	.word	0x000186a0
 8006390:	001e847f 	.word	0x001e847f
 8006394:	003d08ff 	.word	0x003d08ff
 8006398:	431bde83 	.word	0x431bde83
 800639c:	10624dd3 	.word	0x10624dd3

080063a0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e021      	b.n	80063f6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2224      	movs	r2, #36	@ 0x24
 80063b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7fe fa62 	bl	8004894 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3708      	adds	r7, #8
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08c      	sub	sp, #48	@ 0x30
 8006404:	af02      	add	r7, sp, #8
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	607a      	str	r2, [r7, #4]
 800640a:	461a      	mov	r2, r3
 800640c:	460b      	mov	r3, r1
 800640e:	817b      	strh	r3, [r7, #10]
 8006410:	4613      	mov	r3, r2
 8006412:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006414:	2300      	movs	r3, #0
 8006416:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006418:	f7fe fce6 	bl	8004de8 <HAL_GetTick>
 800641c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b20      	cmp	r3, #32
 8006428:	f040 824b 	bne.w	80068c2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800642c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	2319      	movs	r3, #25
 8006432:	2201      	movs	r2, #1
 8006434:	497f      	ldr	r1, [pc, #508]	@ (8006634 <HAL_I2C_Master_Receive+0x234>)
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 fc4a 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006442:	2302      	movs	r3, #2
 8006444:	e23e      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_I2C_Master_Receive+0x54>
 8006450:	2302      	movs	r3, #2
 8006452:	e237      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b01      	cmp	r3, #1
 8006468:	d007      	beq.n	800647a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f042 0201 	orr.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006488:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2222      	movs	r2, #34	@ 0x22
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2210      	movs	r2, #16
 8006496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	893a      	ldrh	r2, [r7, #8]
 80064aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	4a5f      	ldr	r2, [pc, #380]	@ (8006638 <HAL_I2C_Master_Receive+0x238>)
 80064ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80064bc:	8979      	ldrh	r1, [r7, #10]
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 fb36 	bl	8006b34 <I2C_MasterRequestRead>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e1f8      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d113      	bne.n	8006502 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064da:	2300      	movs	r3, #0
 80064dc:	61fb      	str	r3, [r7, #28]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	61fb      	str	r3, [r7, #28]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064fe:	601a      	str	r2, [r3, #0]
 8006500:	e1cc      	b.n	800689c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006506:	2b01      	cmp	r3, #1
 8006508:	d11e      	bne.n	8006548 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006518:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800651a:	b672      	cpsid	i
}
 800651c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800651e:	2300      	movs	r3, #0
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	61bb      	str	r3, [r7, #24]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006542:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006544:	b662      	cpsie	i
}
 8006546:	e035      	b.n	80065b4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800654c:	2b02      	cmp	r3, #2
 800654e:	d11e      	bne.n	800658e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800655e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006560:	b672      	cpsid	i
}
 8006562:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006564:	2300      	movs	r3, #0
 8006566:	617b      	str	r3, [r7, #20]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006588:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800658a:	b662      	cpsie	i
}
 800658c:	e012      	b.n	80065b4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800659c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800659e:	2300      	movs	r3, #0
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80065b4:	e172      	b.n	800689c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ba:	2b03      	cmp	r3, #3
 80065bc:	f200 811f 	bhi.w	80067fe <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d123      	bne.n	8006610 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f000 fc99 	bl	8006f04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d001      	beq.n	80065dc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e173      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691a      	ldr	r2, [r3, #16]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e6:	b2d2      	uxtb	r2, r2
 80065e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065f8:	3b01      	subs	r3, #1
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006604:	b29b      	uxth	r3, r3
 8006606:	3b01      	subs	r3, #1
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800660e:	e145      	b.n	800689c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006614:	2b02      	cmp	r3, #2
 8006616:	d152      	bne.n	80066be <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661e:	2200      	movs	r2, #0
 8006620:	4906      	ldr	r1, [pc, #24]	@ (800663c <HAL_I2C_Master_Receive+0x23c>)
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f000 fb54 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d008      	beq.n	8006640 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e148      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
 8006632:	bf00      	nop
 8006634:	00100002 	.word	0x00100002
 8006638:	ffff0000 	.word	0xffff0000
 800663c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006640:	b672      	cpsid	i
}
 8006642:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	691a      	ldr	r2, [r3, #16]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665e:	b2d2      	uxtb	r2, r2
 8006660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006666:	1c5a      	adds	r2, r3, #1
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800667c:	b29b      	uxth	r3, r3
 800667e:	3b01      	subs	r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006686:	b662      	cpsie	i
}
 8006688:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006694:	b2d2      	uxtb	r2, r2
 8006696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066a6:	3b01      	subs	r3, #1
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80066bc:	e0ee      	b.n	800689c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c4:	2200      	movs	r2, #0
 80066c6:	4981      	ldr	r1, [pc, #516]	@ (80068cc <HAL_I2C_Master_Receive+0x4cc>)
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 fb01 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e0f5      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80066e8:	b672      	cpsid	i
}
 80066ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	691a      	ldr	r2, [r3, #16]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f6:	b2d2      	uxtb	r2, r2
 80066f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	1c5a      	adds	r2, r3, #1
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006708:	3b01      	subs	r3, #1
 800670a:	b29a      	uxth	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006714:	b29b      	uxth	r3, r3
 8006716:	3b01      	subs	r3, #1
 8006718:	b29a      	uxth	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800671e:	4b6c      	ldr	r3, [pc, #432]	@ (80068d0 <HAL_I2C_Master_Receive+0x4d0>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	08db      	lsrs	r3, r3, #3
 8006724:	4a6b      	ldr	r2, [pc, #428]	@ (80068d4 <HAL_I2C_Master_Receive+0x4d4>)
 8006726:	fba2 2303 	umull	r2, r3, r2, r3
 800672a:	0a1a      	lsrs	r2, r3, #8
 800672c:	4613      	mov	r3, r2
 800672e:	009b      	lsls	r3, r3, #2
 8006730:	4413      	add	r3, r2
 8006732:	00da      	lsls	r2, r3, #3
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	3b01      	subs	r3, #1
 800673c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d118      	bne.n	8006776 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2220      	movs	r2, #32
 800674e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675e:	f043 0220 	orr.w	r2, r3, #32
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006766:	b662      	cpsie	i
}
 8006768:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e0a6      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	2b04      	cmp	r3, #4
 8006782:	d1d9      	bne.n	8006738 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006792:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	691a      	ldr	r2, [r3, #16]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679e:	b2d2      	uxtb	r2, r2
 80067a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067b0:	3b01      	subs	r3, #1
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067bc:	b29b      	uxth	r3, r3
 80067be:	3b01      	subs	r3, #1
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80067c6:	b662      	cpsie	i
}
 80067c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	691a      	ldr	r2, [r3, #16]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d4:	b2d2      	uxtb	r2, r2
 80067d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067e6:	3b01      	subs	r3, #1
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	3b01      	subs	r3, #1
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80067fc:	e04e      	b.n	800689c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006800:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f000 fb7e 	bl	8006f04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e058      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	691a      	ldr	r2, [r3, #16]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800682e:	3b01      	subs	r3, #1
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800683a:	b29b      	uxth	r3, r3
 800683c:	3b01      	subs	r3, #1
 800683e:	b29a      	uxth	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	2b04      	cmp	r3, #4
 8006850:	d124      	bne.n	800689c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006856:	2b03      	cmp	r3, #3
 8006858:	d107      	bne.n	800686a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006868:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687c:	1c5a      	adds	r2, r3, #1
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006886:	3b01      	subs	r3, #1
 8006888:	b29a      	uxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f47f ae88 	bne.w	80065b6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80068be:	2300      	movs	r3, #0
 80068c0:	e000      	b.n	80068c4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80068c2:	2302      	movs	r3, #2
  }
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3728      	adds	r7, #40	@ 0x28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	00010004 	.word	0x00010004
 80068d0:	20000050 	.word	0x20000050
 80068d4:	14f8b589 	.word	0x14f8b589

080068d8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b08a      	sub	sp, #40	@ 0x28
 80068dc:	af02      	add	r7, sp, #8
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	607a      	str	r2, [r7, #4]
 80068e2:	603b      	str	r3, [r7, #0]
 80068e4:	460b      	mov	r3, r1
 80068e6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80068e8:	f7fe fa7e 	bl	8004de8 <HAL_GetTick>
 80068ec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80068ee:	2300      	movs	r3, #0
 80068f0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b20      	cmp	r3, #32
 80068fc:	f040 8111 	bne.w	8006b22 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	2319      	movs	r3, #25
 8006906:	2201      	movs	r2, #1
 8006908:	4988      	ldr	r1, [pc, #544]	@ (8006b2c <HAL_I2C_IsDeviceReady+0x254>)
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 f9e0 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006916:	2302      	movs	r3, #2
 8006918:	e104      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006920:	2b01      	cmp	r3, #1
 8006922:	d101      	bne.n	8006928 <HAL_I2C_IsDeviceReady+0x50>
 8006924:	2302      	movs	r3, #2
 8006926:	e0fd      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b01      	cmp	r3, #1
 800693c:	d007      	beq.n	800694e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f042 0201 	orr.w	r2, r2, #1
 800694c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800695c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2224      	movs	r2, #36	@ 0x24
 8006962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2200      	movs	r2, #0
 800696a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4a70      	ldr	r2, [pc, #448]	@ (8006b30 <HAL_I2C_IsDeviceReady+0x258>)
 8006970:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681a      	ldr	r2, [r3, #0]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006980:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2200      	movs	r2, #0
 800698a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800698e:	68f8      	ldr	r0, [r7, #12]
 8006990:	f000 f99e 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00d      	beq.n	80069b6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069a8:	d103      	bne.n	80069b2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069b0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e0b6      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069b6:	897b      	ldrh	r3, [r7, #10]
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	461a      	mov	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80069c4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80069c6:	f7fe fa0f 	bl	8004de8 <HAL_GetTick>
 80069ca:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	bf0c      	ite	eq
 80069da:	2301      	moveq	r3, #1
 80069dc:	2300      	movne	r3, #0
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069f0:	bf0c      	ite	eq
 80069f2:	2301      	moveq	r3, #1
 80069f4:	2300      	movne	r3, #0
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80069fa:	e025      	b.n	8006a48 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80069fc:	f7fe f9f4 	bl	8004de8 <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d302      	bcc.n	8006a12 <HAL_I2C_IsDeviceReady+0x13a>
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d103      	bne.n	8006a1a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	22a0      	movs	r2, #160	@ 0xa0
 8006a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	bf0c      	ite	eq
 8006a28:	2301      	moveq	r3, #1
 8006a2a:	2300      	movne	r3, #0
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a3e:	bf0c      	ite	eq
 8006a40:	2301      	moveq	r3, #1
 8006a42:	2300      	movne	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2ba0      	cmp	r3, #160	@ 0xa0
 8006a52:	d005      	beq.n	8006a60 <HAL_I2C_IsDeviceReady+0x188>
 8006a54:	7dfb      	ldrb	r3, [r7, #23]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d102      	bne.n	8006a60 <HAL_I2C_IsDeviceReady+0x188>
 8006a5a:	7dbb      	ldrb	r3, [r7, #22]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d0cd      	beq.n	80069fc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d129      	bne.n	8006aca <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a84:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a86:	2300      	movs	r3, #0
 8006a88:	613b      	str	r3, [r7, #16]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	613b      	str	r3, [r7, #16]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	699b      	ldr	r3, [r3, #24]
 8006a98:	613b      	str	r3, [r7, #16]
 8006a9a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	9300      	str	r3, [sp, #0]
 8006aa0:	2319      	movs	r3, #25
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	4921      	ldr	r1, [pc, #132]	@ (8006b2c <HAL_I2C_IsDeviceReady+0x254>)
 8006aa6:	68f8      	ldr	r0, [r7, #12]
 8006aa8:	f000 f912 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e036      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	e02c      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ad8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ae2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	9300      	str	r3, [sp, #0]
 8006ae8:	2319      	movs	r3, #25
 8006aea:	2201      	movs	r2, #1
 8006aec:	490f      	ldr	r1, [pc, #60]	@ (8006b2c <HAL_I2C_IsDeviceReady+0x254>)
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f000 f8ee 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e012      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	3301      	adds	r3, #1
 8006b02:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	f4ff af32 	bcc.w	8006972 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e000      	b.n	8006b24 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006b22:	2302      	movs	r3, #2
  }
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3720      	adds	r7, #32
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	00100002 	.word	0x00100002
 8006b30:	ffff0000 	.word	0xffff0000

08006b34 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af02      	add	r7, sp, #8
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	607a      	str	r2, [r7, #4]
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	460b      	mov	r3, r1
 8006b42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b48:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006b58:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	d006      	beq.n	8006b6e <I2C_MasterRequestRead+0x3a>
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d003      	beq.n	8006b6e <I2C_MasterRequestRead+0x3a>
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b6c:	d108      	bne.n	8006b80 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b7c:	601a      	str	r2, [r3, #0]
 8006b7e:	e00b      	b.n	8006b98 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b84:	2b11      	cmp	r3, #17
 8006b86:	d107      	bne.n	8006b98 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f000 f893 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00d      	beq.n	8006bcc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bbe:	d103      	bne.n	8006bc8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e079      	b.n	8006cc0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bd4:	d108      	bne.n	8006be8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006bd6:	897b      	ldrh	r3, [r7, #10]
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f043 0301 	orr.w	r3, r3, #1
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	611a      	str	r2, [r3, #16]
 8006be6:	e05f      	b.n	8006ca8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006be8:	897b      	ldrh	r3, [r7, #10]
 8006bea:	11db      	asrs	r3, r3, #7
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	f003 0306 	and.w	r3, r3, #6
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	f063 030f 	orn	r3, r3, #15
 8006bf8:	b2da      	uxtb	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	4930      	ldr	r1, [pc, #192]	@ (8006cc8 <I2C_MasterRequestRead+0x194>)
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 f8dc 	bl	8006dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e054      	b.n	8006cc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c16:	897b      	ldrh	r3, [r7, #10]
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	4929      	ldr	r1, [pc, #164]	@ (8006ccc <I2C_MasterRequestRead+0x198>)
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 f8cc 	bl	8006dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e044      	b.n	8006cc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c36:	2300      	movs	r3, #0
 8006c38:	613b      	str	r3, [r7, #16]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	613b      	str	r3, [r7, #16]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	613b      	str	r3, [r7, #16]
 8006c4a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c5a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f000 f831 	bl	8006cd0 <I2C_WaitOnFlagUntilTimeout>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00d      	beq.n	8006c90 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c82:	d103      	bne.n	8006c8c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c8a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e017      	b.n	8006cc0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006c90:	897b      	ldrh	r3, [r7, #10]
 8006c92:	11db      	asrs	r3, r3, #7
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	f003 0306 	and.w	r3, r3, #6
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	f063 030e 	orn	r3, r3, #14
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	4907      	ldr	r1, [pc, #28]	@ (8006ccc <I2C_MasterRequestRead+0x198>)
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 f888 	bl	8006dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d001      	beq.n	8006cbe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3718      	adds	r7, #24
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	00010008 	.word	0x00010008
 8006ccc:	00010002 	.word	0x00010002

08006cd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	603b      	str	r3, [r7, #0]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ce0:	e048      	b.n	8006d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce8:	d044      	beq.n	8006d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cea:	f7fe f87d 	bl	8004de8 <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	683a      	ldr	r2, [r7, #0]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d302      	bcc.n	8006d00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d139      	bne.n	8006d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	0c1b      	lsrs	r3, r3, #16
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d10d      	bne.n	8006d26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	695b      	ldr	r3, [r3, #20]
 8006d10:	43da      	mvns	r2, r3
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	4013      	ands	r3, r2
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	bf0c      	ite	eq
 8006d1c:	2301      	moveq	r3, #1
 8006d1e:	2300      	movne	r3, #0
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	461a      	mov	r2, r3
 8006d24:	e00c      	b.n	8006d40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	43da      	mvns	r2, r3
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	4013      	ands	r3, r2
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	bf0c      	ite	eq
 8006d38:	2301      	moveq	r3, #1
 8006d3a:	2300      	movne	r3, #0
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	461a      	mov	r2, r3
 8006d40:	79fb      	ldrb	r3, [r7, #7]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d116      	bne.n	8006d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2220      	movs	r2, #32
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d60:	f043 0220 	orr.w	r2, r3, #32
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e023      	b.n	8006dbc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	0c1b      	lsrs	r3, r3, #16
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d10d      	bne.n	8006d9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	43da      	mvns	r2, r3
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	4013      	ands	r3, r2
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	bf0c      	ite	eq
 8006d90:	2301      	moveq	r3, #1
 8006d92:	2300      	movne	r3, #0
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	461a      	mov	r2, r3
 8006d98:	e00c      	b.n	8006db4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	699b      	ldr	r3, [r3, #24]
 8006da0:	43da      	mvns	r2, r3
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	4013      	ands	r3, r2
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	bf0c      	ite	eq
 8006dac:	2301      	moveq	r3, #1
 8006dae:	2300      	movne	r3, #0
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	461a      	mov	r2, r3
 8006db4:	79fb      	ldrb	r3, [r7, #7]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d093      	beq.n	8006ce2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3710      	adds	r7, #16
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006dd2:	e071      	b.n	8006eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006de2:	d123      	bne.n	8006e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006df2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006dfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e18:	f043 0204 	orr.w	r2, r3, #4
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e067      	b.n	8006efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e32:	d041      	beq.n	8006eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e34:	f7fd ffd8 	bl	8004de8 <HAL_GetTick>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d302      	bcc.n	8006e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d136      	bne.n	8006eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	0c1b      	lsrs	r3, r3, #16
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d10c      	bne.n	8006e6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	43da      	mvns	r2, r3
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	4013      	ands	r3, r2
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	bf14      	ite	ne
 8006e66:	2301      	movne	r3, #1
 8006e68:	2300      	moveq	r3, #0
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	e00b      	b.n	8006e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	43da      	mvns	r2, r3
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	4013      	ands	r3, r2
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	bf14      	ite	ne
 8006e80:	2301      	movne	r3, #1
 8006e82:	2300      	moveq	r3, #0
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d016      	beq.n	8006eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	f043 0220 	orr.w	r2, r3, #32
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e021      	b.n	8006efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	0c1b      	lsrs	r3, r3, #16
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d10c      	bne.n	8006edc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	43da      	mvns	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	bf14      	ite	ne
 8006ed4:	2301      	movne	r3, #1
 8006ed6:	2300      	moveq	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	e00b      	b.n	8006ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	43da      	mvns	r2, r3
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	4013      	ands	r3, r2
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	bf14      	ite	ne
 8006eee:	2301      	movne	r3, #1
 8006ef0:	2300      	moveq	r3, #0
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f47f af6d 	bne.w	8006dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f10:	e049      	b.n	8006fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	f003 0310 	and.w	r3, r3, #16
 8006f1c:	2b10      	cmp	r3, #16
 8006f1e:	d119      	bne.n	8006f54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f06f 0210 	mvn.w	r2, #16
 8006f28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e030      	b.n	8006fb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f54:	f7fd ff48 	bl	8004de8 <HAL_GetTick>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	1ad3      	subs	r3, r2, r3
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d302      	bcc.n	8006f6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d11d      	bne.n	8006fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	695b      	ldr	r3, [r3, #20]
 8006f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f74:	2b40      	cmp	r3, #64	@ 0x40
 8006f76:	d016      	beq.n	8006fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2220      	movs	r2, #32
 8006f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f92:	f043 0220 	orr.w	r2, r3, #32
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e007      	b.n	8006fb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	695b      	ldr	r3, [r3, #20]
 8006fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb0:	2b40      	cmp	r3, #64	@ 0x40
 8006fb2:	d1ae      	bne.n	8006f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8006fc2:	bf20      	wfe
  __asm volatile( "nop" );
 8006fc4:	bf00      	nop
}
 8006fc6:	bf00      	nop
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bc80      	pop	{r7}
 8006fcc:	4770      	bx	lr
	...

08006fd0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006fd4:	4b03      	ldr	r3, [pc, #12]	@ (8006fe4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	601a      	str	r2, [r3, #0]
}
 8006fda:	bf00      	nop
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bc80      	pop	{r7}
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	420e0020 	.word	0x420e0020

08006fe8 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8006ff4:	4b13      	ldr	r3, [pc, #76]	@ (8007044 <HAL_PWR_EnterSTOPMode+0x5c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a12      	ldr	r2, [pc, #72]	@ (8007044 <HAL_PWR_EnterSTOPMode+0x5c>)
 8006ffa:	f023 0302 	bic.w	r3, r3, #2
 8006ffe:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8007000:	4b10      	ldr	r3, [pc, #64]	@ (8007044 <HAL_PWR_EnterSTOPMode+0x5c>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f023 0201 	bic.w	r2, r3, #1
 8007008:	490e      	ldr	r1, [pc, #56]	@ (8007044 <HAL_PWR_EnterSTOPMode+0x5c>)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4313      	orrs	r3, r2
 800700e:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007010:	4b0d      	ldr	r3, [pc, #52]	@ (8007048 <HAL_PWR_EnterSTOPMode+0x60>)
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	4a0c      	ldr	r2, [pc, #48]	@ (8007048 <HAL_PWR_EnterSTOPMode+0x60>)
 8007016:	f043 0304 	orr.w	r3, r3, #4
 800701a:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800701c:	78fb      	ldrb	r3, [r7, #3]
 800701e:	2b01      	cmp	r3, #1
 8007020:	d101      	bne.n	8007026 <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007022:	bf30      	wfi
 8007024:	e004      	b.n	8007030 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8007026:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 8007028:	f7ff ffc9 	bl	8006fbe <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 800702c:	f7ff ffc7 	bl	8006fbe <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007030:	4b05      	ldr	r3, [pc, #20]	@ (8007048 <HAL_PWR_EnterSTOPMode+0x60>)
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	4a04      	ldr	r2, [pc, #16]	@ (8007048 <HAL_PWR_EnterSTOPMode+0x60>)
 8007036:	f023 0304 	bic.w	r3, r3, #4
 800703a:	6113      	str	r3, [r2, #16]
}
 800703c:	bf00      	nop
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	40007000 	.word	0x40007000
 8007048:	e000ed00 	.word	0xe000ed00

0800704c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e272      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	f000 8087 	beq.w	800717a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800706c:	4b92      	ldr	r3, [pc, #584]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	f003 030c 	and.w	r3, r3, #12
 8007074:	2b04      	cmp	r3, #4
 8007076:	d00c      	beq.n	8007092 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007078:	4b8f      	ldr	r3, [pc, #572]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f003 030c 	and.w	r3, r3, #12
 8007080:	2b08      	cmp	r3, #8
 8007082:	d112      	bne.n	80070aa <HAL_RCC_OscConfig+0x5e>
 8007084:	4b8c      	ldr	r3, [pc, #560]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800708c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007090:	d10b      	bne.n	80070aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007092:	4b89      	ldr	r3, [pc, #548]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d06c      	beq.n	8007178 <HAL_RCC_OscConfig+0x12c>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d168      	bne.n	8007178 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e24c      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b2:	d106      	bne.n	80070c2 <HAL_RCC_OscConfig+0x76>
 80070b4:	4b80      	ldr	r3, [pc, #512]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a7f      	ldr	r2, [pc, #508]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070be:	6013      	str	r3, [r2, #0]
 80070c0:	e02e      	b.n	8007120 <HAL_RCC_OscConfig+0xd4>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10c      	bne.n	80070e4 <HAL_RCC_OscConfig+0x98>
 80070ca:	4b7b      	ldr	r3, [pc, #492]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a7a      	ldr	r2, [pc, #488]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	4b78      	ldr	r3, [pc, #480]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a77      	ldr	r2, [pc, #476]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	e01d      	b.n	8007120 <HAL_RCC_OscConfig+0xd4>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070ec:	d10c      	bne.n	8007108 <HAL_RCC_OscConfig+0xbc>
 80070ee:	4b72      	ldr	r3, [pc, #456]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a71      	ldr	r2, [pc, #452]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	4b6f      	ldr	r3, [pc, #444]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a6e      	ldr	r2, [pc, #440]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	e00b      	b.n	8007120 <HAL_RCC_OscConfig+0xd4>
 8007108:	4b6b      	ldr	r3, [pc, #428]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a6a      	ldr	r2, [pc, #424]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800710e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007112:	6013      	str	r3, [r2, #0]
 8007114:	4b68      	ldr	r3, [pc, #416]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a67      	ldr	r2, [pc, #412]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800711a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800711e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d013      	beq.n	8007150 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007128:	f7fd fe5e 	bl	8004de8 <HAL_GetTick>
 800712c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800712e:	e008      	b.n	8007142 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007130:	f7fd fe5a 	bl	8004de8 <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	2b64      	cmp	r3, #100	@ 0x64
 800713c:	d901      	bls.n	8007142 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e200      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007142:	4b5d      	ldr	r3, [pc, #372]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0f0      	beq.n	8007130 <HAL_RCC_OscConfig+0xe4>
 800714e:	e014      	b.n	800717a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007150:	f7fd fe4a 	bl	8004de8 <HAL_GetTick>
 8007154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007156:	e008      	b.n	800716a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007158:	f7fd fe46 	bl	8004de8 <HAL_GetTick>
 800715c:	4602      	mov	r2, r0
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	2b64      	cmp	r3, #100	@ 0x64
 8007164:	d901      	bls.n	800716a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e1ec      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800716a:	4b53      	ldr	r3, [pc, #332]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1f0      	bne.n	8007158 <HAL_RCC_OscConfig+0x10c>
 8007176:	e000      	b.n	800717a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d063      	beq.n	800724e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007186:	4b4c      	ldr	r3, [pc, #304]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f003 030c 	and.w	r3, r3, #12
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00b      	beq.n	80071aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007192:	4b49      	ldr	r3, [pc, #292]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f003 030c 	and.w	r3, r3, #12
 800719a:	2b08      	cmp	r3, #8
 800719c:	d11c      	bne.n	80071d8 <HAL_RCC_OscConfig+0x18c>
 800719e:	4b46      	ldr	r3, [pc, #280]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d116      	bne.n	80071d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071aa:	4b43      	ldr	r3, [pc, #268]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d005      	beq.n	80071c2 <HAL_RCC_OscConfig+0x176>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d001      	beq.n	80071c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e1c0      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071c2:	4b3d      	ldr	r3, [pc, #244]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	00db      	lsls	r3, r3, #3
 80071d0:	4939      	ldr	r1, [pc, #228]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 80071d2:	4313      	orrs	r3, r2
 80071d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071d6:	e03a      	b.n	800724e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	691b      	ldr	r3, [r3, #16]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d020      	beq.n	8007222 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071e0:	4b36      	ldr	r3, [pc, #216]	@ (80072bc <HAL_RCC_OscConfig+0x270>)
 80071e2:	2201      	movs	r2, #1
 80071e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071e6:	f7fd fdff 	bl	8004de8 <HAL_GetTick>
 80071ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071ec:	e008      	b.n	8007200 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ee:	f7fd fdfb 	bl	8004de8 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d901      	bls.n	8007200 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e1a1      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007200:	4b2d      	ldr	r3, [pc, #180]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0f0      	beq.n	80071ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800720c:	4b2a      	ldr	r3, [pc, #168]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	4927      	ldr	r1, [pc, #156]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 800721c:	4313      	orrs	r3, r2
 800721e:	600b      	str	r3, [r1, #0]
 8007220:	e015      	b.n	800724e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007222:	4b26      	ldr	r3, [pc, #152]	@ (80072bc <HAL_RCC_OscConfig+0x270>)
 8007224:	2200      	movs	r2, #0
 8007226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007228:	f7fd fdde 	bl	8004de8 <HAL_GetTick>
 800722c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800722e:	e008      	b.n	8007242 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007230:	f7fd fdda 	bl	8004de8 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	2b02      	cmp	r3, #2
 800723c:	d901      	bls.n	8007242 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e180      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007242:	4b1d      	ldr	r3, [pc, #116]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1f0      	bne.n	8007230 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0308 	and.w	r3, r3, #8
 8007256:	2b00      	cmp	r3, #0
 8007258:	d03a      	beq.n	80072d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d019      	beq.n	8007296 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007262:	4b17      	ldr	r3, [pc, #92]	@ (80072c0 <HAL_RCC_OscConfig+0x274>)
 8007264:	2201      	movs	r2, #1
 8007266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007268:	f7fd fdbe 	bl	8004de8 <HAL_GetTick>
 800726c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800726e:	e008      	b.n	8007282 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007270:	f7fd fdba 	bl	8004de8 <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	2b02      	cmp	r3, #2
 800727c:	d901      	bls.n	8007282 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e160      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <HAL_RCC_OscConfig+0x26c>)
 8007284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0f0      	beq.n	8007270 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800728e:	2001      	movs	r0, #1
 8007290:	f000 face 	bl	8007830 <RCC_Delay>
 8007294:	e01c      	b.n	80072d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007296:	4b0a      	ldr	r3, [pc, #40]	@ (80072c0 <HAL_RCC_OscConfig+0x274>)
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800729c:	f7fd fda4 	bl	8004de8 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072a2:	e00f      	b.n	80072c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072a4:	f7fd fda0 	bl	8004de8 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d908      	bls.n	80072c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e146      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
 80072b6:	bf00      	nop
 80072b8:	40021000 	.word	0x40021000
 80072bc:	42420000 	.word	0x42420000
 80072c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072c4:	4b92      	ldr	r3, [pc, #584]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80072c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1e9      	bne.n	80072a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0304 	and.w	r3, r3, #4
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f000 80a6 	beq.w	800742a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072de:	2300      	movs	r3, #0
 80072e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072e2:	4b8b      	ldr	r3, [pc, #556]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d10d      	bne.n	800730a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072ee:	4b88      	ldr	r3, [pc, #544]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80072f0:	69db      	ldr	r3, [r3, #28]
 80072f2:	4a87      	ldr	r2, [pc, #540]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80072f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072f8:	61d3      	str	r3, [r2, #28]
 80072fa:	4b85      	ldr	r3, [pc, #532]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80072fc:	69db      	ldr	r3, [r3, #28]
 80072fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007302:	60bb      	str	r3, [r7, #8]
 8007304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007306:	2301      	movs	r3, #1
 8007308:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800730a:	4b82      	ldr	r3, [pc, #520]	@ (8007514 <HAL_RCC_OscConfig+0x4c8>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007312:	2b00      	cmp	r3, #0
 8007314:	d118      	bne.n	8007348 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007316:	4b7f      	ldr	r3, [pc, #508]	@ (8007514 <HAL_RCC_OscConfig+0x4c8>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a7e      	ldr	r2, [pc, #504]	@ (8007514 <HAL_RCC_OscConfig+0x4c8>)
 800731c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007322:	f7fd fd61 	bl	8004de8 <HAL_GetTick>
 8007326:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007328:	e008      	b.n	800733c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800732a:	f7fd fd5d 	bl	8004de8 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	2b64      	cmp	r3, #100	@ 0x64
 8007336:	d901      	bls.n	800733c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e103      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800733c:	4b75      	ldr	r3, [pc, #468]	@ (8007514 <HAL_RCC_OscConfig+0x4c8>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007344:	2b00      	cmp	r3, #0
 8007346:	d0f0      	beq.n	800732a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d106      	bne.n	800735e <HAL_RCC_OscConfig+0x312>
 8007350:	4b6f      	ldr	r3, [pc, #444]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	4a6e      	ldr	r2, [pc, #440]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007356:	f043 0301 	orr.w	r3, r3, #1
 800735a:	6213      	str	r3, [r2, #32]
 800735c:	e02d      	b.n	80073ba <HAL_RCC_OscConfig+0x36e>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d10c      	bne.n	8007380 <HAL_RCC_OscConfig+0x334>
 8007366:	4b6a      	ldr	r3, [pc, #424]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	4a69      	ldr	r2, [pc, #420]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800736c:	f023 0301 	bic.w	r3, r3, #1
 8007370:	6213      	str	r3, [r2, #32]
 8007372:	4b67      	ldr	r3, [pc, #412]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	4a66      	ldr	r2, [pc, #408]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007378:	f023 0304 	bic.w	r3, r3, #4
 800737c:	6213      	str	r3, [r2, #32]
 800737e:	e01c      	b.n	80073ba <HAL_RCC_OscConfig+0x36e>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	2b05      	cmp	r3, #5
 8007386:	d10c      	bne.n	80073a2 <HAL_RCC_OscConfig+0x356>
 8007388:	4b61      	ldr	r3, [pc, #388]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	4a60      	ldr	r2, [pc, #384]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800738e:	f043 0304 	orr.w	r3, r3, #4
 8007392:	6213      	str	r3, [r2, #32]
 8007394:	4b5e      	ldr	r3, [pc, #376]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007396:	6a1b      	ldr	r3, [r3, #32]
 8007398:	4a5d      	ldr	r2, [pc, #372]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800739a:	f043 0301 	orr.w	r3, r3, #1
 800739e:	6213      	str	r3, [r2, #32]
 80073a0:	e00b      	b.n	80073ba <HAL_RCC_OscConfig+0x36e>
 80073a2:	4b5b      	ldr	r3, [pc, #364]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	4a5a      	ldr	r2, [pc, #360]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80073a8:	f023 0301 	bic.w	r3, r3, #1
 80073ac:	6213      	str	r3, [r2, #32]
 80073ae:	4b58      	ldr	r3, [pc, #352]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	4a57      	ldr	r2, [pc, #348]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80073b4:	f023 0304 	bic.w	r3, r3, #4
 80073b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d015      	beq.n	80073ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073c2:	f7fd fd11 	bl	8004de8 <HAL_GetTick>
 80073c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073c8:	e00a      	b.n	80073e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073ca:	f7fd fd0d 	bl	8004de8 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073d8:	4293      	cmp	r3, r2
 80073da:	d901      	bls.n	80073e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e0b1      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073e0:	4b4b      	ldr	r3, [pc, #300]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d0ee      	beq.n	80073ca <HAL_RCC_OscConfig+0x37e>
 80073ec:	e014      	b.n	8007418 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ee:	f7fd fcfb 	bl	8004de8 <HAL_GetTick>
 80073f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073f4:	e00a      	b.n	800740c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073f6:	f7fd fcf7 	bl	8004de8 <HAL_GetTick>
 80073fa:	4602      	mov	r2, r0
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007404:	4293      	cmp	r3, r2
 8007406:	d901      	bls.n	800740c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e09b      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800740c:	4b40      	ldr	r3, [pc, #256]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	f003 0302 	and.w	r3, r3, #2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1ee      	bne.n	80073f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007418:	7dfb      	ldrb	r3, [r7, #23]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d105      	bne.n	800742a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800741e:	4b3c      	ldr	r3, [pc, #240]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	4a3b      	ldr	r2, [pc, #236]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007424:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007428:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f000 8087 	beq.w	8007542 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007434:	4b36      	ldr	r3, [pc, #216]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	f003 030c 	and.w	r3, r3, #12
 800743c:	2b08      	cmp	r3, #8
 800743e:	d061      	beq.n	8007504 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	2b02      	cmp	r3, #2
 8007446:	d146      	bne.n	80074d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007448:	4b33      	ldr	r3, [pc, #204]	@ (8007518 <HAL_RCC_OscConfig+0x4cc>)
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800744e:	f7fd fccb 	bl	8004de8 <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007454:	e008      	b.n	8007468 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007456:	f7fd fcc7 	bl	8004de8 <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2b02      	cmp	r3, #2
 8007462:	d901      	bls.n	8007468 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e06d      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007468:	4b29      	ldr	r3, [pc, #164]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1f0      	bne.n	8007456 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6a1b      	ldr	r3, [r3, #32]
 8007478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800747c:	d108      	bne.n	8007490 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800747e:	4b24      	ldr	r3, [pc, #144]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	4921      	ldr	r1, [pc, #132]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 800748c:	4313      	orrs	r3, r2
 800748e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007490:	4b1f      	ldr	r3, [pc, #124]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a19      	ldr	r1, [r3, #32]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a0:	430b      	orrs	r3, r1
 80074a2:	491b      	ldr	r1, [pc, #108]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80074a4:	4313      	orrs	r3, r2
 80074a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007518 <HAL_RCC_OscConfig+0x4cc>)
 80074aa:	2201      	movs	r2, #1
 80074ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ae:	f7fd fc9b 	bl	8004de8 <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074b6:	f7fd fc97 	bl	8004de8 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e03d      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80074c8:	4b11      	ldr	r3, [pc, #68]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f0      	beq.n	80074b6 <HAL_RCC_OscConfig+0x46a>
 80074d4:	e035      	b.n	8007542 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074d6:	4b10      	ldr	r3, [pc, #64]	@ (8007518 <HAL_RCC_OscConfig+0x4cc>)
 80074d8:	2200      	movs	r2, #0
 80074da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074dc:	f7fd fc84 	bl	8004de8 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074e4:	f7fd fc80 	bl	8004de8 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e026      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074f6:	4b06      	ldr	r3, [pc, #24]	@ (8007510 <HAL_RCC_OscConfig+0x4c4>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1f0      	bne.n	80074e4 <HAL_RCC_OscConfig+0x498>
 8007502:	e01e      	b.n	8007542 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	2b01      	cmp	r3, #1
 800750a:	d107      	bne.n	800751c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	e019      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
 8007510:	40021000 	.word	0x40021000
 8007514:	40007000 	.word	0x40007000
 8007518:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800751c:	4b0b      	ldr	r3, [pc, #44]	@ (800754c <HAL_RCC_OscConfig+0x500>)
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a1b      	ldr	r3, [r3, #32]
 800752c:	429a      	cmp	r2, r3
 800752e:	d106      	bne.n	800753e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800753a:	429a      	cmp	r2, r3
 800753c:	d001      	beq.n	8007542 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e000      	b.n	8007544 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007542:	2300      	movs	r3, #0
}
 8007544:	4618      	mov	r0, r3
 8007546:	3718      	adds	r7, #24
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	40021000 	.word	0x40021000

08007550 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
 8007558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d101      	bne.n	8007564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	e0d0      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007564:	4b6a      	ldr	r3, [pc, #424]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 0307 	and.w	r3, r3, #7
 800756c:	683a      	ldr	r2, [r7, #0]
 800756e:	429a      	cmp	r2, r3
 8007570:	d910      	bls.n	8007594 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007572:	4b67      	ldr	r3, [pc, #412]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f023 0207 	bic.w	r2, r3, #7
 800757a:	4965      	ldr	r1, [pc, #404]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	4313      	orrs	r3, r2
 8007580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007582:	4b63      	ldr	r3, [pc, #396]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	429a      	cmp	r2, r3
 800758e:	d001      	beq.n	8007594 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e0b8      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d020      	beq.n	80075e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0304 	and.w	r3, r3, #4
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d005      	beq.n	80075b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075ac:	4b59      	ldr	r3, [pc, #356]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	4a58      	ldr	r2, [pc, #352]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80075b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0308 	and.w	r3, r3, #8
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075c4:	4b53      	ldr	r3, [pc, #332]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	4a52      	ldr	r2, [pc, #328]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80075ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075d0:	4b50      	ldr	r3, [pc, #320]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	494d      	ldr	r1, [pc, #308]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d040      	beq.n	8007670 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d107      	bne.n	8007606 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075f6:	4b47      	ldr	r3, [pc, #284]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d115      	bne.n	800762e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e07f      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	2b02      	cmp	r3, #2
 800760c:	d107      	bne.n	800761e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800760e:	4b41      	ldr	r3, [pc, #260]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d109      	bne.n	800762e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e073      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800761e:	4b3d      	ldr	r3, [pc, #244]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d101      	bne.n	800762e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e06b      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800762e:	4b39      	ldr	r3, [pc, #228]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f023 0203 	bic.w	r2, r3, #3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	4936      	ldr	r1, [pc, #216]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 800763c:	4313      	orrs	r3, r2
 800763e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007640:	f7fd fbd2 	bl	8004de8 <HAL_GetTick>
 8007644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007646:	e00a      	b.n	800765e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007648:	f7fd fbce 	bl	8004de8 <HAL_GetTick>
 800764c:	4602      	mov	r2, r0
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007656:	4293      	cmp	r3, r2
 8007658:	d901      	bls.n	800765e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e053      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800765e:	4b2d      	ldr	r3, [pc, #180]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	f003 020c 	and.w	r2, r3, #12
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	429a      	cmp	r2, r3
 800766e:	d1eb      	bne.n	8007648 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007670:	4b27      	ldr	r3, [pc, #156]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0307 	and.w	r3, r3, #7
 8007678:	683a      	ldr	r2, [r7, #0]
 800767a:	429a      	cmp	r2, r3
 800767c:	d210      	bcs.n	80076a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800767e:	4b24      	ldr	r3, [pc, #144]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f023 0207 	bic.w	r2, r3, #7
 8007686:	4922      	ldr	r1, [pc, #136]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	4313      	orrs	r3, r2
 800768c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800768e:	4b20      	ldr	r3, [pc, #128]	@ (8007710 <HAL_RCC_ClockConfig+0x1c0>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0307 	and.w	r3, r3, #7
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	429a      	cmp	r2, r3
 800769a:	d001      	beq.n	80076a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e032      	b.n	8007706 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 0304 	and.w	r3, r3, #4
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d008      	beq.n	80076be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076ac:	4b19      	ldr	r3, [pc, #100]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	4916      	ldr	r1, [pc, #88]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80076ba:	4313      	orrs	r3, r2
 80076bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 0308 	and.w	r3, r3, #8
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d009      	beq.n	80076de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80076ca:	4b12      	ldr	r3, [pc, #72]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	490e      	ldr	r1, [pc, #56]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80076da:	4313      	orrs	r3, r2
 80076dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80076de:	f000 f821 	bl	8007724 <HAL_RCC_GetSysClockFreq>
 80076e2:	4602      	mov	r2, r0
 80076e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007714 <HAL_RCC_ClockConfig+0x1c4>)
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	091b      	lsrs	r3, r3, #4
 80076ea:	f003 030f 	and.w	r3, r3, #15
 80076ee:	490a      	ldr	r1, [pc, #40]	@ (8007718 <HAL_RCC_ClockConfig+0x1c8>)
 80076f0:	5ccb      	ldrb	r3, [r1, r3]
 80076f2:	fa22 f303 	lsr.w	r3, r2, r3
 80076f6:	4a09      	ldr	r2, [pc, #36]	@ (800771c <HAL_RCC_ClockConfig+0x1cc>)
 80076f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80076fa:	4b09      	ldr	r3, [pc, #36]	@ (8007720 <HAL_RCC_ClockConfig+0x1d0>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fd fb30 	bl	8004d64 <HAL_InitTick>

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	40022000 	.word	0x40022000
 8007714:	40021000 	.word	0x40021000
 8007718:	0800d510 	.word	0x0800d510
 800771c:	20000050 	.word	0x20000050
 8007720:	20000054 	.word	0x20000054

08007724 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007724:	b480      	push	{r7}
 8007726:	b087      	sub	sp, #28
 8007728:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800772a:	2300      	movs	r3, #0
 800772c:	60fb      	str	r3, [r7, #12]
 800772e:	2300      	movs	r3, #0
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	2300      	movs	r3, #0
 8007734:	617b      	str	r3, [r7, #20]
 8007736:	2300      	movs	r3, #0
 8007738:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800773a:	2300      	movs	r3, #0
 800773c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800773e:	4b1e      	ldr	r3, [pc, #120]	@ (80077b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f003 030c 	and.w	r3, r3, #12
 800774a:	2b04      	cmp	r3, #4
 800774c:	d002      	beq.n	8007754 <HAL_RCC_GetSysClockFreq+0x30>
 800774e:	2b08      	cmp	r3, #8
 8007750:	d003      	beq.n	800775a <HAL_RCC_GetSysClockFreq+0x36>
 8007752:	e027      	b.n	80077a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007754:	4b19      	ldr	r3, [pc, #100]	@ (80077bc <HAL_RCC_GetSysClockFreq+0x98>)
 8007756:	613b      	str	r3, [r7, #16]
      break;
 8007758:	e027      	b.n	80077aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	0c9b      	lsrs	r3, r3, #18
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	4a17      	ldr	r2, [pc, #92]	@ (80077c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007764:	5cd3      	ldrb	r3, [r2, r3]
 8007766:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d010      	beq.n	8007794 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007772:	4b11      	ldr	r3, [pc, #68]	@ (80077b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	0c5b      	lsrs	r3, r3, #17
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	4a11      	ldr	r2, [pc, #68]	@ (80077c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800777e:	5cd3      	ldrb	r3, [r2, r3]
 8007780:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a0d      	ldr	r2, [pc, #52]	@ (80077bc <HAL_RCC_GetSysClockFreq+0x98>)
 8007786:	fb03 f202 	mul.w	r2, r3, r2
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007790:	617b      	str	r3, [r7, #20]
 8007792:	e004      	b.n	800779e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a0c      	ldr	r2, [pc, #48]	@ (80077c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007798:	fb02 f303 	mul.w	r3, r2, r3
 800779c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	613b      	str	r3, [r7, #16]
      break;
 80077a2:	e002      	b.n	80077aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80077a4:	4b05      	ldr	r3, [pc, #20]	@ (80077bc <HAL_RCC_GetSysClockFreq+0x98>)
 80077a6:	613b      	str	r3, [r7, #16]
      break;
 80077a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077aa:	693b      	ldr	r3, [r7, #16]
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	371c      	adds	r7, #28
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bc80      	pop	{r7}
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	40021000 	.word	0x40021000
 80077bc:	007a1200 	.word	0x007a1200
 80077c0:	0800d528 	.word	0x0800d528
 80077c4:	0800d538 	.word	0x0800d538
 80077c8:	003d0900 	.word	0x003d0900

080077cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077cc:	b480      	push	{r7}
 80077ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077d0:	4b02      	ldr	r3, [pc, #8]	@ (80077dc <HAL_RCC_GetHCLKFreq+0x10>)
 80077d2:	681b      	ldr	r3, [r3, #0]
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bc80      	pop	{r7}
 80077da:	4770      	bx	lr
 80077dc:	20000050 	.word	0x20000050

080077e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80077e4:	f7ff fff2 	bl	80077cc <HAL_RCC_GetHCLKFreq>
 80077e8:	4602      	mov	r2, r0
 80077ea:	4b05      	ldr	r3, [pc, #20]	@ (8007800 <HAL_RCC_GetPCLK1Freq+0x20>)
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	0a1b      	lsrs	r3, r3, #8
 80077f0:	f003 0307 	and.w	r3, r3, #7
 80077f4:	4903      	ldr	r1, [pc, #12]	@ (8007804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80077f6:	5ccb      	ldrb	r3, [r1, r3]
 80077f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	40021000 	.word	0x40021000
 8007804:	0800d520 	.word	0x0800d520

08007808 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800780c:	f7ff ffde 	bl	80077cc <HAL_RCC_GetHCLKFreq>
 8007810:	4602      	mov	r2, r0
 8007812:	4b05      	ldr	r3, [pc, #20]	@ (8007828 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	0adb      	lsrs	r3, r3, #11
 8007818:	f003 0307 	and.w	r3, r3, #7
 800781c:	4903      	ldr	r1, [pc, #12]	@ (800782c <HAL_RCC_GetPCLK2Freq+0x24>)
 800781e:	5ccb      	ldrb	r3, [r1, r3]
 8007820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007824:	4618      	mov	r0, r3
 8007826:	bd80      	pop	{r7, pc}
 8007828:	40021000 	.word	0x40021000
 800782c:	0800d520 	.word	0x0800d520

08007830 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007838:	4b0a      	ldr	r3, [pc, #40]	@ (8007864 <RCC_Delay+0x34>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a0a      	ldr	r2, [pc, #40]	@ (8007868 <RCC_Delay+0x38>)
 800783e:	fba2 2303 	umull	r2, r3, r2, r3
 8007842:	0a5b      	lsrs	r3, r3, #9
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	fb02 f303 	mul.w	r3, r2, r3
 800784a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800784c:	bf00      	nop
  }
  while (Delay --);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	1e5a      	subs	r2, r3, #1
 8007852:	60fa      	str	r2, [r7, #12]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1f9      	bne.n	800784c <RCC_Delay+0x1c>
}
 8007858:	bf00      	nop
 800785a:	bf00      	nop
 800785c:	3714      	adds	r7, #20
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr
 8007864:	20000050 	.word	0x20000050
 8007868:	10624dd3 	.word	0x10624dd3

0800786c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	613b      	str	r3, [r7, #16]
 8007878:	2300      	movs	r3, #0
 800787a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	d07d      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007888:	2300      	movs	r3, #0
 800788a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800788c:	4b4f      	ldr	r3, [pc, #316]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800788e:	69db      	ldr	r3, [r3, #28]
 8007890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10d      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007898:	4b4c      	ldr	r3, [pc, #304]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800789a:	69db      	ldr	r3, [r3, #28]
 800789c:	4a4b      	ldr	r2, [pc, #300]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800789e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078a2:	61d3      	str	r3, [r2, #28]
 80078a4:	4b49      	ldr	r3, [pc, #292]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078a6:	69db      	ldr	r3, [r3, #28]
 80078a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078ac:	60bb      	str	r3, [r7, #8]
 80078ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078b0:	2301      	movs	r3, #1
 80078b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078b4:	4b46      	ldr	r3, [pc, #280]	@ (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d118      	bne.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078c0:	4b43      	ldr	r3, [pc, #268]	@ (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a42      	ldr	r2, [pc, #264]	@ (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80078c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078cc:	f7fd fa8c 	bl	8004de8 <HAL_GetTick>
 80078d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078d2:	e008      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078d4:	f7fd fa88 	bl	8004de8 <HAL_GetTick>
 80078d8:	4602      	mov	r2, r0
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	1ad3      	subs	r3, r2, r3
 80078de:	2b64      	cmp	r3, #100	@ 0x64
 80078e0:	d901      	bls.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e06d      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078e6:	4b3a      	ldr	r3, [pc, #232]	@ (80079d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d0f0      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078f2:	4b36      	ldr	r3, [pc, #216]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d02e      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	429a      	cmp	r2, r3
 800790e:	d027      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007910:	4b2e      	ldr	r3, [pc, #184]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007918:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800791a:	4b2e      	ldr	r3, [pc, #184]	@ (80079d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800791c:	2201      	movs	r2, #1
 800791e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007920:	4b2c      	ldr	r3, [pc, #176]	@ (80079d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007922:	2200      	movs	r2, #0
 8007924:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007926:	4a29      	ldr	r2, [pc, #164]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	d014      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007936:	f7fd fa57 	bl	8004de8 <HAL_GetTick>
 800793a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800793c:	e00a      	b.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800793e:	f7fd fa53 	bl	8004de8 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	f241 3288 	movw	r2, #5000	@ 0x1388
 800794c:	4293      	cmp	r3, r2
 800794e:	d901      	bls.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007950:	2303      	movs	r3, #3
 8007952:	e036      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007954:	4b1d      	ldr	r3, [pc, #116]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	f003 0302 	and.w	r3, r3, #2
 800795c:	2b00      	cmp	r3, #0
 800795e:	d0ee      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007960:	4b1a      	ldr	r3, [pc, #104]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	4917      	ldr	r1, [pc, #92]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800796e:	4313      	orrs	r3, r2
 8007970:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007972:	7dfb      	ldrb	r3, [r7, #23]
 8007974:	2b01      	cmp	r3, #1
 8007976:	d105      	bne.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007978:	4b14      	ldr	r3, [pc, #80]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	4a13      	ldr	r2, [pc, #76]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800797e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007982:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0302 	and.w	r3, r3, #2
 800798c:	2b00      	cmp	r3, #0
 800798e:	d008      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007990:	4b0e      	ldr	r3, [pc, #56]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	490b      	ldr	r1, [pc, #44]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0310 	and.w	r3, r3, #16
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d008      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80079ae:	4b07      	ldr	r3, [pc, #28]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	4904      	ldr	r1, [pc, #16]	@ (80079cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3718      	adds	r7, #24
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40021000 	.word	0x40021000
 80079d0:	40007000 	.word	0x40007000
 80079d4:	42420440 	.word	0x42420440

080079d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b088      	sub	sp, #32
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80079e0:	2300      	movs	r3, #0
 80079e2:	617b      	str	r3, [r7, #20]
 80079e4:	2300      	movs	r3, #0
 80079e6:	61fb      	str	r3, [r7, #28]
 80079e8:	2300      	movs	r3, #0
 80079ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	2300      	movs	r3, #0
 80079f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b10      	cmp	r3, #16
 80079f8:	d00a      	beq.n	8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2b10      	cmp	r3, #16
 80079fe:	f200 808a 	bhi.w	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d045      	beq.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d075      	beq.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8007a0e:	e082      	b.n	8007b16 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8007a10:	4b46      	ldr	r3, [pc, #280]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007a16:	4b45      	ldr	r3, [pc, #276]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d07b      	beq.n	8007b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	0c9b      	lsrs	r3, r3, #18
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	4a41      	ldr	r2, [pc, #260]	@ (8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8007a2c:	5cd3      	ldrb	r3, [r2, r3]
 8007a2e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d015      	beq.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	0c5b      	lsrs	r3, r3, #17
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	4a3b      	ldr	r2, [pc, #236]	@ (8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8007a46:	5cd3      	ldrb	r3, [r2, r3]
 8007a48:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00d      	beq.n	8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007a54:	4a38      	ldr	r2, [pc, #224]	@ (8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	fb02 f303 	mul.w	r3, r2, r3
 8007a62:	61fb      	str	r3, [r7, #28]
 8007a64:	e004      	b.n	8007a70 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	4a34      	ldr	r2, [pc, #208]	@ (8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8007a6a:	fb02 f303 	mul.w	r3, r2, r3
 8007a6e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007a70:	4b2e      	ldr	r3, [pc, #184]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007a7c:	d102      	bne.n	8007a84 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	61bb      	str	r3, [r7, #24]
      break;
 8007a82:	e04a      	b.n	8007b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	005b      	lsls	r3, r3, #1
 8007a88:	4a2d      	ldr	r2, [pc, #180]	@ (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8007a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8e:	085b      	lsrs	r3, r3, #1
 8007a90:	61bb      	str	r3, [r7, #24]
      break;
 8007a92:	e042      	b.n	8007b1a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8007a94:	4b25      	ldr	r3, [pc, #148]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aa4:	d108      	bne.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d003      	beq.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8007ab0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ab4:	61bb      	str	r3, [r7, #24]
 8007ab6:	e01f      	b.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ac2:	d109      	bne.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8007ac4:	4b19      	ldr	r3, [pc, #100]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d003      	beq.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8007ad0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8007ad4:	61bb      	str	r3, [r7, #24]
 8007ad6:	e00f      	b.n	8007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ade:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ae2:	d11c      	bne.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007ae4:	4b11      	ldr	r3, [pc, #68]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d016      	beq.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8007af0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007af4:	61bb      	str	r3, [r7, #24]
      break;
 8007af6:	e012      	b.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007af8:	e011      	b.n	8007b1e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007afa:	f7ff fe85 	bl	8007808 <HAL_RCC_GetPCLK2Freq>
 8007afe:	4602      	mov	r2, r0
 8007b00:	4b0a      	ldr	r3, [pc, #40]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	0b9b      	lsrs	r3, r3, #14
 8007b06:	f003 0303 	and.w	r3, r3, #3
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	005b      	lsls	r3, r3, #1
 8007b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b12:	61bb      	str	r3, [r7, #24]
      break;
 8007b14:	e004      	b.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007b16:	bf00      	nop
 8007b18:	e002      	b.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007b1a:	bf00      	nop
 8007b1c:	e000      	b.n	8007b20 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8007b1e:	bf00      	nop
    }
  }
  return (frequency);
 8007b20:	69bb      	ldr	r3, [r7, #24]
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3720      	adds	r7, #32
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	40021000 	.word	0x40021000
 8007b30:	0800d53c 	.word	0x0800d53c
 8007b34:	0800d54c 	.word	0x0800d54c
 8007b38:	007a1200 	.word	0x007a1200
 8007b3c:	003d0900 	.word	0x003d0900
 8007b40:	aaaaaaab 	.word	0xaaaaaaab

08007b44 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e07a      	b.n	8007c50 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	7c5b      	ldrb	r3, [r3, #17]
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d105      	bne.n	8007b70 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f7fc feb4 	bl	80048d8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fb78 	bl	800826c <HAL_RTC_WaitForSynchro>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d004      	beq.n	8007b8c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2204      	movs	r2, #4
 8007b86:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e061      	b.n	8007c50 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fc31 	bl	80083f4 <RTC_EnterInitMode>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d004      	beq.n	8007ba2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2204      	movs	r2, #4
 8007b9c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e056      	b.n	8007c50 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	685a      	ldr	r2, [r3, #4]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0207 	bic.w	r2, r2, #7
 8007bb0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d005      	beq.n	8007bc6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007bba:	4b27      	ldr	r3, [pc, #156]	@ (8007c58 <HAL_RTC_Init+0x114>)
 8007bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbe:	4a26      	ldr	r2, [pc, #152]	@ (8007c58 <HAL_RTC_Init+0x114>)
 8007bc0:	f023 0301 	bic.w	r3, r3, #1
 8007bc4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007bc6:	4b24      	ldr	r3, [pc, #144]	@ (8007c58 <HAL_RTC_Init+0x114>)
 8007bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bca:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	4921      	ldr	r1, [pc, #132]	@ (8007c58 <HAL_RTC_Init+0x114>)
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be0:	d003      	beq.n	8007bea <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	e00e      	b.n	8007c08 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007bea:	2001      	movs	r0, #1
 8007bec:	f7ff fef4 	bl	80079d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bf0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d104      	bne.n	8007c02 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2204      	movs	r2, #4
 8007bfc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e026      	b.n	8007c50 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	3b01      	subs	r3, #1
 8007c06:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	0c1a      	lsrs	r2, r3, #16
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f002 020f 	and.w	r2, r2, #15
 8007c14:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	b292      	uxth	r2, r2
 8007c1e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 fc0f 	bl	8008444 <RTC_ExitInitMode>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d004      	beq.n	8007c36 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2204      	movs	r2, #4
 8007c30:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e00c      	b.n	8007c50 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
  }
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	40006c00 	.word	0x40006c00

08007c5c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007c5c:	b590      	push	{r4, r7, lr}
 8007c5e:	b087      	sub	sp, #28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	617b      	str	r3, [r7, #20]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d002      	beq.n	8007c7c <HAL_RTC_SetTime+0x20>
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e080      	b.n	8007d82 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	7c1b      	ldrb	r3, [r3, #16]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d101      	bne.n	8007c8c <HAL_RTC_SetTime+0x30>
 8007c88:	2302      	movs	r3, #2
 8007c8a:	e07a      	b.n	8007d82 <HAL_RTC_SetTime+0x126>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2202      	movs	r2, #2
 8007c96:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d113      	bne.n	8007cc6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007ca8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	785b      	ldrb	r3, [r3, #1]
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	011b      	lsls	r3, r3, #4
 8007cb6:	1a5b      	subs	r3, r3, r1
 8007cb8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007cba:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8007cbc:	68ba      	ldr	r2, [r7, #8]
 8007cbe:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007cc0:	4413      	add	r3, r2
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	e01e      	b.n	8007d04 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f000 fbff 	bl	80084ce <RTC_Bcd2ToByte>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007cd8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	785b      	ldrb	r3, [r3, #1]
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f000 fbf4 	bl	80084ce <RTC_Bcd2ToByte>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	461a      	mov	r2, r3
 8007cea:	4613      	mov	r3, r2
 8007cec:	011b      	lsls	r3, r3, #4
 8007cee:	1a9b      	subs	r3, r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007cf2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	789b      	ldrb	r3, [r3, #2]
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f000 fbe8 	bl	80084ce <RTC_Bcd2ToByte>
 8007cfe:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8007d00:	4423      	add	r3, r4
 8007d02:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007d04:	6979      	ldr	r1, [r7, #20]
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f000 fb0d 	bl	8008326 <RTC_WriteTimeCounter>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d007      	beq.n	8007d22 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2204      	movs	r2, #4
 8007d16:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e02f      	b.n	8007d82 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 0205 	bic.w	r2, r2, #5
 8007d30:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f000 fb1e 	bl	8008374 <RTC_ReadAlarmCounter>
 8007d38:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d40:	d018      	beq.n	8007d74 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d214      	bcs.n	8007d74 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8007d50:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8007d54:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007d56:	6939      	ldr	r1, [r7, #16]
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	f000 fb24 	bl	80083a6 <RTC_WriteAlarmCounter>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d007      	beq.n	8007d74 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2204      	movs	r2, #4
 8007d68:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e006      	b.n	8007d82 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2201      	movs	r2, #1
 8007d78:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8007d80:	2300      	movs	r3, #0
  }
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd90      	pop	{r4, r7, pc}
	...

08007d8c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b088      	sub	sp, #32
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	61fb      	str	r3, [r7, #28]
 8007da0:	2300      	movs	r3, #0
 8007da2:	617b      	str	r3, [r7, #20]
 8007da4:	2300      	movs	r3, #0
 8007da6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d002      	beq.n	8007db4 <HAL_RTC_GetTime+0x28>
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d101      	bne.n	8007db8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e0b5      	b.n	8007f24 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f003 0304 	and.w	r3, r3, #4
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e0ac      	b.n	8007f24 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f000 fa7b 	bl	80082c6 <RTC_ReadTimeCounter>
 8007dd0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	4a55      	ldr	r2, [pc, #340]	@ (8007f2c <HAL_RTC_GetTime+0x1a0>)
 8007dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dda:	0adb      	lsrs	r3, r3, #11
 8007ddc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8007dde:	69ba      	ldr	r2, [r7, #24]
 8007de0:	4b52      	ldr	r3, [pc, #328]	@ (8007f2c <HAL_RTC_GetTime+0x1a0>)
 8007de2:	fba3 1302 	umull	r1, r3, r3, r2
 8007de6:	0adb      	lsrs	r3, r3, #11
 8007de8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007dec:	fb01 f303 	mul.w	r3, r1, r3
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	4a4f      	ldr	r2, [pc, #316]	@ (8007f30 <HAL_RTC_GetTime+0x1a4>)
 8007df4:	fba2 2303 	umull	r2, r3, r2, r3
 8007df8:	095b      	lsrs	r3, r3, #5
 8007dfa:	b2da      	uxtb	r2, r3
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	4a4a      	ldr	r2, [pc, #296]	@ (8007f2c <HAL_RTC_GetTime+0x1a0>)
 8007e04:	fba2 1203 	umull	r1, r2, r2, r3
 8007e08:	0ad2      	lsrs	r2, r2, #11
 8007e0a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007e0e:	fb01 f202 	mul.w	r2, r1, r2
 8007e12:	1a9a      	subs	r2, r3, r2
 8007e14:	4b46      	ldr	r3, [pc, #280]	@ (8007f30 <HAL_RTC_GetTime+0x1a4>)
 8007e16:	fba3 1302 	umull	r1, r3, r3, r2
 8007e1a:	0959      	lsrs	r1, r3, #5
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	011b      	lsls	r3, r3, #4
 8007e20:	1a5b      	subs	r3, r3, r1
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	1ad1      	subs	r1, r2, r3
 8007e26:	b2ca      	uxtb	r2, r1
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	2b17      	cmp	r3, #23
 8007e30:	d955      	bls.n	8007ede <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	4a3f      	ldr	r2, [pc, #252]	@ (8007f34 <HAL_RTC_GetTime+0x1a8>)
 8007e36:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3a:	091b      	lsrs	r3, r3, #4
 8007e3c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8007e3e:	6939      	ldr	r1, [r7, #16]
 8007e40:	4b3c      	ldr	r3, [pc, #240]	@ (8007f34 <HAL_RTC_GetTime+0x1a8>)
 8007e42:	fba3 2301 	umull	r2, r3, r3, r1
 8007e46:	091a      	lsrs	r2, r3, #4
 8007e48:	4613      	mov	r3, r2
 8007e4a:	005b      	lsls	r3, r3, #1
 8007e4c:	4413      	add	r3, r2
 8007e4e:	00db      	lsls	r3, r3, #3
 8007e50:	1aca      	subs	r2, r1, r3
 8007e52:	b2d2      	uxtb	r2, r2
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 fa8b 	bl	8008374 <RTC_ReadAlarmCounter>
 8007e5e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e66:	d008      	beq.n	8007e7a <HAL_RTC_GetTime+0xee>
 8007e68:	69fa      	ldr	r2, [r7, #28]
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d904      	bls.n	8007e7a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8007e70:	69fa      	ldr	r2, [r7, #28]
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	61fb      	str	r3, [r7, #28]
 8007e78:	e002      	b.n	8007e80 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8007e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e7e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	4a2d      	ldr	r2, [pc, #180]	@ (8007f38 <HAL_RTC_GetTime+0x1ac>)
 8007e84:	fb02 f303 	mul.w	r3, r2, r3
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8007e8e:	69b9      	ldr	r1, [r7, #24]
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 fa48 	bl	8008326 <RTC_WriteTimeCounter>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d001      	beq.n	8007ea0 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e041      	b.n	8007f24 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea6:	d00c      	beq.n	8007ec2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8007ea8:	69fa      	ldr	r2, [r7, #28]
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	4413      	add	r3, r2
 8007eae:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007eb0:	69f9      	ldr	r1, [r7, #28]
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f000 fa77 	bl	80083a6 <RTC_WriteAlarmCounter>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00a      	beq.n	8007ed4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e030      	b.n	8007f24 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8007ec2:	69f9      	ldr	r1, [r7, #28]
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 fa6e 	bl	80083a6 <RTC_WriteAlarmCounter>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d001      	beq.n	8007ed4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e027      	b.n	8007f24 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8007ed4:	6979      	ldr	r1, [r7, #20]
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f000 fb16 	bl	8008508 <RTC_DateUpdate>
 8007edc:	e003      	b.n	8007ee6 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	b2da      	uxtb	r2, r3
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d01a      	beq.n	8007f22 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 facf 	bl	8008494 <RTC_ByteToBcd2>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	785b      	ldrb	r3, [r3, #1]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f000 fac6 	bl	8008494 <RTC_ByteToBcd2>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	789b      	ldrb	r3, [r3, #2]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fabd 	bl	8008494 <RTC_ByteToBcd2>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3720      	adds	r7, #32
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}
 8007f2c:	91a2b3c5 	.word	0x91a2b3c5
 8007f30:	88888889 	.word	0x88888889
 8007f34:	aaaaaaab 	.word	0xaaaaaaab
 8007f38:	00015180 	.word	0x00015180

08007f3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b088      	sub	sp, #32
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	61fb      	str	r3, [r7, #28]
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	61bb      	str	r3, [r7, #24]
 8007f50:	2300      	movs	r3, #0
 8007f52:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d002      	beq.n	8007f60 <HAL_RTC_SetDate+0x24>
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d101      	bne.n	8007f64 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	e097      	b.n	8008094 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	7c1b      	ldrb	r3, [r3, #16]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d101      	bne.n	8007f70 <HAL_RTC_SetDate+0x34>
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	e091      	b.n	8008094 <HAL_RTC_SetDate+0x158>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2201      	movs	r2, #1
 8007f74:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10c      	bne.n	8007f9c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	78da      	ldrb	r2, [r3, #3]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	785a      	ldrb	r2, [r3, #1]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	789a      	ldrb	r2, [r3, #2]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	739a      	strb	r2, [r3, #14]
 8007f9a:	e01a      	b.n	8007fd2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	78db      	ldrb	r3, [r3, #3]
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f000 fa94 	bl	80084ce <RTC_Bcd2ToByte>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	461a      	mov	r2, r3
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	785b      	ldrb	r3, [r3, #1]
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f000 fa8b 	bl	80084ce <RTC_Bcd2ToByte>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	461a      	mov	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	789b      	ldrb	r3, [r3, #2]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f000 fa82 	bl	80084ce <RTC_Bcd2ToByte>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	461a      	mov	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	7bdb      	ldrb	r3, [r3, #15]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	7b59      	ldrb	r1, [r3, #13]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	7b9b      	ldrb	r3, [r3, #14]
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	f000 fb6d 	bl	80086c0 <RTC_WeekDayNum>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	461a      	mov	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	7b1a      	ldrb	r2, [r3, #12]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 f965 	bl	80082c6 <RTC_ReadTimeCounter>
 8007ffc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	4a26      	ldr	r2, [pc, #152]	@ (800809c <HAL_RTC_SetDate+0x160>)
 8008002:	fba2 2303 	umull	r2, r3, r2, r3
 8008006:	0adb      	lsrs	r3, r3, #11
 8008008:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	2b18      	cmp	r3, #24
 800800e:	d93a      	bls.n	8008086 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	4a23      	ldr	r2, [pc, #140]	@ (80080a0 <HAL_RTC_SetDate+0x164>)
 8008014:	fba2 2303 	umull	r2, r3, r2, r3
 8008018:	091b      	lsrs	r3, r3, #4
 800801a:	4a22      	ldr	r2, [pc, #136]	@ (80080a4 <HAL_RTC_SetDate+0x168>)
 800801c:	fb02 f303 	mul.w	r3, r2, r3
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008026:	69f9      	ldr	r1, [r7, #28]
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f000 f97c 	bl	8008326 <RTC_WriteTimeCounter>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d007      	beq.n	8008044 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2204      	movs	r2, #4
 8008038:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e027      	b.n	8008094 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f000 f995 	bl	8008374 <RTC_ReadAlarmCounter>
 800804a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008052:	d018      	beq.n	8008086 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	429a      	cmp	r2, r3
 800805a:	d214      	bcs.n	8008086 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8008062:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008066:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008068:	69b9      	ldr	r1, [r7, #24]
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f000 f99b 	bl	80083a6 <RTC_WriteAlarmCounter>
 8008070:	4603      	mov	r3, r0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d007      	beq.n	8008086 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2204      	movs	r2, #4
 800807a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e006      	b.n	8008094 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3720      	adds	r7, #32
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	91a2b3c5 	.word	0x91a2b3c5
 80080a0:	aaaaaaab 	.word	0xaaaaaaab
 80080a4:	00015180 	.word	0x00015180

080080a8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80080a8:	b590      	push	{r4, r7, lr}
 80080aa:	b089      	sub	sp, #36	@ 0x24
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 80080b4:	2300      	movs	r3, #0
 80080b6:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 80080b8:	f107 0314 	add.w	r3, r7, #20
 80080bc:	2100      	movs	r1, #0
 80080be:	460a      	mov	r2, r1
 80080c0:	801a      	strh	r2, [r3, #0]
 80080c2:	460a      	mov	r2, r1
 80080c4:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <HAL_RTC_SetAlarm_IT+0x2a>
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e099      	b.n	800820a <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	7c1b      	ldrb	r3, [r3, #16]
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_RTC_SetAlarm_IT+0x3a>
 80080de:	2302      	movs	r3, #2
 80080e0:	e093      	b.n	800820a <HAL_RTC_SetAlarm_IT+0x162>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2202      	movs	r2, #2
 80080ec:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80080ee:	f107 0314 	add.w	r3, r7, #20
 80080f2:	2200      	movs	r2, #0
 80080f4:	4619      	mov	r1, r3
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f7ff fe48 	bl	8007d8c <HAL_RTC_GetTime>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e081      	b.n	800820a <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8008106:	7d3b      	ldrb	r3, [r7, #20]
 8008108:	461a      	mov	r2, r3
 800810a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800810e:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8008112:	7d7b      	ldrb	r3, [r7, #21]
 8008114:	4619      	mov	r1, r3
 8008116:	460b      	mov	r3, r1
 8008118:	011b      	lsls	r3, r3, #4
 800811a:	1a5b      	subs	r3, r3, r1
 800811c:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800811e:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8008120:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8008122:	4413      	add	r3, r2
 8008124:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d113      	bne.n	8008154 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	461a      	mov	r2, r3
 8008132:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008136:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	785b      	ldrb	r3, [r3, #1]
 800813e:	4619      	mov	r1, r3
 8008140:	460b      	mov	r3, r1
 8008142:	011b      	lsls	r3, r3, #4
 8008144:	1a5b      	subs	r3, r3, r1
 8008146:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8008148:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800814e:	4413      	add	r3, r2
 8008150:	61fb      	str	r3, [r7, #28]
 8008152:	e01e      	b.n	8008192 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	4618      	mov	r0, r3
 800815a:	f000 f9b8 	bl	80084ce <RTC_Bcd2ToByte>
 800815e:	4603      	mov	r3, r0
 8008160:	461a      	mov	r2, r3
 8008162:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008166:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	785b      	ldrb	r3, [r3, #1]
 800816e:	4618      	mov	r0, r3
 8008170:	f000 f9ad 	bl	80084ce <RTC_Bcd2ToByte>
 8008174:	4603      	mov	r3, r0
 8008176:	461a      	mov	r2, r3
 8008178:	4613      	mov	r3, r2
 800817a:	011b      	lsls	r3, r3, #4
 800817c:	1a9b      	subs	r3, r3, r2
 800817e:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8008180:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	789b      	ldrb	r3, [r3, #2]
 8008186:	4618      	mov	r0, r3
 8008188:	f000 f9a1 	bl	80084ce <RTC_Bcd2ToByte>
 800818c:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800818e:	4423      	add	r3, r4
 8008190:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8008192:	69fa      	ldr	r2, [r7, #28]
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	429a      	cmp	r2, r3
 8008198:	d205      	bcs.n	80081a6 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80081a0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80081a4:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80081a6:	69f9      	ldr	r1, [r7, #28]
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f8fc 	bl	80083a6 <RTC_WriteAlarmCounter>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d007      	beq.n	80081c4 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2204      	movs	r2, #4
 80081b8:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e022      	b.n	800820a <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 0202 	bic.w	r2, r2, #2
 80081d2:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0202 	orr.w	r2, r2, #2
 80081e2:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80081e4:	4b0b      	ldr	r3, [pc, #44]	@ (8008214 <HAL_RTC_SetAlarm_IT+0x16c>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a0a      	ldr	r2, [pc, #40]	@ (8008214 <HAL_RTC_SetAlarm_IT+0x16c>)
 80081ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081ee:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80081f0:	4b08      	ldr	r3, [pc, #32]	@ (8008214 <HAL_RTC_SetAlarm_IT+0x16c>)
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	4a07      	ldr	r2, [pc, #28]	@ (8008214 <HAL_RTC_SetAlarm_IT+0x16c>)
 80081f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081fa:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2201      	movs	r2, #1
 8008200:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008208:	2300      	movs	r3, #0
  }
}
 800820a:	4618      	mov	r0, r3
 800820c:	3724      	adds	r7, #36	@ 0x24
 800820e:	46bd      	mov	sp, r7
 8008210:	bd90      	pop	{r4, r7, pc}
 8008212:	bf00      	nop
 8008214:	40010400 	.word	0x40010400

08008218 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 0302 	and.w	r3, r3, #2
 800822a:	2b00      	cmp	r3, #0
 800822c:	d011      	beq.n	8008252 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	f003 0302 	and.w	r3, r3, #2
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00a      	beq.n	8008252 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f7fc fa05 	bl	800464c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f022 0202 	bic.w	r2, r2, #2
 8008250:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008252:	4b05      	ldr	r3, [pc, #20]	@ (8008268 <HAL_RTC_AlarmIRQHandler+0x50>)
 8008254:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008258:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	745a      	strb	r2, [r3, #17]
}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	40010400 	.word	0x40010400

0800826c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d101      	bne.n	8008282 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e01d      	b.n	80082be <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	685a      	ldr	r2, [r3, #4]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f022 0208 	bic.w	r2, r2, #8
 8008290:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008292:	f7fc fda9 	bl	8004de8 <HAL_GetTick>
 8008296:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008298:	e009      	b.n	80082ae <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800829a:	f7fc fda5 	bl	8004de8 <HAL_GetTick>
 800829e:	4602      	mov	r2, r0
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	1ad3      	subs	r3, r2, r3
 80082a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082a8:	d901      	bls.n	80082ae <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e007      	b.n	80082be <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	f003 0308 	and.w	r3, r3, #8
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0ee      	beq.n	800829a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80082c6:	b480      	push	{r7}
 80082c8:	b087      	sub	sp, #28
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80082ce:	2300      	movs	r3, #0
 80082d0:	827b      	strh	r3, [r7, #18]
 80082d2:	2300      	movs	r3, #0
 80082d4:	823b      	strh	r3, [r7, #16]
 80082d6:	2300      	movs	r3, #0
 80082d8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80082da:	2300      	movs	r3, #0
 80082dc:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	699b      	ldr	r3, [r3, #24]
 80082e4:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	699b      	ldr	r3, [r3, #24]
 80082f4:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80082f6:	8a7a      	ldrh	r2, [r7, #18]
 80082f8:	8a3b      	ldrh	r3, [r7, #16]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d008      	beq.n	8008310 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80082fe:	8a3b      	ldrh	r3, [r7, #16]
 8008300:	041a      	lsls	r2, r3, #16
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	69db      	ldr	r3, [r3, #28]
 8008308:	b29b      	uxth	r3, r3
 800830a:	4313      	orrs	r3, r2
 800830c:	617b      	str	r3, [r7, #20]
 800830e:	e004      	b.n	800831a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8008310:	8a7b      	ldrh	r3, [r7, #18]
 8008312:	041a      	lsls	r2, r3, #16
 8008314:	89fb      	ldrh	r3, [r7, #14]
 8008316:	4313      	orrs	r3, r2
 8008318:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800831a:	697b      	ldr	r3, [r7, #20]
}
 800831c:	4618      	mov	r0, r3
 800831e:	371c      	adds	r7, #28
 8008320:	46bd      	mov	sp, r7
 8008322:	bc80      	pop	{r7}
 8008324:	4770      	bx	lr

08008326 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8008326:	b580      	push	{r7, lr}
 8008328:	b084      	sub	sp, #16
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008330:	2300      	movs	r3, #0
 8008332:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 f85d 	bl	80083f4 <RTC_EnterInitMode>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d002      	beq.n	8008346 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	73fb      	strb	r3, [r7, #15]
 8008344:	e011      	b.n	800836a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	683a      	ldr	r2, [r7, #0]
 800834c:	0c12      	lsrs	r2, r2, #16
 800834e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	683a      	ldr	r2, [r7, #0]
 8008356:	b292      	uxth	r2, r2
 8008358:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f872 	bl	8008444 <RTC_ExitInitMode>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d001      	beq.n	800836a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800836a:	7bfb      	ldrb	r3, [r7, #15]
}
 800836c:	4618      	mov	r0, r3
 800836e:	3710      	adds	r7, #16
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800837c:	2300      	movs	r3, #0
 800837e:	81fb      	strh	r3, [r7, #14]
 8008380:	2300      	movs	r3, #0
 8008382:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008392:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8008394:	89fb      	ldrh	r3, [r7, #14]
 8008396:	041a      	lsls	r2, r3, #16
 8008398:	89bb      	ldrh	r3, [r7, #12]
 800839a:	4313      	orrs	r3, r2
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bc80      	pop	{r7}
 80083a4:	4770      	bx	lr

080083a6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b084      	sub	sp, #16
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	6078      	str	r0, [r7, #4]
 80083ae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083b0:	2300      	movs	r3, #0
 80083b2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 f81d 	bl	80083f4 <RTC_EnterInitMode>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d002      	beq.n	80083c6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	73fb      	strb	r3, [r7, #15]
 80083c4:	e011      	b.n	80083ea <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	683a      	ldr	r2, [r7, #0]
 80083cc:	0c12      	lsrs	r2, r2, #16
 80083ce:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	683a      	ldr	r2, [r7, #0]
 80083d6:	b292      	uxth	r2, r2
 80083d8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f832 	bl	8008444 <RTC_ExitInitMode>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3710      	adds	r7, #16
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8008400:	f7fc fcf2 	bl	8004de8 <HAL_GetTick>
 8008404:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008406:	e009      	b.n	800841c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008408:	f7fc fcee 	bl	8004de8 <HAL_GetTick>
 800840c:	4602      	mov	r2, r0
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	1ad3      	subs	r3, r2, r3
 8008412:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008416:	d901      	bls.n	800841c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e00f      	b.n	800843c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	f003 0320 	and.w	r3, r3, #32
 8008426:	2b00      	cmp	r3, #0
 8008428:	d0ee      	beq.n	8008408 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	685a      	ldr	r2, [r3, #4]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f042 0210 	orr.w	r2, r2, #16
 8008438:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800844c:	2300      	movs	r3, #0
 800844e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	685a      	ldr	r2, [r3, #4]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f022 0210 	bic.w	r2, r2, #16
 800845e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8008460:	f7fc fcc2 	bl	8004de8 <HAL_GetTick>
 8008464:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008466:	e009      	b.n	800847c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008468:	f7fc fcbe 	bl	8004de8 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008476:	d901      	bls.n	800847c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8008478:	2303      	movs	r3, #3
 800847a:	e007      	b.n	800848c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	f003 0320 	and.w	r3, r3, #32
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0ee      	beq.n	8008468 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800848a:	2300      	movs	r3, #0
}
 800848c:	4618      	mov	r0, r3
 800848e:	3710      	adds	r7, #16
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	4603      	mov	r3, r0
 800849c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80084a2:	e005      	b.n	80084b0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	3301      	adds	r3, #1
 80084a8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80084aa:	79fb      	ldrb	r3, [r7, #7]
 80084ac:	3b0a      	subs	r3, #10
 80084ae:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80084b0:	79fb      	ldrb	r3, [r7, #7]
 80084b2:	2b09      	cmp	r3, #9
 80084b4:	d8f6      	bhi.n	80084a4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	011b      	lsls	r3, r3, #4
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	79fb      	ldrb	r3, [r7, #7]
 80084c0:	4313      	orrs	r3, r2
 80084c2:	b2db      	uxtb	r3, r3
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3714      	adds	r7, #20
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bc80      	pop	{r7}
 80084cc:	4770      	bx	lr

080084ce <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	4603      	mov	r3, r0
 80084d6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80084d8:	2300      	movs	r3, #0
 80084da:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80084dc:	79fb      	ldrb	r3, [r7, #7]
 80084de:	091b      	lsrs	r3, r3, #4
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	461a      	mov	r2, r3
 80084e4:	4613      	mov	r3, r2
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	4413      	add	r3, r2
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	f003 030f 	and.w	r3, r3, #15
 80084f4:	b2da      	uxtb	r2, r3
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	4413      	add	r3, r2
 80084fc:	b2db      	uxtb	r3, r3
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3714      	adds	r7, #20
 8008502:	46bd      	mov	sp, r7
 8008504:	bc80      	pop	{r7}
 8008506:	4770      	bx	lr

08008508 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8008512:	2300      	movs	r3, #0
 8008514:	617b      	str	r3, [r7, #20]
 8008516:	2300      	movs	r3, #0
 8008518:	613b      	str	r3, [r7, #16]
 800851a:	2300      	movs	r3, #0
 800851c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800851e:	2300      	movs	r3, #0
 8008520:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	7bdb      	ldrb	r3, [r3, #15]
 8008526:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	7b5b      	ldrb	r3, [r3, #13]
 800852c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	7b9b      	ldrb	r3, [r3, #14]
 8008532:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8008534:	2300      	movs	r3, #0
 8008536:	60bb      	str	r3, [r7, #8]
 8008538:	e06f      	b.n	800861a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	2b01      	cmp	r3, #1
 800853e:	d011      	beq.n	8008564 <RTC_DateUpdate+0x5c>
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	2b03      	cmp	r3, #3
 8008544:	d00e      	beq.n	8008564 <RTC_DateUpdate+0x5c>
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	2b05      	cmp	r3, #5
 800854a:	d00b      	beq.n	8008564 <RTC_DateUpdate+0x5c>
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	2b07      	cmp	r3, #7
 8008550:	d008      	beq.n	8008564 <RTC_DateUpdate+0x5c>
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	2b08      	cmp	r3, #8
 8008556:	d005      	beq.n	8008564 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b0a      	cmp	r3, #10
 800855c:	d002      	beq.n	8008564 <RTC_DateUpdate+0x5c>
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	2b0c      	cmp	r3, #12
 8008562:	d117      	bne.n	8008594 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b1e      	cmp	r3, #30
 8008568:	d803      	bhi.n	8008572 <RTC_DateUpdate+0x6a>
      {
        day++;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	3301      	adds	r3, #1
 800856e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8008570:	e050      	b.n	8008614 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	2b0c      	cmp	r3, #12
 8008576:	d005      	beq.n	8008584 <RTC_DateUpdate+0x7c>
        {
          month++;
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	3301      	adds	r3, #1
 800857c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800857e:	2301      	movs	r3, #1
 8008580:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8008582:	e047      	b.n	8008614 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8008584:	2301      	movs	r3, #1
 8008586:	613b      	str	r3, [r7, #16]
          day = 1U;
 8008588:	2301      	movs	r3, #1
 800858a:	60fb      	str	r3, [r7, #12]
          year++;
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	3301      	adds	r3, #1
 8008590:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8008592:	e03f      	b.n	8008614 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	2b04      	cmp	r3, #4
 8008598:	d008      	beq.n	80085ac <RTC_DateUpdate+0xa4>
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	2b06      	cmp	r3, #6
 800859e:	d005      	beq.n	80085ac <RTC_DateUpdate+0xa4>
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	2b09      	cmp	r3, #9
 80085a4:	d002      	beq.n	80085ac <RTC_DateUpdate+0xa4>
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	2b0b      	cmp	r3, #11
 80085aa:	d10c      	bne.n	80085c6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2b1d      	cmp	r3, #29
 80085b0:	d803      	bhi.n	80085ba <RTC_DateUpdate+0xb2>
      {
        day++;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	3301      	adds	r3, #1
 80085b6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80085b8:	e02c      	b.n	8008614 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	3301      	adds	r3, #1
 80085be:	613b      	str	r3, [r7, #16]
        day = 1U;
 80085c0:	2301      	movs	r3, #1
 80085c2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80085c4:	e026      	b.n	8008614 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d123      	bne.n	8008614 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2b1b      	cmp	r3, #27
 80085d0:	d803      	bhi.n	80085da <RTC_DateUpdate+0xd2>
      {
        day++;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	3301      	adds	r3, #1
 80085d6:	60fb      	str	r3, [r7, #12]
 80085d8:	e01c      	b.n	8008614 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2b1c      	cmp	r3, #28
 80085de:	d111      	bne.n	8008604 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	4618      	mov	r0, r3
 80085e6:	f000 f839 	bl	800865c <RTC_IsLeapYear>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d003      	beq.n	80085f8 <RTC_DateUpdate+0xf0>
        {
          day++;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	3301      	adds	r3, #1
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	e00d      	b.n	8008614 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	3301      	adds	r3, #1
 80085fc:	613b      	str	r3, [r7, #16]
          day = 1U;
 80085fe:	2301      	movs	r3, #1
 8008600:	60fb      	str	r3, [r7, #12]
 8008602:	e007      	b.n	8008614 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2b1d      	cmp	r3, #29
 8008608:	d104      	bne.n	8008614 <RTC_DateUpdate+0x10c>
      {
        month++;
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	3301      	adds	r3, #1
 800860e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8008610:	2301      	movs	r3, #1
 8008612:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	3301      	adds	r3, #1
 8008618:	60bb      	str	r3, [r7, #8]
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	429a      	cmp	r2, r3
 8008620:	d38b      	bcc.n	800853a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	b2da      	uxtb	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	b2da      	uxtb	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	b2da      	uxtb	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	b2db      	uxtb	r3, r3
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	b2d2      	uxtb	r2, r2
 8008642:	4619      	mov	r1, r3
 8008644:	6978      	ldr	r0, [r7, #20]
 8008646:	f000 f83b 	bl	80086c0 <RTC_WeekDayNum>
 800864a:	4603      	mov	r3, r0
 800864c:	461a      	mov	r2, r3
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	731a      	strb	r2, [r3, #12]
}
 8008652:	bf00      	nop
 8008654:	3718      	adds	r7, #24
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
	...

0800865c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	4603      	mov	r3, r0
 8008664:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8008666:	88fb      	ldrh	r3, [r7, #6]
 8008668:	f003 0303 	and.w	r3, r3, #3
 800866c:	b29b      	uxth	r3, r3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d001      	beq.n	8008676 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8008672:	2300      	movs	r3, #0
 8008674:	e01d      	b.n	80086b2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8008676:	88fb      	ldrh	r3, [r7, #6]
 8008678:	4a10      	ldr	r2, [pc, #64]	@ (80086bc <RTC_IsLeapYear+0x60>)
 800867a:	fba2 1203 	umull	r1, r2, r2, r3
 800867e:	0952      	lsrs	r2, r2, #5
 8008680:	2164      	movs	r1, #100	@ 0x64
 8008682:	fb01 f202 	mul.w	r2, r1, r2
 8008686:	1a9b      	subs	r3, r3, r2
 8008688:	b29b      	uxth	r3, r3
 800868a:	2b00      	cmp	r3, #0
 800868c:	d001      	beq.n	8008692 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800868e:	2301      	movs	r3, #1
 8008690:	e00f      	b.n	80086b2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8008692:	88fb      	ldrh	r3, [r7, #6]
 8008694:	4a09      	ldr	r2, [pc, #36]	@ (80086bc <RTC_IsLeapYear+0x60>)
 8008696:	fba2 1203 	umull	r1, r2, r2, r3
 800869a:	09d2      	lsrs	r2, r2, #7
 800869c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80086a0:	fb01 f202 	mul.w	r2, r1, r2
 80086a4:	1a9b      	subs	r3, r3, r2
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e000      	b.n	80086b2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80086b0:	2300      	movs	r3, #0
  }
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	370c      	adds	r7, #12
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bc80      	pop	{r7}
 80086ba:	4770      	bx	lr
 80086bc:	51eb851f 	.word	0x51eb851f

080086c0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	460b      	mov	r3, r1
 80086ca:	70fb      	strb	r3, [r7, #3]
 80086cc:	4613      	mov	r3, r2
 80086ce:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80086d0:	2300      	movs	r3, #0
 80086d2:	60bb      	str	r3, [r7, #8]
 80086d4:	2300      	movs	r3, #0
 80086d6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80086de:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80086e0:	78fb      	ldrb	r3, [r7, #3]
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d82d      	bhi.n	8008742 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80086e6:	78fa      	ldrb	r2, [r7, #3]
 80086e8:	4613      	mov	r3, r2
 80086ea:	005b      	lsls	r3, r3, #1
 80086ec:	4413      	add	r3, r2
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	1a9b      	subs	r3, r3, r2
 80086f2:	4a2c      	ldr	r2, [pc, #176]	@ (80087a4 <RTC_WeekDayNum+0xe4>)
 80086f4:	fba2 2303 	umull	r2, r3, r2, r3
 80086f8:	085a      	lsrs	r2, r3, #1
 80086fa:	78bb      	ldrb	r3, [r7, #2]
 80086fc:	441a      	add	r2, r3
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	441a      	add	r2, r3
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	3b01      	subs	r3, #1
 8008706:	089b      	lsrs	r3, r3, #2
 8008708:	441a      	add	r2, r3
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	3b01      	subs	r3, #1
 800870e:	4926      	ldr	r1, [pc, #152]	@ (80087a8 <RTC_WeekDayNum+0xe8>)
 8008710:	fba1 1303 	umull	r1, r3, r1, r3
 8008714:	095b      	lsrs	r3, r3, #5
 8008716:	1ad2      	subs	r2, r2, r3
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	3b01      	subs	r3, #1
 800871c:	4922      	ldr	r1, [pc, #136]	@ (80087a8 <RTC_WeekDayNum+0xe8>)
 800871e:	fba1 1303 	umull	r1, r3, r1, r3
 8008722:	09db      	lsrs	r3, r3, #7
 8008724:	4413      	add	r3, r2
 8008726:	1d1a      	adds	r2, r3, #4
 8008728:	4b20      	ldr	r3, [pc, #128]	@ (80087ac <RTC_WeekDayNum+0xec>)
 800872a:	fba3 1302 	umull	r1, r3, r3, r2
 800872e:	1ad1      	subs	r1, r2, r3
 8008730:	0849      	lsrs	r1, r1, #1
 8008732:	440b      	add	r3, r1
 8008734:	0899      	lsrs	r1, r3, #2
 8008736:	460b      	mov	r3, r1
 8008738:	00db      	lsls	r3, r3, #3
 800873a:	1a5b      	subs	r3, r3, r1
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	60fb      	str	r3, [r7, #12]
 8008740:	e029      	b.n	8008796 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8008742:	78fa      	ldrb	r2, [r7, #3]
 8008744:	4613      	mov	r3, r2
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	4413      	add	r3, r2
 800874a:	00db      	lsls	r3, r3, #3
 800874c:	1a9b      	subs	r3, r3, r2
 800874e:	4a15      	ldr	r2, [pc, #84]	@ (80087a4 <RTC_WeekDayNum+0xe4>)
 8008750:	fba2 2303 	umull	r2, r3, r2, r3
 8008754:	085a      	lsrs	r2, r3, #1
 8008756:	78bb      	ldrb	r3, [r7, #2]
 8008758:	441a      	add	r2, r3
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	441a      	add	r2, r3
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	089b      	lsrs	r3, r3, #2
 8008762:	441a      	add	r2, r3
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	4910      	ldr	r1, [pc, #64]	@ (80087a8 <RTC_WeekDayNum+0xe8>)
 8008768:	fba1 1303 	umull	r1, r3, r1, r3
 800876c:	095b      	lsrs	r3, r3, #5
 800876e:	1ad2      	subs	r2, r2, r3
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	490d      	ldr	r1, [pc, #52]	@ (80087a8 <RTC_WeekDayNum+0xe8>)
 8008774:	fba1 1303 	umull	r1, r3, r1, r3
 8008778:	09db      	lsrs	r3, r3, #7
 800877a:	4413      	add	r3, r2
 800877c:	1c9a      	adds	r2, r3, #2
 800877e:	4b0b      	ldr	r3, [pc, #44]	@ (80087ac <RTC_WeekDayNum+0xec>)
 8008780:	fba3 1302 	umull	r1, r3, r3, r2
 8008784:	1ad1      	subs	r1, r2, r3
 8008786:	0849      	lsrs	r1, r1, #1
 8008788:	440b      	add	r3, r1
 800878a:	0899      	lsrs	r1, r3, #2
 800878c:	460b      	mov	r3, r1
 800878e:	00db      	lsls	r3, r3, #3
 8008790:	1a5b      	subs	r3, r3, r1
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	b2db      	uxtb	r3, r3
}
 800879a:	4618      	mov	r0, r3
 800879c:	3714      	adds	r7, #20
 800879e:	46bd      	mov	sp, r7
 80087a0:	bc80      	pop	{r7}
 80087a2:	4770      	bx	lr
 80087a4:	38e38e39 	.word	0x38e38e39
 80087a8:	51eb851f 	.word	0x51eb851f
 80087ac:	24924925 	.word	0x24924925

080087b0 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b082      	sub	sp, #8
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f003 0301 	and.w	r3, r3, #1
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d027      	beq.n	8008816 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d020      	beq.n	8008816 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	f003 0304 	and.w	r3, r3, #4
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00b      	beq.n	80087fa <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 f824 	bl	8008830 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f06f 0204 	mvn.w	r2, #4
 80087f0:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2204      	movs	r2, #4
 80087f6:	745a      	strb	r2, [r3, #17]
 80087f8:	e005      	b.n	8008806 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f80f 	bl	800881e <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2201      	movs	r2, #1
 8008804:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f022 0201 	bic.w	r2, r2, #1
 8008814:	605a      	str	r2, [r3, #4]
    }
  }
}
 8008816:	bf00      	nop
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 800881e:	b480      	push	{r7}
 8008820:	b083      	sub	sp, #12
 8008822:	af00      	add	r7, sp, #0
 8008824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8008826:	bf00      	nop
 8008828:	370c      	adds	r7, #12
 800882a:	46bd      	mov	sp, r7
 800882c:	bc80      	pop	{r7}
 800882e:	4770      	bx	lr

08008830 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8008838:	bf00      	nop
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	bc80      	pop	{r7}
 8008840:	4770      	bx	lr

08008842 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008842:	b580      	push	{r7, lr}
 8008844:	b082      	sub	sp, #8
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d101      	bne.n	8008854 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e041      	b.n	80088d8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800885a:	b2db      	uxtb	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	d106      	bne.n	800886e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7fc f869 	bl	8004940 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2202      	movs	r2, #2
 8008872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	3304      	adds	r3, #4
 800887e:	4619      	mov	r1, r3
 8008880:	4610      	mov	r0, r2
 8008882:	f000 f93f 	bl	8008b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2201      	movs	r2, #1
 80088d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3708      	adds	r7, #8
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d001      	beq.n	80088f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	e032      	b.n	800895e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a18      	ldr	r2, [pc, #96]	@ (8008968 <HAL_TIM_Base_Start+0x88>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d00e      	beq.n	8008928 <HAL_TIM_Base_Start+0x48>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008912:	d009      	beq.n	8008928 <HAL_TIM_Base_Start+0x48>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a14      	ldr	r2, [pc, #80]	@ (800896c <HAL_TIM_Base_Start+0x8c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d004      	beq.n	8008928 <HAL_TIM_Base_Start+0x48>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a13      	ldr	r2, [pc, #76]	@ (8008970 <HAL_TIM_Base_Start+0x90>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d111      	bne.n	800894c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f003 0307 	and.w	r3, r3, #7
 8008932:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2b06      	cmp	r3, #6
 8008938:	d010      	beq.n	800895c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f042 0201 	orr.w	r2, r2, #1
 8008948:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800894a:	e007      	b.n	800895c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f042 0201 	orr.w	r2, r2, #1
 800895a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	3714      	adds	r7, #20
 8008962:	46bd      	mov	sp, r7
 8008964:	bc80      	pop	{r7}
 8008966:	4770      	bx	lr
 8008968:	40012c00 	.word	0x40012c00
 800896c:	40000400 	.word	0x40000400
 8008970:	40000800 	.word	0x40000800

08008974 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800897e:	2300      	movs	r3, #0
 8008980:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008988:	2b01      	cmp	r3, #1
 800898a:	d101      	bne.n	8008990 <HAL_TIM_ConfigClockSource+0x1c>
 800898c:	2302      	movs	r3, #2
 800898e:	e0b4      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x186>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2201      	movs	r2, #1
 8008994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2202      	movs	r2, #2
 800899c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	689b      	ldr	r3, [r3, #8]
 80089a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80089ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089c8:	d03e      	beq.n	8008a48 <HAL_TIM_ConfigClockSource+0xd4>
 80089ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089ce:	f200 8087 	bhi.w	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80089d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089d6:	f000 8086 	beq.w	8008ae6 <HAL_TIM_ConfigClockSource+0x172>
 80089da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089de:	d87f      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80089e0:	2b70      	cmp	r3, #112	@ 0x70
 80089e2:	d01a      	beq.n	8008a1a <HAL_TIM_ConfigClockSource+0xa6>
 80089e4:	2b70      	cmp	r3, #112	@ 0x70
 80089e6:	d87b      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80089e8:	2b60      	cmp	r3, #96	@ 0x60
 80089ea:	d050      	beq.n	8008a8e <HAL_TIM_ConfigClockSource+0x11a>
 80089ec:	2b60      	cmp	r3, #96	@ 0x60
 80089ee:	d877      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80089f0:	2b50      	cmp	r3, #80	@ 0x50
 80089f2:	d03c      	beq.n	8008a6e <HAL_TIM_ConfigClockSource+0xfa>
 80089f4:	2b50      	cmp	r3, #80	@ 0x50
 80089f6:	d873      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80089f8:	2b40      	cmp	r3, #64	@ 0x40
 80089fa:	d058      	beq.n	8008aae <HAL_TIM_ConfigClockSource+0x13a>
 80089fc:	2b40      	cmp	r3, #64	@ 0x40
 80089fe:	d86f      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8008a00:	2b30      	cmp	r3, #48	@ 0x30
 8008a02:	d064      	beq.n	8008ace <HAL_TIM_ConfigClockSource+0x15a>
 8008a04:	2b30      	cmp	r3, #48	@ 0x30
 8008a06:	d86b      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8008a08:	2b20      	cmp	r3, #32
 8008a0a:	d060      	beq.n	8008ace <HAL_TIM_ConfigClockSource+0x15a>
 8008a0c:	2b20      	cmp	r3, #32
 8008a0e:	d867      	bhi.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d05c      	beq.n	8008ace <HAL_TIM_ConfigClockSource+0x15a>
 8008a14:	2b10      	cmp	r3, #16
 8008a16:	d05a      	beq.n	8008ace <HAL_TIM_ConfigClockSource+0x15a>
 8008a18:	e062      	b.n	8008ae0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a2a:	f000 f950 	bl	8008cce <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68ba      	ldr	r2, [r7, #8]
 8008a44:	609a      	str	r2, [r3, #8]
      break;
 8008a46:	e04f      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a58:	f000 f939 	bl	8008cce <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689a      	ldr	r2, [r3, #8]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a6a:	609a      	str	r2, [r3, #8]
      break;
 8008a6c:	e03c      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	f000 f8b0 	bl	8008be0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2150      	movs	r1, #80	@ 0x50
 8008a86:	4618      	mov	r0, r3
 8008a88:	f000 f907 	bl	8008c9a <TIM_ITRx_SetConfig>
      break;
 8008a8c:	e02c      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	f000 f8ce 	bl	8008c3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2160      	movs	r1, #96	@ 0x60
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f000 f8f7 	bl	8008c9a <TIM_ITRx_SetConfig>
      break;
 8008aac:	e01c      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aba:	461a      	mov	r2, r3
 8008abc:	f000 f890 	bl	8008be0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2140      	movs	r1, #64	@ 0x40
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 f8e7 	bl	8008c9a <TIM_ITRx_SetConfig>
      break;
 8008acc:	e00c      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	4610      	mov	r0, r2
 8008ada:	f000 f8de 	bl	8008c9a <TIM_ITRx_SetConfig>
      break;
 8008ade:	e003      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ae4:	e000      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ae6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
	...

08008b04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a2f      	ldr	r2, [pc, #188]	@ (8008bd4 <TIM_Base_SetConfig+0xd0>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d00b      	beq.n	8008b34 <TIM_Base_SetConfig+0x30>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b22:	d007      	beq.n	8008b34 <TIM_Base_SetConfig+0x30>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a2c      	ldr	r2, [pc, #176]	@ (8008bd8 <TIM_Base_SetConfig+0xd4>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d003      	beq.n	8008b34 <TIM_Base_SetConfig+0x30>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a2b      	ldr	r2, [pc, #172]	@ (8008bdc <TIM_Base_SetConfig+0xd8>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d108      	bne.n	8008b46 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	68fa      	ldr	r2, [r7, #12]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	4a22      	ldr	r2, [pc, #136]	@ (8008bd4 <TIM_Base_SetConfig+0xd0>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d00b      	beq.n	8008b66 <TIM_Base_SetConfig+0x62>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b54:	d007      	beq.n	8008b66 <TIM_Base_SetConfig+0x62>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd8 <TIM_Base_SetConfig+0xd4>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d003      	beq.n	8008b66 <TIM_Base_SetConfig+0x62>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a1e      	ldr	r2, [pc, #120]	@ (8008bdc <TIM_Base_SetConfig+0xd8>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d108      	bne.n	8008b78 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a0d      	ldr	r2, [pc, #52]	@ (8008bd4 <TIM_Base_SetConfig+0xd0>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d103      	bne.n	8008bac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	691a      	ldr	r2, [r3, #16]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2201      	movs	r2, #1
 8008bb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d005      	beq.n	8008bca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	f023 0201 	bic.w	r2, r3, #1
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	611a      	str	r2, [r3, #16]
  }
}
 8008bca:	bf00      	nop
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bc80      	pop	{r7}
 8008bd2:	4770      	bx	lr
 8008bd4:	40012c00 	.word	0x40012c00
 8008bd8:	40000400 	.word	0x40000400
 8008bdc:	40000800 	.word	0x40000800

08008be0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b087      	sub	sp, #28
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6a1b      	ldr	r3, [r3, #32]
 8008bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	f023 0201 	bic.w	r2, r3, #1
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	011b      	lsls	r3, r3, #4
 8008c10:	693a      	ldr	r2, [r7, #16]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	f023 030a 	bic.w	r3, r3, #10
 8008c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c1e:	697a      	ldr	r2, [r7, #20]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	693a      	ldr	r2, [r7, #16]
 8008c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	697a      	ldr	r2, [r7, #20]
 8008c30:	621a      	str	r2, [r3, #32]
}
 8008c32:	bf00      	nop
 8008c34:	371c      	adds	r7, #28
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bc80      	pop	{r7}
 8008c3a:	4770      	bx	lr

08008c3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b087      	sub	sp, #28
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6a1b      	ldr	r3, [r3, #32]
 8008c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6a1b      	ldr	r3, [r3, #32]
 8008c52:	f023 0210 	bic.w	r2, r3, #16
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	699b      	ldr	r3, [r3, #24]
 8008c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	031b      	lsls	r3, r3, #12
 8008c6c:	693a      	ldr	r2, [r7, #16]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	011b      	lsls	r3, r3, #4
 8008c7e:	697a      	ldr	r2, [r7, #20]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	693a      	ldr	r2, [r7, #16]
 8008c88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	697a      	ldr	r2, [r7, #20]
 8008c8e:	621a      	str	r2, [r3, #32]
}
 8008c90:	bf00      	nop
 8008c92:	371c      	adds	r7, #28
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bc80      	pop	{r7}
 8008c98:	4770      	bx	lr

08008c9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b085      	sub	sp, #20
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
 8008ca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	f043 0307 	orr.w	r3, r3, #7
 8008cbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	609a      	str	r2, [r3, #8]
}
 8008cc4:	bf00      	nop
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bc80      	pop	{r7}
 8008ccc:	4770      	bx	lr

08008cce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b087      	sub	sp, #28
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	607a      	str	r2, [r7, #4]
 8008cda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ce8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	021a      	lsls	r2, r3, #8
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	431a      	orrs	r2, r3
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	697a      	ldr	r2, [r7, #20]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	609a      	str	r2, [r3, #8]
}
 8008d02:	bf00      	nop
 8008d04:	371c      	adds	r7, #28
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bc80      	pop	{r7}
 8008d0a:	4770      	bx	lr

08008d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b085      	sub	sp, #20
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d101      	bne.n	8008d24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d20:	2302      	movs	r3, #2
 8008d22:	e046      	b.n	8008db2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2202      	movs	r2, #2
 8008d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68fa      	ldr	r2, [r7, #12]
 8008d52:	4313      	orrs	r3, r2
 8008d54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	4a16      	ldr	r2, [pc, #88]	@ (8008dbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d00e      	beq.n	8008d86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d70:	d009      	beq.n	8008d86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a12      	ldr	r2, [pc, #72]	@ (8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d004      	beq.n	8008d86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a10      	ldr	r2, [pc, #64]	@ (8008dc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d10c      	bne.n	8008da0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	68ba      	ldr	r2, [r7, #8]
 8008d9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3714      	adds	r7, #20
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bc80      	pop	{r7}
 8008dba:	4770      	bx	lr
 8008dbc:	40012c00 	.word	0x40012c00
 8008dc0:	40000400 	.word	0x40000400
 8008dc4:	40000800 	.word	0x40000800

08008dc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d101      	bne.n	8008dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	e042      	b.n	8008e60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d106      	bne.n	8008df4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7fb fdc4 	bl	800497c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2224      	movs	r2, #36	@ 0x24
 8008df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	68da      	ldr	r2, [r3, #12]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fe85 	bl	8009b1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	691a      	ldr	r2, [r3, #16]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	695a      	ldr	r2, [r3, #20]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008e30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008e40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b08a      	sub	sp, #40	@ 0x28
 8008e6c:	af02      	add	r7, sp, #8
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	603b      	str	r3, [r7, #0]
 8008e74:	4613      	mov	r3, r2
 8008e76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b20      	cmp	r3, #32
 8008e86:	d175      	bne.n	8008f74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d002      	beq.n	8008e94 <HAL_UART_Transmit+0x2c>
 8008e8e:	88fb      	ldrh	r3, [r7, #6]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d101      	bne.n	8008e98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e06e      	b.n	8008f76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2221      	movs	r2, #33	@ 0x21
 8008ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ea6:	f7fb ff9f 	bl	8004de8 <HAL_GetTick>
 8008eaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	88fa      	ldrh	r2, [r7, #6]
 8008eb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	88fa      	ldrh	r2, [r7, #6]
 8008eb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ec0:	d108      	bne.n	8008ed4 <HAL_UART_Transmit+0x6c>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	691b      	ldr	r3, [r3, #16]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d104      	bne.n	8008ed4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	61bb      	str	r3, [r7, #24]
 8008ed2:	e003      	b.n	8008edc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008edc:	e02e      	b.n	8008f3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2180      	movs	r1, #128	@ 0x80
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f000 fbea 	bl	80096c2 <UART_WaitOnFlagUntilTimeout>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d005      	beq.n	8008f00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e03a      	b.n	8008f76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10b      	bne.n	8008f1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	881b      	ldrh	r3, [r3, #0]
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	3302      	adds	r3, #2
 8008f1a:	61bb      	str	r3, [r7, #24]
 8008f1c:	e007      	b.n	8008f2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	781a      	ldrb	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	3b01      	subs	r3, #1
 8008f36:	b29a      	uxth	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1cb      	bne.n	8008ede <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	9300      	str	r3, [sp, #0]
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2140      	movs	r1, #64	@ 0x40
 8008f50:	68f8      	ldr	r0, [r7, #12]
 8008f52:	f000 fbb6 	bl	80096c2 <UART_WaitOnFlagUntilTimeout>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d005      	beq.n	8008f68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2220      	movs	r2, #32
 8008f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e006      	b.n	8008f76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2220      	movs	r2, #32
 8008f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008f70:	2300      	movs	r3, #0
 8008f72:	e000      	b.n	8008f76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008f74:	2302      	movs	r3, #2
  }
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3720      	adds	r7, #32
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b08a      	sub	sp, #40	@ 0x28
 8008f82:	af02      	add	r7, sp, #8
 8008f84:	60f8      	str	r0, [r7, #12]
 8008f86:	60b9      	str	r1, [r7, #8]
 8008f88:	603b      	str	r3, [r7, #0]
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b20      	cmp	r3, #32
 8008f9c:	f040 8081 	bne.w	80090a2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d002      	beq.n	8008fac <HAL_UART_Receive+0x2e>
 8008fa6:	88fb      	ldrh	r3, [r7, #6]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d101      	bne.n	8008fb0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	e079      	b.n	80090a4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2222      	movs	r2, #34	@ 0x22
 8008fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fc4:	f7fb ff10 	bl	8004de8 <HAL_GetTick>
 8008fc8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	88fa      	ldrh	r2, [r7, #6]
 8008fce:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	88fa      	ldrh	r2, [r7, #6]
 8008fd4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fde:	d108      	bne.n	8008ff2 <HAL_UART_Receive+0x74>
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d104      	bne.n	8008ff2 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	61bb      	str	r3, [r7, #24]
 8008ff0:	e003      	b.n	8008ffa <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008ffa:	e047      	b.n	800908c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	9300      	str	r3, [sp, #0]
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2200      	movs	r2, #0
 8009004:	2120      	movs	r1, #32
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f000 fb5b 	bl	80096c2 <UART_WaitOnFlagUntilTimeout>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d005      	beq.n	800901e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2220      	movs	r2, #32
 8009016:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	e042      	b.n	80090a4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10c      	bne.n	800903e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	b29b      	uxth	r3, r3
 800902c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009030:	b29a      	uxth	r2, r3
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009036:	69bb      	ldr	r3, [r7, #24]
 8009038:	3302      	adds	r3, #2
 800903a:	61bb      	str	r3, [r7, #24]
 800903c:	e01f      	b.n	800907e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009046:	d007      	beq.n	8009058 <HAL_UART_Receive+0xda>
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d10a      	bne.n	8009066 <HAL_UART_Receive+0xe8>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	691b      	ldr	r3, [r3, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d106      	bne.n	8009066 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	b2da      	uxtb	r2, r3
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	701a      	strb	r2, [r3, #0]
 8009064:	e008      	b.n	8009078 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	b2db      	uxtb	r3, r3
 800906e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009072:	b2da      	uxtb	r2, r3
 8009074:	69fb      	ldr	r3, [r7, #28]
 8009076:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	3301      	adds	r3, #1
 800907c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009082:	b29b      	uxth	r3, r3
 8009084:	3b01      	subs	r3, #1
 8009086:	b29a      	uxth	r2, r3
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009090:	b29b      	uxth	r3, r3
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1b2      	bne.n	8008ffc <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2220      	movs	r2, #32
 800909a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800909e:	2300      	movs	r3, #0
 80090a0:	e000      	b.n	80090a4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80090a2:	2302      	movs	r3, #2
  }
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3720      	adds	r7, #32
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}

080090ac <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b08c      	sub	sp, #48	@ 0x30
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	4613      	mov	r3, r2
 80090b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2b20      	cmp	r3, #32
 80090c4:	d14a      	bne.n	800915c <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d002      	beq.n	80090d2 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80090cc:	88fb      	ldrh	r3, [r7, #6]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d101      	bne.n	80090d6 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	e043      	b.n	800915e <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2201      	movs	r2, #1
 80090da:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80090e2:	88fb      	ldrh	r3, [r7, #6]
 80090e4:	461a      	mov	r2, r3
 80090e6:	68b9      	ldr	r1, [r7, #8]
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f000 fb43 	bl	8009774 <UART_Start_Receive_IT>
 80090ee:	4603      	mov	r3, r0
 80090f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80090f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d12c      	bne.n	8009156 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009100:	2b01      	cmp	r3, #1
 8009102:	d125      	bne.n	8009150 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009104:	2300      	movs	r3, #0
 8009106:	613b      	str	r3, [r7, #16]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	613b      	str	r3, [r7, #16]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	613b      	str	r3, [r7, #16]
 8009118:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	330c      	adds	r3, #12
 8009120:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	e853 3f00 	ldrex	r3, [r3]
 8009128:	617b      	str	r3, [r7, #20]
   return(result);
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f043 0310 	orr.w	r3, r3, #16
 8009130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	330c      	adds	r3, #12
 8009138:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800913a:	627a      	str	r2, [r7, #36]	@ 0x24
 800913c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913e:	6a39      	ldr	r1, [r7, #32]
 8009140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009142:	e841 2300 	strex	r3, r2, [r1]
 8009146:	61fb      	str	r3, [r7, #28]
   return(result);
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1e5      	bne.n	800911a <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800914e:	e002      	b.n	8009156 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009156:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800915a:	e000      	b.n	800915e <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800915c:	2302      	movs	r3, #2
  }
}
 800915e:	4618      	mov	r0, r3
 8009160:	3730      	adds	r7, #48	@ 0x30
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
	...

08009168 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b0ba      	sub	sp, #232	@ 0xe8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	68db      	ldr	r3, [r3, #12]
 8009180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800918e:	2300      	movs	r3, #0
 8009190:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009194:	2300      	movs	r3, #0
 8009196:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800919a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800919e:	f003 030f 	and.w	r3, r3, #15
 80091a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80091a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10f      	bne.n	80091ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091b2:	f003 0320 	and.w	r3, r3, #32
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d009      	beq.n	80091ce <HAL_UART_IRQHandler+0x66>
 80091ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091be:	f003 0320 	and.w	r3, r3, #32
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d003      	beq.n	80091ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 fbea 	bl	80099a0 <UART_Receive_IT>
      return;
 80091cc:	e25b      	b.n	8009686 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f000 80de 	beq.w	8009394 <HAL_UART_IRQHandler+0x22c>
 80091d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091dc:	f003 0301 	and.w	r3, r3, #1
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d106      	bne.n	80091f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80091e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f000 80d1 	beq.w	8009394 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f6:	f003 0301 	and.w	r3, r3, #1
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00b      	beq.n	8009216 <HAL_UART_IRQHandler+0xae>
 80091fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009206:	2b00      	cmp	r3, #0
 8009208:	d005      	beq.n	8009216 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800920e:	f043 0201 	orr.w	r2, r3, #1
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800921a:	f003 0304 	and.w	r3, r3, #4
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00b      	beq.n	800923a <HAL_UART_IRQHandler+0xd2>
 8009222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	2b00      	cmp	r3, #0
 800922c:	d005      	beq.n	800923a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009232:	f043 0202 	orr.w	r2, r3, #2
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800923a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800923e:	f003 0302 	and.w	r3, r3, #2
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00b      	beq.n	800925e <HAL_UART_IRQHandler+0xf6>
 8009246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	2b00      	cmp	r3, #0
 8009250:	d005      	beq.n	800925e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009256:	f043 0204 	orr.w	r2, r3, #4
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800925e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009262:	f003 0308 	and.w	r3, r3, #8
 8009266:	2b00      	cmp	r3, #0
 8009268:	d011      	beq.n	800928e <HAL_UART_IRQHandler+0x126>
 800926a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b00      	cmp	r3, #0
 8009274:	d105      	bne.n	8009282 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	d005      	beq.n	800928e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009286:	f043 0208 	orr.w	r2, r3, #8
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009292:	2b00      	cmp	r3, #0
 8009294:	f000 81f2 	beq.w	800967c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800929c:	f003 0320 	and.w	r3, r3, #32
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d008      	beq.n	80092b6 <HAL_UART_IRQHandler+0x14e>
 80092a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092a8:	f003 0320 	and.w	r3, r3, #32
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d002      	beq.n	80092b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fb75 	bl	80099a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	695b      	ldr	r3, [r3, #20]
 80092bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	bf14      	ite	ne
 80092c4:	2301      	movne	r3, #1
 80092c6:	2300      	moveq	r3, #0
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092d2:	f003 0308 	and.w	r3, r3, #8
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d103      	bne.n	80092e2 <HAL_UART_IRQHandler+0x17a>
 80092da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d04f      	beq.n	8009382 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f000 fa7f 	bl	80097e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	695b      	ldr	r3, [r3, #20]
 80092ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d041      	beq.n	800937a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3314      	adds	r3, #20
 80092fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009300:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009304:	e853 3f00 	ldrex	r3, [r3]
 8009308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800930c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	3314      	adds	r3, #20
 800931e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009322:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800932e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009332:	e841 2300 	strex	r3, r2, [r1]
 8009336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800933a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1d9      	bne.n	80092f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009346:	2b00      	cmp	r3, #0
 8009348:	d013      	beq.n	8009372 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800934e:	4a7e      	ldr	r2, [pc, #504]	@ (8009548 <HAL_UART_IRQHandler+0x3e0>)
 8009350:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009356:	4618      	mov	r0, r3
 8009358:	f7fc fbc6 	bl	8005ae8 <HAL_DMA_Abort_IT>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d016      	beq.n	8009390 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800936c:	4610      	mov	r0, r2
 800936e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009370:	e00e      	b.n	8009390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f99c 	bl	80096b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009378:	e00a      	b.n	8009390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f998 	bl	80096b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009380:	e006      	b.n	8009390 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f994 	bl	80096b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800938e:	e175      	b.n	800967c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009390:	bf00      	nop
    return;
 8009392:	e173      	b.n	800967c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009398:	2b01      	cmp	r3, #1
 800939a:	f040 814f 	bne.w	800963c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800939e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093a2:	f003 0310 	and.w	r3, r3, #16
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 8148 	beq.w	800963c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80093ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093b0:	f003 0310 	and.w	r3, r3, #16
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 8141 	beq.w	800963c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093ba:	2300      	movs	r3, #0
 80093bc:	60bb      	str	r3, [r7, #8]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	60bb      	str	r3, [r7, #8]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	60bb      	str	r3, [r7, #8]
 80093ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	695b      	ldr	r3, [r3, #20]
 80093d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 80b6 	beq.w	800954c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80093ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	f000 8145 	beq.w	8009680 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093fe:	429a      	cmp	r2, r3
 8009400:	f080 813e 	bcs.w	8009680 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800940a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009410:	699b      	ldr	r3, [r3, #24]
 8009412:	2b20      	cmp	r3, #32
 8009414:	f000 8088 	beq.w	8009528 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	330c      	adds	r3, #12
 800941e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009422:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009426:	e853 3f00 	ldrex	r3, [r3]
 800942a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800942e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009432:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009436:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	330c      	adds	r3, #12
 8009440:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009444:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009448:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009450:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009454:	e841 2300 	strex	r3, r2, [r1]
 8009458:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800945c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009460:	2b00      	cmp	r3, #0
 8009462:	d1d9      	bne.n	8009418 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	3314      	adds	r3, #20
 800946a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800946e:	e853 3f00 	ldrex	r3, [r3]
 8009472:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009474:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009476:	f023 0301 	bic.w	r3, r3, #1
 800947a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3314      	adds	r3, #20
 8009484:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009488:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800948c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009490:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009494:	e841 2300 	strex	r3, r2, [r1]
 8009498:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800949a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1e1      	bne.n	8009464 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3314      	adds	r3, #20
 80094a6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094aa:	e853 3f00 	ldrex	r3, [r3]
 80094ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3314      	adds	r3, #20
 80094c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80094c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094cc:	e841 2300 	strex	r3, r2, [r1]
 80094d0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80094d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1e3      	bne.n	80094a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2220      	movs	r2, #32
 80094dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	330c      	adds	r3, #12
 80094ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f0:	e853 3f00 	ldrex	r3, [r3]
 80094f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80094f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094f8:	f023 0310 	bic.w	r3, r3, #16
 80094fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	330c      	adds	r3, #12
 8009506:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800950a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800950c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800950e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009510:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009512:	e841 2300 	strex	r3, r2, [r1]
 8009516:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800951a:	2b00      	cmp	r3, #0
 800951c:	d1e3      	bne.n	80094e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009522:	4618      	mov	r0, r3
 8009524:	f7fc faa5 	bl	8005a72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2202      	movs	r2, #2
 800952c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009536:	b29b      	uxth	r3, r3
 8009538:	1ad3      	subs	r3, r2, r3
 800953a:	b29b      	uxth	r3, r3
 800953c:	4619      	mov	r1, r3
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f7fb f814 	bl	800456c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009544:	e09c      	b.n	8009680 <HAL_UART_IRQHandler+0x518>
 8009546:	bf00      	nop
 8009548:	080098ab 	.word	0x080098ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009554:	b29b      	uxth	r3, r3
 8009556:	1ad3      	subs	r3, r2, r3
 8009558:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009560:	b29b      	uxth	r3, r3
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 808e 	beq.w	8009684 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009568:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800956c:	2b00      	cmp	r3, #0
 800956e:	f000 8089 	beq.w	8009684 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	330c      	adds	r3, #12
 8009578:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957c:	e853 3f00 	ldrex	r3, [r3]
 8009580:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009584:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009588:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	330c      	adds	r3, #12
 8009592:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009596:	647a      	str	r2, [r7, #68]	@ 0x44
 8009598:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800959c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800959e:	e841 2300 	strex	r3, r2, [r1]
 80095a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d1e3      	bne.n	8009572 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3314      	adds	r3, #20
 80095b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b4:	e853 3f00 	ldrex	r3, [r3]
 80095b8:	623b      	str	r3, [r7, #32]
   return(result);
 80095ba:	6a3b      	ldr	r3, [r7, #32]
 80095bc:	f023 0301 	bic.w	r3, r3, #1
 80095c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3314      	adds	r3, #20
 80095ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80095ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80095d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095d6:	e841 2300 	strex	r3, r2, [r1]
 80095da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1e3      	bne.n	80095aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2220      	movs	r2, #32
 80095e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2200      	movs	r2, #0
 80095ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	330c      	adds	r3, #12
 80095f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	e853 3f00 	ldrex	r3, [r3]
 80095fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f023 0310 	bic.w	r3, r3, #16
 8009606:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	330c      	adds	r3, #12
 8009610:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009614:	61fa      	str	r2, [r7, #28]
 8009616:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009618:	69b9      	ldr	r1, [r7, #24]
 800961a:	69fa      	ldr	r2, [r7, #28]
 800961c:	e841 2300 	strex	r3, r2, [r1]
 8009620:	617b      	str	r3, [r7, #20]
   return(result);
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d1e3      	bne.n	80095f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2202      	movs	r2, #2
 800962c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800962e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009632:	4619      	mov	r1, r3
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f7fa ff99 	bl	800456c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800963a:	e023      	b.n	8009684 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800963c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009644:	2b00      	cmp	r3, #0
 8009646:	d009      	beq.n	800965c <HAL_UART_IRQHandler+0x4f4>
 8009648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800964c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009650:	2b00      	cmp	r3, #0
 8009652:	d003      	beq.n	800965c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 f93c 	bl	80098d2 <UART_Transmit_IT>
    return;
 800965a:	e014      	b.n	8009686 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800965c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009664:	2b00      	cmp	r3, #0
 8009666:	d00e      	beq.n	8009686 <HAL_UART_IRQHandler+0x51e>
 8009668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800966c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009670:	2b00      	cmp	r3, #0
 8009672:	d008      	beq.n	8009686 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 f97b 	bl	8009970 <UART_EndTransmit_IT>
    return;
 800967a:	e004      	b.n	8009686 <HAL_UART_IRQHandler+0x51e>
    return;
 800967c:	bf00      	nop
 800967e:	e002      	b.n	8009686 <HAL_UART_IRQHandler+0x51e>
      return;
 8009680:	bf00      	nop
 8009682:	e000      	b.n	8009686 <HAL_UART_IRQHandler+0x51e>
      return;
 8009684:	bf00      	nop
  }
}
 8009686:	37e8      	adds	r7, #232	@ 0xe8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009694:	bf00      	nop
 8009696:	370c      	adds	r7, #12
 8009698:	46bd      	mov	sp, r7
 800969a:	bc80      	pop	{r7}
 800969c:	4770      	bx	lr

0800969e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800969e:	b480      	push	{r7}
 80096a0:	b083      	sub	sp, #12
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80096a6:	bf00      	nop
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bc80      	pop	{r7}
 80096ae:	4770      	bx	lr

080096b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096b8:	bf00      	nop
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	bc80      	pop	{r7}
 80096c0:	4770      	bx	lr

080096c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b086      	sub	sp, #24
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	60f8      	str	r0, [r7, #12]
 80096ca:	60b9      	str	r1, [r7, #8]
 80096cc:	603b      	str	r3, [r7, #0]
 80096ce:	4613      	mov	r3, r2
 80096d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096d2:	e03b      	b.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096d4:	6a3b      	ldr	r3, [r7, #32]
 80096d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096da:	d037      	beq.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096dc:	f7fb fb84 	bl	8004de8 <HAL_GetTick>
 80096e0:	4602      	mov	r2, r0
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	1ad3      	subs	r3, r2, r3
 80096e6:	6a3a      	ldr	r2, [r7, #32]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d302      	bcc.n	80096f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d101      	bne.n	80096f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e03a      	b.n	800976c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	f003 0304 	and.w	r3, r3, #4
 8009700:	2b00      	cmp	r3, #0
 8009702:	d023      	beq.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	2b80      	cmp	r3, #128	@ 0x80
 8009708:	d020      	beq.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	2b40      	cmp	r3, #64	@ 0x40
 800970e:	d01d      	beq.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 0308 	and.w	r3, r3, #8
 800971a:	2b08      	cmp	r3, #8
 800971c:	d116      	bne.n	800974c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800971e:	2300      	movs	r3, #0
 8009720:	617b      	str	r3, [r7, #20]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	617b      	str	r3, [r7, #20]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	617b      	str	r3, [r7, #20]
 8009732:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	f000 f856 	bl	80097e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2208      	movs	r2, #8
 800973e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2200      	movs	r2, #0
 8009744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	e00f      	b.n	800976c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	4013      	ands	r3, r2
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	429a      	cmp	r2, r3
 800975a:	bf0c      	ite	eq
 800975c:	2301      	moveq	r3, #1
 800975e:	2300      	movne	r3, #0
 8009760:	b2db      	uxtb	r3, r3
 8009762:	461a      	mov	r2, r3
 8009764:	79fb      	ldrb	r3, [r7, #7]
 8009766:	429a      	cmp	r2, r3
 8009768:	d0b4      	beq.n	80096d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3718      	adds	r7, #24
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009774:	b480      	push	{r7}
 8009776:	b085      	sub	sp, #20
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	4613      	mov	r3, r2
 8009780:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	68ba      	ldr	r2, [r7, #8]
 8009786:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	88fa      	ldrh	r2, [r7, #6]
 800978c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	88fa      	ldrh	r2, [r7, #6]
 8009792:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2200      	movs	r2, #0
 8009798:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2222      	movs	r2, #34	@ 0x22
 800979e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	691b      	ldr	r3, [r3, #16]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d007      	beq.n	80097ba <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68da      	ldr	r2, [r3, #12]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80097b8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	695a      	ldr	r2, [r3, #20]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f042 0201 	orr.w	r2, r2, #1
 80097c8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	68da      	ldr	r2, [r3, #12]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f042 0220 	orr.w	r2, r2, #32
 80097d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3714      	adds	r7, #20
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bc80      	pop	{r7}
 80097e4:	4770      	bx	lr

080097e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097e6:	b480      	push	{r7}
 80097e8:	b095      	sub	sp, #84	@ 0x54
 80097ea:	af00      	add	r7, sp, #0
 80097ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	330c      	adds	r3, #12
 80097f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097f8:	e853 3f00 	ldrex	r3, [r3]
 80097fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009800:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	330c      	adds	r3, #12
 800980c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800980e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009812:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009816:	e841 2300 	strex	r3, r2, [r1]
 800981a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1e5      	bne.n	80097ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	3314      	adds	r3, #20
 8009828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982a:	6a3b      	ldr	r3, [r7, #32]
 800982c:	e853 3f00 	ldrex	r3, [r3]
 8009830:	61fb      	str	r3, [r7, #28]
   return(result);
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	f023 0301 	bic.w	r3, r3, #1
 8009838:	64bb      	str	r3, [r7, #72]	@ 0x48
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	3314      	adds	r3, #20
 8009840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009844:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009846:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009848:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800984a:	e841 2300 	strex	r3, r2, [r1]
 800984e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009852:	2b00      	cmp	r3, #0
 8009854:	d1e5      	bne.n	8009822 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800985a:	2b01      	cmp	r3, #1
 800985c:	d119      	bne.n	8009892 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	e853 3f00 	ldrex	r3, [r3]
 800986c:	60bb      	str	r3, [r7, #8]
   return(result);
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	f023 0310 	bic.w	r3, r3, #16
 8009874:	647b      	str	r3, [r7, #68]	@ 0x44
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	330c      	adds	r3, #12
 800987c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800987e:	61ba      	str	r2, [r7, #24]
 8009880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009882:	6979      	ldr	r1, [r7, #20]
 8009884:	69ba      	ldr	r2, [r7, #24]
 8009886:	e841 2300 	strex	r3, r2, [r1]
 800988a:	613b      	str	r3, [r7, #16]
   return(result);
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1e5      	bne.n	800985e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2220      	movs	r2, #32
 8009896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80098a0:	bf00      	nop
 80098a2:	3754      	adds	r7, #84	@ 0x54
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bc80      	pop	{r7}
 80098a8:	4770      	bx	lr

080098aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098aa:	b580      	push	{r7, lr}
 80098ac:	b084      	sub	sp, #16
 80098ae:	af00      	add	r7, sp, #0
 80098b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	2200      	movs	r2, #0
 80098c2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f7ff fef3 	bl	80096b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098ca:	bf00      	nop
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80098d2:	b480      	push	{r7}
 80098d4:	b085      	sub	sp, #20
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b21      	cmp	r3, #33	@ 0x21
 80098e4:	d13e      	bne.n	8009964 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098ee:	d114      	bne.n	800991a <UART_Transmit_IT+0x48>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d110      	bne.n	800991a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a1b      	ldr	r3, [r3, #32]
 80098fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	881b      	ldrh	r3, [r3, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800990c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a1b      	ldr	r3, [r3, #32]
 8009912:	1c9a      	adds	r2, r3, #2
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	621a      	str	r2, [r3, #32]
 8009918:	e008      	b.n	800992c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a1b      	ldr	r3, [r3, #32]
 800991e:	1c59      	adds	r1, r3, #1
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6211      	str	r1, [r2, #32]
 8009924:	781a      	ldrb	r2, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009930:	b29b      	uxth	r3, r3
 8009932:	3b01      	subs	r3, #1
 8009934:	b29b      	uxth	r3, r3
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	4619      	mov	r1, r3
 800993a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10f      	bne.n	8009960 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68da      	ldr	r2, [r3, #12]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800994e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68da      	ldr	r2, [r3, #12]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800995e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009960:	2300      	movs	r3, #0
 8009962:	e000      	b.n	8009966 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009964:	2302      	movs	r3, #2
  }
}
 8009966:	4618      	mov	r0, r3
 8009968:	3714      	adds	r7, #20
 800996a:	46bd      	mov	sp, r7
 800996c:	bc80      	pop	{r7}
 800996e:	4770      	bx	lr

08009970 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68da      	ldr	r2, [r3, #12]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009986:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2220      	movs	r2, #32
 800998c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f7ff fe7b 	bl	800968c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3708      	adds	r7, #8
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b08c      	sub	sp, #48	@ 0x30
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	2b22      	cmp	r3, #34	@ 0x22
 80099b2:	f040 80ae 	bne.w	8009b12 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	689b      	ldr	r3, [r3, #8]
 80099ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099be:	d117      	bne.n	80099f0 <UART_Receive_IT+0x50>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d113      	bne.n	80099f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80099c8:	2300      	movs	r3, #0
 80099ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	b29b      	uxth	r3, r3
 80099da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099de:	b29a      	uxth	r2, r3
 80099e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e8:	1c9a      	adds	r2, r3, #2
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80099ee:	e026      	b.n	8009a3e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80099f6:	2300      	movs	r3, #0
 80099f8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a02:	d007      	beq.n	8009a14 <UART_Receive_IT+0x74>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10a      	bne.n	8009a22 <UART_Receive_IT+0x82>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d106      	bne.n	8009a22 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1e:	701a      	strb	r2, [r3, #0]
 8009a20:	e008      	b.n	8009a34 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a2e:	b2da      	uxtb	r2, r3
 8009a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a32:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	1c5a      	adds	r2, r3, #1
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	3b01      	subs	r3, #1
 8009a46:	b29b      	uxth	r3, r3
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d15d      	bne.n	8009b0e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	68da      	ldr	r2, [r3, #12]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f022 0220 	bic.w	r2, r2, #32
 8009a60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68da      	ldr	r2, [r3, #12]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	695a      	ldr	r2, [r3, #20]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f022 0201 	bic.w	r2, r2, #1
 8009a80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2220      	movs	r2, #32
 8009a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d135      	bne.n	8009b04 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	330c      	adds	r3, #12
 8009aa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	e853 3f00 	ldrex	r3, [r3]
 8009aac:	613b      	str	r3, [r7, #16]
   return(result);
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	f023 0310 	bic.w	r3, r3, #16
 8009ab4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	330c      	adds	r3, #12
 8009abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009abe:	623a      	str	r2, [r7, #32]
 8009ac0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac2:	69f9      	ldr	r1, [r7, #28]
 8009ac4:	6a3a      	ldr	r2, [r7, #32]
 8009ac6:	e841 2300 	strex	r3, r2, [r1]
 8009aca:	61bb      	str	r3, [r7, #24]
   return(result);
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1e5      	bne.n	8009a9e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f003 0310 	and.w	r3, r3, #16
 8009adc:	2b10      	cmp	r3, #16
 8009ade:	d10a      	bne.n	8009af6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	60fb      	str	r3, [r7, #12]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	60fb      	str	r3, [r7, #12]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	60fb      	str	r3, [r7, #12]
 8009af4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009afa:	4619      	mov	r1, r3
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f7fa fd35 	bl	800456c <HAL_UARTEx_RxEventCallback>
 8009b02:	e002      	b.n	8009b0a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f7ff fdca 	bl	800969e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	e002      	b.n	8009b14 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e000      	b.n	8009b14 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009b12:	2302      	movs	r3, #2
  }
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3730      	adds	r7, #48	@ 0x30
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}

08009b1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	691b      	ldr	r3, [r3, #16]
 8009b2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	68da      	ldr	r2, [r3, #12]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	689a      	ldr	r2, [r3, #8]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	431a      	orrs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	695b      	ldr	r3, [r3, #20]
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009b56:	f023 030c 	bic.w	r3, r3, #12
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	6812      	ldr	r2, [r2, #0]
 8009b5e:	68b9      	ldr	r1, [r7, #8]
 8009b60:	430b      	orrs	r3, r1
 8009b62:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	695b      	ldr	r3, [r3, #20]
 8009b6a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	699a      	ldr	r2, [r3, #24]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	430a      	orrs	r2, r1
 8009b78:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a2c      	ldr	r2, [pc, #176]	@ (8009c30 <UART_SetConfig+0x114>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d103      	bne.n	8009b8c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009b84:	f7fd fe40 	bl	8007808 <HAL_RCC_GetPCLK2Freq>
 8009b88:	60f8      	str	r0, [r7, #12]
 8009b8a:	e002      	b.n	8009b92 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009b8c:	f7fd fe28 	bl	80077e0 <HAL_RCC_GetPCLK1Freq>
 8009b90:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	4613      	mov	r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	4413      	add	r3, r2
 8009b9a:	009a      	lsls	r2, r3, #2
 8009b9c:	441a      	add	r2, r3
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ba8:	4a22      	ldr	r2, [pc, #136]	@ (8009c34 <UART_SetConfig+0x118>)
 8009baa:	fba2 2303 	umull	r2, r3, r2, r3
 8009bae:	095b      	lsrs	r3, r3, #5
 8009bb0:	0119      	lsls	r1, r3, #4
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4413      	add	r3, r2
 8009bba:	009a      	lsls	r2, r3, #2
 8009bbc:	441a      	add	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	009b      	lsls	r3, r3, #2
 8009bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8009bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8009c34 <UART_SetConfig+0x118>)
 8009bca:	fba3 0302 	umull	r0, r3, r3, r2
 8009bce:	095b      	lsrs	r3, r3, #5
 8009bd0:	2064      	movs	r0, #100	@ 0x64
 8009bd2:	fb00 f303 	mul.w	r3, r0, r3
 8009bd6:	1ad3      	subs	r3, r2, r3
 8009bd8:	011b      	lsls	r3, r3, #4
 8009bda:	3332      	adds	r3, #50	@ 0x32
 8009bdc:	4a15      	ldr	r2, [pc, #84]	@ (8009c34 <UART_SetConfig+0x118>)
 8009bde:	fba2 2303 	umull	r2, r3, r2, r3
 8009be2:	095b      	lsrs	r3, r3, #5
 8009be4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009be8:	4419      	add	r1, r3
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	4613      	mov	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	4413      	add	r3, r2
 8009bf2:	009a      	lsls	r2, r3, #2
 8009bf4:	441a      	add	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009c00:	4b0c      	ldr	r3, [pc, #48]	@ (8009c34 <UART_SetConfig+0x118>)
 8009c02:	fba3 0302 	umull	r0, r3, r3, r2
 8009c06:	095b      	lsrs	r3, r3, #5
 8009c08:	2064      	movs	r0, #100	@ 0x64
 8009c0a:	fb00 f303 	mul.w	r3, r0, r3
 8009c0e:	1ad3      	subs	r3, r2, r3
 8009c10:	011b      	lsls	r3, r3, #4
 8009c12:	3332      	adds	r3, #50	@ 0x32
 8009c14:	4a07      	ldr	r2, [pc, #28]	@ (8009c34 <UART_SetConfig+0x118>)
 8009c16:	fba2 2303 	umull	r2, r3, r2, r3
 8009c1a:	095b      	lsrs	r3, r3, #5
 8009c1c:	f003 020f 	and.w	r2, r3, #15
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	440a      	add	r2, r1
 8009c26:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009c28:	bf00      	nop
 8009c2a:	3710      	adds	r7, #16
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	40013800 	.word	0x40013800
 8009c34:	51eb851f 	.word	0x51eb851f

08009c38 <srand>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4b10      	ldr	r3, [pc, #64]	@ (8009c7c <srand+0x44>)
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	681d      	ldr	r5, [r3, #0]
 8009c40:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009c42:	b9b3      	cbnz	r3, 8009c72 <srand+0x3a>
 8009c44:	2018      	movs	r0, #24
 8009c46:	f001 fd83 	bl	800b750 <malloc>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	6328      	str	r0, [r5, #48]	@ 0x30
 8009c4e:	b920      	cbnz	r0, 8009c5a <srand+0x22>
 8009c50:	2146      	movs	r1, #70	@ 0x46
 8009c52:	4b0b      	ldr	r3, [pc, #44]	@ (8009c80 <srand+0x48>)
 8009c54:	480b      	ldr	r0, [pc, #44]	@ (8009c84 <srand+0x4c>)
 8009c56:	f000 feb9 	bl	800a9cc <__assert_func>
 8009c5a:	490b      	ldr	r1, [pc, #44]	@ (8009c88 <srand+0x50>)
 8009c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8009c8c <srand+0x54>)
 8009c5e:	e9c0 1300 	strd	r1, r3, [r0]
 8009c62:	4b0b      	ldr	r3, [pc, #44]	@ (8009c90 <srand+0x58>)
 8009c64:	2100      	movs	r1, #0
 8009c66:	6083      	str	r3, [r0, #8]
 8009c68:	230b      	movs	r3, #11
 8009c6a:	8183      	strh	r3, [r0, #12]
 8009c6c:	2001      	movs	r0, #1
 8009c6e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009c72:	2200      	movs	r2, #0
 8009c74:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009c76:	611c      	str	r4, [r3, #16]
 8009c78:	615a      	str	r2, [r3, #20]
 8009c7a:	bd38      	pop	{r3, r4, r5, pc}
 8009c7c:	20000068 	.word	0x20000068
 8009c80:	0800d54e 	.word	0x0800d54e
 8009c84:	0800d565 	.word	0x0800d565
 8009c88:	abcd330e 	.word	0xabcd330e
 8009c8c:	e66d1234 	.word	0xe66d1234
 8009c90:	0005deec 	.word	0x0005deec

08009c94 <rand>:
 8009c94:	4b16      	ldr	r3, [pc, #88]	@ (8009cf0 <rand+0x5c>)
 8009c96:	b510      	push	{r4, lr}
 8009c98:	681c      	ldr	r4, [r3, #0]
 8009c9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009c9c:	b9b3      	cbnz	r3, 8009ccc <rand+0x38>
 8009c9e:	2018      	movs	r0, #24
 8009ca0:	f001 fd56 	bl	800b750 <malloc>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	6320      	str	r0, [r4, #48]	@ 0x30
 8009ca8:	b920      	cbnz	r0, 8009cb4 <rand+0x20>
 8009caa:	2152      	movs	r1, #82	@ 0x52
 8009cac:	4b11      	ldr	r3, [pc, #68]	@ (8009cf4 <rand+0x60>)
 8009cae:	4812      	ldr	r0, [pc, #72]	@ (8009cf8 <rand+0x64>)
 8009cb0:	f000 fe8c 	bl	800a9cc <__assert_func>
 8009cb4:	4911      	ldr	r1, [pc, #68]	@ (8009cfc <rand+0x68>)
 8009cb6:	4b12      	ldr	r3, [pc, #72]	@ (8009d00 <rand+0x6c>)
 8009cb8:	e9c0 1300 	strd	r1, r3, [r0]
 8009cbc:	4b11      	ldr	r3, [pc, #68]	@ (8009d04 <rand+0x70>)
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	6083      	str	r3, [r0, #8]
 8009cc2:	230b      	movs	r3, #11
 8009cc4:	8183      	strh	r3, [r0, #12]
 8009cc6:	2001      	movs	r0, #1
 8009cc8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009ccc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009cce:	480e      	ldr	r0, [pc, #56]	@ (8009d08 <rand+0x74>)
 8009cd0:	690b      	ldr	r3, [r1, #16]
 8009cd2:	694c      	ldr	r4, [r1, #20]
 8009cd4:	4358      	muls	r0, r3
 8009cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8009d0c <rand+0x78>)
 8009cd8:	fb02 0004 	mla	r0, r2, r4, r0
 8009cdc:	fba3 3202 	umull	r3, r2, r3, r2
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	eb40 0002 	adc.w	r0, r0, r2
 8009ce6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8009cea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8009cee:	bd10      	pop	{r4, pc}
 8009cf0:	20000068 	.word	0x20000068
 8009cf4:	0800d54e 	.word	0x0800d54e
 8009cf8:	0800d565 	.word	0x0800d565
 8009cfc:	abcd330e 	.word	0xabcd330e
 8009d00:	e66d1234 	.word	0xe66d1234
 8009d04:	0005deec 	.word	0x0005deec
 8009d08:	5851f42d 	.word	0x5851f42d
 8009d0c:	4c957f2d 	.word	0x4c957f2d

08009d10 <__cvt>:
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d16:	461d      	mov	r5, r3
 8009d18:	bfbb      	ittet	lt
 8009d1a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8009d1e:	461d      	movlt	r5, r3
 8009d20:	2300      	movge	r3, #0
 8009d22:	232d      	movlt	r3, #45	@ 0x2d
 8009d24:	b088      	sub	sp, #32
 8009d26:	4614      	mov	r4, r2
 8009d28:	bfb8      	it	lt
 8009d2a:	4614      	movlt	r4, r2
 8009d2c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d2e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009d30:	7013      	strb	r3, [r2, #0]
 8009d32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d34:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009d38:	f023 0820 	bic.w	r8, r3, #32
 8009d3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d40:	d005      	beq.n	8009d4e <__cvt+0x3e>
 8009d42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009d46:	d100      	bne.n	8009d4a <__cvt+0x3a>
 8009d48:	3601      	adds	r6, #1
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	e000      	b.n	8009d50 <__cvt+0x40>
 8009d4e:	2303      	movs	r3, #3
 8009d50:	aa07      	add	r2, sp, #28
 8009d52:	9204      	str	r2, [sp, #16]
 8009d54:	aa06      	add	r2, sp, #24
 8009d56:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009d5a:	e9cd 3600 	strd	r3, r6, [sp]
 8009d5e:	4622      	mov	r2, r4
 8009d60:	462b      	mov	r3, r5
 8009d62:	f000 fed9 	bl	800ab18 <_dtoa_r>
 8009d66:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009d6a:	4607      	mov	r7, r0
 8009d6c:	d119      	bne.n	8009da2 <__cvt+0x92>
 8009d6e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009d70:	07db      	lsls	r3, r3, #31
 8009d72:	d50e      	bpl.n	8009d92 <__cvt+0x82>
 8009d74:	eb00 0906 	add.w	r9, r0, r6
 8009d78:	2200      	movs	r2, #0
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	4620      	mov	r0, r4
 8009d7e:	4629      	mov	r1, r5
 8009d80:	f7f6 fe12 	bl	80009a8 <__aeabi_dcmpeq>
 8009d84:	b108      	cbz	r0, 8009d8a <__cvt+0x7a>
 8009d86:	f8cd 901c 	str.w	r9, [sp, #28]
 8009d8a:	2230      	movs	r2, #48	@ 0x30
 8009d8c:	9b07      	ldr	r3, [sp, #28]
 8009d8e:	454b      	cmp	r3, r9
 8009d90:	d31e      	bcc.n	8009dd0 <__cvt+0xc0>
 8009d92:	4638      	mov	r0, r7
 8009d94:	9b07      	ldr	r3, [sp, #28]
 8009d96:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009d98:	1bdb      	subs	r3, r3, r7
 8009d9a:	6013      	str	r3, [r2, #0]
 8009d9c:	b008      	add	sp, #32
 8009d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009da6:	eb00 0906 	add.w	r9, r0, r6
 8009daa:	d1e5      	bne.n	8009d78 <__cvt+0x68>
 8009dac:	7803      	ldrb	r3, [r0, #0]
 8009dae:	2b30      	cmp	r3, #48	@ 0x30
 8009db0:	d10a      	bne.n	8009dc8 <__cvt+0xb8>
 8009db2:	2200      	movs	r2, #0
 8009db4:	2300      	movs	r3, #0
 8009db6:	4620      	mov	r0, r4
 8009db8:	4629      	mov	r1, r5
 8009dba:	f7f6 fdf5 	bl	80009a8 <__aeabi_dcmpeq>
 8009dbe:	b918      	cbnz	r0, 8009dc8 <__cvt+0xb8>
 8009dc0:	f1c6 0601 	rsb	r6, r6, #1
 8009dc4:	f8ca 6000 	str.w	r6, [sl]
 8009dc8:	f8da 3000 	ldr.w	r3, [sl]
 8009dcc:	4499      	add	r9, r3
 8009dce:	e7d3      	b.n	8009d78 <__cvt+0x68>
 8009dd0:	1c59      	adds	r1, r3, #1
 8009dd2:	9107      	str	r1, [sp, #28]
 8009dd4:	701a      	strb	r2, [r3, #0]
 8009dd6:	e7d9      	b.n	8009d8c <__cvt+0x7c>

08009dd8 <__exponent>:
 8009dd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dda:	2900      	cmp	r1, #0
 8009ddc:	bfb6      	itet	lt
 8009dde:	232d      	movlt	r3, #45	@ 0x2d
 8009de0:	232b      	movge	r3, #43	@ 0x2b
 8009de2:	4249      	neglt	r1, r1
 8009de4:	2909      	cmp	r1, #9
 8009de6:	7002      	strb	r2, [r0, #0]
 8009de8:	7043      	strb	r3, [r0, #1]
 8009dea:	dd29      	ble.n	8009e40 <__exponent+0x68>
 8009dec:	f10d 0307 	add.w	r3, sp, #7
 8009df0:	461d      	mov	r5, r3
 8009df2:	270a      	movs	r7, #10
 8009df4:	fbb1 f6f7 	udiv	r6, r1, r7
 8009df8:	461a      	mov	r2, r3
 8009dfa:	fb07 1416 	mls	r4, r7, r6, r1
 8009dfe:	3430      	adds	r4, #48	@ 0x30
 8009e00:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009e04:	460c      	mov	r4, r1
 8009e06:	2c63      	cmp	r4, #99	@ 0x63
 8009e08:	4631      	mov	r1, r6
 8009e0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e0e:	dcf1      	bgt.n	8009df4 <__exponent+0x1c>
 8009e10:	3130      	adds	r1, #48	@ 0x30
 8009e12:	1e94      	subs	r4, r2, #2
 8009e14:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e18:	4623      	mov	r3, r4
 8009e1a:	1c41      	adds	r1, r0, #1
 8009e1c:	42ab      	cmp	r3, r5
 8009e1e:	d30a      	bcc.n	8009e36 <__exponent+0x5e>
 8009e20:	f10d 0309 	add.w	r3, sp, #9
 8009e24:	1a9b      	subs	r3, r3, r2
 8009e26:	42ac      	cmp	r4, r5
 8009e28:	bf88      	it	hi
 8009e2a:	2300      	movhi	r3, #0
 8009e2c:	3302      	adds	r3, #2
 8009e2e:	4403      	add	r3, r0
 8009e30:	1a18      	subs	r0, r3, r0
 8009e32:	b003      	add	sp, #12
 8009e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e36:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e3a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e3e:	e7ed      	b.n	8009e1c <__exponent+0x44>
 8009e40:	2330      	movs	r3, #48	@ 0x30
 8009e42:	3130      	adds	r1, #48	@ 0x30
 8009e44:	7083      	strb	r3, [r0, #2]
 8009e46:	70c1      	strb	r1, [r0, #3]
 8009e48:	1d03      	adds	r3, r0, #4
 8009e4a:	e7f1      	b.n	8009e30 <__exponent+0x58>

08009e4c <_printf_float>:
 8009e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e50:	b091      	sub	sp, #68	@ 0x44
 8009e52:	460c      	mov	r4, r1
 8009e54:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009e58:	4616      	mov	r6, r2
 8009e5a:	461f      	mov	r7, r3
 8009e5c:	4605      	mov	r5, r0
 8009e5e:	f000 fd19 	bl	800a894 <_localeconv_r>
 8009e62:	6803      	ldr	r3, [r0, #0]
 8009e64:	4618      	mov	r0, r3
 8009e66:	9308      	str	r3, [sp, #32]
 8009e68:	f7f6 f972 	bl	8000150 <strlen>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e70:	f8d8 3000 	ldr.w	r3, [r8]
 8009e74:	9009      	str	r0, [sp, #36]	@ 0x24
 8009e76:	3307      	adds	r3, #7
 8009e78:	f023 0307 	bic.w	r3, r3, #7
 8009e7c:	f103 0208 	add.w	r2, r3, #8
 8009e80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e84:	f8d4 b000 	ldr.w	fp, [r4]
 8009e88:	f8c8 2000 	str.w	r2, [r8]
 8009e8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009e94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e96:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ea2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009ea6:	4b9c      	ldr	r3, [pc, #624]	@ (800a118 <_printf_float+0x2cc>)
 8009ea8:	f7f6 fdb0 	bl	8000a0c <__aeabi_dcmpun>
 8009eac:	bb70      	cbnz	r0, 8009f0c <_printf_float+0xc0>
 8009eae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb6:	4b98      	ldr	r3, [pc, #608]	@ (800a118 <_printf_float+0x2cc>)
 8009eb8:	f7f6 fd8a 	bl	80009d0 <__aeabi_dcmple>
 8009ebc:	bb30      	cbnz	r0, 8009f0c <_printf_float+0xc0>
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	4640      	mov	r0, r8
 8009ec4:	4649      	mov	r1, r9
 8009ec6:	f7f6 fd79 	bl	80009bc <__aeabi_dcmplt>
 8009eca:	b110      	cbz	r0, 8009ed2 <_printf_float+0x86>
 8009ecc:	232d      	movs	r3, #45	@ 0x2d
 8009ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ed2:	4a92      	ldr	r2, [pc, #584]	@ (800a11c <_printf_float+0x2d0>)
 8009ed4:	4b92      	ldr	r3, [pc, #584]	@ (800a120 <_printf_float+0x2d4>)
 8009ed6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009eda:	bf8c      	ite	hi
 8009edc:	4690      	movhi	r8, r2
 8009ede:	4698      	movls	r8, r3
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	f04f 0900 	mov.w	r9, #0
 8009ee6:	6123      	str	r3, [r4, #16]
 8009ee8:	f02b 0304 	bic.w	r3, fp, #4
 8009eec:	6023      	str	r3, [r4, #0]
 8009eee:	4633      	mov	r3, r6
 8009ef0:	4621      	mov	r1, r4
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	9700      	str	r7, [sp, #0]
 8009ef6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009ef8:	f000 f9d4 	bl	800a2a4 <_printf_common>
 8009efc:	3001      	adds	r0, #1
 8009efe:	f040 8090 	bne.w	800a022 <_printf_float+0x1d6>
 8009f02:	f04f 30ff 	mov.w	r0, #4294967295
 8009f06:	b011      	add	sp, #68	@ 0x44
 8009f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	464b      	mov	r3, r9
 8009f10:	4640      	mov	r0, r8
 8009f12:	4649      	mov	r1, r9
 8009f14:	f7f6 fd7a 	bl	8000a0c <__aeabi_dcmpun>
 8009f18:	b148      	cbz	r0, 8009f2e <_printf_float+0xe2>
 8009f1a:	464b      	mov	r3, r9
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfb8      	it	lt
 8009f20:	232d      	movlt	r3, #45	@ 0x2d
 8009f22:	4a80      	ldr	r2, [pc, #512]	@ (800a124 <_printf_float+0x2d8>)
 8009f24:	bfb8      	it	lt
 8009f26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f2a:	4b7f      	ldr	r3, [pc, #508]	@ (800a128 <_printf_float+0x2dc>)
 8009f2c:	e7d3      	b.n	8009ed6 <_printf_float+0x8a>
 8009f2e:	6863      	ldr	r3, [r4, #4]
 8009f30:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009f34:	1c5a      	adds	r2, r3, #1
 8009f36:	d13f      	bne.n	8009fb8 <_printf_float+0x16c>
 8009f38:	2306      	movs	r3, #6
 8009f3a:	6063      	str	r3, [r4, #4]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009f42:	6023      	str	r3, [r4, #0]
 8009f44:	9206      	str	r2, [sp, #24]
 8009f46:	aa0e      	add	r2, sp, #56	@ 0x38
 8009f48:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009f4c:	aa0d      	add	r2, sp, #52	@ 0x34
 8009f4e:	9203      	str	r2, [sp, #12]
 8009f50:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009f54:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009f58:	6863      	ldr	r3, [r4, #4]
 8009f5a:	4642      	mov	r2, r8
 8009f5c:	9300      	str	r3, [sp, #0]
 8009f5e:	4628      	mov	r0, r5
 8009f60:	464b      	mov	r3, r9
 8009f62:	910a      	str	r1, [sp, #40]	@ 0x28
 8009f64:	f7ff fed4 	bl	8009d10 <__cvt>
 8009f68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f6a:	4680      	mov	r8, r0
 8009f6c:	2947      	cmp	r1, #71	@ 0x47
 8009f6e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009f70:	d128      	bne.n	8009fc4 <_printf_float+0x178>
 8009f72:	1cc8      	adds	r0, r1, #3
 8009f74:	db02      	blt.n	8009f7c <_printf_float+0x130>
 8009f76:	6863      	ldr	r3, [r4, #4]
 8009f78:	4299      	cmp	r1, r3
 8009f7a:	dd40      	ble.n	8009ffe <_printf_float+0x1b2>
 8009f7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f80:	fa5f fa8a 	uxtb.w	sl, sl
 8009f84:	4652      	mov	r2, sl
 8009f86:	3901      	subs	r1, #1
 8009f88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009f8c:	910d      	str	r1, [sp, #52]	@ 0x34
 8009f8e:	f7ff ff23 	bl	8009dd8 <__exponent>
 8009f92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f94:	4681      	mov	r9, r0
 8009f96:	1813      	adds	r3, r2, r0
 8009f98:	2a01      	cmp	r2, #1
 8009f9a:	6123      	str	r3, [r4, #16]
 8009f9c:	dc02      	bgt.n	8009fa4 <_printf_float+0x158>
 8009f9e:	6822      	ldr	r2, [r4, #0]
 8009fa0:	07d2      	lsls	r2, r2, #31
 8009fa2:	d501      	bpl.n	8009fa8 <_printf_float+0x15c>
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d09e      	beq.n	8009eee <_printf_float+0xa2>
 8009fb0:	232d      	movs	r3, #45	@ 0x2d
 8009fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fb6:	e79a      	b.n	8009eee <_printf_float+0xa2>
 8009fb8:	2947      	cmp	r1, #71	@ 0x47
 8009fba:	d1bf      	bne.n	8009f3c <_printf_float+0xf0>
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1bd      	bne.n	8009f3c <_printf_float+0xf0>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e7ba      	b.n	8009f3a <_printf_float+0xee>
 8009fc4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009fc8:	d9dc      	bls.n	8009f84 <_printf_float+0x138>
 8009fca:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009fce:	d118      	bne.n	800a002 <_printf_float+0x1b6>
 8009fd0:	2900      	cmp	r1, #0
 8009fd2:	6863      	ldr	r3, [r4, #4]
 8009fd4:	dd0b      	ble.n	8009fee <_printf_float+0x1a2>
 8009fd6:	6121      	str	r1, [r4, #16]
 8009fd8:	b913      	cbnz	r3, 8009fe0 <_printf_float+0x194>
 8009fda:	6822      	ldr	r2, [r4, #0]
 8009fdc:	07d0      	lsls	r0, r2, #31
 8009fde:	d502      	bpl.n	8009fe6 <_printf_float+0x19a>
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	440b      	add	r3, r1
 8009fe4:	6123      	str	r3, [r4, #16]
 8009fe6:	f04f 0900 	mov.w	r9, #0
 8009fea:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009fec:	e7dc      	b.n	8009fa8 <_printf_float+0x15c>
 8009fee:	b913      	cbnz	r3, 8009ff6 <_printf_float+0x1aa>
 8009ff0:	6822      	ldr	r2, [r4, #0]
 8009ff2:	07d2      	lsls	r2, r2, #31
 8009ff4:	d501      	bpl.n	8009ffa <_printf_float+0x1ae>
 8009ff6:	3302      	adds	r3, #2
 8009ff8:	e7f4      	b.n	8009fe4 <_printf_float+0x198>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e7f2      	b.n	8009fe4 <_printf_float+0x198>
 8009ffe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a004:	4299      	cmp	r1, r3
 800a006:	db05      	blt.n	800a014 <_printf_float+0x1c8>
 800a008:	6823      	ldr	r3, [r4, #0]
 800a00a:	6121      	str	r1, [r4, #16]
 800a00c:	07d8      	lsls	r0, r3, #31
 800a00e:	d5ea      	bpl.n	8009fe6 <_printf_float+0x19a>
 800a010:	1c4b      	adds	r3, r1, #1
 800a012:	e7e7      	b.n	8009fe4 <_printf_float+0x198>
 800a014:	2900      	cmp	r1, #0
 800a016:	bfcc      	ite	gt
 800a018:	2201      	movgt	r2, #1
 800a01a:	f1c1 0202 	rsble	r2, r1, #2
 800a01e:	4413      	add	r3, r2
 800a020:	e7e0      	b.n	8009fe4 <_printf_float+0x198>
 800a022:	6823      	ldr	r3, [r4, #0]
 800a024:	055a      	lsls	r2, r3, #21
 800a026:	d407      	bmi.n	800a038 <_printf_float+0x1ec>
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	4642      	mov	r2, r8
 800a02c:	4631      	mov	r1, r6
 800a02e:	4628      	mov	r0, r5
 800a030:	47b8      	blx	r7
 800a032:	3001      	adds	r0, #1
 800a034:	d12b      	bne.n	800a08e <_printf_float+0x242>
 800a036:	e764      	b.n	8009f02 <_printf_float+0xb6>
 800a038:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a03c:	f240 80dc 	bls.w	800a1f8 <_printf_float+0x3ac>
 800a040:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a044:	2200      	movs	r2, #0
 800a046:	2300      	movs	r3, #0
 800a048:	f7f6 fcae 	bl	80009a8 <__aeabi_dcmpeq>
 800a04c:	2800      	cmp	r0, #0
 800a04e:	d033      	beq.n	800a0b8 <_printf_float+0x26c>
 800a050:	2301      	movs	r3, #1
 800a052:	4631      	mov	r1, r6
 800a054:	4628      	mov	r0, r5
 800a056:	4a35      	ldr	r2, [pc, #212]	@ (800a12c <_printf_float+0x2e0>)
 800a058:	47b8      	blx	r7
 800a05a:	3001      	adds	r0, #1
 800a05c:	f43f af51 	beq.w	8009f02 <_printf_float+0xb6>
 800a060:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800a064:	4543      	cmp	r3, r8
 800a066:	db02      	blt.n	800a06e <_printf_float+0x222>
 800a068:	6823      	ldr	r3, [r4, #0]
 800a06a:	07d8      	lsls	r0, r3, #31
 800a06c:	d50f      	bpl.n	800a08e <_printf_float+0x242>
 800a06e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	47b8      	blx	r7
 800a078:	3001      	adds	r0, #1
 800a07a:	f43f af42 	beq.w	8009f02 <_printf_float+0xb6>
 800a07e:	f04f 0900 	mov.w	r9, #0
 800a082:	f108 38ff 	add.w	r8, r8, #4294967295
 800a086:	f104 0a1a 	add.w	sl, r4, #26
 800a08a:	45c8      	cmp	r8, r9
 800a08c:	dc09      	bgt.n	800a0a2 <_printf_float+0x256>
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	079b      	lsls	r3, r3, #30
 800a092:	f100 8102 	bmi.w	800a29a <_printf_float+0x44e>
 800a096:	68e0      	ldr	r0, [r4, #12]
 800a098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a09a:	4298      	cmp	r0, r3
 800a09c:	bfb8      	it	lt
 800a09e:	4618      	movlt	r0, r3
 800a0a0:	e731      	b.n	8009f06 <_printf_float+0xba>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	4652      	mov	r2, sl
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	f43f af28 	beq.w	8009f02 <_printf_float+0xb6>
 800a0b2:	f109 0901 	add.w	r9, r9, #1
 800a0b6:	e7e8      	b.n	800a08a <_printf_float+0x23e>
 800a0b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	dc38      	bgt.n	800a130 <_printf_float+0x2e4>
 800a0be:	2301      	movs	r3, #1
 800a0c0:	4631      	mov	r1, r6
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	4a19      	ldr	r2, [pc, #100]	@ (800a12c <_printf_float+0x2e0>)
 800a0c6:	47b8      	blx	r7
 800a0c8:	3001      	adds	r0, #1
 800a0ca:	f43f af1a 	beq.w	8009f02 <_printf_float+0xb6>
 800a0ce:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800a0d2:	ea59 0303 	orrs.w	r3, r9, r3
 800a0d6:	d102      	bne.n	800a0de <_printf_float+0x292>
 800a0d8:	6823      	ldr	r3, [r4, #0]
 800a0da:	07d9      	lsls	r1, r3, #31
 800a0dc:	d5d7      	bpl.n	800a08e <_printf_float+0x242>
 800a0de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	47b8      	blx	r7
 800a0e8:	3001      	adds	r0, #1
 800a0ea:	f43f af0a 	beq.w	8009f02 <_printf_float+0xb6>
 800a0ee:	f04f 0a00 	mov.w	sl, #0
 800a0f2:	f104 0b1a 	add.w	fp, r4, #26
 800a0f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a0f8:	425b      	negs	r3, r3
 800a0fa:	4553      	cmp	r3, sl
 800a0fc:	dc01      	bgt.n	800a102 <_printf_float+0x2b6>
 800a0fe:	464b      	mov	r3, r9
 800a100:	e793      	b.n	800a02a <_printf_float+0x1de>
 800a102:	2301      	movs	r3, #1
 800a104:	465a      	mov	r2, fp
 800a106:	4631      	mov	r1, r6
 800a108:	4628      	mov	r0, r5
 800a10a:	47b8      	blx	r7
 800a10c:	3001      	adds	r0, #1
 800a10e:	f43f aef8 	beq.w	8009f02 <_printf_float+0xb6>
 800a112:	f10a 0a01 	add.w	sl, sl, #1
 800a116:	e7ee      	b.n	800a0f6 <_printf_float+0x2aa>
 800a118:	7fefffff 	.word	0x7fefffff
 800a11c:	0800d5c1 	.word	0x0800d5c1
 800a120:	0800d5bd 	.word	0x0800d5bd
 800a124:	0800d5c9 	.word	0x0800d5c9
 800a128:	0800d5c5 	.word	0x0800d5c5
 800a12c:	0800d5cd 	.word	0x0800d5cd
 800a130:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a132:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a136:	4553      	cmp	r3, sl
 800a138:	bfa8      	it	ge
 800a13a:	4653      	movge	r3, sl
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	4699      	mov	r9, r3
 800a140:	dc36      	bgt.n	800a1b0 <_printf_float+0x364>
 800a142:	f04f 0b00 	mov.w	fp, #0
 800a146:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a14a:	f104 021a 	add.w	r2, r4, #26
 800a14e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a150:	930a      	str	r3, [sp, #40]	@ 0x28
 800a152:	eba3 0309 	sub.w	r3, r3, r9
 800a156:	455b      	cmp	r3, fp
 800a158:	dc31      	bgt.n	800a1be <_printf_float+0x372>
 800a15a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a15c:	459a      	cmp	sl, r3
 800a15e:	dc3a      	bgt.n	800a1d6 <_printf_float+0x38a>
 800a160:	6823      	ldr	r3, [r4, #0]
 800a162:	07da      	lsls	r2, r3, #31
 800a164:	d437      	bmi.n	800a1d6 <_printf_float+0x38a>
 800a166:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a168:	ebaa 0903 	sub.w	r9, sl, r3
 800a16c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a16e:	ebaa 0303 	sub.w	r3, sl, r3
 800a172:	4599      	cmp	r9, r3
 800a174:	bfa8      	it	ge
 800a176:	4699      	movge	r9, r3
 800a178:	f1b9 0f00 	cmp.w	r9, #0
 800a17c:	dc33      	bgt.n	800a1e6 <_printf_float+0x39a>
 800a17e:	f04f 0800 	mov.w	r8, #0
 800a182:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a186:	f104 0b1a 	add.w	fp, r4, #26
 800a18a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a18c:	ebaa 0303 	sub.w	r3, sl, r3
 800a190:	eba3 0309 	sub.w	r3, r3, r9
 800a194:	4543      	cmp	r3, r8
 800a196:	f77f af7a 	ble.w	800a08e <_printf_float+0x242>
 800a19a:	2301      	movs	r3, #1
 800a19c:	465a      	mov	r2, fp
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b8      	blx	r7
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	f43f aeac 	beq.w	8009f02 <_printf_float+0xb6>
 800a1aa:	f108 0801 	add.w	r8, r8, #1
 800a1ae:	e7ec      	b.n	800a18a <_printf_float+0x33e>
 800a1b0:	4642      	mov	r2, r8
 800a1b2:	4631      	mov	r1, r6
 800a1b4:	4628      	mov	r0, r5
 800a1b6:	47b8      	blx	r7
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	d1c2      	bne.n	800a142 <_printf_float+0x2f6>
 800a1bc:	e6a1      	b.n	8009f02 <_printf_float+0xb6>
 800a1be:	2301      	movs	r3, #1
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	920a      	str	r2, [sp, #40]	@ 0x28
 800a1c6:	47b8      	blx	r7
 800a1c8:	3001      	adds	r0, #1
 800a1ca:	f43f ae9a 	beq.w	8009f02 <_printf_float+0xb6>
 800a1ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1d0:	f10b 0b01 	add.w	fp, fp, #1
 800a1d4:	e7bb      	b.n	800a14e <_printf_float+0x302>
 800a1d6:	4631      	mov	r1, r6
 800a1d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a1dc:	4628      	mov	r0, r5
 800a1de:	47b8      	blx	r7
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	d1c0      	bne.n	800a166 <_printf_float+0x31a>
 800a1e4:	e68d      	b.n	8009f02 <_printf_float+0xb6>
 800a1e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1e8:	464b      	mov	r3, r9
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	4442      	add	r2, r8
 800a1f0:	47b8      	blx	r7
 800a1f2:	3001      	adds	r0, #1
 800a1f4:	d1c3      	bne.n	800a17e <_printf_float+0x332>
 800a1f6:	e684      	b.n	8009f02 <_printf_float+0xb6>
 800a1f8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a1fc:	f1ba 0f01 	cmp.w	sl, #1
 800a200:	dc01      	bgt.n	800a206 <_printf_float+0x3ba>
 800a202:	07db      	lsls	r3, r3, #31
 800a204:	d536      	bpl.n	800a274 <_printf_float+0x428>
 800a206:	2301      	movs	r3, #1
 800a208:	4642      	mov	r2, r8
 800a20a:	4631      	mov	r1, r6
 800a20c:	4628      	mov	r0, r5
 800a20e:	47b8      	blx	r7
 800a210:	3001      	adds	r0, #1
 800a212:	f43f ae76 	beq.w	8009f02 <_printf_float+0xb6>
 800a216:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a21a:	4631      	mov	r1, r6
 800a21c:	4628      	mov	r0, r5
 800a21e:	47b8      	blx	r7
 800a220:	3001      	adds	r0, #1
 800a222:	f43f ae6e 	beq.w	8009f02 <_printf_float+0xb6>
 800a226:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a22a:	2200      	movs	r2, #0
 800a22c:	2300      	movs	r3, #0
 800a22e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a232:	f7f6 fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 800a236:	b9c0      	cbnz	r0, 800a26a <_printf_float+0x41e>
 800a238:	4653      	mov	r3, sl
 800a23a:	f108 0201 	add.w	r2, r8, #1
 800a23e:	4631      	mov	r1, r6
 800a240:	4628      	mov	r0, r5
 800a242:	47b8      	blx	r7
 800a244:	3001      	adds	r0, #1
 800a246:	d10c      	bne.n	800a262 <_printf_float+0x416>
 800a248:	e65b      	b.n	8009f02 <_printf_float+0xb6>
 800a24a:	2301      	movs	r3, #1
 800a24c:	465a      	mov	r2, fp
 800a24e:	4631      	mov	r1, r6
 800a250:	4628      	mov	r0, r5
 800a252:	47b8      	blx	r7
 800a254:	3001      	adds	r0, #1
 800a256:	f43f ae54 	beq.w	8009f02 <_printf_float+0xb6>
 800a25a:	f108 0801 	add.w	r8, r8, #1
 800a25e:	45d0      	cmp	r8, sl
 800a260:	dbf3      	blt.n	800a24a <_printf_float+0x3fe>
 800a262:	464b      	mov	r3, r9
 800a264:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a268:	e6e0      	b.n	800a02c <_printf_float+0x1e0>
 800a26a:	f04f 0800 	mov.w	r8, #0
 800a26e:	f104 0b1a 	add.w	fp, r4, #26
 800a272:	e7f4      	b.n	800a25e <_printf_float+0x412>
 800a274:	2301      	movs	r3, #1
 800a276:	4642      	mov	r2, r8
 800a278:	e7e1      	b.n	800a23e <_printf_float+0x3f2>
 800a27a:	2301      	movs	r3, #1
 800a27c:	464a      	mov	r2, r9
 800a27e:	4631      	mov	r1, r6
 800a280:	4628      	mov	r0, r5
 800a282:	47b8      	blx	r7
 800a284:	3001      	adds	r0, #1
 800a286:	f43f ae3c 	beq.w	8009f02 <_printf_float+0xb6>
 800a28a:	f108 0801 	add.w	r8, r8, #1
 800a28e:	68e3      	ldr	r3, [r4, #12]
 800a290:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a292:	1a5b      	subs	r3, r3, r1
 800a294:	4543      	cmp	r3, r8
 800a296:	dcf0      	bgt.n	800a27a <_printf_float+0x42e>
 800a298:	e6fd      	b.n	800a096 <_printf_float+0x24a>
 800a29a:	f04f 0800 	mov.w	r8, #0
 800a29e:	f104 0919 	add.w	r9, r4, #25
 800a2a2:	e7f4      	b.n	800a28e <_printf_float+0x442>

0800a2a4 <_printf_common>:
 800a2a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2a8:	4616      	mov	r6, r2
 800a2aa:	4698      	mov	r8, r3
 800a2ac:	688a      	ldr	r2, [r1, #8]
 800a2ae:	690b      	ldr	r3, [r1, #16]
 800a2b0:	4607      	mov	r7, r0
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	bfb8      	it	lt
 800a2b6:	4613      	movlt	r3, r2
 800a2b8:	6033      	str	r3, [r6, #0]
 800a2ba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2be:	460c      	mov	r4, r1
 800a2c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2c4:	b10a      	cbz	r2, 800a2ca <_printf_common+0x26>
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	6033      	str	r3, [r6, #0]
 800a2ca:	6823      	ldr	r3, [r4, #0]
 800a2cc:	0699      	lsls	r1, r3, #26
 800a2ce:	bf42      	ittt	mi
 800a2d0:	6833      	ldrmi	r3, [r6, #0]
 800a2d2:	3302      	addmi	r3, #2
 800a2d4:	6033      	strmi	r3, [r6, #0]
 800a2d6:	6825      	ldr	r5, [r4, #0]
 800a2d8:	f015 0506 	ands.w	r5, r5, #6
 800a2dc:	d106      	bne.n	800a2ec <_printf_common+0x48>
 800a2de:	f104 0a19 	add.w	sl, r4, #25
 800a2e2:	68e3      	ldr	r3, [r4, #12]
 800a2e4:	6832      	ldr	r2, [r6, #0]
 800a2e6:	1a9b      	subs	r3, r3, r2
 800a2e8:	42ab      	cmp	r3, r5
 800a2ea:	dc2b      	bgt.n	800a344 <_printf_common+0xa0>
 800a2ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2f0:	6822      	ldr	r2, [r4, #0]
 800a2f2:	3b00      	subs	r3, #0
 800a2f4:	bf18      	it	ne
 800a2f6:	2301      	movne	r3, #1
 800a2f8:	0692      	lsls	r2, r2, #26
 800a2fa:	d430      	bmi.n	800a35e <_printf_common+0xba>
 800a2fc:	4641      	mov	r1, r8
 800a2fe:	4638      	mov	r0, r7
 800a300:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a304:	47c8      	blx	r9
 800a306:	3001      	adds	r0, #1
 800a308:	d023      	beq.n	800a352 <_printf_common+0xae>
 800a30a:	6823      	ldr	r3, [r4, #0]
 800a30c:	6922      	ldr	r2, [r4, #16]
 800a30e:	f003 0306 	and.w	r3, r3, #6
 800a312:	2b04      	cmp	r3, #4
 800a314:	bf14      	ite	ne
 800a316:	2500      	movne	r5, #0
 800a318:	6833      	ldreq	r3, [r6, #0]
 800a31a:	f04f 0600 	mov.w	r6, #0
 800a31e:	bf08      	it	eq
 800a320:	68e5      	ldreq	r5, [r4, #12]
 800a322:	f104 041a 	add.w	r4, r4, #26
 800a326:	bf08      	it	eq
 800a328:	1aed      	subeq	r5, r5, r3
 800a32a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a32e:	bf08      	it	eq
 800a330:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a334:	4293      	cmp	r3, r2
 800a336:	bfc4      	itt	gt
 800a338:	1a9b      	subgt	r3, r3, r2
 800a33a:	18ed      	addgt	r5, r5, r3
 800a33c:	42b5      	cmp	r5, r6
 800a33e:	d11a      	bne.n	800a376 <_printf_common+0xd2>
 800a340:	2000      	movs	r0, #0
 800a342:	e008      	b.n	800a356 <_printf_common+0xb2>
 800a344:	2301      	movs	r3, #1
 800a346:	4652      	mov	r2, sl
 800a348:	4641      	mov	r1, r8
 800a34a:	4638      	mov	r0, r7
 800a34c:	47c8      	blx	r9
 800a34e:	3001      	adds	r0, #1
 800a350:	d103      	bne.n	800a35a <_printf_common+0xb6>
 800a352:	f04f 30ff 	mov.w	r0, #4294967295
 800a356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a35a:	3501      	adds	r5, #1
 800a35c:	e7c1      	b.n	800a2e2 <_printf_common+0x3e>
 800a35e:	2030      	movs	r0, #48	@ 0x30
 800a360:	18e1      	adds	r1, r4, r3
 800a362:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a366:	1c5a      	adds	r2, r3, #1
 800a368:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a36c:	4422      	add	r2, r4
 800a36e:	3302      	adds	r3, #2
 800a370:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a374:	e7c2      	b.n	800a2fc <_printf_common+0x58>
 800a376:	2301      	movs	r3, #1
 800a378:	4622      	mov	r2, r4
 800a37a:	4641      	mov	r1, r8
 800a37c:	4638      	mov	r0, r7
 800a37e:	47c8      	blx	r9
 800a380:	3001      	adds	r0, #1
 800a382:	d0e6      	beq.n	800a352 <_printf_common+0xae>
 800a384:	3601      	adds	r6, #1
 800a386:	e7d9      	b.n	800a33c <_printf_common+0x98>

0800a388 <_printf_i>:
 800a388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a38c:	7e0f      	ldrb	r7, [r1, #24]
 800a38e:	4691      	mov	r9, r2
 800a390:	2f78      	cmp	r7, #120	@ 0x78
 800a392:	4680      	mov	r8, r0
 800a394:	460c      	mov	r4, r1
 800a396:	469a      	mov	sl, r3
 800a398:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a39a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a39e:	d807      	bhi.n	800a3b0 <_printf_i+0x28>
 800a3a0:	2f62      	cmp	r7, #98	@ 0x62
 800a3a2:	d80a      	bhi.n	800a3ba <_printf_i+0x32>
 800a3a4:	2f00      	cmp	r7, #0
 800a3a6:	f000 80d1 	beq.w	800a54c <_printf_i+0x1c4>
 800a3aa:	2f58      	cmp	r7, #88	@ 0x58
 800a3ac:	f000 80b8 	beq.w	800a520 <_printf_i+0x198>
 800a3b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a3b8:	e03a      	b.n	800a430 <_printf_i+0xa8>
 800a3ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3be:	2b15      	cmp	r3, #21
 800a3c0:	d8f6      	bhi.n	800a3b0 <_printf_i+0x28>
 800a3c2:	a101      	add	r1, pc, #4	@ (adr r1, 800a3c8 <_printf_i+0x40>)
 800a3c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3c8:	0800a421 	.word	0x0800a421
 800a3cc:	0800a435 	.word	0x0800a435
 800a3d0:	0800a3b1 	.word	0x0800a3b1
 800a3d4:	0800a3b1 	.word	0x0800a3b1
 800a3d8:	0800a3b1 	.word	0x0800a3b1
 800a3dc:	0800a3b1 	.word	0x0800a3b1
 800a3e0:	0800a435 	.word	0x0800a435
 800a3e4:	0800a3b1 	.word	0x0800a3b1
 800a3e8:	0800a3b1 	.word	0x0800a3b1
 800a3ec:	0800a3b1 	.word	0x0800a3b1
 800a3f0:	0800a3b1 	.word	0x0800a3b1
 800a3f4:	0800a533 	.word	0x0800a533
 800a3f8:	0800a45f 	.word	0x0800a45f
 800a3fc:	0800a4ed 	.word	0x0800a4ed
 800a400:	0800a3b1 	.word	0x0800a3b1
 800a404:	0800a3b1 	.word	0x0800a3b1
 800a408:	0800a555 	.word	0x0800a555
 800a40c:	0800a3b1 	.word	0x0800a3b1
 800a410:	0800a45f 	.word	0x0800a45f
 800a414:	0800a3b1 	.word	0x0800a3b1
 800a418:	0800a3b1 	.word	0x0800a3b1
 800a41c:	0800a4f5 	.word	0x0800a4f5
 800a420:	6833      	ldr	r3, [r6, #0]
 800a422:	1d1a      	adds	r2, r3, #4
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6032      	str	r2, [r6, #0]
 800a428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a42c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a430:	2301      	movs	r3, #1
 800a432:	e09c      	b.n	800a56e <_printf_i+0x1e6>
 800a434:	6833      	ldr	r3, [r6, #0]
 800a436:	6820      	ldr	r0, [r4, #0]
 800a438:	1d19      	adds	r1, r3, #4
 800a43a:	6031      	str	r1, [r6, #0]
 800a43c:	0606      	lsls	r6, r0, #24
 800a43e:	d501      	bpl.n	800a444 <_printf_i+0xbc>
 800a440:	681d      	ldr	r5, [r3, #0]
 800a442:	e003      	b.n	800a44c <_printf_i+0xc4>
 800a444:	0645      	lsls	r5, r0, #25
 800a446:	d5fb      	bpl.n	800a440 <_printf_i+0xb8>
 800a448:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a44c:	2d00      	cmp	r5, #0
 800a44e:	da03      	bge.n	800a458 <_printf_i+0xd0>
 800a450:	232d      	movs	r3, #45	@ 0x2d
 800a452:	426d      	negs	r5, r5
 800a454:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a458:	230a      	movs	r3, #10
 800a45a:	4858      	ldr	r0, [pc, #352]	@ (800a5bc <_printf_i+0x234>)
 800a45c:	e011      	b.n	800a482 <_printf_i+0xfa>
 800a45e:	6821      	ldr	r1, [r4, #0]
 800a460:	6833      	ldr	r3, [r6, #0]
 800a462:	0608      	lsls	r0, r1, #24
 800a464:	f853 5b04 	ldr.w	r5, [r3], #4
 800a468:	d402      	bmi.n	800a470 <_printf_i+0xe8>
 800a46a:	0649      	lsls	r1, r1, #25
 800a46c:	bf48      	it	mi
 800a46e:	b2ad      	uxthmi	r5, r5
 800a470:	2f6f      	cmp	r7, #111	@ 0x6f
 800a472:	6033      	str	r3, [r6, #0]
 800a474:	bf14      	ite	ne
 800a476:	230a      	movne	r3, #10
 800a478:	2308      	moveq	r3, #8
 800a47a:	4850      	ldr	r0, [pc, #320]	@ (800a5bc <_printf_i+0x234>)
 800a47c:	2100      	movs	r1, #0
 800a47e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a482:	6866      	ldr	r6, [r4, #4]
 800a484:	2e00      	cmp	r6, #0
 800a486:	60a6      	str	r6, [r4, #8]
 800a488:	db05      	blt.n	800a496 <_printf_i+0x10e>
 800a48a:	6821      	ldr	r1, [r4, #0]
 800a48c:	432e      	orrs	r6, r5
 800a48e:	f021 0104 	bic.w	r1, r1, #4
 800a492:	6021      	str	r1, [r4, #0]
 800a494:	d04b      	beq.n	800a52e <_printf_i+0x1a6>
 800a496:	4616      	mov	r6, r2
 800a498:	fbb5 f1f3 	udiv	r1, r5, r3
 800a49c:	fb03 5711 	mls	r7, r3, r1, r5
 800a4a0:	5dc7      	ldrb	r7, [r0, r7]
 800a4a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4a6:	462f      	mov	r7, r5
 800a4a8:	42bb      	cmp	r3, r7
 800a4aa:	460d      	mov	r5, r1
 800a4ac:	d9f4      	bls.n	800a498 <_printf_i+0x110>
 800a4ae:	2b08      	cmp	r3, #8
 800a4b0:	d10b      	bne.n	800a4ca <_printf_i+0x142>
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	07df      	lsls	r7, r3, #31
 800a4b6:	d508      	bpl.n	800a4ca <_printf_i+0x142>
 800a4b8:	6923      	ldr	r3, [r4, #16]
 800a4ba:	6861      	ldr	r1, [r4, #4]
 800a4bc:	4299      	cmp	r1, r3
 800a4be:	bfde      	ittt	le
 800a4c0:	2330      	movle	r3, #48	@ 0x30
 800a4c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4ca:	1b92      	subs	r2, r2, r6
 800a4cc:	6122      	str	r2, [r4, #16]
 800a4ce:	464b      	mov	r3, r9
 800a4d0:	4621      	mov	r1, r4
 800a4d2:	4640      	mov	r0, r8
 800a4d4:	f8cd a000 	str.w	sl, [sp]
 800a4d8:	aa03      	add	r2, sp, #12
 800a4da:	f7ff fee3 	bl	800a2a4 <_printf_common>
 800a4de:	3001      	adds	r0, #1
 800a4e0:	d14a      	bne.n	800a578 <_printf_i+0x1f0>
 800a4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e6:	b004      	add	sp, #16
 800a4e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	f043 0320 	orr.w	r3, r3, #32
 800a4f2:	6023      	str	r3, [r4, #0]
 800a4f4:	2778      	movs	r7, #120	@ 0x78
 800a4f6:	4832      	ldr	r0, [pc, #200]	@ (800a5c0 <_printf_i+0x238>)
 800a4f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	6831      	ldr	r1, [r6, #0]
 800a500:	061f      	lsls	r7, r3, #24
 800a502:	f851 5b04 	ldr.w	r5, [r1], #4
 800a506:	d402      	bmi.n	800a50e <_printf_i+0x186>
 800a508:	065f      	lsls	r7, r3, #25
 800a50a:	bf48      	it	mi
 800a50c:	b2ad      	uxthmi	r5, r5
 800a50e:	6031      	str	r1, [r6, #0]
 800a510:	07d9      	lsls	r1, r3, #31
 800a512:	bf44      	itt	mi
 800a514:	f043 0320 	orrmi.w	r3, r3, #32
 800a518:	6023      	strmi	r3, [r4, #0]
 800a51a:	b11d      	cbz	r5, 800a524 <_printf_i+0x19c>
 800a51c:	2310      	movs	r3, #16
 800a51e:	e7ad      	b.n	800a47c <_printf_i+0xf4>
 800a520:	4826      	ldr	r0, [pc, #152]	@ (800a5bc <_printf_i+0x234>)
 800a522:	e7e9      	b.n	800a4f8 <_printf_i+0x170>
 800a524:	6823      	ldr	r3, [r4, #0]
 800a526:	f023 0320 	bic.w	r3, r3, #32
 800a52a:	6023      	str	r3, [r4, #0]
 800a52c:	e7f6      	b.n	800a51c <_printf_i+0x194>
 800a52e:	4616      	mov	r6, r2
 800a530:	e7bd      	b.n	800a4ae <_printf_i+0x126>
 800a532:	6833      	ldr	r3, [r6, #0]
 800a534:	6825      	ldr	r5, [r4, #0]
 800a536:	1d18      	adds	r0, r3, #4
 800a538:	6961      	ldr	r1, [r4, #20]
 800a53a:	6030      	str	r0, [r6, #0]
 800a53c:	062e      	lsls	r6, r5, #24
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	d501      	bpl.n	800a546 <_printf_i+0x1be>
 800a542:	6019      	str	r1, [r3, #0]
 800a544:	e002      	b.n	800a54c <_printf_i+0x1c4>
 800a546:	0668      	lsls	r0, r5, #25
 800a548:	d5fb      	bpl.n	800a542 <_printf_i+0x1ba>
 800a54a:	8019      	strh	r1, [r3, #0]
 800a54c:	2300      	movs	r3, #0
 800a54e:	4616      	mov	r6, r2
 800a550:	6123      	str	r3, [r4, #16]
 800a552:	e7bc      	b.n	800a4ce <_printf_i+0x146>
 800a554:	6833      	ldr	r3, [r6, #0]
 800a556:	2100      	movs	r1, #0
 800a558:	1d1a      	adds	r2, r3, #4
 800a55a:	6032      	str	r2, [r6, #0]
 800a55c:	681e      	ldr	r6, [r3, #0]
 800a55e:	6862      	ldr	r2, [r4, #4]
 800a560:	4630      	mov	r0, r6
 800a562:	f000 fa16 	bl	800a992 <memchr>
 800a566:	b108      	cbz	r0, 800a56c <_printf_i+0x1e4>
 800a568:	1b80      	subs	r0, r0, r6
 800a56a:	6060      	str	r0, [r4, #4]
 800a56c:	6863      	ldr	r3, [r4, #4]
 800a56e:	6123      	str	r3, [r4, #16]
 800a570:	2300      	movs	r3, #0
 800a572:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a576:	e7aa      	b.n	800a4ce <_printf_i+0x146>
 800a578:	4632      	mov	r2, r6
 800a57a:	4649      	mov	r1, r9
 800a57c:	4640      	mov	r0, r8
 800a57e:	6923      	ldr	r3, [r4, #16]
 800a580:	47d0      	blx	sl
 800a582:	3001      	adds	r0, #1
 800a584:	d0ad      	beq.n	800a4e2 <_printf_i+0x15a>
 800a586:	6823      	ldr	r3, [r4, #0]
 800a588:	079b      	lsls	r3, r3, #30
 800a58a:	d413      	bmi.n	800a5b4 <_printf_i+0x22c>
 800a58c:	68e0      	ldr	r0, [r4, #12]
 800a58e:	9b03      	ldr	r3, [sp, #12]
 800a590:	4298      	cmp	r0, r3
 800a592:	bfb8      	it	lt
 800a594:	4618      	movlt	r0, r3
 800a596:	e7a6      	b.n	800a4e6 <_printf_i+0x15e>
 800a598:	2301      	movs	r3, #1
 800a59a:	4632      	mov	r2, r6
 800a59c:	4649      	mov	r1, r9
 800a59e:	4640      	mov	r0, r8
 800a5a0:	47d0      	blx	sl
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	d09d      	beq.n	800a4e2 <_printf_i+0x15a>
 800a5a6:	3501      	adds	r5, #1
 800a5a8:	68e3      	ldr	r3, [r4, #12]
 800a5aa:	9903      	ldr	r1, [sp, #12]
 800a5ac:	1a5b      	subs	r3, r3, r1
 800a5ae:	42ab      	cmp	r3, r5
 800a5b0:	dcf2      	bgt.n	800a598 <_printf_i+0x210>
 800a5b2:	e7eb      	b.n	800a58c <_printf_i+0x204>
 800a5b4:	2500      	movs	r5, #0
 800a5b6:	f104 0619 	add.w	r6, r4, #25
 800a5ba:	e7f5      	b.n	800a5a8 <_printf_i+0x220>
 800a5bc:	0800d5cf 	.word	0x0800d5cf
 800a5c0:	0800d5e0 	.word	0x0800d5e0

0800a5c4 <std>:
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	b510      	push	{r4, lr}
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	e9c0 3300 	strd	r3, r3, [r0]
 800a5ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5d2:	6083      	str	r3, [r0, #8]
 800a5d4:	8181      	strh	r1, [r0, #12]
 800a5d6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5d8:	81c2      	strh	r2, [r0, #14]
 800a5da:	6183      	str	r3, [r0, #24]
 800a5dc:	4619      	mov	r1, r3
 800a5de:	2208      	movs	r2, #8
 800a5e0:	305c      	adds	r0, #92	@ 0x5c
 800a5e2:	f000 f92a 	bl	800a83a <memset>
 800a5e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a61c <std+0x58>)
 800a5e8:	6224      	str	r4, [r4, #32]
 800a5ea:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a620 <std+0x5c>)
 800a5ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <std+0x60>)
 800a5f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a628 <std+0x64>)
 800a5f6:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a62c <std+0x68>)
 800a5fa:	429c      	cmp	r4, r3
 800a5fc:	d006      	beq.n	800a60c <std+0x48>
 800a5fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a602:	4294      	cmp	r4, r2
 800a604:	d002      	beq.n	800a60c <std+0x48>
 800a606:	33d0      	adds	r3, #208	@ 0xd0
 800a608:	429c      	cmp	r4, r3
 800a60a:	d105      	bne.n	800a618 <std+0x54>
 800a60c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a614:	f000 b9b2 	b.w	800a97c <__retarget_lock_init_recursive>
 800a618:	bd10      	pop	{r4, pc}
 800a61a:	bf00      	nop
 800a61c:	0800a7b5 	.word	0x0800a7b5
 800a620:	0800a7d7 	.word	0x0800a7d7
 800a624:	0800a80f 	.word	0x0800a80f
 800a628:	0800a833 	.word	0x0800a833
 800a62c:	20000e10 	.word	0x20000e10

0800a630 <stdio_exit_handler>:
 800a630:	4a02      	ldr	r2, [pc, #8]	@ (800a63c <stdio_exit_handler+0xc>)
 800a632:	4903      	ldr	r1, [pc, #12]	@ (800a640 <stdio_exit_handler+0x10>)
 800a634:	4803      	ldr	r0, [pc, #12]	@ (800a644 <stdio_exit_handler+0x14>)
 800a636:	f000 b869 	b.w	800a70c <_fwalk_sglue>
 800a63a:	bf00      	nop
 800a63c:	2000005c 	.word	0x2000005c
 800a640:	0800c361 	.word	0x0800c361
 800a644:	2000006c 	.word	0x2000006c

0800a648 <cleanup_stdio>:
 800a648:	6841      	ldr	r1, [r0, #4]
 800a64a:	4b0c      	ldr	r3, [pc, #48]	@ (800a67c <cleanup_stdio+0x34>)
 800a64c:	b510      	push	{r4, lr}
 800a64e:	4299      	cmp	r1, r3
 800a650:	4604      	mov	r4, r0
 800a652:	d001      	beq.n	800a658 <cleanup_stdio+0x10>
 800a654:	f001 fe84 	bl	800c360 <_fflush_r>
 800a658:	68a1      	ldr	r1, [r4, #8]
 800a65a:	4b09      	ldr	r3, [pc, #36]	@ (800a680 <cleanup_stdio+0x38>)
 800a65c:	4299      	cmp	r1, r3
 800a65e:	d002      	beq.n	800a666 <cleanup_stdio+0x1e>
 800a660:	4620      	mov	r0, r4
 800a662:	f001 fe7d 	bl	800c360 <_fflush_r>
 800a666:	68e1      	ldr	r1, [r4, #12]
 800a668:	4b06      	ldr	r3, [pc, #24]	@ (800a684 <cleanup_stdio+0x3c>)
 800a66a:	4299      	cmp	r1, r3
 800a66c:	d004      	beq.n	800a678 <cleanup_stdio+0x30>
 800a66e:	4620      	mov	r0, r4
 800a670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a674:	f001 be74 	b.w	800c360 <_fflush_r>
 800a678:	bd10      	pop	{r4, pc}
 800a67a:	bf00      	nop
 800a67c:	20000e10 	.word	0x20000e10
 800a680:	20000e78 	.word	0x20000e78
 800a684:	20000ee0 	.word	0x20000ee0

0800a688 <global_stdio_init.part.0>:
 800a688:	b510      	push	{r4, lr}
 800a68a:	4b0b      	ldr	r3, [pc, #44]	@ (800a6b8 <global_stdio_init.part.0+0x30>)
 800a68c:	4c0b      	ldr	r4, [pc, #44]	@ (800a6bc <global_stdio_init.part.0+0x34>)
 800a68e:	4a0c      	ldr	r2, [pc, #48]	@ (800a6c0 <global_stdio_init.part.0+0x38>)
 800a690:	4620      	mov	r0, r4
 800a692:	601a      	str	r2, [r3, #0]
 800a694:	2104      	movs	r1, #4
 800a696:	2200      	movs	r2, #0
 800a698:	f7ff ff94 	bl	800a5c4 <std>
 800a69c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	2109      	movs	r1, #9
 800a6a4:	f7ff ff8e 	bl	800a5c4 <std>
 800a6a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a6ac:	2202      	movs	r2, #2
 800a6ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6b2:	2112      	movs	r1, #18
 800a6b4:	f7ff bf86 	b.w	800a5c4 <std>
 800a6b8:	20000f48 	.word	0x20000f48
 800a6bc:	20000e10 	.word	0x20000e10
 800a6c0:	0800a631 	.word	0x0800a631

0800a6c4 <__sfp_lock_acquire>:
 800a6c4:	4801      	ldr	r0, [pc, #4]	@ (800a6cc <__sfp_lock_acquire+0x8>)
 800a6c6:	f000 b95a 	b.w	800a97e <__retarget_lock_acquire_recursive>
 800a6ca:	bf00      	nop
 800a6cc:	20000f51 	.word	0x20000f51

0800a6d0 <__sfp_lock_release>:
 800a6d0:	4801      	ldr	r0, [pc, #4]	@ (800a6d8 <__sfp_lock_release+0x8>)
 800a6d2:	f000 b955 	b.w	800a980 <__retarget_lock_release_recursive>
 800a6d6:	bf00      	nop
 800a6d8:	20000f51 	.word	0x20000f51

0800a6dc <__sinit>:
 800a6dc:	b510      	push	{r4, lr}
 800a6de:	4604      	mov	r4, r0
 800a6e0:	f7ff fff0 	bl	800a6c4 <__sfp_lock_acquire>
 800a6e4:	6a23      	ldr	r3, [r4, #32]
 800a6e6:	b11b      	cbz	r3, 800a6f0 <__sinit+0x14>
 800a6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6ec:	f7ff bff0 	b.w	800a6d0 <__sfp_lock_release>
 800a6f0:	4b04      	ldr	r3, [pc, #16]	@ (800a704 <__sinit+0x28>)
 800a6f2:	6223      	str	r3, [r4, #32]
 800a6f4:	4b04      	ldr	r3, [pc, #16]	@ (800a708 <__sinit+0x2c>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1f5      	bne.n	800a6e8 <__sinit+0xc>
 800a6fc:	f7ff ffc4 	bl	800a688 <global_stdio_init.part.0>
 800a700:	e7f2      	b.n	800a6e8 <__sinit+0xc>
 800a702:	bf00      	nop
 800a704:	0800a649 	.word	0x0800a649
 800a708:	20000f48 	.word	0x20000f48

0800a70c <_fwalk_sglue>:
 800a70c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a710:	4607      	mov	r7, r0
 800a712:	4688      	mov	r8, r1
 800a714:	4614      	mov	r4, r2
 800a716:	2600      	movs	r6, #0
 800a718:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a71c:	f1b9 0901 	subs.w	r9, r9, #1
 800a720:	d505      	bpl.n	800a72e <_fwalk_sglue+0x22>
 800a722:	6824      	ldr	r4, [r4, #0]
 800a724:	2c00      	cmp	r4, #0
 800a726:	d1f7      	bne.n	800a718 <_fwalk_sglue+0xc>
 800a728:	4630      	mov	r0, r6
 800a72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a72e:	89ab      	ldrh	r3, [r5, #12]
 800a730:	2b01      	cmp	r3, #1
 800a732:	d907      	bls.n	800a744 <_fwalk_sglue+0x38>
 800a734:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a738:	3301      	adds	r3, #1
 800a73a:	d003      	beq.n	800a744 <_fwalk_sglue+0x38>
 800a73c:	4629      	mov	r1, r5
 800a73e:	4638      	mov	r0, r7
 800a740:	47c0      	blx	r8
 800a742:	4306      	orrs	r6, r0
 800a744:	3568      	adds	r5, #104	@ 0x68
 800a746:	e7e9      	b.n	800a71c <_fwalk_sglue+0x10>

0800a748 <sniprintf>:
 800a748:	b40c      	push	{r2, r3}
 800a74a:	b530      	push	{r4, r5, lr}
 800a74c:	4b18      	ldr	r3, [pc, #96]	@ (800a7b0 <sniprintf+0x68>)
 800a74e:	1e0c      	subs	r4, r1, #0
 800a750:	681d      	ldr	r5, [r3, #0]
 800a752:	b09d      	sub	sp, #116	@ 0x74
 800a754:	da08      	bge.n	800a768 <sniprintf+0x20>
 800a756:	238b      	movs	r3, #139	@ 0x8b
 800a758:	f04f 30ff 	mov.w	r0, #4294967295
 800a75c:	602b      	str	r3, [r5, #0]
 800a75e:	b01d      	add	sp, #116	@ 0x74
 800a760:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a764:	b002      	add	sp, #8
 800a766:	4770      	bx	lr
 800a768:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a76c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a770:	f04f 0300 	mov.w	r3, #0
 800a774:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a776:	bf0c      	ite	eq
 800a778:	4623      	moveq	r3, r4
 800a77a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a77e:	9304      	str	r3, [sp, #16]
 800a780:	9307      	str	r3, [sp, #28]
 800a782:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a786:	9002      	str	r0, [sp, #8]
 800a788:	9006      	str	r0, [sp, #24]
 800a78a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a78e:	4628      	mov	r0, r5
 800a790:	ab21      	add	r3, sp, #132	@ 0x84
 800a792:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a794:	a902      	add	r1, sp, #8
 800a796:	9301      	str	r3, [sp, #4]
 800a798:	f001 fc66 	bl	800c068 <_svfiprintf_r>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	bfbc      	itt	lt
 800a7a0:	238b      	movlt	r3, #139	@ 0x8b
 800a7a2:	602b      	strlt	r3, [r5, #0]
 800a7a4:	2c00      	cmp	r4, #0
 800a7a6:	d0da      	beq.n	800a75e <sniprintf+0x16>
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	9b02      	ldr	r3, [sp, #8]
 800a7ac:	701a      	strb	r2, [r3, #0]
 800a7ae:	e7d6      	b.n	800a75e <sniprintf+0x16>
 800a7b0:	20000068 	.word	0x20000068

0800a7b4 <__sread>:
 800a7b4:	b510      	push	{r4, lr}
 800a7b6:	460c      	mov	r4, r1
 800a7b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7bc:	f000 f890 	bl	800a8e0 <_read_r>
 800a7c0:	2800      	cmp	r0, #0
 800a7c2:	bfab      	itete	ge
 800a7c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a7c6:	89a3      	ldrhlt	r3, [r4, #12]
 800a7c8:	181b      	addge	r3, r3, r0
 800a7ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a7ce:	bfac      	ite	ge
 800a7d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a7d2:	81a3      	strhlt	r3, [r4, #12]
 800a7d4:	bd10      	pop	{r4, pc}

0800a7d6 <__swrite>:
 800a7d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7da:	461f      	mov	r7, r3
 800a7dc:	898b      	ldrh	r3, [r1, #12]
 800a7de:	4605      	mov	r5, r0
 800a7e0:	05db      	lsls	r3, r3, #23
 800a7e2:	460c      	mov	r4, r1
 800a7e4:	4616      	mov	r6, r2
 800a7e6:	d505      	bpl.n	800a7f4 <__swrite+0x1e>
 800a7e8:	2302      	movs	r3, #2
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f0:	f000 f864 	bl	800a8bc <_lseek_r>
 800a7f4:	89a3      	ldrh	r3, [r4, #12]
 800a7f6:	4632      	mov	r2, r6
 800a7f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7fc:	81a3      	strh	r3, [r4, #12]
 800a7fe:	4628      	mov	r0, r5
 800a800:	463b      	mov	r3, r7
 800a802:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a80a:	f000 b87b 	b.w	800a904 <_write_r>

0800a80e <__sseek>:
 800a80e:	b510      	push	{r4, lr}
 800a810:	460c      	mov	r4, r1
 800a812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a816:	f000 f851 	bl	800a8bc <_lseek_r>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	89a3      	ldrh	r3, [r4, #12]
 800a81e:	bf15      	itete	ne
 800a820:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a822:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a826:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a82a:	81a3      	strheq	r3, [r4, #12]
 800a82c:	bf18      	it	ne
 800a82e:	81a3      	strhne	r3, [r4, #12]
 800a830:	bd10      	pop	{r4, pc}

0800a832 <__sclose>:
 800a832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a836:	f000 b831 	b.w	800a89c <_close_r>

0800a83a <memset>:
 800a83a:	4603      	mov	r3, r0
 800a83c:	4402      	add	r2, r0
 800a83e:	4293      	cmp	r3, r2
 800a840:	d100      	bne.n	800a844 <memset+0xa>
 800a842:	4770      	bx	lr
 800a844:	f803 1b01 	strb.w	r1, [r3], #1
 800a848:	e7f9      	b.n	800a83e <memset+0x4>

0800a84a <strcat>:
 800a84a:	4602      	mov	r2, r0
 800a84c:	b510      	push	{r4, lr}
 800a84e:	7814      	ldrb	r4, [r2, #0]
 800a850:	4613      	mov	r3, r2
 800a852:	3201      	adds	r2, #1
 800a854:	2c00      	cmp	r4, #0
 800a856:	d1fa      	bne.n	800a84e <strcat+0x4>
 800a858:	3b01      	subs	r3, #1
 800a85a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a85e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a862:	2a00      	cmp	r2, #0
 800a864:	d1f9      	bne.n	800a85a <strcat+0x10>
 800a866:	bd10      	pop	{r4, pc}

0800a868 <strstr>:
 800a868:	780a      	ldrb	r2, [r1, #0]
 800a86a:	b570      	push	{r4, r5, r6, lr}
 800a86c:	b96a      	cbnz	r2, 800a88a <strstr+0x22>
 800a86e:	bd70      	pop	{r4, r5, r6, pc}
 800a870:	429a      	cmp	r2, r3
 800a872:	d109      	bne.n	800a888 <strstr+0x20>
 800a874:	460c      	mov	r4, r1
 800a876:	4605      	mov	r5, r0
 800a878:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d0f6      	beq.n	800a86e <strstr+0x6>
 800a880:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a884:	429e      	cmp	r6, r3
 800a886:	d0f7      	beq.n	800a878 <strstr+0x10>
 800a888:	3001      	adds	r0, #1
 800a88a:	7803      	ldrb	r3, [r0, #0]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1ef      	bne.n	800a870 <strstr+0x8>
 800a890:	4618      	mov	r0, r3
 800a892:	e7ec      	b.n	800a86e <strstr+0x6>

0800a894 <_localeconv_r>:
 800a894:	4800      	ldr	r0, [pc, #0]	@ (800a898 <_localeconv_r+0x4>)
 800a896:	4770      	bx	lr
 800a898:	200001a8 	.word	0x200001a8

0800a89c <_close_r>:
 800a89c:	b538      	push	{r3, r4, r5, lr}
 800a89e:	2300      	movs	r3, #0
 800a8a0:	4d05      	ldr	r5, [pc, #20]	@ (800a8b8 <_close_r+0x1c>)
 800a8a2:	4604      	mov	r4, r0
 800a8a4:	4608      	mov	r0, r1
 800a8a6:	602b      	str	r3, [r5, #0]
 800a8a8:	f7fa f9b3 	bl	8004c12 <_close>
 800a8ac:	1c43      	adds	r3, r0, #1
 800a8ae:	d102      	bne.n	800a8b6 <_close_r+0x1a>
 800a8b0:	682b      	ldr	r3, [r5, #0]
 800a8b2:	b103      	cbz	r3, 800a8b6 <_close_r+0x1a>
 800a8b4:	6023      	str	r3, [r4, #0]
 800a8b6:	bd38      	pop	{r3, r4, r5, pc}
 800a8b8:	20000f4c 	.word	0x20000f4c

0800a8bc <_lseek_r>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	4604      	mov	r4, r0
 800a8c0:	4608      	mov	r0, r1
 800a8c2:	4611      	mov	r1, r2
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	4d05      	ldr	r5, [pc, #20]	@ (800a8dc <_lseek_r+0x20>)
 800a8c8:	602a      	str	r2, [r5, #0]
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	f7fa f9c5 	bl	8004c5a <_lseek>
 800a8d0:	1c43      	adds	r3, r0, #1
 800a8d2:	d102      	bne.n	800a8da <_lseek_r+0x1e>
 800a8d4:	682b      	ldr	r3, [r5, #0]
 800a8d6:	b103      	cbz	r3, 800a8da <_lseek_r+0x1e>
 800a8d8:	6023      	str	r3, [r4, #0]
 800a8da:	bd38      	pop	{r3, r4, r5, pc}
 800a8dc:	20000f4c 	.word	0x20000f4c

0800a8e0 <_read_r>:
 800a8e0:	b538      	push	{r3, r4, r5, lr}
 800a8e2:	4604      	mov	r4, r0
 800a8e4:	4608      	mov	r0, r1
 800a8e6:	4611      	mov	r1, r2
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	4d05      	ldr	r5, [pc, #20]	@ (800a900 <_read_r+0x20>)
 800a8ec:	602a      	str	r2, [r5, #0]
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	f7fa f956 	bl	8004ba0 <_read>
 800a8f4:	1c43      	adds	r3, r0, #1
 800a8f6:	d102      	bne.n	800a8fe <_read_r+0x1e>
 800a8f8:	682b      	ldr	r3, [r5, #0]
 800a8fa:	b103      	cbz	r3, 800a8fe <_read_r+0x1e>
 800a8fc:	6023      	str	r3, [r4, #0]
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	20000f4c 	.word	0x20000f4c

0800a904 <_write_r>:
 800a904:	b538      	push	{r3, r4, r5, lr}
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	4611      	mov	r1, r2
 800a90c:	2200      	movs	r2, #0
 800a90e:	4d05      	ldr	r5, [pc, #20]	@ (800a924 <_write_r+0x20>)
 800a910:	602a      	str	r2, [r5, #0]
 800a912:	461a      	mov	r2, r3
 800a914:	f7fa f961 	bl	8004bda <_write>
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	d102      	bne.n	800a922 <_write_r+0x1e>
 800a91c:	682b      	ldr	r3, [r5, #0]
 800a91e:	b103      	cbz	r3, 800a922 <_write_r+0x1e>
 800a920:	6023      	str	r3, [r4, #0]
 800a922:	bd38      	pop	{r3, r4, r5, pc}
 800a924:	20000f4c 	.word	0x20000f4c

0800a928 <__errno>:
 800a928:	4b01      	ldr	r3, [pc, #4]	@ (800a930 <__errno+0x8>)
 800a92a:	6818      	ldr	r0, [r3, #0]
 800a92c:	4770      	bx	lr
 800a92e:	bf00      	nop
 800a930:	20000068 	.word	0x20000068

0800a934 <__libc_init_array>:
 800a934:	b570      	push	{r4, r5, r6, lr}
 800a936:	2600      	movs	r6, #0
 800a938:	4d0c      	ldr	r5, [pc, #48]	@ (800a96c <__libc_init_array+0x38>)
 800a93a:	4c0d      	ldr	r4, [pc, #52]	@ (800a970 <__libc_init_array+0x3c>)
 800a93c:	1b64      	subs	r4, r4, r5
 800a93e:	10a4      	asrs	r4, r4, #2
 800a940:	42a6      	cmp	r6, r4
 800a942:	d109      	bne.n	800a958 <__libc_init_array+0x24>
 800a944:	f002 f87c 	bl	800ca40 <_init>
 800a948:	2600      	movs	r6, #0
 800a94a:	4d0a      	ldr	r5, [pc, #40]	@ (800a974 <__libc_init_array+0x40>)
 800a94c:	4c0a      	ldr	r4, [pc, #40]	@ (800a978 <__libc_init_array+0x44>)
 800a94e:	1b64      	subs	r4, r4, r5
 800a950:	10a4      	asrs	r4, r4, #2
 800a952:	42a6      	cmp	r6, r4
 800a954:	d105      	bne.n	800a962 <__libc_init_array+0x2e>
 800a956:	bd70      	pop	{r4, r5, r6, pc}
 800a958:	f855 3b04 	ldr.w	r3, [r5], #4
 800a95c:	4798      	blx	r3
 800a95e:	3601      	adds	r6, #1
 800a960:	e7ee      	b.n	800a940 <__libc_init_array+0xc>
 800a962:	f855 3b04 	ldr.w	r3, [r5], #4
 800a966:	4798      	blx	r3
 800a968:	3601      	adds	r6, #1
 800a96a:	e7f2      	b.n	800a952 <__libc_init_array+0x1e>
 800a96c:	0800d924 	.word	0x0800d924
 800a970:	0800d924 	.word	0x0800d924
 800a974:	0800d924 	.word	0x0800d924
 800a978:	0800d928 	.word	0x0800d928

0800a97c <__retarget_lock_init_recursive>:
 800a97c:	4770      	bx	lr

0800a97e <__retarget_lock_acquire_recursive>:
 800a97e:	4770      	bx	lr

0800a980 <__retarget_lock_release_recursive>:
 800a980:	4770      	bx	lr

0800a982 <strcpy>:
 800a982:	4603      	mov	r3, r0
 800a984:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a988:	f803 2b01 	strb.w	r2, [r3], #1
 800a98c:	2a00      	cmp	r2, #0
 800a98e:	d1f9      	bne.n	800a984 <strcpy+0x2>
 800a990:	4770      	bx	lr

0800a992 <memchr>:
 800a992:	4603      	mov	r3, r0
 800a994:	b510      	push	{r4, lr}
 800a996:	b2c9      	uxtb	r1, r1
 800a998:	4402      	add	r2, r0
 800a99a:	4293      	cmp	r3, r2
 800a99c:	4618      	mov	r0, r3
 800a99e:	d101      	bne.n	800a9a4 <memchr+0x12>
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	e003      	b.n	800a9ac <memchr+0x1a>
 800a9a4:	7804      	ldrb	r4, [r0, #0]
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	428c      	cmp	r4, r1
 800a9aa:	d1f6      	bne.n	800a99a <memchr+0x8>
 800a9ac:	bd10      	pop	{r4, pc}

0800a9ae <memcpy>:
 800a9ae:	440a      	add	r2, r1
 800a9b0:	4291      	cmp	r1, r2
 800a9b2:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9b6:	d100      	bne.n	800a9ba <memcpy+0xc>
 800a9b8:	4770      	bx	lr
 800a9ba:	b510      	push	{r4, lr}
 800a9bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a9c0:	4291      	cmp	r1, r2
 800a9c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a9c6:	d1f9      	bne.n	800a9bc <memcpy+0xe>
 800a9c8:	bd10      	pop	{r4, pc}
	...

0800a9cc <__assert_func>:
 800a9cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9ce:	4614      	mov	r4, r2
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	4b09      	ldr	r3, [pc, #36]	@ (800a9f8 <__assert_func+0x2c>)
 800a9d4:	4605      	mov	r5, r0
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	68d8      	ldr	r0, [r3, #12]
 800a9da:	b14c      	cbz	r4, 800a9f0 <__assert_func+0x24>
 800a9dc:	4b07      	ldr	r3, [pc, #28]	@ (800a9fc <__assert_func+0x30>)
 800a9de:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9e2:	9100      	str	r1, [sp, #0]
 800a9e4:	462b      	mov	r3, r5
 800a9e6:	4906      	ldr	r1, [pc, #24]	@ (800aa00 <__assert_func+0x34>)
 800a9e8:	f001 fce2 	bl	800c3b0 <fiprintf>
 800a9ec:	f001 fd1c 	bl	800c428 <abort>
 800a9f0:	4b04      	ldr	r3, [pc, #16]	@ (800aa04 <__assert_func+0x38>)
 800a9f2:	461c      	mov	r4, r3
 800a9f4:	e7f3      	b.n	800a9de <__assert_func+0x12>
 800a9f6:	bf00      	nop
 800a9f8:	20000068 	.word	0x20000068
 800a9fc:	0800d5f1 	.word	0x0800d5f1
 800aa00:	0800d5fe 	.word	0x0800d5fe
 800aa04:	0800d62c 	.word	0x0800d62c

0800aa08 <quorem>:
 800aa08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0c:	6903      	ldr	r3, [r0, #16]
 800aa0e:	690c      	ldr	r4, [r1, #16]
 800aa10:	4607      	mov	r7, r0
 800aa12:	42a3      	cmp	r3, r4
 800aa14:	db7e      	blt.n	800ab14 <quorem+0x10c>
 800aa16:	3c01      	subs	r4, #1
 800aa18:	00a3      	lsls	r3, r4, #2
 800aa1a:	f100 0514 	add.w	r5, r0, #20
 800aa1e:	f101 0814 	add.w	r8, r1, #20
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa28:	9301      	str	r3, [sp, #4]
 800aa2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa32:	3301      	adds	r3, #1
 800aa34:	429a      	cmp	r2, r3
 800aa36:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa3a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa3e:	d32e      	bcc.n	800aa9e <quorem+0x96>
 800aa40:	f04f 0a00 	mov.w	sl, #0
 800aa44:	46c4      	mov	ip, r8
 800aa46:	46ae      	mov	lr, r5
 800aa48:	46d3      	mov	fp, sl
 800aa4a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa4e:	b298      	uxth	r0, r3
 800aa50:	fb06 a000 	mla	r0, r6, r0, sl
 800aa54:	0c1b      	lsrs	r3, r3, #16
 800aa56:	0c02      	lsrs	r2, r0, #16
 800aa58:	fb06 2303 	mla	r3, r6, r3, r2
 800aa5c:	f8de 2000 	ldr.w	r2, [lr]
 800aa60:	b280      	uxth	r0, r0
 800aa62:	b292      	uxth	r2, r2
 800aa64:	1a12      	subs	r2, r2, r0
 800aa66:	445a      	add	r2, fp
 800aa68:	f8de 0000 	ldr.w	r0, [lr]
 800aa6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa70:	b29b      	uxth	r3, r3
 800aa72:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aa76:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aa7a:	b292      	uxth	r2, r2
 800aa7c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aa80:	45e1      	cmp	r9, ip
 800aa82:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aa86:	f84e 2b04 	str.w	r2, [lr], #4
 800aa8a:	d2de      	bcs.n	800aa4a <quorem+0x42>
 800aa8c:	9b00      	ldr	r3, [sp, #0]
 800aa8e:	58eb      	ldr	r3, [r5, r3]
 800aa90:	b92b      	cbnz	r3, 800aa9e <quorem+0x96>
 800aa92:	9b01      	ldr	r3, [sp, #4]
 800aa94:	3b04      	subs	r3, #4
 800aa96:	429d      	cmp	r5, r3
 800aa98:	461a      	mov	r2, r3
 800aa9a:	d32f      	bcc.n	800aafc <quorem+0xf4>
 800aa9c:	613c      	str	r4, [r7, #16]
 800aa9e:	4638      	mov	r0, r7
 800aaa0:	f001 f97e 	bl	800bda0 <__mcmp>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	db25      	blt.n	800aaf4 <quorem+0xec>
 800aaa8:	4629      	mov	r1, r5
 800aaaa:	2000      	movs	r0, #0
 800aaac:	f858 2b04 	ldr.w	r2, [r8], #4
 800aab0:	f8d1 c000 	ldr.w	ip, [r1]
 800aab4:	fa1f fe82 	uxth.w	lr, r2
 800aab8:	fa1f f38c 	uxth.w	r3, ip
 800aabc:	eba3 030e 	sub.w	r3, r3, lr
 800aac0:	4403      	add	r3, r0
 800aac2:	0c12      	lsrs	r2, r2, #16
 800aac4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aac8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aacc:	b29b      	uxth	r3, r3
 800aace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aad2:	45c1      	cmp	r9, r8
 800aad4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aad8:	f841 3b04 	str.w	r3, [r1], #4
 800aadc:	d2e6      	bcs.n	800aaac <quorem+0xa4>
 800aade:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aae6:	b922      	cbnz	r2, 800aaf2 <quorem+0xea>
 800aae8:	3b04      	subs	r3, #4
 800aaea:	429d      	cmp	r5, r3
 800aaec:	461a      	mov	r2, r3
 800aaee:	d30b      	bcc.n	800ab08 <quorem+0x100>
 800aaf0:	613c      	str	r4, [r7, #16]
 800aaf2:	3601      	adds	r6, #1
 800aaf4:	4630      	mov	r0, r6
 800aaf6:	b003      	add	sp, #12
 800aaf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafc:	6812      	ldr	r2, [r2, #0]
 800aafe:	3b04      	subs	r3, #4
 800ab00:	2a00      	cmp	r2, #0
 800ab02:	d1cb      	bne.n	800aa9c <quorem+0x94>
 800ab04:	3c01      	subs	r4, #1
 800ab06:	e7c6      	b.n	800aa96 <quorem+0x8e>
 800ab08:	6812      	ldr	r2, [r2, #0]
 800ab0a:	3b04      	subs	r3, #4
 800ab0c:	2a00      	cmp	r2, #0
 800ab0e:	d1ef      	bne.n	800aaf0 <quorem+0xe8>
 800ab10:	3c01      	subs	r4, #1
 800ab12:	e7ea      	b.n	800aaea <quorem+0xe2>
 800ab14:	2000      	movs	r0, #0
 800ab16:	e7ee      	b.n	800aaf6 <quorem+0xee>

0800ab18 <_dtoa_r>:
 800ab18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1c:	4614      	mov	r4, r2
 800ab1e:	461d      	mov	r5, r3
 800ab20:	69c7      	ldr	r7, [r0, #28]
 800ab22:	b097      	sub	sp, #92	@ 0x5c
 800ab24:	4681      	mov	r9, r0
 800ab26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ab2a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ab2c:	b97f      	cbnz	r7, 800ab4e <_dtoa_r+0x36>
 800ab2e:	2010      	movs	r0, #16
 800ab30:	f000 fe0e 	bl	800b750 <malloc>
 800ab34:	4602      	mov	r2, r0
 800ab36:	f8c9 001c 	str.w	r0, [r9, #28]
 800ab3a:	b920      	cbnz	r0, 800ab46 <_dtoa_r+0x2e>
 800ab3c:	21ef      	movs	r1, #239	@ 0xef
 800ab3e:	4bac      	ldr	r3, [pc, #688]	@ (800adf0 <_dtoa_r+0x2d8>)
 800ab40:	48ac      	ldr	r0, [pc, #688]	@ (800adf4 <_dtoa_r+0x2dc>)
 800ab42:	f7ff ff43 	bl	800a9cc <__assert_func>
 800ab46:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ab4a:	6007      	str	r7, [r0, #0]
 800ab4c:	60c7      	str	r7, [r0, #12]
 800ab4e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab52:	6819      	ldr	r1, [r3, #0]
 800ab54:	b159      	cbz	r1, 800ab6e <_dtoa_r+0x56>
 800ab56:	685a      	ldr	r2, [r3, #4]
 800ab58:	2301      	movs	r3, #1
 800ab5a:	4093      	lsls	r3, r2
 800ab5c:	604a      	str	r2, [r1, #4]
 800ab5e:	608b      	str	r3, [r1, #8]
 800ab60:	4648      	mov	r0, r9
 800ab62:	f000 feeb 	bl	800b93c <_Bfree>
 800ab66:	2200      	movs	r2, #0
 800ab68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab6c:	601a      	str	r2, [r3, #0]
 800ab6e:	1e2b      	subs	r3, r5, #0
 800ab70:	bfaf      	iteee	ge
 800ab72:	2300      	movge	r3, #0
 800ab74:	2201      	movlt	r2, #1
 800ab76:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ab7a:	9307      	strlt	r3, [sp, #28]
 800ab7c:	bfa8      	it	ge
 800ab7e:	6033      	strge	r3, [r6, #0]
 800ab80:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800ab84:	4b9c      	ldr	r3, [pc, #624]	@ (800adf8 <_dtoa_r+0x2e0>)
 800ab86:	bfb8      	it	lt
 800ab88:	6032      	strlt	r2, [r6, #0]
 800ab8a:	ea33 0308 	bics.w	r3, r3, r8
 800ab8e:	d112      	bne.n	800abb6 <_dtoa_r+0x9e>
 800ab90:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ab94:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ab96:	6013      	str	r3, [r2, #0]
 800ab98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ab9c:	4323      	orrs	r3, r4
 800ab9e:	f000 855e 	beq.w	800b65e <_dtoa_r+0xb46>
 800aba2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aba4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800adfc <_dtoa_r+0x2e4>
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f000 8560 	beq.w	800b66e <_dtoa_r+0xb56>
 800abae:	f10a 0303 	add.w	r3, sl, #3
 800abb2:	f000 bd5a 	b.w	800b66a <_dtoa_r+0xb52>
 800abb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800abbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abc2:	2200      	movs	r2, #0
 800abc4:	2300      	movs	r3, #0
 800abc6:	f7f5 feef 	bl	80009a8 <__aeabi_dcmpeq>
 800abca:	4607      	mov	r7, r0
 800abcc:	b158      	cbz	r0, 800abe6 <_dtoa_r+0xce>
 800abce:	2301      	movs	r3, #1
 800abd0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800abd2:	6013      	str	r3, [r2, #0]
 800abd4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800abd6:	b113      	cbz	r3, 800abde <_dtoa_r+0xc6>
 800abd8:	4b89      	ldr	r3, [pc, #548]	@ (800ae00 <_dtoa_r+0x2e8>)
 800abda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800abdc:	6013      	str	r3, [r2, #0]
 800abde:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800ae04 <_dtoa_r+0x2ec>
 800abe2:	f000 bd44 	b.w	800b66e <_dtoa_r+0xb56>
 800abe6:	ab14      	add	r3, sp, #80	@ 0x50
 800abe8:	9301      	str	r3, [sp, #4]
 800abea:	ab15      	add	r3, sp, #84	@ 0x54
 800abec:	9300      	str	r3, [sp, #0]
 800abee:	4648      	mov	r0, r9
 800abf0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800abf4:	f001 f984 	bl	800bf00 <__d2b>
 800abf8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800abfc:	9003      	str	r0, [sp, #12]
 800abfe:	2e00      	cmp	r6, #0
 800ac00:	d078      	beq.n	800acf4 <_dtoa_r+0x1dc>
 800ac02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac08:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ac0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac10:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ac14:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ac18:	9712      	str	r7, [sp, #72]	@ 0x48
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	4b7a      	ldr	r3, [pc, #488]	@ (800ae08 <_dtoa_r+0x2f0>)
 800ac20:	f7f5 faa2 	bl	8000168 <__aeabi_dsub>
 800ac24:	a36c      	add	r3, pc, #432	@ (adr r3, 800add8 <_dtoa_r+0x2c0>)
 800ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2a:	f7f5 fc55 	bl	80004d8 <__aeabi_dmul>
 800ac2e:	a36c      	add	r3, pc, #432	@ (adr r3, 800ade0 <_dtoa_r+0x2c8>)
 800ac30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac34:	f7f5 fa9a 	bl	800016c <__adddf3>
 800ac38:	4604      	mov	r4, r0
 800ac3a:	4630      	mov	r0, r6
 800ac3c:	460d      	mov	r5, r1
 800ac3e:	f7f5 fbe1 	bl	8000404 <__aeabi_i2d>
 800ac42:	a369      	add	r3, pc, #420	@ (adr r3, 800ade8 <_dtoa_r+0x2d0>)
 800ac44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac48:	f7f5 fc46 	bl	80004d8 <__aeabi_dmul>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	4620      	mov	r0, r4
 800ac52:	4629      	mov	r1, r5
 800ac54:	f7f5 fa8a 	bl	800016c <__adddf3>
 800ac58:	4604      	mov	r4, r0
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	f7f5 feec 	bl	8000a38 <__aeabi_d2iz>
 800ac60:	2200      	movs	r2, #0
 800ac62:	4607      	mov	r7, r0
 800ac64:	2300      	movs	r3, #0
 800ac66:	4620      	mov	r0, r4
 800ac68:	4629      	mov	r1, r5
 800ac6a:	f7f5 fea7 	bl	80009bc <__aeabi_dcmplt>
 800ac6e:	b140      	cbz	r0, 800ac82 <_dtoa_r+0x16a>
 800ac70:	4638      	mov	r0, r7
 800ac72:	f7f5 fbc7 	bl	8000404 <__aeabi_i2d>
 800ac76:	4622      	mov	r2, r4
 800ac78:	462b      	mov	r3, r5
 800ac7a:	f7f5 fe95 	bl	80009a8 <__aeabi_dcmpeq>
 800ac7e:	b900      	cbnz	r0, 800ac82 <_dtoa_r+0x16a>
 800ac80:	3f01      	subs	r7, #1
 800ac82:	2f16      	cmp	r7, #22
 800ac84:	d854      	bhi.n	800ad30 <_dtoa_r+0x218>
 800ac86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac8a:	4b60      	ldr	r3, [pc, #384]	@ (800ae0c <_dtoa_r+0x2f4>)
 800ac8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac94:	f7f5 fe92 	bl	80009bc <__aeabi_dcmplt>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	d04b      	beq.n	800ad34 <_dtoa_r+0x21c>
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	3f01      	subs	r7, #1
 800aca0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aca2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aca4:	1b9b      	subs	r3, r3, r6
 800aca6:	1e5a      	subs	r2, r3, #1
 800aca8:	bf49      	itett	mi
 800acaa:	f1c3 0301 	rsbmi	r3, r3, #1
 800acae:	2300      	movpl	r3, #0
 800acb0:	9304      	strmi	r3, [sp, #16]
 800acb2:	2300      	movmi	r3, #0
 800acb4:	9209      	str	r2, [sp, #36]	@ 0x24
 800acb6:	bf54      	ite	pl
 800acb8:	9304      	strpl	r3, [sp, #16]
 800acba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800acbc:	2f00      	cmp	r7, #0
 800acbe:	db3b      	blt.n	800ad38 <_dtoa_r+0x220>
 800acc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acc2:	970e      	str	r7, [sp, #56]	@ 0x38
 800acc4:	443b      	add	r3, r7
 800acc6:	9309      	str	r3, [sp, #36]	@ 0x24
 800acc8:	2300      	movs	r3, #0
 800acca:	930a      	str	r3, [sp, #40]	@ 0x28
 800accc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800acce:	2b09      	cmp	r3, #9
 800acd0:	d865      	bhi.n	800ad9e <_dtoa_r+0x286>
 800acd2:	2b05      	cmp	r3, #5
 800acd4:	bfc4      	itt	gt
 800acd6:	3b04      	subgt	r3, #4
 800acd8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800acda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800acdc:	bfc8      	it	gt
 800acde:	2400      	movgt	r4, #0
 800ace0:	f1a3 0302 	sub.w	r3, r3, #2
 800ace4:	bfd8      	it	le
 800ace6:	2401      	movle	r4, #1
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d864      	bhi.n	800adb6 <_dtoa_r+0x29e>
 800acec:	e8df f003 	tbb	[pc, r3]
 800acf0:	2c385553 	.word	0x2c385553
 800acf4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800acf8:	441e      	add	r6, r3
 800acfa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800acfe:	2b20      	cmp	r3, #32
 800ad00:	bfc1      	itttt	gt
 800ad02:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ad06:	fa08 f803 	lslgt.w	r8, r8, r3
 800ad0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ad0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ad12:	bfd6      	itet	le
 800ad14:	f1c3 0320 	rsble	r3, r3, #32
 800ad18:	ea48 0003 	orrgt.w	r0, r8, r3
 800ad1c:	fa04 f003 	lslle.w	r0, r4, r3
 800ad20:	f7f5 fb60 	bl	80003e4 <__aeabi_ui2d>
 800ad24:	2201      	movs	r2, #1
 800ad26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ad2a:	3e01      	subs	r6, #1
 800ad2c:	9212      	str	r2, [sp, #72]	@ 0x48
 800ad2e:	e774      	b.n	800ac1a <_dtoa_r+0x102>
 800ad30:	2301      	movs	r3, #1
 800ad32:	e7b5      	b.n	800aca0 <_dtoa_r+0x188>
 800ad34:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ad36:	e7b4      	b.n	800aca2 <_dtoa_r+0x18a>
 800ad38:	9b04      	ldr	r3, [sp, #16]
 800ad3a:	1bdb      	subs	r3, r3, r7
 800ad3c:	9304      	str	r3, [sp, #16]
 800ad3e:	427b      	negs	r3, r7
 800ad40:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad42:	2300      	movs	r3, #0
 800ad44:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad46:	e7c1      	b.n	800accc <_dtoa_r+0x1b4>
 800ad48:	2301      	movs	r3, #1
 800ad4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad4e:	eb07 0b03 	add.w	fp, r7, r3
 800ad52:	f10b 0301 	add.w	r3, fp, #1
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	9308      	str	r3, [sp, #32]
 800ad5a:	bfb8      	it	lt
 800ad5c:	2301      	movlt	r3, #1
 800ad5e:	e006      	b.n	800ad6e <_dtoa_r+0x256>
 800ad60:	2301      	movs	r3, #1
 800ad62:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	dd28      	ble.n	800adbc <_dtoa_r+0x2a4>
 800ad6a:	469b      	mov	fp, r3
 800ad6c:	9308      	str	r3, [sp, #32]
 800ad6e:	2100      	movs	r1, #0
 800ad70:	2204      	movs	r2, #4
 800ad72:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ad76:	f102 0514 	add.w	r5, r2, #20
 800ad7a:	429d      	cmp	r5, r3
 800ad7c:	d926      	bls.n	800adcc <_dtoa_r+0x2b4>
 800ad7e:	6041      	str	r1, [r0, #4]
 800ad80:	4648      	mov	r0, r9
 800ad82:	f000 fd9b 	bl	800b8bc <_Balloc>
 800ad86:	4682      	mov	sl, r0
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	d143      	bne.n	800ae14 <_dtoa_r+0x2fc>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ad92:	4b1f      	ldr	r3, [pc, #124]	@ (800ae10 <_dtoa_r+0x2f8>)
 800ad94:	e6d4      	b.n	800ab40 <_dtoa_r+0x28>
 800ad96:	2300      	movs	r3, #0
 800ad98:	e7e3      	b.n	800ad62 <_dtoa_r+0x24a>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	e7d5      	b.n	800ad4a <_dtoa_r+0x232>
 800ad9e:	2401      	movs	r4, #1
 800ada0:	2300      	movs	r3, #0
 800ada2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ada4:	9320      	str	r3, [sp, #128]	@ 0x80
 800ada6:	f04f 3bff 	mov.w	fp, #4294967295
 800adaa:	2200      	movs	r2, #0
 800adac:	2312      	movs	r3, #18
 800adae:	f8cd b020 	str.w	fp, [sp, #32]
 800adb2:	9221      	str	r2, [sp, #132]	@ 0x84
 800adb4:	e7db      	b.n	800ad6e <_dtoa_r+0x256>
 800adb6:	2301      	movs	r3, #1
 800adb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adba:	e7f4      	b.n	800ada6 <_dtoa_r+0x28e>
 800adbc:	f04f 0b01 	mov.w	fp, #1
 800adc0:	465b      	mov	r3, fp
 800adc2:	f8cd b020 	str.w	fp, [sp, #32]
 800adc6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800adca:	e7d0      	b.n	800ad6e <_dtoa_r+0x256>
 800adcc:	3101      	adds	r1, #1
 800adce:	0052      	lsls	r2, r2, #1
 800add0:	e7d1      	b.n	800ad76 <_dtoa_r+0x25e>
 800add2:	bf00      	nop
 800add4:	f3af 8000 	nop.w
 800add8:	636f4361 	.word	0x636f4361
 800addc:	3fd287a7 	.word	0x3fd287a7
 800ade0:	8b60c8b3 	.word	0x8b60c8b3
 800ade4:	3fc68a28 	.word	0x3fc68a28
 800ade8:	509f79fb 	.word	0x509f79fb
 800adec:	3fd34413 	.word	0x3fd34413
 800adf0:	0800d54e 	.word	0x0800d54e
 800adf4:	0800d63a 	.word	0x0800d63a
 800adf8:	7ff00000 	.word	0x7ff00000
 800adfc:	0800d636 	.word	0x0800d636
 800ae00:	0800d5ce 	.word	0x0800d5ce
 800ae04:	0800d5cd 	.word	0x0800d5cd
 800ae08:	3ff80000 	.word	0x3ff80000
 800ae0c:	0800d750 	.word	0x0800d750
 800ae10:	0800d692 	.word	0x0800d692
 800ae14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae18:	6018      	str	r0, [r3, #0]
 800ae1a:	9b08      	ldr	r3, [sp, #32]
 800ae1c:	2b0e      	cmp	r3, #14
 800ae1e:	f200 80a1 	bhi.w	800af64 <_dtoa_r+0x44c>
 800ae22:	2c00      	cmp	r4, #0
 800ae24:	f000 809e 	beq.w	800af64 <_dtoa_r+0x44c>
 800ae28:	2f00      	cmp	r7, #0
 800ae2a:	dd33      	ble.n	800ae94 <_dtoa_r+0x37c>
 800ae2c:	4b9c      	ldr	r3, [pc, #624]	@ (800b0a0 <_dtoa_r+0x588>)
 800ae2e:	f007 020f 	and.w	r2, r7, #15
 800ae32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae36:	05f8      	lsls	r0, r7, #23
 800ae38:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ae3c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ae40:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae44:	d516      	bpl.n	800ae74 <_dtoa_r+0x35c>
 800ae46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae4a:	4b96      	ldr	r3, [pc, #600]	@ (800b0a4 <_dtoa_r+0x58c>)
 800ae4c:	2603      	movs	r6, #3
 800ae4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae52:	f7f5 fc6b 	bl	800072c <__aeabi_ddiv>
 800ae56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae5a:	f004 040f 	and.w	r4, r4, #15
 800ae5e:	4d91      	ldr	r5, [pc, #580]	@ (800b0a4 <_dtoa_r+0x58c>)
 800ae60:	b954      	cbnz	r4, 800ae78 <_dtoa_r+0x360>
 800ae62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ae66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae6a:	f7f5 fc5f 	bl	800072c <__aeabi_ddiv>
 800ae6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae72:	e028      	b.n	800aec6 <_dtoa_r+0x3ae>
 800ae74:	2602      	movs	r6, #2
 800ae76:	e7f2      	b.n	800ae5e <_dtoa_r+0x346>
 800ae78:	07e1      	lsls	r1, r4, #31
 800ae7a:	d508      	bpl.n	800ae8e <_dtoa_r+0x376>
 800ae7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ae80:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae84:	f7f5 fb28 	bl	80004d8 <__aeabi_dmul>
 800ae88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ae8c:	3601      	adds	r6, #1
 800ae8e:	1064      	asrs	r4, r4, #1
 800ae90:	3508      	adds	r5, #8
 800ae92:	e7e5      	b.n	800ae60 <_dtoa_r+0x348>
 800ae94:	f000 80af 	beq.w	800aff6 <_dtoa_r+0x4de>
 800ae98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae9c:	427c      	negs	r4, r7
 800ae9e:	4b80      	ldr	r3, [pc, #512]	@ (800b0a0 <_dtoa_r+0x588>)
 800aea0:	f004 020f 	and.w	r2, r4, #15
 800aea4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeac:	f7f5 fb14 	bl	80004d8 <__aeabi_dmul>
 800aeb0:	2602      	movs	r6, #2
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aeb8:	4d7a      	ldr	r5, [pc, #488]	@ (800b0a4 <_dtoa_r+0x58c>)
 800aeba:	1124      	asrs	r4, r4, #4
 800aebc:	2c00      	cmp	r4, #0
 800aebe:	f040 808f 	bne.w	800afe0 <_dtoa_r+0x4c8>
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d1d3      	bne.n	800ae6e <_dtoa_r+0x356>
 800aec6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800aeca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aecc:	2b00      	cmp	r3, #0
 800aece:	f000 8094 	beq.w	800affa <_dtoa_r+0x4e2>
 800aed2:	2200      	movs	r2, #0
 800aed4:	4620      	mov	r0, r4
 800aed6:	4629      	mov	r1, r5
 800aed8:	4b73      	ldr	r3, [pc, #460]	@ (800b0a8 <_dtoa_r+0x590>)
 800aeda:	f7f5 fd6f 	bl	80009bc <__aeabi_dcmplt>
 800aede:	2800      	cmp	r0, #0
 800aee0:	f000 808b 	beq.w	800affa <_dtoa_r+0x4e2>
 800aee4:	9b08      	ldr	r3, [sp, #32]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 8087 	beq.w	800affa <_dtoa_r+0x4e2>
 800aeec:	f1bb 0f00 	cmp.w	fp, #0
 800aef0:	dd34      	ble.n	800af5c <_dtoa_r+0x444>
 800aef2:	4620      	mov	r0, r4
 800aef4:	2200      	movs	r2, #0
 800aef6:	4629      	mov	r1, r5
 800aef8:	4b6c      	ldr	r3, [pc, #432]	@ (800b0ac <_dtoa_r+0x594>)
 800aefa:	f7f5 faed 	bl	80004d8 <__aeabi_dmul>
 800aefe:	465c      	mov	r4, fp
 800af00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af04:	f107 38ff 	add.w	r8, r7, #4294967295
 800af08:	3601      	adds	r6, #1
 800af0a:	4630      	mov	r0, r6
 800af0c:	f7f5 fa7a 	bl	8000404 <__aeabi_i2d>
 800af10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af14:	f7f5 fae0 	bl	80004d8 <__aeabi_dmul>
 800af18:	2200      	movs	r2, #0
 800af1a:	4b65      	ldr	r3, [pc, #404]	@ (800b0b0 <_dtoa_r+0x598>)
 800af1c:	f7f5 f926 	bl	800016c <__adddf3>
 800af20:	4605      	mov	r5, r0
 800af22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800af26:	2c00      	cmp	r4, #0
 800af28:	d16a      	bne.n	800b000 <_dtoa_r+0x4e8>
 800af2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af2e:	2200      	movs	r2, #0
 800af30:	4b60      	ldr	r3, [pc, #384]	@ (800b0b4 <_dtoa_r+0x59c>)
 800af32:	f7f5 f919 	bl	8000168 <__aeabi_dsub>
 800af36:	4602      	mov	r2, r0
 800af38:	460b      	mov	r3, r1
 800af3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af3e:	462a      	mov	r2, r5
 800af40:	4633      	mov	r3, r6
 800af42:	f7f5 fd59 	bl	80009f8 <__aeabi_dcmpgt>
 800af46:	2800      	cmp	r0, #0
 800af48:	f040 8298 	bne.w	800b47c <_dtoa_r+0x964>
 800af4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af50:	462a      	mov	r2, r5
 800af52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800af56:	f7f5 fd31 	bl	80009bc <__aeabi_dcmplt>
 800af5a:	bb38      	cbnz	r0, 800afac <_dtoa_r+0x494>
 800af5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800af60:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800af64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af66:	2b00      	cmp	r3, #0
 800af68:	f2c0 8157 	blt.w	800b21a <_dtoa_r+0x702>
 800af6c:	2f0e      	cmp	r7, #14
 800af6e:	f300 8154 	bgt.w	800b21a <_dtoa_r+0x702>
 800af72:	4b4b      	ldr	r3, [pc, #300]	@ (800b0a0 <_dtoa_r+0x588>)
 800af74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af78:	e9d3 3400 	ldrd	r3, r4, [r3]
 800af7c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800af80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800af82:	2b00      	cmp	r3, #0
 800af84:	f280 80e5 	bge.w	800b152 <_dtoa_r+0x63a>
 800af88:	9b08      	ldr	r3, [sp, #32]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f300 80e1 	bgt.w	800b152 <_dtoa_r+0x63a>
 800af90:	d10c      	bne.n	800afac <_dtoa_r+0x494>
 800af92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af96:	2200      	movs	r2, #0
 800af98:	4b46      	ldr	r3, [pc, #280]	@ (800b0b4 <_dtoa_r+0x59c>)
 800af9a:	f7f5 fa9d 	bl	80004d8 <__aeabi_dmul>
 800af9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800afa2:	f7f5 fd1f 	bl	80009e4 <__aeabi_dcmpge>
 800afa6:	2800      	cmp	r0, #0
 800afa8:	f000 8266 	beq.w	800b478 <_dtoa_r+0x960>
 800afac:	2400      	movs	r4, #0
 800afae:	4625      	mov	r5, r4
 800afb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800afb2:	4656      	mov	r6, sl
 800afb4:	ea6f 0803 	mvn.w	r8, r3
 800afb8:	2700      	movs	r7, #0
 800afba:	4621      	mov	r1, r4
 800afbc:	4648      	mov	r0, r9
 800afbe:	f000 fcbd 	bl	800b93c <_Bfree>
 800afc2:	2d00      	cmp	r5, #0
 800afc4:	f000 80bd 	beq.w	800b142 <_dtoa_r+0x62a>
 800afc8:	b12f      	cbz	r7, 800afd6 <_dtoa_r+0x4be>
 800afca:	42af      	cmp	r7, r5
 800afcc:	d003      	beq.n	800afd6 <_dtoa_r+0x4be>
 800afce:	4639      	mov	r1, r7
 800afd0:	4648      	mov	r0, r9
 800afd2:	f000 fcb3 	bl	800b93c <_Bfree>
 800afd6:	4629      	mov	r1, r5
 800afd8:	4648      	mov	r0, r9
 800afda:	f000 fcaf 	bl	800b93c <_Bfree>
 800afde:	e0b0      	b.n	800b142 <_dtoa_r+0x62a>
 800afe0:	07e2      	lsls	r2, r4, #31
 800afe2:	d505      	bpl.n	800aff0 <_dtoa_r+0x4d8>
 800afe4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800afe8:	f7f5 fa76 	bl	80004d8 <__aeabi_dmul>
 800afec:	2301      	movs	r3, #1
 800afee:	3601      	adds	r6, #1
 800aff0:	1064      	asrs	r4, r4, #1
 800aff2:	3508      	adds	r5, #8
 800aff4:	e762      	b.n	800aebc <_dtoa_r+0x3a4>
 800aff6:	2602      	movs	r6, #2
 800aff8:	e765      	b.n	800aec6 <_dtoa_r+0x3ae>
 800affa:	46b8      	mov	r8, r7
 800affc:	9c08      	ldr	r4, [sp, #32]
 800affe:	e784      	b.n	800af0a <_dtoa_r+0x3f2>
 800b000:	4b27      	ldr	r3, [pc, #156]	@ (800b0a0 <_dtoa_r+0x588>)
 800b002:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b004:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b008:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b00c:	4454      	add	r4, sl
 800b00e:	2900      	cmp	r1, #0
 800b010:	d054      	beq.n	800b0bc <_dtoa_r+0x5a4>
 800b012:	2000      	movs	r0, #0
 800b014:	4928      	ldr	r1, [pc, #160]	@ (800b0b8 <_dtoa_r+0x5a0>)
 800b016:	f7f5 fb89 	bl	800072c <__aeabi_ddiv>
 800b01a:	4633      	mov	r3, r6
 800b01c:	462a      	mov	r2, r5
 800b01e:	f7f5 f8a3 	bl	8000168 <__aeabi_dsub>
 800b022:	4656      	mov	r6, sl
 800b024:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b028:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b02c:	f7f5 fd04 	bl	8000a38 <__aeabi_d2iz>
 800b030:	4605      	mov	r5, r0
 800b032:	f7f5 f9e7 	bl	8000404 <__aeabi_i2d>
 800b036:	4602      	mov	r2, r0
 800b038:	460b      	mov	r3, r1
 800b03a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b03e:	f7f5 f893 	bl	8000168 <__aeabi_dsub>
 800b042:	4602      	mov	r2, r0
 800b044:	460b      	mov	r3, r1
 800b046:	3530      	adds	r5, #48	@ 0x30
 800b048:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b04c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b050:	f806 5b01 	strb.w	r5, [r6], #1
 800b054:	f7f5 fcb2 	bl	80009bc <__aeabi_dcmplt>
 800b058:	2800      	cmp	r0, #0
 800b05a:	d172      	bne.n	800b142 <_dtoa_r+0x62a>
 800b05c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b060:	2000      	movs	r0, #0
 800b062:	4911      	ldr	r1, [pc, #68]	@ (800b0a8 <_dtoa_r+0x590>)
 800b064:	f7f5 f880 	bl	8000168 <__aeabi_dsub>
 800b068:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b06c:	f7f5 fca6 	bl	80009bc <__aeabi_dcmplt>
 800b070:	2800      	cmp	r0, #0
 800b072:	f040 80b4 	bne.w	800b1de <_dtoa_r+0x6c6>
 800b076:	42a6      	cmp	r6, r4
 800b078:	f43f af70 	beq.w	800af5c <_dtoa_r+0x444>
 800b07c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b080:	2200      	movs	r2, #0
 800b082:	4b0a      	ldr	r3, [pc, #40]	@ (800b0ac <_dtoa_r+0x594>)
 800b084:	f7f5 fa28 	bl	80004d8 <__aeabi_dmul>
 800b088:	2200      	movs	r2, #0
 800b08a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b08e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b092:	4b06      	ldr	r3, [pc, #24]	@ (800b0ac <_dtoa_r+0x594>)
 800b094:	f7f5 fa20 	bl	80004d8 <__aeabi_dmul>
 800b098:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b09c:	e7c4      	b.n	800b028 <_dtoa_r+0x510>
 800b09e:	bf00      	nop
 800b0a0:	0800d750 	.word	0x0800d750
 800b0a4:	0800d728 	.word	0x0800d728
 800b0a8:	3ff00000 	.word	0x3ff00000
 800b0ac:	40240000 	.word	0x40240000
 800b0b0:	401c0000 	.word	0x401c0000
 800b0b4:	40140000 	.word	0x40140000
 800b0b8:	3fe00000 	.word	0x3fe00000
 800b0bc:	4631      	mov	r1, r6
 800b0be:	4628      	mov	r0, r5
 800b0c0:	f7f5 fa0a 	bl	80004d8 <__aeabi_dmul>
 800b0c4:	4656      	mov	r6, sl
 800b0c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b0ca:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b0cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0d0:	f7f5 fcb2 	bl	8000a38 <__aeabi_d2iz>
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	f7f5 f995 	bl	8000404 <__aeabi_i2d>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	460b      	mov	r3, r1
 800b0de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0e2:	f7f5 f841 	bl	8000168 <__aeabi_dsub>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	460b      	mov	r3, r1
 800b0ea:	3530      	adds	r5, #48	@ 0x30
 800b0ec:	f806 5b01 	strb.w	r5, [r6], #1
 800b0f0:	42a6      	cmp	r6, r4
 800b0f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b0f6:	f04f 0200 	mov.w	r2, #0
 800b0fa:	d124      	bne.n	800b146 <_dtoa_r+0x62e>
 800b0fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b100:	4bae      	ldr	r3, [pc, #696]	@ (800b3bc <_dtoa_r+0x8a4>)
 800b102:	f7f5 f833 	bl	800016c <__adddf3>
 800b106:	4602      	mov	r2, r0
 800b108:	460b      	mov	r3, r1
 800b10a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b10e:	f7f5 fc73 	bl	80009f8 <__aeabi_dcmpgt>
 800b112:	2800      	cmp	r0, #0
 800b114:	d163      	bne.n	800b1de <_dtoa_r+0x6c6>
 800b116:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b11a:	2000      	movs	r0, #0
 800b11c:	49a7      	ldr	r1, [pc, #668]	@ (800b3bc <_dtoa_r+0x8a4>)
 800b11e:	f7f5 f823 	bl	8000168 <__aeabi_dsub>
 800b122:	4602      	mov	r2, r0
 800b124:	460b      	mov	r3, r1
 800b126:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b12a:	f7f5 fc47 	bl	80009bc <__aeabi_dcmplt>
 800b12e:	2800      	cmp	r0, #0
 800b130:	f43f af14 	beq.w	800af5c <_dtoa_r+0x444>
 800b134:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b136:	1e73      	subs	r3, r6, #1
 800b138:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b13a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b13e:	2b30      	cmp	r3, #48	@ 0x30
 800b140:	d0f8      	beq.n	800b134 <_dtoa_r+0x61c>
 800b142:	4647      	mov	r7, r8
 800b144:	e03b      	b.n	800b1be <_dtoa_r+0x6a6>
 800b146:	4b9e      	ldr	r3, [pc, #632]	@ (800b3c0 <_dtoa_r+0x8a8>)
 800b148:	f7f5 f9c6 	bl	80004d8 <__aeabi_dmul>
 800b14c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b150:	e7bc      	b.n	800b0cc <_dtoa_r+0x5b4>
 800b152:	4656      	mov	r6, sl
 800b154:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b15c:	4620      	mov	r0, r4
 800b15e:	4629      	mov	r1, r5
 800b160:	f7f5 fae4 	bl	800072c <__aeabi_ddiv>
 800b164:	f7f5 fc68 	bl	8000a38 <__aeabi_d2iz>
 800b168:	4680      	mov	r8, r0
 800b16a:	f7f5 f94b 	bl	8000404 <__aeabi_i2d>
 800b16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b172:	f7f5 f9b1 	bl	80004d8 <__aeabi_dmul>
 800b176:	4602      	mov	r2, r0
 800b178:	460b      	mov	r3, r1
 800b17a:	4620      	mov	r0, r4
 800b17c:	4629      	mov	r1, r5
 800b17e:	f7f4 fff3 	bl	8000168 <__aeabi_dsub>
 800b182:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b186:	9d08      	ldr	r5, [sp, #32]
 800b188:	f806 4b01 	strb.w	r4, [r6], #1
 800b18c:	eba6 040a 	sub.w	r4, r6, sl
 800b190:	42a5      	cmp	r5, r4
 800b192:	4602      	mov	r2, r0
 800b194:	460b      	mov	r3, r1
 800b196:	d133      	bne.n	800b200 <_dtoa_r+0x6e8>
 800b198:	f7f4 ffe8 	bl	800016c <__adddf3>
 800b19c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	460d      	mov	r5, r1
 800b1a4:	f7f5 fc28 	bl	80009f8 <__aeabi_dcmpgt>
 800b1a8:	b9c0      	cbnz	r0, 800b1dc <_dtoa_r+0x6c4>
 800b1aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	4629      	mov	r1, r5
 800b1b2:	f7f5 fbf9 	bl	80009a8 <__aeabi_dcmpeq>
 800b1b6:	b110      	cbz	r0, 800b1be <_dtoa_r+0x6a6>
 800b1b8:	f018 0f01 	tst.w	r8, #1
 800b1bc:	d10e      	bne.n	800b1dc <_dtoa_r+0x6c4>
 800b1be:	4648      	mov	r0, r9
 800b1c0:	9903      	ldr	r1, [sp, #12]
 800b1c2:	f000 fbbb 	bl	800b93c <_Bfree>
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	7033      	strb	r3, [r6, #0]
 800b1ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b1cc:	3701      	adds	r7, #1
 800b1ce:	601f      	str	r7, [r3, #0]
 800b1d0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f000 824b 	beq.w	800b66e <_dtoa_r+0xb56>
 800b1d8:	601e      	str	r6, [r3, #0]
 800b1da:	e248      	b.n	800b66e <_dtoa_r+0xb56>
 800b1dc:	46b8      	mov	r8, r7
 800b1de:	4633      	mov	r3, r6
 800b1e0:	461e      	mov	r6, r3
 800b1e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1e6:	2a39      	cmp	r2, #57	@ 0x39
 800b1e8:	d106      	bne.n	800b1f8 <_dtoa_r+0x6e0>
 800b1ea:	459a      	cmp	sl, r3
 800b1ec:	d1f8      	bne.n	800b1e0 <_dtoa_r+0x6c8>
 800b1ee:	2230      	movs	r2, #48	@ 0x30
 800b1f0:	f108 0801 	add.w	r8, r8, #1
 800b1f4:	f88a 2000 	strb.w	r2, [sl]
 800b1f8:	781a      	ldrb	r2, [r3, #0]
 800b1fa:	3201      	adds	r2, #1
 800b1fc:	701a      	strb	r2, [r3, #0]
 800b1fe:	e7a0      	b.n	800b142 <_dtoa_r+0x62a>
 800b200:	2200      	movs	r2, #0
 800b202:	4b6f      	ldr	r3, [pc, #444]	@ (800b3c0 <_dtoa_r+0x8a8>)
 800b204:	f7f5 f968 	bl	80004d8 <__aeabi_dmul>
 800b208:	2200      	movs	r2, #0
 800b20a:	2300      	movs	r3, #0
 800b20c:	4604      	mov	r4, r0
 800b20e:	460d      	mov	r5, r1
 800b210:	f7f5 fbca 	bl	80009a8 <__aeabi_dcmpeq>
 800b214:	2800      	cmp	r0, #0
 800b216:	d09f      	beq.n	800b158 <_dtoa_r+0x640>
 800b218:	e7d1      	b.n	800b1be <_dtoa_r+0x6a6>
 800b21a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b21c:	2a00      	cmp	r2, #0
 800b21e:	f000 80ea 	beq.w	800b3f6 <_dtoa_r+0x8de>
 800b222:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b224:	2a01      	cmp	r2, #1
 800b226:	f300 80cd 	bgt.w	800b3c4 <_dtoa_r+0x8ac>
 800b22a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b22c:	2a00      	cmp	r2, #0
 800b22e:	f000 80c1 	beq.w	800b3b4 <_dtoa_r+0x89c>
 800b232:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b236:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b238:	9e04      	ldr	r6, [sp, #16]
 800b23a:	9a04      	ldr	r2, [sp, #16]
 800b23c:	2101      	movs	r1, #1
 800b23e:	441a      	add	r2, r3
 800b240:	9204      	str	r2, [sp, #16]
 800b242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b244:	4648      	mov	r0, r9
 800b246:	441a      	add	r2, r3
 800b248:	9209      	str	r2, [sp, #36]	@ 0x24
 800b24a:	f000 fc2b 	bl	800baa4 <__i2b>
 800b24e:	4605      	mov	r5, r0
 800b250:	b166      	cbz	r6, 800b26c <_dtoa_r+0x754>
 800b252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b254:	2b00      	cmp	r3, #0
 800b256:	dd09      	ble.n	800b26c <_dtoa_r+0x754>
 800b258:	42b3      	cmp	r3, r6
 800b25a:	bfa8      	it	ge
 800b25c:	4633      	movge	r3, r6
 800b25e:	9a04      	ldr	r2, [sp, #16]
 800b260:	1af6      	subs	r6, r6, r3
 800b262:	1ad2      	subs	r2, r2, r3
 800b264:	9204      	str	r2, [sp, #16]
 800b266:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b268:	1ad3      	subs	r3, r2, r3
 800b26a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b26e:	b30b      	cbz	r3, 800b2b4 <_dtoa_r+0x79c>
 800b270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b272:	2b00      	cmp	r3, #0
 800b274:	f000 80c6 	beq.w	800b404 <_dtoa_r+0x8ec>
 800b278:	2c00      	cmp	r4, #0
 800b27a:	f000 80c0 	beq.w	800b3fe <_dtoa_r+0x8e6>
 800b27e:	4629      	mov	r1, r5
 800b280:	4622      	mov	r2, r4
 800b282:	4648      	mov	r0, r9
 800b284:	f000 fcc6 	bl	800bc14 <__pow5mult>
 800b288:	9a03      	ldr	r2, [sp, #12]
 800b28a:	4601      	mov	r1, r0
 800b28c:	4605      	mov	r5, r0
 800b28e:	4648      	mov	r0, r9
 800b290:	f000 fc1e 	bl	800bad0 <__multiply>
 800b294:	9903      	ldr	r1, [sp, #12]
 800b296:	4680      	mov	r8, r0
 800b298:	4648      	mov	r0, r9
 800b29a:	f000 fb4f 	bl	800b93c <_Bfree>
 800b29e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2a0:	1b1b      	subs	r3, r3, r4
 800b2a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2a4:	f000 80b1 	beq.w	800b40a <_dtoa_r+0x8f2>
 800b2a8:	4641      	mov	r1, r8
 800b2aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	f000 fcb1 	bl	800bc14 <__pow5mult>
 800b2b2:	9003      	str	r0, [sp, #12]
 800b2b4:	2101      	movs	r1, #1
 800b2b6:	4648      	mov	r0, r9
 800b2b8:	f000 fbf4 	bl	800baa4 <__i2b>
 800b2bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2be:	4604      	mov	r4, r0
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f000 81d8 	beq.w	800b676 <_dtoa_r+0xb5e>
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	4601      	mov	r1, r0
 800b2ca:	4648      	mov	r0, r9
 800b2cc:	f000 fca2 	bl	800bc14 <__pow5mult>
 800b2d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	f300 809f 	bgt.w	800b418 <_dtoa_r+0x900>
 800b2da:	9b06      	ldr	r3, [sp, #24]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f040 8097 	bne.w	800b410 <_dtoa_r+0x8f8>
 800b2e2:	9b07      	ldr	r3, [sp, #28]
 800b2e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	f040 8093 	bne.w	800b414 <_dtoa_r+0x8fc>
 800b2ee:	9b07      	ldr	r3, [sp, #28]
 800b2f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2f4:	0d1b      	lsrs	r3, r3, #20
 800b2f6:	051b      	lsls	r3, r3, #20
 800b2f8:	b133      	cbz	r3, 800b308 <_dtoa_r+0x7f0>
 800b2fa:	9b04      	ldr	r3, [sp, #16]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	9304      	str	r3, [sp, #16]
 800b300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b302:	3301      	adds	r3, #1
 800b304:	9309      	str	r3, [sp, #36]	@ 0x24
 800b306:	2301      	movs	r3, #1
 800b308:	930a      	str	r3, [sp, #40]	@ 0x28
 800b30a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	f000 81b8 	beq.w	800b682 <_dtoa_r+0xb6a>
 800b312:	6923      	ldr	r3, [r4, #16]
 800b314:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b318:	6918      	ldr	r0, [r3, #16]
 800b31a:	f000 fb77 	bl	800ba0c <__hi0bits>
 800b31e:	f1c0 0020 	rsb	r0, r0, #32
 800b322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b324:	4418      	add	r0, r3
 800b326:	f010 001f 	ands.w	r0, r0, #31
 800b32a:	f000 8082 	beq.w	800b432 <_dtoa_r+0x91a>
 800b32e:	f1c0 0320 	rsb	r3, r0, #32
 800b332:	2b04      	cmp	r3, #4
 800b334:	dd73      	ble.n	800b41e <_dtoa_r+0x906>
 800b336:	9b04      	ldr	r3, [sp, #16]
 800b338:	f1c0 001c 	rsb	r0, r0, #28
 800b33c:	4403      	add	r3, r0
 800b33e:	9304      	str	r3, [sp, #16]
 800b340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b342:	4406      	add	r6, r0
 800b344:	4403      	add	r3, r0
 800b346:	9309      	str	r3, [sp, #36]	@ 0x24
 800b348:	9b04      	ldr	r3, [sp, #16]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	dd05      	ble.n	800b35a <_dtoa_r+0x842>
 800b34e:	461a      	mov	r2, r3
 800b350:	4648      	mov	r0, r9
 800b352:	9903      	ldr	r1, [sp, #12]
 800b354:	f000 fcb8 	bl	800bcc8 <__lshift>
 800b358:	9003      	str	r0, [sp, #12]
 800b35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	dd05      	ble.n	800b36c <_dtoa_r+0x854>
 800b360:	4621      	mov	r1, r4
 800b362:	461a      	mov	r2, r3
 800b364:	4648      	mov	r0, r9
 800b366:	f000 fcaf 	bl	800bcc8 <__lshift>
 800b36a:	4604      	mov	r4, r0
 800b36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d061      	beq.n	800b436 <_dtoa_r+0x91e>
 800b372:	4621      	mov	r1, r4
 800b374:	9803      	ldr	r0, [sp, #12]
 800b376:	f000 fd13 	bl	800bda0 <__mcmp>
 800b37a:	2800      	cmp	r0, #0
 800b37c:	da5b      	bge.n	800b436 <_dtoa_r+0x91e>
 800b37e:	2300      	movs	r3, #0
 800b380:	220a      	movs	r2, #10
 800b382:	4648      	mov	r0, r9
 800b384:	9903      	ldr	r1, [sp, #12]
 800b386:	f000 fafb 	bl	800b980 <__multadd>
 800b38a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b38c:	f107 38ff 	add.w	r8, r7, #4294967295
 800b390:	9003      	str	r0, [sp, #12]
 800b392:	2b00      	cmp	r3, #0
 800b394:	f000 8177 	beq.w	800b686 <_dtoa_r+0xb6e>
 800b398:	4629      	mov	r1, r5
 800b39a:	2300      	movs	r3, #0
 800b39c:	220a      	movs	r2, #10
 800b39e:	4648      	mov	r0, r9
 800b3a0:	f000 faee 	bl	800b980 <__multadd>
 800b3a4:	f1bb 0f00 	cmp.w	fp, #0
 800b3a8:	4605      	mov	r5, r0
 800b3aa:	dc6f      	bgt.n	800b48c <_dtoa_r+0x974>
 800b3ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b3ae:	2b02      	cmp	r3, #2
 800b3b0:	dc49      	bgt.n	800b446 <_dtoa_r+0x92e>
 800b3b2:	e06b      	b.n	800b48c <_dtoa_r+0x974>
 800b3b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b3ba:	e73c      	b.n	800b236 <_dtoa_r+0x71e>
 800b3bc:	3fe00000 	.word	0x3fe00000
 800b3c0:	40240000 	.word	0x40240000
 800b3c4:	9b08      	ldr	r3, [sp, #32]
 800b3c6:	1e5c      	subs	r4, r3, #1
 800b3c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3ca:	42a3      	cmp	r3, r4
 800b3cc:	db09      	blt.n	800b3e2 <_dtoa_r+0x8ca>
 800b3ce:	1b1c      	subs	r4, r3, r4
 800b3d0:	9b08      	ldr	r3, [sp, #32]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	f6bf af30 	bge.w	800b238 <_dtoa_r+0x720>
 800b3d8:	9b04      	ldr	r3, [sp, #16]
 800b3da:	9a08      	ldr	r2, [sp, #32]
 800b3dc:	1a9e      	subs	r6, r3, r2
 800b3de:	2300      	movs	r3, #0
 800b3e0:	e72b      	b.n	800b23a <_dtoa_r+0x722>
 800b3e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3e6:	1ae3      	subs	r3, r4, r3
 800b3e8:	441a      	add	r2, r3
 800b3ea:	940a      	str	r4, [sp, #40]	@ 0x28
 800b3ec:	9e04      	ldr	r6, [sp, #16]
 800b3ee:	2400      	movs	r4, #0
 800b3f0:	9b08      	ldr	r3, [sp, #32]
 800b3f2:	920e      	str	r2, [sp, #56]	@ 0x38
 800b3f4:	e721      	b.n	800b23a <_dtoa_r+0x722>
 800b3f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b3f8:	9e04      	ldr	r6, [sp, #16]
 800b3fa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b3fc:	e728      	b.n	800b250 <_dtoa_r+0x738>
 800b3fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b402:	e751      	b.n	800b2a8 <_dtoa_r+0x790>
 800b404:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b406:	9903      	ldr	r1, [sp, #12]
 800b408:	e750      	b.n	800b2ac <_dtoa_r+0x794>
 800b40a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b40e:	e751      	b.n	800b2b4 <_dtoa_r+0x79c>
 800b410:	2300      	movs	r3, #0
 800b412:	e779      	b.n	800b308 <_dtoa_r+0x7f0>
 800b414:	9b06      	ldr	r3, [sp, #24]
 800b416:	e777      	b.n	800b308 <_dtoa_r+0x7f0>
 800b418:	2300      	movs	r3, #0
 800b41a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b41c:	e779      	b.n	800b312 <_dtoa_r+0x7fa>
 800b41e:	d093      	beq.n	800b348 <_dtoa_r+0x830>
 800b420:	9a04      	ldr	r2, [sp, #16]
 800b422:	331c      	adds	r3, #28
 800b424:	441a      	add	r2, r3
 800b426:	9204      	str	r2, [sp, #16]
 800b428:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b42a:	441e      	add	r6, r3
 800b42c:	441a      	add	r2, r3
 800b42e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b430:	e78a      	b.n	800b348 <_dtoa_r+0x830>
 800b432:	4603      	mov	r3, r0
 800b434:	e7f4      	b.n	800b420 <_dtoa_r+0x908>
 800b436:	9b08      	ldr	r3, [sp, #32]
 800b438:	46b8      	mov	r8, r7
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	dc20      	bgt.n	800b480 <_dtoa_r+0x968>
 800b43e:	469b      	mov	fp, r3
 800b440:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b442:	2b02      	cmp	r3, #2
 800b444:	dd1e      	ble.n	800b484 <_dtoa_r+0x96c>
 800b446:	f1bb 0f00 	cmp.w	fp, #0
 800b44a:	f47f adb1 	bne.w	800afb0 <_dtoa_r+0x498>
 800b44e:	4621      	mov	r1, r4
 800b450:	465b      	mov	r3, fp
 800b452:	2205      	movs	r2, #5
 800b454:	4648      	mov	r0, r9
 800b456:	f000 fa93 	bl	800b980 <__multadd>
 800b45a:	4601      	mov	r1, r0
 800b45c:	4604      	mov	r4, r0
 800b45e:	9803      	ldr	r0, [sp, #12]
 800b460:	f000 fc9e 	bl	800bda0 <__mcmp>
 800b464:	2800      	cmp	r0, #0
 800b466:	f77f ada3 	ble.w	800afb0 <_dtoa_r+0x498>
 800b46a:	4656      	mov	r6, sl
 800b46c:	2331      	movs	r3, #49	@ 0x31
 800b46e:	f108 0801 	add.w	r8, r8, #1
 800b472:	f806 3b01 	strb.w	r3, [r6], #1
 800b476:	e59f      	b.n	800afb8 <_dtoa_r+0x4a0>
 800b478:	46b8      	mov	r8, r7
 800b47a:	9c08      	ldr	r4, [sp, #32]
 800b47c:	4625      	mov	r5, r4
 800b47e:	e7f4      	b.n	800b46a <_dtoa_r+0x952>
 800b480:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b484:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b486:	2b00      	cmp	r3, #0
 800b488:	f000 8101 	beq.w	800b68e <_dtoa_r+0xb76>
 800b48c:	2e00      	cmp	r6, #0
 800b48e:	dd05      	ble.n	800b49c <_dtoa_r+0x984>
 800b490:	4629      	mov	r1, r5
 800b492:	4632      	mov	r2, r6
 800b494:	4648      	mov	r0, r9
 800b496:	f000 fc17 	bl	800bcc8 <__lshift>
 800b49a:	4605      	mov	r5, r0
 800b49c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d05c      	beq.n	800b55c <_dtoa_r+0xa44>
 800b4a2:	4648      	mov	r0, r9
 800b4a4:	6869      	ldr	r1, [r5, #4]
 800b4a6:	f000 fa09 	bl	800b8bc <_Balloc>
 800b4aa:	4606      	mov	r6, r0
 800b4ac:	b928      	cbnz	r0, 800b4ba <_dtoa_r+0x9a2>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4b4:	4b80      	ldr	r3, [pc, #512]	@ (800b6b8 <_dtoa_r+0xba0>)
 800b4b6:	f7ff bb43 	b.w	800ab40 <_dtoa_r+0x28>
 800b4ba:	692a      	ldr	r2, [r5, #16]
 800b4bc:	f105 010c 	add.w	r1, r5, #12
 800b4c0:	3202      	adds	r2, #2
 800b4c2:	0092      	lsls	r2, r2, #2
 800b4c4:	300c      	adds	r0, #12
 800b4c6:	f7ff fa72 	bl	800a9ae <memcpy>
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	4631      	mov	r1, r6
 800b4ce:	4648      	mov	r0, r9
 800b4d0:	f000 fbfa 	bl	800bcc8 <__lshift>
 800b4d4:	462f      	mov	r7, r5
 800b4d6:	4605      	mov	r5, r0
 800b4d8:	f10a 0301 	add.w	r3, sl, #1
 800b4dc:	9304      	str	r3, [sp, #16]
 800b4de:	eb0a 030b 	add.w	r3, sl, fp
 800b4e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4e4:	9b06      	ldr	r3, [sp, #24]
 800b4e6:	f003 0301 	and.w	r3, r3, #1
 800b4ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ec:	9b04      	ldr	r3, [sp, #16]
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	9803      	ldr	r0, [sp, #12]
 800b4f2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b4f6:	f7ff fa87 	bl	800aa08 <quorem>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	4639      	mov	r1, r7
 800b4fe:	3330      	adds	r3, #48	@ 0x30
 800b500:	9006      	str	r0, [sp, #24]
 800b502:	9803      	ldr	r0, [sp, #12]
 800b504:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b506:	f000 fc4b 	bl	800bda0 <__mcmp>
 800b50a:	462a      	mov	r2, r5
 800b50c:	9008      	str	r0, [sp, #32]
 800b50e:	4621      	mov	r1, r4
 800b510:	4648      	mov	r0, r9
 800b512:	f000 fc61 	bl	800bdd8 <__mdiff>
 800b516:	68c2      	ldr	r2, [r0, #12]
 800b518:	4606      	mov	r6, r0
 800b51a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b51c:	bb02      	cbnz	r2, 800b560 <_dtoa_r+0xa48>
 800b51e:	4601      	mov	r1, r0
 800b520:	9803      	ldr	r0, [sp, #12]
 800b522:	f000 fc3d 	bl	800bda0 <__mcmp>
 800b526:	4602      	mov	r2, r0
 800b528:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b52a:	4631      	mov	r1, r6
 800b52c:	4648      	mov	r0, r9
 800b52e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b532:	f000 fa03 	bl	800b93c <_Bfree>
 800b536:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b538:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b53a:	9e04      	ldr	r6, [sp, #16]
 800b53c:	ea42 0103 	orr.w	r1, r2, r3
 800b540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b542:	4319      	orrs	r1, r3
 800b544:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b546:	d10d      	bne.n	800b564 <_dtoa_r+0xa4c>
 800b548:	2b39      	cmp	r3, #57	@ 0x39
 800b54a:	d027      	beq.n	800b59c <_dtoa_r+0xa84>
 800b54c:	9a08      	ldr	r2, [sp, #32]
 800b54e:	2a00      	cmp	r2, #0
 800b550:	dd01      	ble.n	800b556 <_dtoa_r+0xa3e>
 800b552:	9b06      	ldr	r3, [sp, #24]
 800b554:	3331      	adds	r3, #49	@ 0x31
 800b556:	f88b 3000 	strb.w	r3, [fp]
 800b55a:	e52e      	b.n	800afba <_dtoa_r+0x4a2>
 800b55c:	4628      	mov	r0, r5
 800b55e:	e7b9      	b.n	800b4d4 <_dtoa_r+0x9bc>
 800b560:	2201      	movs	r2, #1
 800b562:	e7e2      	b.n	800b52a <_dtoa_r+0xa12>
 800b564:	9908      	ldr	r1, [sp, #32]
 800b566:	2900      	cmp	r1, #0
 800b568:	db04      	blt.n	800b574 <_dtoa_r+0xa5c>
 800b56a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b56c:	4301      	orrs	r1, r0
 800b56e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b570:	4301      	orrs	r1, r0
 800b572:	d120      	bne.n	800b5b6 <_dtoa_r+0xa9e>
 800b574:	2a00      	cmp	r2, #0
 800b576:	ddee      	ble.n	800b556 <_dtoa_r+0xa3e>
 800b578:	2201      	movs	r2, #1
 800b57a:	9903      	ldr	r1, [sp, #12]
 800b57c:	4648      	mov	r0, r9
 800b57e:	9304      	str	r3, [sp, #16]
 800b580:	f000 fba2 	bl	800bcc8 <__lshift>
 800b584:	4621      	mov	r1, r4
 800b586:	9003      	str	r0, [sp, #12]
 800b588:	f000 fc0a 	bl	800bda0 <__mcmp>
 800b58c:	2800      	cmp	r0, #0
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	dc02      	bgt.n	800b598 <_dtoa_r+0xa80>
 800b592:	d1e0      	bne.n	800b556 <_dtoa_r+0xa3e>
 800b594:	07da      	lsls	r2, r3, #31
 800b596:	d5de      	bpl.n	800b556 <_dtoa_r+0xa3e>
 800b598:	2b39      	cmp	r3, #57	@ 0x39
 800b59a:	d1da      	bne.n	800b552 <_dtoa_r+0xa3a>
 800b59c:	2339      	movs	r3, #57	@ 0x39
 800b59e:	f88b 3000 	strb.w	r3, [fp]
 800b5a2:	4633      	mov	r3, r6
 800b5a4:	461e      	mov	r6, r3
 800b5a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	2a39      	cmp	r2, #57	@ 0x39
 800b5ae:	d04e      	beq.n	800b64e <_dtoa_r+0xb36>
 800b5b0:	3201      	adds	r2, #1
 800b5b2:	701a      	strb	r2, [r3, #0]
 800b5b4:	e501      	b.n	800afba <_dtoa_r+0x4a2>
 800b5b6:	2a00      	cmp	r2, #0
 800b5b8:	dd03      	ble.n	800b5c2 <_dtoa_r+0xaaa>
 800b5ba:	2b39      	cmp	r3, #57	@ 0x39
 800b5bc:	d0ee      	beq.n	800b59c <_dtoa_r+0xa84>
 800b5be:	3301      	adds	r3, #1
 800b5c0:	e7c9      	b.n	800b556 <_dtoa_r+0xa3e>
 800b5c2:	9a04      	ldr	r2, [sp, #16]
 800b5c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b5ca:	428a      	cmp	r2, r1
 800b5cc:	d028      	beq.n	800b620 <_dtoa_r+0xb08>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	220a      	movs	r2, #10
 800b5d2:	9903      	ldr	r1, [sp, #12]
 800b5d4:	4648      	mov	r0, r9
 800b5d6:	f000 f9d3 	bl	800b980 <__multadd>
 800b5da:	42af      	cmp	r7, r5
 800b5dc:	9003      	str	r0, [sp, #12]
 800b5de:	f04f 0300 	mov.w	r3, #0
 800b5e2:	f04f 020a 	mov.w	r2, #10
 800b5e6:	4639      	mov	r1, r7
 800b5e8:	4648      	mov	r0, r9
 800b5ea:	d107      	bne.n	800b5fc <_dtoa_r+0xae4>
 800b5ec:	f000 f9c8 	bl	800b980 <__multadd>
 800b5f0:	4607      	mov	r7, r0
 800b5f2:	4605      	mov	r5, r0
 800b5f4:	9b04      	ldr	r3, [sp, #16]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	9304      	str	r3, [sp, #16]
 800b5fa:	e777      	b.n	800b4ec <_dtoa_r+0x9d4>
 800b5fc:	f000 f9c0 	bl	800b980 <__multadd>
 800b600:	4629      	mov	r1, r5
 800b602:	4607      	mov	r7, r0
 800b604:	2300      	movs	r3, #0
 800b606:	220a      	movs	r2, #10
 800b608:	4648      	mov	r0, r9
 800b60a:	f000 f9b9 	bl	800b980 <__multadd>
 800b60e:	4605      	mov	r5, r0
 800b610:	e7f0      	b.n	800b5f4 <_dtoa_r+0xadc>
 800b612:	f1bb 0f00 	cmp.w	fp, #0
 800b616:	bfcc      	ite	gt
 800b618:	465e      	movgt	r6, fp
 800b61a:	2601      	movle	r6, #1
 800b61c:	2700      	movs	r7, #0
 800b61e:	4456      	add	r6, sl
 800b620:	2201      	movs	r2, #1
 800b622:	9903      	ldr	r1, [sp, #12]
 800b624:	4648      	mov	r0, r9
 800b626:	9304      	str	r3, [sp, #16]
 800b628:	f000 fb4e 	bl	800bcc8 <__lshift>
 800b62c:	4621      	mov	r1, r4
 800b62e:	9003      	str	r0, [sp, #12]
 800b630:	f000 fbb6 	bl	800bda0 <__mcmp>
 800b634:	2800      	cmp	r0, #0
 800b636:	dcb4      	bgt.n	800b5a2 <_dtoa_r+0xa8a>
 800b638:	d102      	bne.n	800b640 <_dtoa_r+0xb28>
 800b63a:	9b04      	ldr	r3, [sp, #16]
 800b63c:	07db      	lsls	r3, r3, #31
 800b63e:	d4b0      	bmi.n	800b5a2 <_dtoa_r+0xa8a>
 800b640:	4633      	mov	r3, r6
 800b642:	461e      	mov	r6, r3
 800b644:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b648:	2a30      	cmp	r2, #48	@ 0x30
 800b64a:	d0fa      	beq.n	800b642 <_dtoa_r+0xb2a>
 800b64c:	e4b5      	b.n	800afba <_dtoa_r+0x4a2>
 800b64e:	459a      	cmp	sl, r3
 800b650:	d1a8      	bne.n	800b5a4 <_dtoa_r+0xa8c>
 800b652:	2331      	movs	r3, #49	@ 0x31
 800b654:	f108 0801 	add.w	r8, r8, #1
 800b658:	f88a 3000 	strb.w	r3, [sl]
 800b65c:	e4ad      	b.n	800afba <_dtoa_r+0x4a2>
 800b65e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b660:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b6bc <_dtoa_r+0xba4>
 800b664:	b11b      	cbz	r3, 800b66e <_dtoa_r+0xb56>
 800b666:	f10a 0308 	add.w	r3, sl, #8
 800b66a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b66c:	6013      	str	r3, [r2, #0]
 800b66e:	4650      	mov	r0, sl
 800b670:	b017      	add	sp, #92	@ 0x5c
 800b672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b676:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b678:	2b01      	cmp	r3, #1
 800b67a:	f77f ae2e 	ble.w	800b2da <_dtoa_r+0x7c2>
 800b67e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b680:	930a      	str	r3, [sp, #40]	@ 0x28
 800b682:	2001      	movs	r0, #1
 800b684:	e64d      	b.n	800b322 <_dtoa_r+0x80a>
 800b686:	f1bb 0f00 	cmp.w	fp, #0
 800b68a:	f77f aed9 	ble.w	800b440 <_dtoa_r+0x928>
 800b68e:	4656      	mov	r6, sl
 800b690:	4621      	mov	r1, r4
 800b692:	9803      	ldr	r0, [sp, #12]
 800b694:	f7ff f9b8 	bl	800aa08 <quorem>
 800b698:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b69c:	f806 3b01 	strb.w	r3, [r6], #1
 800b6a0:	eba6 020a 	sub.w	r2, r6, sl
 800b6a4:	4593      	cmp	fp, r2
 800b6a6:	ddb4      	ble.n	800b612 <_dtoa_r+0xafa>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	220a      	movs	r2, #10
 800b6ac:	4648      	mov	r0, r9
 800b6ae:	9903      	ldr	r1, [sp, #12]
 800b6b0:	f000 f966 	bl	800b980 <__multadd>
 800b6b4:	9003      	str	r0, [sp, #12]
 800b6b6:	e7eb      	b.n	800b690 <_dtoa_r+0xb78>
 800b6b8:	0800d692 	.word	0x0800d692
 800b6bc:	0800d62d 	.word	0x0800d62d

0800b6c0 <_free_r>:
 800b6c0:	b538      	push	{r3, r4, r5, lr}
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	2900      	cmp	r1, #0
 800b6c6:	d040      	beq.n	800b74a <_free_r+0x8a>
 800b6c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6cc:	1f0c      	subs	r4, r1, #4
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	bfb8      	it	lt
 800b6d2:	18e4      	addlt	r4, r4, r3
 800b6d4:	f000 f8e6 	bl	800b8a4 <__malloc_lock>
 800b6d8:	4a1c      	ldr	r2, [pc, #112]	@ (800b74c <_free_r+0x8c>)
 800b6da:	6813      	ldr	r3, [r2, #0]
 800b6dc:	b933      	cbnz	r3, 800b6ec <_free_r+0x2c>
 800b6de:	6063      	str	r3, [r4, #4]
 800b6e0:	6014      	str	r4, [r2, #0]
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6e8:	f000 b8e2 	b.w	800b8b0 <__malloc_unlock>
 800b6ec:	42a3      	cmp	r3, r4
 800b6ee:	d908      	bls.n	800b702 <_free_r+0x42>
 800b6f0:	6820      	ldr	r0, [r4, #0]
 800b6f2:	1821      	adds	r1, r4, r0
 800b6f4:	428b      	cmp	r3, r1
 800b6f6:	bf01      	itttt	eq
 800b6f8:	6819      	ldreq	r1, [r3, #0]
 800b6fa:	685b      	ldreq	r3, [r3, #4]
 800b6fc:	1809      	addeq	r1, r1, r0
 800b6fe:	6021      	streq	r1, [r4, #0]
 800b700:	e7ed      	b.n	800b6de <_free_r+0x1e>
 800b702:	461a      	mov	r2, r3
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	b10b      	cbz	r3, 800b70c <_free_r+0x4c>
 800b708:	42a3      	cmp	r3, r4
 800b70a:	d9fa      	bls.n	800b702 <_free_r+0x42>
 800b70c:	6811      	ldr	r1, [r2, #0]
 800b70e:	1850      	adds	r0, r2, r1
 800b710:	42a0      	cmp	r0, r4
 800b712:	d10b      	bne.n	800b72c <_free_r+0x6c>
 800b714:	6820      	ldr	r0, [r4, #0]
 800b716:	4401      	add	r1, r0
 800b718:	1850      	adds	r0, r2, r1
 800b71a:	4283      	cmp	r3, r0
 800b71c:	6011      	str	r1, [r2, #0]
 800b71e:	d1e0      	bne.n	800b6e2 <_free_r+0x22>
 800b720:	6818      	ldr	r0, [r3, #0]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	4408      	add	r0, r1
 800b726:	6010      	str	r0, [r2, #0]
 800b728:	6053      	str	r3, [r2, #4]
 800b72a:	e7da      	b.n	800b6e2 <_free_r+0x22>
 800b72c:	d902      	bls.n	800b734 <_free_r+0x74>
 800b72e:	230c      	movs	r3, #12
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	e7d6      	b.n	800b6e2 <_free_r+0x22>
 800b734:	6820      	ldr	r0, [r4, #0]
 800b736:	1821      	adds	r1, r4, r0
 800b738:	428b      	cmp	r3, r1
 800b73a:	bf01      	itttt	eq
 800b73c:	6819      	ldreq	r1, [r3, #0]
 800b73e:	685b      	ldreq	r3, [r3, #4]
 800b740:	1809      	addeq	r1, r1, r0
 800b742:	6021      	streq	r1, [r4, #0]
 800b744:	6063      	str	r3, [r4, #4]
 800b746:	6054      	str	r4, [r2, #4]
 800b748:	e7cb      	b.n	800b6e2 <_free_r+0x22>
 800b74a:	bd38      	pop	{r3, r4, r5, pc}
 800b74c:	20000f58 	.word	0x20000f58

0800b750 <malloc>:
 800b750:	4b02      	ldr	r3, [pc, #8]	@ (800b75c <malloc+0xc>)
 800b752:	4601      	mov	r1, r0
 800b754:	6818      	ldr	r0, [r3, #0]
 800b756:	f000 b825 	b.w	800b7a4 <_malloc_r>
 800b75a:	bf00      	nop
 800b75c:	20000068 	.word	0x20000068

0800b760 <sbrk_aligned>:
 800b760:	b570      	push	{r4, r5, r6, lr}
 800b762:	4e0f      	ldr	r6, [pc, #60]	@ (800b7a0 <sbrk_aligned+0x40>)
 800b764:	460c      	mov	r4, r1
 800b766:	6831      	ldr	r1, [r6, #0]
 800b768:	4605      	mov	r5, r0
 800b76a:	b911      	cbnz	r1, 800b772 <sbrk_aligned+0x12>
 800b76c:	f000 fe4c 	bl	800c408 <_sbrk_r>
 800b770:	6030      	str	r0, [r6, #0]
 800b772:	4621      	mov	r1, r4
 800b774:	4628      	mov	r0, r5
 800b776:	f000 fe47 	bl	800c408 <_sbrk_r>
 800b77a:	1c43      	adds	r3, r0, #1
 800b77c:	d103      	bne.n	800b786 <sbrk_aligned+0x26>
 800b77e:	f04f 34ff 	mov.w	r4, #4294967295
 800b782:	4620      	mov	r0, r4
 800b784:	bd70      	pop	{r4, r5, r6, pc}
 800b786:	1cc4      	adds	r4, r0, #3
 800b788:	f024 0403 	bic.w	r4, r4, #3
 800b78c:	42a0      	cmp	r0, r4
 800b78e:	d0f8      	beq.n	800b782 <sbrk_aligned+0x22>
 800b790:	1a21      	subs	r1, r4, r0
 800b792:	4628      	mov	r0, r5
 800b794:	f000 fe38 	bl	800c408 <_sbrk_r>
 800b798:	3001      	adds	r0, #1
 800b79a:	d1f2      	bne.n	800b782 <sbrk_aligned+0x22>
 800b79c:	e7ef      	b.n	800b77e <sbrk_aligned+0x1e>
 800b79e:	bf00      	nop
 800b7a0:	20000f54 	.word	0x20000f54

0800b7a4 <_malloc_r>:
 800b7a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7a8:	1ccd      	adds	r5, r1, #3
 800b7aa:	f025 0503 	bic.w	r5, r5, #3
 800b7ae:	3508      	adds	r5, #8
 800b7b0:	2d0c      	cmp	r5, #12
 800b7b2:	bf38      	it	cc
 800b7b4:	250c      	movcc	r5, #12
 800b7b6:	2d00      	cmp	r5, #0
 800b7b8:	4606      	mov	r6, r0
 800b7ba:	db01      	blt.n	800b7c0 <_malloc_r+0x1c>
 800b7bc:	42a9      	cmp	r1, r5
 800b7be:	d904      	bls.n	800b7ca <_malloc_r+0x26>
 800b7c0:	230c      	movs	r3, #12
 800b7c2:	6033      	str	r3, [r6, #0]
 800b7c4:	2000      	movs	r0, #0
 800b7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8a0 <_malloc_r+0xfc>
 800b7ce:	f000 f869 	bl	800b8a4 <__malloc_lock>
 800b7d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b7d6:	461c      	mov	r4, r3
 800b7d8:	bb44      	cbnz	r4, 800b82c <_malloc_r+0x88>
 800b7da:	4629      	mov	r1, r5
 800b7dc:	4630      	mov	r0, r6
 800b7de:	f7ff ffbf 	bl	800b760 <sbrk_aligned>
 800b7e2:	1c43      	adds	r3, r0, #1
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	d158      	bne.n	800b89a <_malloc_r+0xf6>
 800b7e8:	f8d8 4000 	ldr.w	r4, [r8]
 800b7ec:	4627      	mov	r7, r4
 800b7ee:	2f00      	cmp	r7, #0
 800b7f0:	d143      	bne.n	800b87a <_malloc_r+0xd6>
 800b7f2:	2c00      	cmp	r4, #0
 800b7f4:	d04b      	beq.n	800b88e <_malloc_r+0xea>
 800b7f6:	6823      	ldr	r3, [r4, #0]
 800b7f8:	4639      	mov	r1, r7
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	eb04 0903 	add.w	r9, r4, r3
 800b800:	f000 fe02 	bl	800c408 <_sbrk_r>
 800b804:	4581      	cmp	r9, r0
 800b806:	d142      	bne.n	800b88e <_malloc_r+0xea>
 800b808:	6821      	ldr	r1, [r4, #0]
 800b80a:	4630      	mov	r0, r6
 800b80c:	1a6d      	subs	r5, r5, r1
 800b80e:	4629      	mov	r1, r5
 800b810:	f7ff ffa6 	bl	800b760 <sbrk_aligned>
 800b814:	3001      	adds	r0, #1
 800b816:	d03a      	beq.n	800b88e <_malloc_r+0xea>
 800b818:	6823      	ldr	r3, [r4, #0]
 800b81a:	442b      	add	r3, r5
 800b81c:	6023      	str	r3, [r4, #0]
 800b81e:	f8d8 3000 	ldr.w	r3, [r8]
 800b822:	685a      	ldr	r2, [r3, #4]
 800b824:	bb62      	cbnz	r2, 800b880 <_malloc_r+0xdc>
 800b826:	f8c8 7000 	str.w	r7, [r8]
 800b82a:	e00f      	b.n	800b84c <_malloc_r+0xa8>
 800b82c:	6822      	ldr	r2, [r4, #0]
 800b82e:	1b52      	subs	r2, r2, r5
 800b830:	d420      	bmi.n	800b874 <_malloc_r+0xd0>
 800b832:	2a0b      	cmp	r2, #11
 800b834:	d917      	bls.n	800b866 <_malloc_r+0xc2>
 800b836:	1961      	adds	r1, r4, r5
 800b838:	42a3      	cmp	r3, r4
 800b83a:	6025      	str	r5, [r4, #0]
 800b83c:	bf18      	it	ne
 800b83e:	6059      	strne	r1, [r3, #4]
 800b840:	6863      	ldr	r3, [r4, #4]
 800b842:	bf08      	it	eq
 800b844:	f8c8 1000 	streq.w	r1, [r8]
 800b848:	5162      	str	r2, [r4, r5]
 800b84a:	604b      	str	r3, [r1, #4]
 800b84c:	4630      	mov	r0, r6
 800b84e:	f000 f82f 	bl	800b8b0 <__malloc_unlock>
 800b852:	f104 000b 	add.w	r0, r4, #11
 800b856:	1d23      	adds	r3, r4, #4
 800b858:	f020 0007 	bic.w	r0, r0, #7
 800b85c:	1ac2      	subs	r2, r0, r3
 800b85e:	bf1c      	itt	ne
 800b860:	1a1b      	subne	r3, r3, r0
 800b862:	50a3      	strne	r3, [r4, r2]
 800b864:	e7af      	b.n	800b7c6 <_malloc_r+0x22>
 800b866:	6862      	ldr	r2, [r4, #4]
 800b868:	42a3      	cmp	r3, r4
 800b86a:	bf0c      	ite	eq
 800b86c:	f8c8 2000 	streq.w	r2, [r8]
 800b870:	605a      	strne	r2, [r3, #4]
 800b872:	e7eb      	b.n	800b84c <_malloc_r+0xa8>
 800b874:	4623      	mov	r3, r4
 800b876:	6864      	ldr	r4, [r4, #4]
 800b878:	e7ae      	b.n	800b7d8 <_malloc_r+0x34>
 800b87a:	463c      	mov	r4, r7
 800b87c:	687f      	ldr	r7, [r7, #4]
 800b87e:	e7b6      	b.n	800b7ee <_malloc_r+0x4a>
 800b880:	461a      	mov	r2, r3
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	42a3      	cmp	r3, r4
 800b886:	d1fb      	bne.n	800b880 <_malloc_r+0xdc>
 800b888:	2300      	movs	r3, #0
 800b88a:	6053      	str	r3, [r2, #4]
 800b88c:	e7de      	b.n	800b84c <_malloc_r+0xa8>
 800b88e:	230c      	movs	r3, #12
 800b890:	4630      	mov	r0, r6
 800b892:	6033      	str	r3, [r6, #0]
 800b894:	f000 f80c 	bl	800b8b0 <__malloc_unlock>
 800b898:	e794      	b.n	800b7c4 <_malloc_r+0x20>
 800b89a:	6005      	str	r5, [r0, #0]
 800b89c:	e7d6      	b.n	800b84c <_malloc_r+0xa8>
 800b89e:	bf00      	nop
 800b8a0:	20000f58 	.word	0x20000f58

0800b8a4 <__malloc_lock>:
 800b8a4:	4801      	ldr	r0, [pc, #4]	@ (800b8ac <__malloc_lock+0x8>)
 800b8a6:	f7ff b86a 	b.w	800a97e <__retarget_lock_acquire_recursive>
 800b8aa:	bf00      	nop
 800b8ac:	20000f50 	.word	0x20000f50

0800b8b0 <__malloc_unlock>:
 800b8b0:	4801      	ldr	r0, [pc, #4]	@ (800b8b8 <__malloc_unlock+0x8>)
 800b8b2:	f7ff b865 	b.w	800a980 <__retarget_lock_release_recursive>
 800b8b6:	bf00      	nop
 800b8b8:	20000f50 	.word	0x20000f50

0800b8bc <_Balloc>:
 800b8bc:	b570      	push	{r4, r5, r6, lr}
 800b8be:	69c6      	ldr	r6, [r0, #28]
 800b8c0:	4604      	mov	r4, r0
 800b8c2:	460d      	mov	r5, r1
 800b8c4:	b976      	cbnz	r6, 800b8e4 <_Balloc+0x28>
 800b8c6:	2010      	movs	r0, #16
 800b8c8:	f7ff ff42 	bl	800b750 <malloc>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	61e0      	str	r0, [r4, #28]
 800b8d0:	b920      	cbnz	r0, 800b8dc <_Balloc+0x20>
 800b8d2:	216b      	movs	r1, #107	@ 0x6b
 800b8d4:	4b17      	ldr	r3, [pc, #92]	@ (800b934 <_Balloc+0x78>)
 800b8d6:	4818      	ldr	r0, [pc, #96]	@ (800b938 <_Balloc+0x7c>)
 800b8d8:	f7ff f878 	bl	800a9cc <__assert_func>
 800b8dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8e0:	6006      	str	r6, [r0, #0]
 800b8e2:	60c6      	str	r6, [r0, #12]
 800b8e4:	69e6      	ldr	r6, [r4, #28]
 800b8e6:	68f3      	ldr	r3, [r6, #12]
 800b8e8:	b183      	cbz	r3, 800b90c <_Balloc+0x50>
 800b8ea:	69e3      	ldr	r3, [r4, #28]
 800b8ec:	68db      	ldr	r3, [r3, #12]
 800b8ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b8f2:	b9b8      	cbnz	r0, 800b924 <_Balloc+0x68>
 800b8f4:	2101      	movs	r1, #1
 800b8f6:	fa01 f605 	lsl.w	r6, r1, r5
 800b8fa:	1d72      	adds	r2, r6, #5
 800b8fc:	4620      	mov	r0, r4
 800b8fe:	0092      	lsls	r2, r2, #2
 800b900:	f000 fd99 	bl	800c436 <_calloc_r>
 800b904:	b160      	cbz	r0, 800b920 <_Balloc+0x64>
 800b906:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b90a:	e00e      	b.n	800b92a <_Balloc+0x6e>
 800b90c:	2221      	movs	r2, #33	@ 0x21
 800b90e:	2104      	movs	r1, #4
 800b910:	4620      	mov	r0, r4
 800b912:	f000 fd90 	bl	800c436 <_calloc_r>
 800b916:	69e3      	ldr	r3, [r4, #28]
 800b918:	60f0      	str	r0, [r6, #12]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1e4      	bne.n	800b8ea <_Balloc+0x2e>
 800b920:	2000      	movs	r0, #0
 800b922:	bd70      	pop	{r4, r5, r6, pc}
 800b924:	6802      	ldr	r2, [r0, #0]
 800b926:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b92a:	2300      	movs	r3, #0
 800b92c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b930:	e7f7      	b.n	800b922 <_Balloc+0x66>
 800b932:	bf00      	nop
 800b934:	0800d54e 	.word	0x0800d54e
 800b938:	0800d6a3 	.word	0x0800d6a3

0800b93c <_Bfree>:
 800b93c:	b570      	push	{r4, r5, r6, lr}
 800b93e:	69c6      	ldr	r6, [r0, #28]
 800b940:	4605      	mov	r5, r0
 800b942:	460c      	mov	r4, r1
 800b944:	b976      	cbnz	r6, 800b964 <_Bfree+0x28>
 800b946:	2010      	movs	r0, #16
 800b948:	f7ff ff02 	bl	800b750 <malloc>
 800b94c:	4602      	mov	r2, r0
 800b94e:	61e8      	str	r0, [r5, #28]
 800b950:	b920      	cbnz	r0, 800b95c <_Bfree+0x20>
 800b952:	218f      	movs	r1, #143	@ 0x8f
 800b954:	4b08      	ldr	r3, [pc, #32]	@ (800b978 <_Bfree+0x3c>)
 800b956:	4809      	ldr	r0, [pc, #36]	@ (800b97c <_Bfree+0x40>)
 800b958:	f7ff f838 	bl	800a9cc <__assert_func>
 800b95c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b960:	6006      	str	r6, [r0, #0]
 800b962:	60c6      	str	r6, [r0, #12]
 800b964:	b13c      	cbz	r4, 800b976 <_Bfree+0x3a>
 800b966:	69eb      	ldr	r3, [r5, #28]
 800b968:	6862      	ldr	r2, [r4, #4]
 800b96a:	68db      	ldr	r3, [r3, #12]
 800b96c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b970:	6021      	str	r1, [r4, #0]
 800b972:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b976:	bd70      	pop	{r4, r5, r6, pc}
 800b978:	0800d54e 	.word	0x0800d54e
 800b97c:	0800d6a3 	.word	0x0800d6a3

0800b980 <__multadd>:
 800b980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b984:	4607      	mov	r7, r0
 800b986:	460c      	mov	r4, r1
 800b988:	461e      	mov	r6, r3
 800b98a:	2000      	movs	r0, #0
 800b98c:	690d      	ldr	r5, [r1, #16]
 800b98e:	f101 0c14 	add.w	ip, r1, #20
 800b992:	f8dc 3000 	ldr.w	r3, [ip]
 800b996:	3001      	adds	r0, #1
 800b998:	b299      	uxth	r1, r3
 800b99a:	fb02 6101 	mla	r1, r2, r1, r6
 800b99e:	0c1e      	lsrs	r6, r3, #16
 800b9a0:	0c0b      	lsrs	r3, r1, #16
 800b9a2:	fb02 3306 	mla	r3, r2, r6, r3
 800b9a6:	b289      	uxth	r1, r1
 800b9a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b9ac:	4285      	cmp	r5, r0
 800b9ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b9b2:	f84c 1b04 	str.w	r1, [ip], #4
 800b9b6:	dcec      	bgt.n	800b992 <__multadd+0x12>
 800b9b8:	b30e      	cbz	r6, 800b9fe <__multadd+0x7e>
 800b9ba:	68a3      	ldr	r3, [r4, #8]
 800b9bc:	42ab      	cmp	r3, r5
 800b9be:	dc19      	bgt.n	800b9f4 <__multadd+0x74>
 800b9c0:	6861      	ldr	r1, [r4, #4]
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	3101      	adds	r1, #1
 800b9c6:	f7ff ff79 	bl	800b8bc <_Balloc>
 800b9ca:	4680      	mov	r8, r0
 800b9cc:	b928      	cbnz	r0, 800b9da <__multadd+0x5a>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	21ba      	movs	r1, #186	@ 0xba
 800b9d2:	4b0c      	ldr	r3, [pc, #48]	@ (800ba04 <__multadd+0x84>)
 800b9d4:	480c      	ldr	r0, [pc, #48]	@ (800ba08 <__multadd+0x88>)
 800b9d6:	f7fe fff9 	bl	800a9cc <__assert_func>
 800b9da:	6922      	ldr	r2, [r4, #16]
 800b9dc:	f104 010c 	add.w	r1, r4, #12
 800b9e0:	3202      	adds	r2, #2
 800b9e2:	0092      	lsls	r2, r2, #2
 800b9e4:	300c      	adds	r0, #12
 800b9e6:	f7fe ffe2 	bl	800a9ae <memcpy>
 800b9ea:	4621      	mov	r1, r4
 800b9ec:	4638      	mov	r0, r7
 800b9ee:	f7ff ffa5 	bl	800b93c <_Bfree>
 800b9f2:	4644      	mov	r4, r8
 800b9f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b9f8:	3501      	adds	r5, #1
 800b9fa:	615e      	str	r6, [r3, #20]
 800b9fc:	6125      	str	r5, [r4, #16]
 800b9fe:	4620      	mov	r0, r4
 800ba00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba04:	0800d692 	.word	0x0800d692
 800ba08:	0800d6a3 	.word	0x0800d6a3

0800ba0c <__hi0bits>:
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba12:	bf3a      	itte	cc
 800ba14:	0403      	lslcc	r3, r0, #16
 800ba16:	2010      	movcc	r0, #16
 800ba18:	2000      	movcs	r0, #0
 800ba1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba1e:	bf3c      	itt	cc
 800ba20:	021b      	lslcc	r3, r3, #8
 800ba22:	3008      	addcc	r0, #8
 800ba24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba28:	bf3c      	itt	cc
 800ba2a:	011b      	lslcc	r3, r3, #4
 800ba2c:	3004      	addcc	r0, #4
 800ba2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba32:	bf3c      	itt	cc
 800ba34:	009b      	lslcc	r3, r3, #2
 800ba36:	3002      	addcc	r0, #2
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	db05      	blt.n	800ba48 <__hi0bits+0x3c>
 800ba3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ba40:	f100 0001 	add.w	r0, r0, #1
 800ba44:	bf08      	it	eq
 800ba46:	2020      	moveq	r0, #32
 800ba48:	4770      	bx	lr

0800ba4a <__lo0bits>:
 800ba4a:	6803      	ldr	r3, [r0, #0]
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	f013 0007 	ands.w	r0, r3, #7
 800ba52:	d00b      	beq.n	800ba6c <__lo0bits+0x22>
 800ba54:	07d9      	lsls	r1, r3, #31
 800ba56:	d421      	bmi.n	800ba9c <__lo0bits+0x52>
 800ba58:	0798      	lsls	r0, r3, #30
 800ba5a:	bf49      	itett	mi
 800ba5c:	085b      	lsrmi	r3, r3, #1
 800ba5e:	089b      	lsrpl	r3, r3, #2
 800ba60:	2001      	movmi	r0, #1
 800ba62:	6013      	strmi	r3, [r2, #0]
 800ba64:	bf5c      	itt	pl
 800ba66:	2002      	movpl	r0, #2
 800ba68:	6013      	strpl	r3, [r2, #0]
 800ba6a:	4770      	bx	lr
 800ba6c:	b299      	uxth	r1, r3
 800ba6e:	b909      	cbnz	r1, 800ba74 <__lo0bits+0x2a>
 800ba70:	2010      	movs	r0, #16
 800ba72:	0c1b      	lsrs	r3, r3, #16
 800ba74:	b2d9      	uxtb	r1, r3
 800ba76:	b909      	cbnz	r1, 800ba7c <__lo0bits+0x32>
 800ba78:	3008      	adds	r0, #8
 800ba7a:	0a1b      	lsrs	r3, r3, #8
 800ba7c:	0719      	lsls	r1, r3, #28
 800ba7e:	bf04      	itt	eq
 800ba80:	091b      	lsreq	r3, r3, #4
 800ba82:	3004      	addeq	r0, #4
 800ba84:	0799      	lsls	r1, r3, #30
 800ba86:	bf04      	itt	eq
 800ba88:	089b      	lsreq	r3, r3, #2
 800ba8a:	3002      	addeq	r0, #2
 800ba8c:	07d9      	lsls	r1, r3, #31
 800ba8e:	d403      	bmi.n	800ba98 <__lo0bits+0x4e>
 800ba90:	085b      	lsrs	r3, r3, #1
 800ba92:	f100 0001 	add.w	r0, r0, #1
 800ba96:	d003      	beq.n	800baa0 <__lo0bits+0x56>
 800ba98:	6013      	str	r3, [r2, #0]
 800ba9a:	4770      	bx	lr
 800ba9c:	2000      	movs	r0, #0
 800ba9e:	4770      	bx	lr
 800baa0:	2020      	movs	r0, #32
 800baa2:	4770      	bx	lr

0800baa4 <__i2b>:
 800baa4:	b510      	push	{r4, lr}
 800baa6:	460c      	mov	r4, r1
 800baa8:	2101      	movs	r1, #1
 800baaa:	f7ff ff07 	bl	800b8bc <_Balloc>
 800baae:	4602      	mov	r2, r0
 800bab0:	b928      	cbnz	r0, 800babe <__i2b+0x1a>
 800bab2:	f240 1145 	movw	r1, #325	@ 0x145
 800bab6:	4b04      	ldr	r3, [pc, #16]	@ (800bac8 <__i2b+0x24>)
 800bab8:	4804      	ldr	r0, [pc, #16]	@ (800bacc <__i2b+0x28>)
 800baba:	f7fe ff87 	bl	800a9cc <__assert_func>
 800babe:	2301      	movs	r3, #1
 800bac0:	6144      	str	r4, [r0, #20]
 800bac2:	6103      	str	r3, [r0, #16]
 800bac4:	bd10      	pop	{r4, pc}
 800bac6:	bf00      	nop
 800bac8:	0800d692 	.word	0x0800d692
 800bacc:	0800d6a3 	.word	0x0800d6a3

0800bad0 <__multiply>:
 800bad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bad4:	4617      	mov	r7, r2
 800bad6:	690a      	ldr	r2, [r1, #16]
 800bad8:	693b      	ldr	r3, [r7, #16]
 800bada:	4689      	mov	r9, r1
 800badc:	429a      	cmp	r2, r3
 800bade:	bfa2      	ittt	ge
 800bae0:	463b      	movge	r3, r7
 800bae2:	460f      	movge	r7, r1
 800bae4:	4699      	movge	r9, r3
 800bae6:	693d      	ldr	r5, [r7, #16]
 800bae8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	6879      	ldr	r1, [r7, #4]
 800baf0:	eb05 060a 	add.w	r6, r5, sl
 800baf4:	42b3      	cmp	r3, r6
 800baf6:	b085      	sub	sp, #20
 800baf8:	bfb8      	it	lt
 800bafa:	3101      	addlt	r1, #1
 800bafc:	f7ff fede 	bl	800b8bc <_Balloc>
 800bb00:	b930      	cbnz	r0, 800bb10 <__multiply+0x40>
 800bb02:	4602      	mov	r2, r0
 800bb04:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb08:	4b40      	ldr	r3, [pc, #256]	@ (800bc0c <__multiply+0x13c>)
 800bb0a:	4841      	ldr	r0, [pc, #260]	@ (800bc10 <__multiply+0x140>)
 800bb0c:	f7fe ff5e 	bl	800a9cc <__assert_func>
 800bb10:	f100 0414 	add.w	r4, r0, #20
 800bb14:	4623      	mov	r3, r4
 800bb16:	2200      	movs	r2, #0
 800bb18:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bb1c:	4573      	cmp	r3, lr
 800bb1e:	d320      	bcc.n	800bb62 <__multiply+0x92>
 800bb20:	f107 0814 	add.w	r8, r7, #20
 800bb24:	f109 0114 	add.w	r1, r9, #20
 800bb28:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bb2c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bb30:	9302      	str	r3, [sp, #8]
 800bb32:	1beb      	subs	r3, r5, r7
 800bb34:	3b15      	subs	r3, #21
 800bb36:	f023 0303 	bic.w	r3, r3, #3
 800bb3a:	3304      	adds	r3, #4
 800bb3c:	3715      	adds	r7, #21
 800bb3e:	42bd      	cmp	r5, r7
 800bb40:	bf38      	it	cc
 800bb42:	2304      	movcc	r3, #4
 800bb44:	9301      	str	r3, [sp, #4]
 800bb46:	9b02      	ldr	r3, [sp, #8]
 800bb48:	9103      	str	r1, [sp, #12]
 800bb4a:	428b      	cmp	r3, r1
 800bb4c:	d80c      	bhi.n	800bb68 <__multiply+0x98>
 800bb4e:	2e00      	cmp	r6, #0
 800bb50:	dd03      	ble.n	800bb5a <__multiply+0x8a>
 800bb52:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d055      	beq.n	800bc06 <__multiply+0x136>
 800bb5a:	6106      	str	r6, [r0, #16]
 800bb5c:	b005      	add	sp, #20
 800bb5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb62:	f843 2b04 	str.w	r2, [r3], #4
 800bb66:	e7d9      	b.n	800bb1c <__multiply+0x4c>
 800bb68:	f8b1 a000 	ldrh.w	sl, [r1]
 800bb6c:	f1ba 0f00 	cmp.w	sl, #0
 800bb70:	d01f      	beq.n	800bbb2 <__multiply+0xe2>
 800bb72:	46c4      	mov	ip, r8
 800bb74:	46a1      	mov	r9, r4
 800bb76:	2700      	movs	r7, #0
 800bb78:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb7c:	f8d9 3000 	ldr.w	r3, [r9]
 800bb80:	fa1f fb82 	uxth.w	fp, r2
 800bb84:	b29b      	uxth	r3, r3
 800bb86:	fb0a 330b 	mla	r3, sl, fp, r3
 800bb8a:	443b      	add	r3, r7
 800bb8c:	f8d9 7000 	ldr.w	r7, [r9]
 800bb90:	0c12      	lsrs	r2, r2, #16
 800bb92:	0c3f      	lsrs	r7, r7, #16
 800bb94:	fb0a 7202 	mla	r2, sl, r2, r7
 800bb98:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bb9c:	b29b      	uxth	r3, r3
 800bb9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bba2:	4565      	cmp	r5, ip
 800bba4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bba8:	f849 3b04 	str.w	r3, [r9], #4
 800bbac:	d8e4      	bhi.n	800bb78 <__multiply+0xa8>
 800bbae:	9b01      	ldr	r3, [sp, #4]
 800bbb0:	50e7      	str	r7, [r4, r3]
 800bbb2:	9b03      	ldr	r3, [sp, #12]
 800bbb4:	3104      	adds	r1, #4
 800bbb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bbba:	f1b9 0f00 	cmp.w	r9, #0
 800bbbe:	d020      	beq.n	800bc02 <__multiply+0x132>
 800bbc0:	4647      	mov	r7, r8
 800bbc2:	46a4      	mov	ip, r4
 800bbc4:	f04f 0a00 	mov.w	sl, #0
 800bbc8:	6823      	ldr	r3, [r4, #0]
 800bbca:	f8b7 b000 	ldrh.w	fp, [r7]
 800bbce:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	fb09 220b 	mla	r2, r9, fp, r2
 800bbd8:	4452      	add	r2, sl
 800bbda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbde:	f84c 3b04 	str.w	r3, [ip], #4
 800bbe2:	f857 3b04 	ldr.w	r3, [r7], #4
 800bbe6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbea:	f8bc 3000 	ldrh.w	r3, [ip]
 800bbee:	42bd      	cmp	r5, r7
 800bbf0:	fb09 330a 	mla	r3, r9, sl, r3
 800bbf4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bbf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbfc:	d8e5      	bhi.n	800bbca <__multiply+0xfa>
 800bbfe:	9a01      	ldr	r2, [sp, #4]
 800bc00:	50a3      	str	r3, [r4, r2]
 800bc02:	3404      	adds	r4, #4
 800bc04:	e79f      	b.n	800bb46 <__multiply+0x76>
 800bc06:	3e01      	subs	r6, #1
 800bc08:	e7a1      	b.n	800bb4e <__multiply+0x7e>
 800bc0a:	bf00      	nop
 800bc0c:	0800d692 	.word	0x0800d692
 800bc10:	0800d6a3 	.word	0x0800d6a3

0800bc14 <__pow5mult>:
 800bc14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc18:	4615      	mov	r5, r2
 800bc1a:	f012 0203 	ands.w	r2, r2, #3
 800bc1e:	4607      	mov	r7, r0
 800bc20:	460e      	mov	r6, r1
 800bc22:	d007      	beq.n	800bc34 <__pow5mult+0x20>
 800bc24:	4c25      	ldr	r4, [pc, #148]	@ (800bcbc <__pow5mult+0xa8>)
 800bc26:	3a01      	subs	r2, #1
 800bc28:	2300      	movs	r3, #0
 800bc2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bc2e:	f7ff fea7 	bl	800b980 <__multadd>
 800bc32:	4606      	mov	r6, r0
 800bc34:	10ad      	asrs	r5, r5, #2
 800bc36:	d03d      	beq.n	800bcb4 <__pow5mult+0xa0>
 800bc38:	69fc      	ldr	r4, [r7, #28]
 800bc3a:	b97c      	cbnz	r4, 800bc5c <__pow5mult+0x48>
 800bc3c:	2010      	movs	r0, #16
 800bc3e:	f7ff fd87 	bl	800b750 <malloc>
 800bc42:	4602      	mov	r2, r0
 800bc44:	61f8      	str	r0, [r7, #28]
 800bc46:	b928      	cbnz	r0, 800bc54 <__pow5mult+0x40>
 800bc48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bc4c:	4b1c      	ldr	r3, [pc, #112]	@ (800bcc0 <__pow5mult+0xac>)
 800bc4e:	481d      	ldr	r0, [pc, #116]	@ (800bcc4 <__pow5mult+0xb0>)
 800bc50:	f7fe febc 	bl	800a9cc <__assert_func>
 800bc54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc58:	6004      	str	r4, [r0, #0]
 800bc5a:	60c4      	str	r4, [r0, #12]
 800bc5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bc60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc64:	b94c      	cbnz	r4, 800bc7a <__pow5mult+0x66>
 800bc66:	f240 2171 	movw	r1, #625	@ 0x271
 800bc6a:	4638      	mov	r0, r7
 800bc6c:	f7ff ff1a 	bl	800baa4 <__i2b>
 800bc70:	2300      	movs	r3, #0
 800bc72:	4604      	mov	r4, r0
 800bc74:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc78:	6003      	str	r3, [r0, #0]
 800bc7a:	f04f 0900 	mov.w	r9, #0
 800bc7e:	07eb      	lsls	r3, r5, #31
 800bc80:	d50a      	bpl.n	800bc98 <__pow5mult+0x84>
 800bc82:	4631      	mov	r1, r6
 800bc84:	4622      	mov	r2, r4
 800bc86:	4638      	mov	r0, r7
 800bc88:	f7ff ff22 	bl	800bad0 <__multiply>
 800bc8c:	4680      	mov	r8, r0
 800bc8e:	4631      	mov	r1, r6
 800bc90:	4638      	mov	r0, r7
 800bc92:	f7ff fe53 	bl	800b93c <_Bfree>
 800bc96:	4646      	mov	r6, r8
 800bc98:	106d      	asrs	r5, r5, #1
 800bc9a:	d00b      	beq.n	800bcb4 <__pow5mult+0xa0>
 800bc9c:	6820      	ldr	r0, [r4, #0]
 800bc9e:	b938      	cbnz	r0, 800bcb0 <__pow5mult+0x9c>
 800bca0:	4622      	mov	r2, r4
 800bca2:	4621      	mov	r1, r4
 800bca4:	4638      	mov	r0, r7
 800bca6:	f7ff ff13 	bl	800bad0 <__multiply>
 800bcaa:	6020      	str	r0, [r4, #0]
 800bcac:	f8c0 9000 	str.w	r9, [r0]
 800bcb0:	4604      	mov	r4, r0
 800bcb2:	e7e4      	b.n	800bc7e <__pow5mult+0x6a>
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcba:	bf00      	nop
 800bcbc:	0800d718 	.word	0x0800d718
 800bcc0:	0800d54e 	.word	0x0800d54e
 800bcc4:	0800d6a3 	.word	0x0800d6a3

0800bcc8 <__lshift>:
 800bcc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bccc:	460c      	mov	r4, r1
 800bcce:	4607      	mov	r7, r0
 800bcd0:	4691      	mov	r9, r2
 800bcd2:	6923      	ldr	r3, [r4, #16]
 800bcd4:	6849      	ldr	r1, [r1, #4]
 800bcd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bcda:	68a3      	ldr	r3, [r4, #8]
 800bcdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bce0:	f108 0601 	add.w	r6, r8, #1
 800bce4:	42b3      	cmp	r3, r6
 800bce6:	db0b      	blt.n	800bd00 <__lshift+0x38>
 800bce8:	4638      	mov	r0, r7
 800bcea:	f7ff fde7 	bl	800b8bc <_Balloc>
 800bcee:	4605      	mov	r5, r0
 800bcf0:	b948      	cbnz	r0, 800bd06 <__lshift+0x3e>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bcf8:	4b27      	ldr	r3, [pc, #156]	@ (800bd98 <__lshift+0xd0>)
 800bcfa:	4828      	ldr	r0, [pc, #160]	@ (800bd9c <__lshift+0xd4>)
 800bcfc:	f7fe fe66 	bl	800a9cc <__assert_func>
 800bd00:	3101      	adds	r1, #1
 800bd02:	005b      	lsls	r3, r3, #1
 800bd04:	e7ee      	b.n	800bce4 <__lshift+0x1c>
 800bd06:	2300      	movs	r3, #0
 800bd08:	f100 0114 	add.w	r1, r0, #20
 800bd0c:	f100 0210 	add.w	r2, r0, #16
 800bd10:	4618      	mov	r0, r3
 800bd12:	4553      	cmp	r3, sl
 800bd14:	db33      	blt.n	800bd7e <__lshift+0xb6>
 800bd16:	6920      	ldr	r0, [r4, #16]
 800bd18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd1c:	f104 0314 	add.w	r3, r4, #20
 800bd20:	f019 091f 	ands.w	r9, r9, #31
 800bd24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd2c:	d02b      	beq.n	800bd86 <__lshift+0xbe>
 800bd2e:	468a      	mov	sl, r1
 800bd30:	2200      	movs	r2, #0
 800bd32:	f1c9 0e20 	rsb	lr, r9, #32
 800bd36:	6818      	ldr	r0, [r3, #0]
 800bd38:	fa00 f009 	lsl.w	r0, r0, r9
 800bd3c:	4310      	orrs	r0, r2
 800bd3e:	f84a 0b04 	str.w	r0, [sl], #4
 800bd42:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd46:	459c      	cmp	ip, r3
 800bd48:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd4c:	d8f3      	bhi.n	800bd36 <__lshift+0x6e>
 800bd4e:	ebac 0304 	sub.w	r3, ip, r4
 800bd52:	3b15      	subs	r3, #21
 800bd54:	f023 0303 	bic.w	r3, r3, #3
 800bd58:	3304      	adds	r3, #4
 800bd5a:	f104 0015 	add.w	r0, r4, #21
 800bd5e:	4560      	cmp	r0, ip
 800bd60:	bf88      	it	hi
 800bd62:	2304      	movhi	r3, #4
 800bd64:	50ca      	str	r2, [r1, r3]
 800bd66:	b10a      	cbz	r2, 800bd6c <__lshift+0xa4>
 800bd68:	f108 0602 	add.w	r6, r8, #2
 800bd6c:	3e01      	subs	r6, #1
 800bd6e:	4638      	mov	r0, r7
 800bd70:	4621      	mov	r1, r4
 800bd72:	612e      	str	r6, [r5, #16]
 800bd74:	f7ff fde2 	bl	800b93c <_Bfree>
 800bd78:	4628      	mov	r0, r5
 800bd7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd82:	3301      	adds	r3, #1
 800bd84:	e7c5      	b.n	800bd12 <__lshift+0x4a>
 800bd86:	3904      	subs	r1, #4
 800bd88:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd8c:	459c      	cmp	ip, r3
 800bd8e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd92:	d8f9      	bhi.n	800bd88 <__lshift+0xc0>
 800bd94:	e7ea      	b.n	800bd6c <__lshift+0xa4>
 800bd96:	bf00      	nop
 800bd98:	0800d692 	.word	0x0800d692
 800bd9c:	0800d6a3 	.word	0x0800d6a3

0800bda0 <__mcmp>:
 800bda0:	4603      	mov	r3, r0
 800bda2:	690a      	ldr	r2, [r1, #16]
 800bda4:	6900      	ldr	r0, [r0, #16]
 800bda6:	b530      	push	{r4, r5, lr}
 800bda8:	1a80      	subs	r0, r0, r2
 800bdaa:	d10e      	bne.n	800bdca <__mcmp+0x2a>
 800bdac:	3314      	adds	r3, #20
 800bdae:	3114      	adds	r1, #20
 800bdb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bdb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bdb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bdbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bdc0:	4295      	cmp	r5, r2
 800bdc2:	d003      	beq.n	800bdcc <__mcmp+0x2c>
 800bdc4:	d205      	bcs.n	800bdd2 <__mcmp+0x32>
 800bdc6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdca:	bd30      	pop	{r4, r5, pc}
 800bdcc:	42a3      	cmp	r3, r4
 800bdce:	d3f3      	bcc.n	800bdb8 <__mcmp+0x18>
 800bdd0:	e7fb      	b.n	800bdca <__mcmp+0x2a>
 800bdd2:	2001      	movs	r0, #1
 800bdd4:	e7f9      	b.n	800bdca <__mcmp+0x2a>
	...

0800bdd8 <__mdiff>:
 800bdd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bddc:	4689      	mov	r9, r1
 800bdde:	4606      	mov	r6, r0
 800bde0:	4611      	mov	r1, r2
 800bde2:	4648      	mov	r0, r9
 800bde4:	4614      	mov	r4, r2
 800bde6:	f7ff ffdb 	bl	800bda0 <__mcmp>
 800bdea:	1e05      	subs	r5, r0, #0
 800bdec:	d112      	bne.n	800be14 <__mdiff+0x3c>
 800bdee:	4629      	mov	r1, r5
 800bdf0:	4630      	mov	r0, r6
 800bdf2:	f7ff fd63 	bl	800b8bc <_Balloc>
 800bdf6:	4602      	mov	r2, r0
 800bdf8:	b928      	cbnz	r0, 800be06 <__mdiff+0x2e>
 800bdfa:	f240 2137 	movw	r1, #567	@ 0x237
 800bdfe:	4b3e      	ldr	r3, [pc, #248]	@ (800bef8 <__mdiff+0x120>)
 800be00:	483e      	ldr	r0, [pc, #248]	@ (800befc <__mdiff+0x124>)
 800be02:	f7fe fde3 	bl	800a9cc <__assert_func>
 800be06:	2301      	movs	r3, #1
 800be08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be0c:	4610      	mov	r0, r2
 800be0e:	b003      	add	sp, #12
 800be10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be14:	bfbc      	itt	lt
 800be16:	464b      	movlt	r3, r9
 800be18:	46a1      	movlt	r9, r4
 800be1a:	4630      	mov	r0, r6
 800be1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800be20:	bfba      	itte	lt
 800be22:	461c      	movlt	r4, r3
 800be24:	2501      	movlt	r5, #1
 800be26:	2500      	movge	r5, #0
 800be28:	f7ff fd48 	bl	800b8bc <_Balloc>
 800be2c:	4602      	mov	r2, r0
 800be2e:	b918      	cbnz	r0, 800be38 <__mdiff+0x60>
 800be30:	f240 2145 	movw	r1, #581	@ 0x245
 800be34:	4b30      	ldr	r3, [pc, #192]	@ (800bef8 <__mdiff+0x120>)
 800be36:	e7e3      	b.n	800be00 <__mdiff+0x28>
 800be38:	f100 0b14 	add.w	fp, r0, #20
 800be3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800be40:	f109 0310 	add.w	r3, r9, #16
 800be44:	60c5      	str	r5, [r0, #12]
 800be46:	f04f 0c00 	mov.w	ip, #0
 800be4a:	f109 0514 	add.w	r5, r9, #20
 800be4e:	46d9      	mov	r9, fp
 800be50:	6926      	ldr	r6, [r4, #16]
 800be52:	f104 0e14 	add.w	lr, r4, #20
 800be56:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800be5a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800be5e:	9301      	str	r3, [sp, #4]
 800be60:	9b01      	ldr	r3, [sp, #4]
 800be62:	f85e 0b04 	ldr.w	r0, [lr], #4
 800be66:	f853 af04 	ldr.w	sl, [r3, #4]!
 800be6a:	b281      	uxth	r1, r0
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	fa1f f38a 	uxth.w	r3, sl
 800be72:	1a5b      	subs	r3, r3, r1
 800be74:	0c00      	lsrs	r0, r0, #16
 800be76:	4463      	add	r3, ip
 800be78:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be7c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be80:	b29b      	uxth	r3, r3
 800be82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be86:	4576      	cmp	r6, lr
 800be88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be8c:	f849 3b04 	str.w	r3, [r9], #4
 800be90:	d8e6      	bhi.n	800be60 <__mdiff+0x88>
 800be92:	1b33      	subs	r3, r6, r4
 800be94:	3b15      	subs	r3, #21
 800be96:	f023 0303 	bic.w	r3, r3, #3
 800be9a:	3415      	adds	r4, #21
 800be9c:	3304      	adds	r3, #4
 800be9e:	42a6      	cmp	r6, r4
 800bea0:	bf38      	it	cc
 800bea2:	2304      	movcc	r3, #4
 800bea4:	441d      	add	r5, r3
 800bea6:	445b      	add	r3, fp
 800bea8:	461e      	mov	r6, r3
 800beaa:	462c      	mov	r4, r5
 800beac:	4544      	cmp	r4, r8
 800beae:	d30e      	bcc.n	800bece <__mdiff+0xf6>
 800beb0:	f108 0103 	add.w	r1, r8, #3
 800beb4:	1b49      	subs	r1, r1, r5
 800beb6:	f021 0103 	bic.w	r1, r1, #3
 800beba:	3d03      	subs	r5, #3
 800bebc:	45a8      	cmp	r8, r5
 800bebe:	bf38      	it	cc
 800bec0:	2100      	movcc	r1, #0
 800bec2:	440b      	add	r3, r1
 800bec4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bec8:	b199      	cbz	r1, 800bef2 <__mdiff+0x11a>
 800beca:	6117      	str	r7, [r2, #16]
 800becc:	e79e      	b.n	800be0c <__mdiff+0x34>
 800bece:	46e6      	mov	lr, ip
 800bed0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bed4:	fa1f fc81 	uxth.w	ip, r1
 800bed8:	44f4      	add	ip, lr
 800beda:	0c08      	lsrs	r0, r1, #16
 800bedc:	4471      	add	r1, lr
 800bede:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bee2:	b289      	uxth	r1, r1
 800bee4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bee8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800beec:	f846 1b04 	str.w	r1, [r6], #4
 800bef0:	e7dc      	b.n	800beac <__mdiff+0xd4>
 800bef2:	3f01      	subs	r7, #1
 800bef4:	e7e6      	b.n	800bec4 <__mdiff+0xec>
 800bef6:	bf00      	nop
 800bef8:	0800d692 	.word	0x0800d692
 800befc:	0800d6a3 	.word	0x0800d6a3

0800bf00 <__d2b>:
 800bf00:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bf04:	2101      	movs	r1, #1
 800bf06:	4690      	mov	r8, r2
 800bf08:	4699      	mov	r9, r3
 800bf0a:	9e08      	ldr	r6, [sp, #32]
 800bf0c:	f7ff fcd6 	bl	800b8bc <_Balloc>
 800bf10:	4604      	mov	r4, r0
 800bf12:	b930      	cbnz	r0, 800bf22 <__d2b+0x22>
 800bf14:	4602      	mov	r2, r0
 800bf16:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf1a:	4b23      	ldr	r3, [pc, #140]	@ (800bfa8 <__d2b+0xa8>)
 800bf1c:	4823      	ldr	r0, [pc, #140]	@ (800bfac <__d2b+0xac>)
 800bf1e:	f7fe fd55 	bl	800a9cc <__assert_func>
 800bf22:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf2a:	b10d      	cbz	r5, 800bf30 <__d2b+0x30>
 800bf2c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	f1b8 0300 	subs.w	r3, r8, #0
 800bf36:	d024      	beq.n	800bf82 <__d2b+0x82>
 800bf38:	4668      	mov	r0, sp
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	f7ff fd85 	bl	800ba4a <__lo0bits>
 800bf40:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf44:	b1d8      	cbz	r0, 800bf7e <__d2b+0x7e>
 800bf46:	f1c0 0320 	rsb	r3, r0, #32
 800bf4a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf4e:	430b      	orrs	r3, r1
 800bf50:	40c2      	lsrs	r2, r0
 800bf52:	6163      	str	r3, [r4, #20]
 800bf54:	9201      	str	r2, [sp, #4]
 800bf56:	9b01      	ldr	r3, [sp, #4]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	bf0c      	ite	eq
 800bf5c:	2201      	moveq	r2, #1
 800bf5e:	2202      	movne	r2, #2
 800bf60:	61a3      	str	r3, [r4, #24]
 800bf62:	6122      	str	r2, [r4, #16]
 800bf64:	b1ad      	cbz	r5, 800bf92 <__d2b+0x92>
 800bf66:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf6a:	4405      	add	r5, r0
 800bf6c:	6035      	str	r5, [r6, #0]
 800bf6e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf74:	6018      	str	r0, [r3, #0]
 800bf76:	4620      	mov	r0, r4
 800bf78:	b002      	add	sp, #8
 800bf7a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bf7e:	6161      	str	r1, [r4, #20]
 800bf80:	e7e9      	b.n	800bf56 <__d2b+0x56>
 800bf82:	a801      	add	r0, sp, #4
 800bf84:	f7ff fd61 	bl	800ba4a <__lo0bits>
 800bf88:	9b01      	ldr	r3, [sp, #4]
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	6163      	str	r3, [r4, #20]
 800bf8e:	3020      	adds	r0, #32
 800bf90:	e7e7      	b.n	800bf62 <__d2b+0x62>
 800bf92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf9a:	6030      	str	r0, [r6, #0]
 800bf9c:	6918      	ldr	r0, [r3, #16]
 800bf9e:	f7ff fd35 	bl	800ba0c <__hi0bits>
 800bfa2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bfa6:	e7e4      	b.n	800bf72 <__d2b+0x72>
 800bfa8:	0800d692 	.word	0x0800d692
 800bfac:	0800d6a3 	.word	0x0800d6a3

0800bfb0 <__ssputs_r>:
 800bfb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfb4:	461f      	mov	r7, r3
 800bfb6:	688e      	ldr	r6, [r1, #8]
 800bfb8:	4682      	mov	sl, r0
 800bfba:	42be      	cmp	r6, r7
 800bfbc:	460c      	mov	r4, r1
 800bfbe:	4690      	mov	r8, r2
 800bfc0:	680b      	ldr	r3, [r1, #0]
 800bfc2:	d82d      	bhi.n	800c020 <__ssputs_r+0x70>
 800bfc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bfc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bfcc:	d026      	beq.n	800c01c <__ssputs_r+0x6c>
 800bfce:	6965      	ldr	r5, [r4, #20]
 800bfd0:	6909      	ldr	r1, [r1, #16]
 800bfd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfd6:	eba3 0901 	sub.w	r9, r3, r1
 800bfda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfde:	1c7b      	adds	r3, r7, #1
 800bfe0:	444b      	add	r3, r9
 800bfe2:	106d      	asrs	r5, r5, #1
 800bfe4:	429d      	cmp	r5, r3
 800bfe6:	bf38      	it	cc
 800bfe8:	461d      	movcc	r5, r3
 800bfea:	0553      	lsls	r3, r2, #21
 800bfec:	d527      	bpl.n	800c03e <__ssputs_r+0x8e>
 800bfee:	4629      	mov	r1, r5
 800bff0:	f7ff fbd8 	bl	800b7a4 <_malloc_r>
 800bff4:	4606      	mov	r6, r0
 800bff6:	b360      	cbz	r0, 800c052 <__ssputs_r+0xa2>
 800bff8:	464a      	mov	r2, r9
 800bffa:	6921      	ldr	r1, [r4, #16]
 800bffc:	f7fe fcd7 	bl	800a9ae <memcpy>
 800c000:	89a3      	ldrh	r3, [r4, #12]
 800c002:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c00a:	81a3      	strh	r3, [r4, #12]
 800c00c:	6126      	str	r6, [r4, #16]
 800c00e:	444e      	add	r6, r9
 800c010:	6026      	str	r6, [r4, #0]
 800c012:	463e      	mov	r6, r7
 800c014:	6165      	str	r5, [r4, #20]
 800c016:	eba5 0509 	sub.w	r5, r5, r9
 800c01a:	60a5      	str	r5, [r4, #8]
 800c01c:	42be      	cmp	r6, r7
 800c01e:	d900      	bls.n	800c022 <__ssputs_r+0x72>
 800c020:	463e      	mov	r6, r7
 800c022:	4632      	mov	r2, r6
 800c024:	4641      	mov	r1, r8
 800c026:	6820      	ldr	r0, [r4, #0]
 800c028:	f000 f9d4 	bl	800c3d4 <memmove>
 800c02c:	2000      	movs	r0, #0
 800c02e:	68a3      	ldr	r3, [r4, #8]
 800c030:	1b9b      	subs	r3, r3, r6
 800c032:	60a3      	str	r3, [r4, #8]
 800c034:	6823      	ldr	r3, [r4, #0]
 800c036:	4433      	add	r3, r6
 800c038:	6023      	str	r3, [r4, #0]
 800c03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c03e:	462a      	mov	r2, r5
 800c040:	f000 fa1f 	bl	800c482 <_realloc_r>
 800c044:	4606      	mov	r6, r0
 800c046:	2800      	cmp	r0, #0
 800c048:	d1e0      	bne.n	800c00c <__ssputs_r+0x5c>
 800c04a:	4650      	mov	r0, sl
 800c04c:	6921      	ldr	r1, [r4, #16]
 800c04e:	f7ff fb37 	bl	800b6c0 <_free_r>
 800c052:	230c      	movs	r3, #12
 800c054:	f8ca 3000 	str.w	r3, [sl]
 800c058:	89a3      	ldrh	r3, [r4, #12]
 800c05a:	f04f 30ff 	mov.w	r0, #4294967295
 800c05e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c062:	81a3      	strh	r3, [r4, #12]
 800c064:	e7e9      	b.n	800c03a <__ssputs_r+0x8a>
	...

0800c068 <_svfiprintf_r>:
 800c068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06c:	4698      	mov	r8, r3
 800c06e:	898b      	ldrh	r3, [r1, #12]
 800c070:	4607      	mov	r7, r0
 800c072:	061b      	lsls	r3, r3, #24
 800c074:	460d      	mov	r5, r1
 800c076:	4614      	mov	r4, r2
 800c078:	b09d      	sub	sp, #116	@ 0x74
 800c07a:	d510      	bpl.n	800c09e <_svfiprintf_r+0x36>
 800c07c:	690b      	ldr	r3, [r1, #16]
 800c07e:	b973      	cbnz	r3, 800c09e <_svfiprintf_r+0x36>
 800c080:	2140      	movs	r1, #64	@ 0x40
 800c082:	f7ff fb8f 	bl	800b7a4 <_malloc_r>
 800c086:	6028      	str	r0, [r5, #0]
 800c088:	6128      	str	r0, [r5, #16]
 800c08a:	b930      	cbnz	r0, 800c09a <_svfiprintf_r+0x32>
 800c08c:	230c      	movs	r3, #12
 800c08e:	603b      	str	r3, [r7, #0]
 800c090:	f04f 30ff 	mov.w	r0, #4294967295
 800c094:	b01d      	add	sp, #116	@ 0x74
 800c096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c09a:	2340      	movs	r3, #64	@ 0x40
 800c09c:	616b      	str	r3, [r5, #20]
 800c09e:	2300      	movs	r3, #0
 800c0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0a2:	2320      	movs	r3, #32
 800c0a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0a8:	2330      	movs	r3, #48	@ 0x30
 800c0aa:	f04f 0901 	mov.w	r9, #1
 800c0ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0b2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800c24c <_svfiprintf_r+0x1e4>
 800c0b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0ba:	4623      	mov	r3, r4
 800c0bc:	469a      	mov	sl, r3
 800c0be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0c2:	b10a      	cbz	r2, 800c0c8 <_svfiprintf_r+0x60>
 800c0c4:	2a25      	cmp	r2, #37	@ 0x25
 800c0c6:	d1f9      	bne.n	800c0bc <_svfiprintf_r+0x54>
 800c0c8:	ebba 0b04 	subs.w	fp, sl, r4
 800c0cc:	d00b      	beq.n	800c0e6 <_svfiprintf_r+0x7e>
 800c0ce:	465b      	mov	r3, fp
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	4629      	mov	r1, r5
 800c0d4:	4638      	mov	r0, r7
 800c0d6:	f7ff ff6b 	bl	800bfb0 <__ssputs_r>
 800c0da:	3001      	adds	r0, #1
 800c0dc:	f000 80a7 	beq.w	800c22e <_svfiprintf_r+0x1c6>
 800c0e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0e2:	445a      	add	r2, fp
 800c0e4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f000 809f 	beq.w	800c22e <_svfiprintf_r+0x1c6>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c0f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0fa:	f10a 0a01 	add.w	sl, sl, #1
 800c0fe:	9304      	str	r3, [sp, #16]
 800c100:	9307      	str	r3, [sp, #28]
 800c102:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c106:	931a      	str	r3, [sp, #104]	@ 0x68
 800c108:	4654      	mov	r4, sl
 800c10a:	2205      	movs	r2, #5
 800c10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c110:	484e      	ldr	r0, [pc, #312]	@ (800c24c <_svfiprintf_r+0x1e4>)
 800c112:	f7fe fc3e 	bl	800a992 <memchr>
 800c116:	9a04      	ldr	r2, [sp, #16]
 800c118:	b9d8      	cbnz	r0, 800c152 <_svfiprintf_r+0xea>
 800c11a:	06d0      	lsls	r0, r2, #27
 800c11c:	bf44      	itt	mi
 800c11e:	2320      	movmi	r3, #32
 800c120:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c124:	0711      	lsls	r1, r2, #28
 800c126:	bf44      	itt	mi
 800c128:	232b      	movmi	r3, #43	@ 0x2b
 800c12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c12e:	f89a 3000 	ldrb.w	r3, [sl]
 800c132:	2b2a      	cmp	r3, #42	@ 0x2a
 800c134:	d015      	beq.n	800c162 <_svfiprintf_r+0xfa>
 800c136:	4654      	mov	r4, sl
 800c138:	2000      	movs	r0, #0
 800c13a:	f04f 0c0a 	mov.w	ip, #10
 800c13e:	9a07      	ldr	r2, [sp, #28]
 800c140:	4621      	mov	r1, r4
 800c142:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c146:	3b30      	subs	r3, #48	@ 0x30
 800c148:	2b09      	cmp	r3, #9
 800c14a:	d94b      	bls.n	800c1e4 <_svfiprintf_r+0x17c>
 800c14c:	b1b0      	cbz	r0, 800c17c <_svfiprintf_r+0x114>
 800c14e:	9207      	str	r2, [sp, #28]
 800c150:	e014      	b.n	800c17c <_svfiprintf_r+0x114>
 800c152:	eba0 0308 	sub.w	r3, r0, r8
 800c156:	fa09 f303 	lsl.w	r3, r9, r3
 800c15a:	4313      	orrs	r3, r2
 800c15c:	46a2      	mov	sl, r4
 800c15e:	9304      	str	r3, [sp, #16]
 800c160:	e7d2      	b.n	800c108 <_svfiprintf_r+0xa0>
 800c162:	9b03      	ldr	r3, [sp, #12]
 800c164:	1d19      	adds	r1, r3, #4
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	9103      	str	r1, [sp, #12]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	bfbb      	ittet	lt
 800c16e:	425b      	neglt	r3, r3
 800c170:	f042 0202 	orrlt.w	r2, r2, #2
 800c174:	9307      	strge	r3, [sp, #28]
 800c176:	9307      	strlt	r3, [sp, #28]
 800c178:	bfb8      	it	lt
 800c17a:	9204      	strlt	r2, [sp, #16]
 800c17c:	7823      	ldrb	r3, [r4, #0]
 800c17e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c180:	d10a      	bne.n	800c198 <_svfiprintf_r+0x130>
 800c182:	7863      	ldrb	r3, [r4, #1]
 800c184:	2b2a      	cmp	r3, #42	@ 0x2a
 800c186:	d132      	bne.n	800c1ee <_svfiprintf_r+0x186>
 800c188:	9b03      	ldr	r3, [sp, #12]
 800c18a:	3402      	adds	r4, #2
 800c18c:	1d1a      	adds	r2, r3, #4
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	9203      	str	r2, [sp, #12]
 800c192:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c196:	9305      	str	r3, [sp, #20]
 800c198:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800c250 <_svfiprintf_r+0x1e8>
 800c19c:	2203      	movs	r2, #3
 800c19e:	4650      	mov	r0, sl
 800c1a0:	7821      	ldrb	r1, [r4, #0]
 800c1a2:	f7fe fbf6 	bl	800a992 <memchr>
 800c1a6:	b138      	cbz	r0, 800c1b8 <_svfiprintf_r+0x150>
 800c1a8:	2240      	movs	r2, #64	@ 0x40
 800c1aa:	9b04      	ldr	r3, [sp, #16]
 800c1ac:	eba0 000a 	sub.w	r0, r0, sl
 800c1b0:	4082      	lsls	r2, r0
 800c1b2:	4313      	orrs	r3, r2
 800c1b4:	3401      	adds	r4, #1
 800c1b6:	9304      	str	r3, [sp, #16]
 800c1b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1bc:	2206      	movs	r2, #6
 800c1be:	4825      	ldr	r0, [pc, #148]	@ (800c254 <_svfiprintf_r+0x1ec>)
 800c1c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1c4:	f7fe fbe5 	bl	800a992 <memchr>
 800c1c8:	2800      	cmp	r0, #0
 800c1ca:	d036      	beq.n	800c23a <_svfiprintf_r+0x1d2>
 800c1cc:	4b22      	ldr	r3, [pc, #136]	@ (800c258 <_svfiprintf_r+0x1f0>)
 800c1ce:	bb1b      	cbnz	r3, 800c218 <_svfiprintf_r+0x1b0>
 800c1d0:	9b03      	ldr	r3, [sp, #12]
 800c1d2:	3307      	adds	r3, #7
 800c1d4:	f023 0307 	bic.w	r3, r3, #7
 800c1d8:	3308      	adds	r3, #8
 800c1da:	9303      	str	r3, [sp, #12]
 800c1dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1de:	4433      	add	r3, r6
 800c1e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1e2:	e76a      	b.n	800c0ba <_svfiprintf_r+0x52>
 800c1e4:	460c      	mov	r4, r1
 800c1e6:	2001      	movs	r0, #1
 800c1e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1ec:	e7a8      	b.n	800c140 <_svfiprintf_r+0xd8>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	f04f 0c0a 	mov.w	ip, #10
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	3401      	adds	r4, #1
 800c1f8:	9305      	str	r3, [sp, #20]
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c200:	3a30      	subs	r2, #48	@ 0x30
 800c202:	2a09      	cmp	r2, #9
 800c204:	d903      	bls.n	800c20e <_svfiprintf_r+0x1a6>
 800c206:	2b00      	cmp	r3, #0
 800c208:	d0c6      	beq.n	800c198 <_svfiprintf_r+0x130>
 800c20a:	9105      	str	r1, [sp, #20]
 800c20c:	e7c4      	b.n	800c198 <_svfiprintf_r+0x130>
 800c20e:	4604      	mov	r4, r0
 800c210:	2301      	movs	r3, #1
 800c212:	fb0c 2101 	mla	r1, ip, r1, r2
 800c216:	e7f0      	b.n	800c1fa <_svfiprintf_r+0x192>
 800c218:	ab03      	add	r3, sp, #12
 800c21a:	9300      	str	r3, [sp, #0]
 800c21c:	462a      	mov	r2, r5
 800c21e:	4638      	mov	r0, r7
 800c220:	4b0e      	ldr	r3, [pc, #56]	@ (800c25c <_svfiprintf_r+0x1f4>)
 800c222:	a904      	add	r1, sp, #16
 800c224:	f7fd fe12 	bl	8009e4c <_printf_float>
 800c228:	1c42      	adds	r2, r0, #1
 800c22a:	4606      	mov	r6, r0
 800c22c:	d1d6      	bne.n	800c1dc <_svfiprintf_r+0x174>
 800c22e:	89ab      	ldrh	r3, [r5, #12]
 800c230:	065b      	lsls	r3, r3, #25
 800c232:	f53f af2d 	bmi.w	800c090 <_svfiprintf_r+0x28>
 800c236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c238:	e72c      	b.n	800c094 <_svfiprintf_r+0x2c>
 800c23a:	ab03      	add	r3, sp, #12
 800c23c:	9300      	str	r3, [sp, #0]
 800c23e:	462a      	mov	r2, r5
 800c240:	4638      	mov	r0, r7
 800c242:	4b06      	ldr	r3, [pc, #24]	@ (800c25c <_svfiprintf_r+0x1f4>)
 800c244:	a904      	add	r1, sp, #16
 800c246:	f7fe f89f 	bl	800a388 <_printf_i>
 800c24a:	e7ed      	b.n	800c228 <_svfiprintf_r+0x1c0>
 800c24c:	0800d6fc 	.word	0x0800d6fc
 800c250:	0800d702 	.word	0x0800d702
 800c254:	0800d706 	.word	0x0800d706
 800c258:	08009e4d 	.word	0x08009e4d
 800c25c:	0800bfb1 	.word	0x0800bfb1

0800c260 <__sflush_r>:
 800c260:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c266:	0716      	lsls	r6, r2, #28
 800c268:	4605      	mov	r5, r0
 800c26a:	460c      	mov	r4, r1
 800c26c:	d454      	bmi.n	800c318 <__sflush_r+0xb8>
 800c26e:	684b      	ldr	r3, [r1, #4]
 800c270:	2b00      	cmp	r3, #0
 800c272:	dc02      	bgt.n	800c27a <__sflush_r+0x1a>
 800c274:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c276:	2b00      	cmp	r3, #0
 800c278:	dd48      	ble.n	800c30c <__sflush_r+0xac>
 800c27a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c27c:	2e00      	cmp	r6, #0
 800c27e:	d045      	beq.n	800c30c <__sflush_r+0xac>
 800c280:	2300      	movs	r3, #0
 800c282:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c286:	682f      	ldr	r7, [r5, #0]
 800c288:	6a21      	ldr	r1, [r4, #32]
 800c28a:	602b      	str	r3, [r5, #0]
 800c28c:	d030      	beq.n	800c2f0 <__sflush_r+0x90>
 800c28e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c290:	89a3      	ldrh	r3, [r4, #12]
 800c292:	0759      	lsls	r1, r3, #29
 800c294:	d505      	bpl.n	800c2a2 <__sflush_r+0x42>
 800c296:	6863      	ldr	r3, [r4, #4]
 800c298:	1ad2      	subs	r2, r2, r3
 800c29a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c29c:	b10b      	cbz	r3, 800c2a2 <__sflush_r+0x42>
 800c29e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2a0:	1ad2      	subs	r2, r2, r3
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	4628      	mov	r0, r5
 800c2a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2a8:	6a21      	ldr	r1, [r4, #32]
 800c2aa:	47b0      	blx	r6
 800c2ac:	1c43      	adds	r3, r0, #1
 800c2ae:	89a3      	ldrh	r3, [r4, #12]
 800c2b0:	d106      	bne.n	800c2c0 <__sflush_r+0x60>
 800c2b2:	6829      	ldr	r1, [r5, #0]
 800c2b4:	291d      	cmp	r1, #29
 800c2b6:	d82b      	bhi.n	800c310 <__sflush_r+0xb0>
 800c2b8:	4a28      	ldr	r2, [pc, #160]	@ (800c35c <__sflush_r+0xfc>)
 800c2ba:	40ca      	lsrs	r2, r1
 800c2bc:	07d6      	lsls	r6, r2, #31
 800c2be:	d527      	bpl.n	800c310 <__sflush_r+0xb0>
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	6062      	str	r2, [r4, #4]
 800c2c4:	6922      	ldr	r2, [r4, #16]
 800c2c6:	04d9      	lsls	r1, r3, #19
 800c2c8:	6022      	str	r2, [r4, #0]
 800c2ca:	d504      	bpl.n	800c2d6 <__sflush_r+0x76>
 800c2cc:	1c42      	adds	r2, r0, #1
 800c2ce:	d101      	bne.n	800c2d4 <__sflush_r+0x74>
 800c2d0:	682b      	ldr	r3, [r5, #0]
 800c2d2:	b903      	cbnz	r3, 800c2d6 <__sflush_r+0x76>
 800c2d4:	6560      	str	r0, [r4, #84]	@ 0x54
 800c2d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2d8:	602f      	str	r7, [r5, #0]
 800c2da:	b1b9      	cbz	r1, 800c30c <__sflush_r+0xac>
 800c2dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2e0:	4299      	cmp	r1, r3
 800c2e2:	d002      	beq.n	800c2ea <__sflush_r+0x8a>
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	f7ff f9eb 	bl	800b6c0 <_free_r>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2ee:	e00d      	b.n	800c30c <__sflush_r+0xac>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	4628      	mov	r0, r5
 800c2f4:	47b0      	blx	r6
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	1c50      	adds	r0, r2, #1
 800c2fa:	d1c9      	bne.n	800c290 <__sflush_r+0x30>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d0c6      	beq.n	800c290 <__sflush_r+0x30>
 800c302:	2b1d      	cmp	r3, #29
 800c304:	d001      	beq.n	800c30a <__sflush_r+0xaa>
 800c306:	2b16      	cmp	r3, #22
 800c308:	d11d      	bne.n	800c346 <__sflush_r+0xe6>
 800c30a:	602f      	str	r7, [r5, #0]
 800c30c:	2000      	movs	r0, #0
 800c30e:	e021      	b.n	800c354 <__sflush_r+0xf4>
 800c310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c314:	b21b      	sxth	r3, r3
 800c316:	e01a      	b.n	800c34e <__sflush_r+0xee>
 800c318:	690f      	ldr	r7, [r1, #16]
 800c31a:	2f00      	cmp	r7, #0
 800c31c:	d0f6      	beq.n	800c30c <__sflush_r+0xac>
 800c31e:	0793      	lsls	r3, r2, #30
 800c320:	bf18      	it	ne
 800c322:	2300      	movne	r3, #0
 800c324:	680e      	ldr	r6, [r1, #0]
 800c326:	bf08      	it	eq
 800c328:	694b      	ldreq	r3, [r1, #20]
 800c32a:	1bf6      	subs	r6, r6, r7
 800c32c:	600f      	str	r7, [r1, #0]
 800c32e:	608b      	str	r3, [r1, #8]
 800c330:	2e00      	cmp	r6, #0
 800c332:	ddeb      	ble.n	800c30c <__sflush_r+0xac>
 800c334:	4633      	mov	r3, r6
 800c336:	463a      	mov	r2, r7
 800c338:	4628      	mov	r0, r5
 800c33a:	6a21      	ldr	r1, [r4, #32]
 800c33c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c340:	47e0      	blx	ip
 800c342:	2800      	cmp	r0, #0
 800c344:	dc07      	bgt.n	800c356 <__sflush_r+0xf6>
 800c346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c34a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c34e:	f04f 30ff 	mov.w	r0, #4294967295
 800c352:	81a3      	strh	r3, [r4, #12]
 800c354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c356:	4407      	add	r7, r0
 800c358:	1a36      	subs	r6, r6, r0
 800c35a:	e7e9      	b.n	800c330 <__sflush_r+0xd0>
 800c35c:	20400001 	.word	0x20400001

0800c360 <_fflush_r>:
 800c360:	b538      	push	{r3, r4, r5, lr}
 800c362:	690b      	ldr	r3, [r1, #16]
 800c364:	4605      	mov	r5, r0
 800c366:	460c      	mov	r4, r1
 800c368:	b913      	cbnz	r3, 800c370 <_fflush_r+0x10>
 800c36a:	2500      	movs	r5, #0
 800c36c:	4628      	mov	r0, r5
 800c36e:	bd38      	pop	{r3, r4, r5, pc}
 800c370:	b118      	cbz	r0, 800c37a <_fflush_r+0x1a>
 800c372:	6a03      	ldr	r3, [r0, #32]
 800c374:	b90b      	cbnz	r3, 800c37a <_fflush_r+0x1a>
 800c376:	f7fe f9b1 	bl	800a6dc <__sinit>
 800c37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d0f3      	beq.n	800c36a <_fflush_r+0xa>
 800c382:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c384:	07d0      	lsls	r0, r2, #31
 800c386:	d404      	bmi.n	800c392 <_fflush_r+0x32>
 800c388:	0599      	lsls	r1, r3, #22
 800c38a:	d402      	bmi.n	800c392 <_fflush_r+0x32>
 800c38c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c38e:	f7fe faf6 	bl	800a97e <__retarget_lock_acquire_recursive>
 800c392:	4628      	mov	r0, r5
 800c394:	4621      	mov	r1, r4
 800c396:	f7ff ff63 	bl	800c260 <__sflush_r>
 800c39a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c39c:	4605      	mov	r5, r0
 800c39e:	07da      	lsls	r2, r3, #31
 800c3a0:	d4e4      	bmi.n	800c36c <_fflush_r+0xc>
 800c3a2:	89a3      	ldrh	r3, [r4, #12]
 800c3a4:	059b      	lsls	r3, r3, #22
 800c3a6:	d4e1      	bmi.n	800c36c <_fflush_r+0xc>
 800c3a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3aa:	f7fe fae9 	bl	800a980 <__retarget_lock_release_recursive>
 800c3ae:	e7dd      	b.n	800c36c <_fflush_r+0xc>

0800c3b0 <fiprintf>:
 800c3b0:	b40e      	push	{r1, r2, r3}
 800c3b2:	b503      	push	{r0, r1, lr}
 800c3b4:	4601      	mov	r1, r0
 800c3b6:	ab03      	add	r3, sp, #12
 800c3b8:	4805      	ldr	r0, [pc, #20]	@ (800c3d0 <fiprintf+0x20>)
 800c3ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3be:	6800      	ldr	r0, [r0, #0]
 800c3c0:	9301      	str	r3, [sp, #4]
 800c3c2:	f000 f8c1 	bl	800c548 <_vfiprintf_r>
 800c3c6:	b002      	add	sp, #8
 800c3c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3cc:	b003      	add	sp, #12
 800c3ce:	4770      	bx	lr
 800c3d0:	20000068 	.word	0x20000068

0800c3d4 <memmove>:
 800c3d4:	4288      	cmp	r0, r1
 800c3d6:	b510      	push	{r4, lr}
 800c3d8:	eb01 0402 	add.w	r4, r1, r2
 800c3dc:	d902      	bls.n	800c3e4 <memmove+0x10>
 800c3de:	4284      	cmp	r4, r0
 800c3e0:	4623      	mov	r3, r4
 800c3e2:	d807      	bhi.n	800c3f4 <memmove+0x20>
 800c3e4:	1e43      	subs	r3, r0, #1
 800c3e6:	42a1      	cmp	r1, r4
 800c3e8:	d008      	beq.n	800c3fc <memmove+0x28>
 800c3ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c3f2:	e7f8      	b.n	800c3e6 <memmove+0x12>
 800c3f4:	4601      	mov	r1, r0
 800c3f6:	4402      	add	r2, r0
 800c3f8:	428a      	cmp	r2, r1
 800c3fa:	d100      	bne.n	800c3fe <memmove+0x2a>
 800c3fc:	bd10      	pop	{r4, pc}
 800c3fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c402:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c406:	e7f7      	b.n	800c3f8 <memmove+0x24>

0800c408 <_sbrk_r>:
 800c408:	b538      	push	{r3, r4, r5, lr}
 800c40a:	2300      	movs	r3, #0
 800c40c:	4d05      	ldr	r5, [pc, #20]	@ (800c424 <_sbrk_r+0x1c>)
 800c40e:	4604      	mov	r4, r0
 800c410:	4608      	mov	r0, r1
 800c412:	602b      	str	r3, [r5, #0]
 800c414:	f7f8 fc2e 	bl	8004c74 <_sbrk>
 800c418:	1c43      	adds	r3, r0, #1
 800c41a:	d102      	bne.n	800c422 <_sbrk_r+0x1a>
 800c41c:	682b      	ldr	r3, [r5, #0]
 800c41e:	b103      	cbz	r3, 800c422 <_sbrk_r+0x1a>
 800c420:	6023      	str	r3, [r4, #0]
 800c422:	bd38      	pop	{r3, r4, r5, pc}
 800c424:	20000f4c 	.word	0x20000f4c

0800c428 <abort>:
 800c428:	2006      	movs	r0, #6
 800c42a:	b508      	push	{r3, lr}
 800c42c:	f000 fa60 	bl	800c8f0 <raise>
 800c430:	2001      	movs	r0, #1
 800c432:	f7f8 fbaa 	bl	8004b8a <_exit>

0800c436 <_calloc_r>:
 800c436:	b570      	push	{r4, r5, r6, lr}
 800c438:	fba1 5402 	umull	r5, r4, r1, r2
 800c43c:	b934      	cbnz	r4, 800c44c <_calloc_r+0x16>
 800c43e:	4629      	mov	r1, r5
 800c440:	f7ff f9b0 	bl	800b7a4 <_malloc_r>
 800c444:	4606      	mov	r6, r0
 800c446:	b928      	cbnz	r0, 800c454 <_calloc_r+0x1e>
 800c448:	4630      	mov	r0, r6
 800c44a:	bd70      	pop	{r4, r5, r6, pc}
 800c44c:	220c      	movs	r2, #12
 800c44e:	2600      	movs	r6, #0
 800c450:	6002      	str	r2, [r0, #0]
 800c452:	e7f9      	b.n	800c448 <_calloc_r+0x12>
 800c454:	462a      	mov	r2, r5
 800c456:	4621      	mov	r1, r4
 800c458:	f7fe f9ef 	bl	800a83a <memset>
 800c45c:	e7f4      	b.n	800c448 <_calloc_r+0x12>

0800c45e <__ascii_mbtowc>:
 800c45e:	b082      	sub	sp, #8
 800c460:	b901      	cbnz	r1, 800c464 <__ascii_mbtowc+0x6>
 800c462:	a901      	add	r1, sp, #4
 800c464:	b142      	cbz	r2, 800c478 <__ascii_mbtowc+0x1a>
 800c466:	b14b      	cbz	r3, 800c47c <__ascii_mbtowc+0x1e>
 800c468:	7813      	ldrb	r3, [r2, #0]
 800c46a:	600b      	str	r3, [r1, #0]
 800c46c:	7812      	ldrb	r2, [r2, #0]
 800c46e:	1e10      	subs	r0, r2, #0
 800c470:	bf18      	it	ne
 800c472:	2001      	movne	r0, #1
 800c474:	b002      	add	sp, #8
 800c476:	4770      	bx	lr
 800c478:	4610      	mov	r0, r2
 800c47a:	e7fb      	b.n	800c474 <__ascii_mbtowc+0x16>
 800c47c:	f06f 0001 	mvn.w	r0, #1
 800c480:	e7f8      	b.n	800c474 <__ascii_mbtowc+0x16>

0800c482 <_realloc_r>:
 800c482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c486:	4607      	mov	r7, r0
 800c488:	4614      	mov	r4, r2
 800c48a:	460d      	mov	r5, r1
 800c48c:	b921      	cbnz	r1, 800c498 <_realloc_r+0x16>
 800c48e:	4611      	mov	r1, r2
 800c490:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c494:	f7ff b986 	b.w	800b7a4 <_malloc_r>
 800c498:	b92a      	cbnz	r2, 800c4a6 <_realloc_r+0x24>
 800c49a:	f7ff f911 	bl	800b6c0 <_free_r>
 800c49e:	4625      	mov	r5, r4
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4a6:	f000 fa3f 	bl	800c928 <_malloc_usable_size_r>
 800c4aa:	4284      	cmp	r4, r0
 800c4ac:	4606      	mov	r6, r0
 800c4ae:	d802      	bhi.n	800c4b6 <_realloc_r+0x34>
 800c4b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c4b4:	d8f4      	bhi.n	800c4a0 <_realloc_r+0x1e>
 800c4b6:	4621      	mov	r1, r4
 800c4b8:	4638      	mov	r0, r7
 800c4ba:	f7ff f973 	bl	800b7a4 <_malloc_r>
 800c4be:	4680      	mov	r8, r0
 800c4c0:	b908      	cbnz	r0, 800c4c6 <_realloc_r+0x44>
 800c4c2:	4645      	mov	r5, r8
 800c4c4:	e7ec      	b.n	800c4a0 <_realloc_r+0x1e>
 800c4c6:	42b4      	cmp	r4, r6
 800c4c8:	4622      	mov	r2, r4
 800c4ca:	4629      	mov	r1, r5
 800c4cc:	bf28      	it	cs
 800c4ce:	4632      	movcs	r2, r6
 800c4d0:	f7fe fa6d 	bl	800a9ae <memcpy>
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	4638      	mov	r0, r7
 800c4d8:	f7ff f8f2 	bl	800b6c0 <_free_r>
 800c4dc:	e7f1      	b.n	800c4c2 <_realloc_r+0x40>

0800c4de <__ascii_wctomb>:
 800c4de:	4603      	mov	r3, r0
 800c4e0:	4608      	mov	r0, r1
 800c4e2:	b141      	cbz	r1, 800c4f6 <__ascii_wctomb+0x18>
 800c4e4:	2aff      	cmp	r2, #255	@ 0xff
 800c4e6:	d904      	bls.n	800c4f2 <__ascii_wctomb+0x14>
 800c4e8:	228a      	movs	r2, #138	@ 0x8a
 800c4ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ee:	601a      	str	r2, [r3, #0]
 800c4f0:	4770      	bx	lr
 800c4f2:	2001      	movs	r0, #1
 800c4f4:	700a      	strb	r2, [r1, #0]
 800c4f6:	4770      	bx	lr

0800c4f8 <__sfputc_r>:
 800c4f8:	6893      	ldr	r3, [r2, #8]
 800c4fa:	b410      	push	{r4}
 800c4fc:	3b01      	subs	r3, #1
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	6093      	str	r3, [r2, #8]
 800c502:	da07      	bge.n	800c514 <__sfputc_r+0x1c>
 800c504:	6994      	ldr	r4, [r2, #24]
 800c506:	42a3      	cmp	r3, r4
 800c508:	db01      	blt.n	800c50e <__sfputc_r+0x16>
 800c50a:	290a      	cmp	r1, #10
 800c50c:	d102      	bne.n	800c514 <__sfputc_r+0x1c>
 800c50e:	bc10      	pop	{r4}
 800c510:	f000 b932 	b.w	800c778 <__swbuf_r>
 800c514:	6813      	ldr	r3, [r2, #0]
 800c516:	1c58      	adds	r0, r3, #1
 800c518:	6010      	str	r0, [r2, #0]
 800c51a:	7019      	strb	r1, [r3, #0]
 800c51c:	4608      	mov	r0, r1
 800c51e:	bc10      	pop	{r4}
 800c520:	4770      	bx	lr

0800c522 <__sfputs_r>:
 800c522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c524:	4606      	mov	r6, r0
 800c526:	460f      	mov	r7, r1
 800c528:	4614      	mov	r4, r2
 800c52a:	18d5      	adds	r5, r2, r3
 800c52c:	42ac      	cmp	r4, r5
 800c52e:	d101      	bne.n	800c534 <__sfputs_r+0x12>
 800c530:	2000      	movs	r0, #0
 800c532:	e007      	b.n	800c544 <__sfputs_r+0x22>
 800c534:	463a      	mov	r2, r7
 800c536:	4630      	mov	r0, r6
 800c538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c53c:	f7ff ffdc 	bl	800c4f8 <__sfputc_r>
 800c540:	1c43      	adds	r3, r0, #1
 800c542:	d1f3      	bne.n	800c52c <__sfputs_r+0xa>
 800c544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c548 <_vfiprintf_r>:
 800c548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c54c:	460d      	mov	r5, r1
 800c54e:	4614      	mov	r4, r2
 800c550:	4698      	mov	r8, r3
 800c552:	4606      	mov	r6, r0
 800c554:	b09d      	sub	sp, #116	@ 0x74
 800c556:	b118      	cbz	r0, 800c560 <_vfiprintf_r+0x18>
 800c558:	6a03      	ldr	r3, [r0, #32]
 800c55a:	b90b      	cbnz	r3, 800c560 <_vfiprintf_r+0x18>
 800c55c:	f7fe f8be 	bl	800a6dc <__sinit>
 800c560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c562:	07d9      	lsls	r1, r3, #31
 800c564:	d405      	bmi.n	800c572 <_vfiprintf_r+0x2a>
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	059a      	lsls	r2, r3, #22
 800c56a:	d402      	bmi.n	800c572 <_vfiprintf_r+0x2a>
 800c56c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c56e:	f7fe fa06 	bl	800a97e <__retarget_lock_acquire_recursive>
 800c572:	89ab      	ldrh	r3, [r5, #12]
 800c574:	071b      	lsls	r3, r3, #28
 800c576:	d501      	bpl.n	800c57c <_vfiprintf_r+0x34>
 800c578:	692b      	ldr	r3, [r5, #16]
 800c57a:	b99b      	cbnz	r3, 800c5a4 <_vfiprintf_r+0x5c>
 800c57c:	4629      	mov	r1, r5
 800c57e:	4630      	mov	r0, r6
 800c580:	f000 f938 	bl	800c7f4 <__swsetup_r>
 800c584:	b170      	cbz	r0, 800c5a4 <_vfiprintf_r+0x5c>
 800c586:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c588:	07dc      	lsls	r4, r3, #31
 800c58a:	d504      	bpl.n	800c596 <_vfiprintf_r+0x4e>
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	b01d      	add	sp, #116	@ 0x74
 800c592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c596:	89ab      	ldrh	r3, [r5, #12]
 800c598:	0598      	lsls	r0, r3, #22
 800c59a:	d4f7      	bmi.n	800c58c <_vfiprintf_r+0x44>
 800c59c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c59e:	f7fe f9ef 	bl	800a980 <__retarget_lock_release_recursive>
 800c5a2:	e7f3      	b.n	800c58c <_vfiprintf_r+0x44>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5a8:	2320      	movs	r3, #32
 800c5aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5ae:	2330      	movs	r3, #48	@ 0x30
 800c5b0:	f04f 0901 	mov.w	r9, #1
 800c5b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5b8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800c764 <_vfiprintf_r+0x21c>
 800c5bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5c0:	4623      	mov	r3, r4
 800c5c2:	469a      	mov	sl, r3
 800c5c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5c8:	b10a      	cbz	r2, 800c5ce <_vfiprintf_r+0x86>
 800c5ca:	2a25      	cmp	r2, #37	@ 0x25
 800c5cc:	d1f9      	bne.n	800c5c2 <_vfiprintf_r+0x7a>
 800c5ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c5d2:	d00b      	beq.n	800c5ec <_vfiprintf_r+0xa4>
 800c5d4:	465b      	mov	r3, fp
 800c5d6:	4622      	mov	r2, r4
 800c5d8:	4629      	mov	r1, r5
 800c5da:	4630      	mov	r0, r6
 800c5dc:	f7ff ffa1 	bl	800c522 <__sfputs_r>
 800c5e0:	3001      	adds	r0, #1
 800c5e2:	f000 80a7 	beq.w	800c734 <_vfiprintf_r+0x1ec>
 800c5e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5e8:	445a      	add	r2, fp
 800c5ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 809f 	beq.w	800c734 <_vfiprintf_r+0x1ec>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c5fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c600:	f10a 0a01 	add.w	sl, sl, #1
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	9307      	str	r3, [sp, #28]
 800c608:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c60c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c60e:	4654      	mov	r4, sl
 800c610:	2205      	movs	r2, #5
 800c612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c616:	4853      	ldr	r0, [pc, #332]	@ (800c764 <_vfiprintf_r+0x21c>)
 800c618:	f7fe f9bb 	bl	800a992 <memchr>
 800c61c:	9a04      	ldr	r2, [sp, #16]
 800c61e:	b9d8      	cbnz	r0, 800c658 <_vfiprintf_r+0x110>
 800c620:	06d1      	lsls	r1, r2, #27
 800c622:	bf44      	itt	mi
 800c624:	2320      	movmi	r3, #32
 800c626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c62a:	0713      	lsls	r3, r2, #28
 800c62c:	bf44      	itt	mi
 800c62e:	232b      	movmi	r3, #43	@ 0x2b
 800c630:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c634:	f89a 3000 	ldrb.w	r3, [sl]
 800c638:	2b2a      	cmp	r3, #42	@ 0x2a
 800c63a:	d015      	beq.n	800c668 <_vfiprintf_r+0x120>
 800c63c:	4654      	mov	r4, sl
 800c63e:	2000      	movs	r0, #0
 800c640:	f04f 0c0a 	mov.w	ip, #10
 800c644:	9a07      	ldr	r2, [sp, #28]
 800c646:	4621      	mov	r1, r4
 800c648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c64c:	3b30      	subs	r3, #48	@ 0x30
 800c64e:	2b09      	cmp	r3, #9
 800c650:	d94b      	bls.n	800c6ea <_vfiprintf_r+0x1a2>
 800c652:	b1b0      	cbz	r0, 800c682 <_vfiprintf_r+0x13a>
 800c654:	9207      	str	r2, [sp, #28]
 800c656:	e014      	b.n	800c682 <_vfiprintf_r+0x13a>
 800c658:	eba0 0308 	sub.w	r3, r0, r8
 800c65c:	fa09 f303 	lsl.w	r3, r9, r3
 800c660:	4313      	orrs	r3, r2
 800c662:	46a2      	mov	sl, r4
 800c664:	9304      	str	r3, [sp, #16]
 800c666:	e7d2      	b.n	800c60e <_vfiprintf_r+0xc6>
 800c668:	9b03      	ldr	r3, [sp, #12]
 800c66a:	1d19      	adds	r1, r3, #4
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	9103      	str	r1, [sp, #12]
 800c670:	2b00      	cmp	r3, #0
 800c672:	bfbb      	ittet	lt
 800c674:	425b      	neglt	r3, r3
 800c676:	f042 0202 	orrlt.w	r2, r2, #2
 800c67a:	9307      	strge	r3, [sp, #28]
 800c67c:	9307      	strlt	r3, [sp, #28]
 800c67e:	bfb8      	it	lt
 800c680:	9204      	strlt	r2, [sp, #16]
 800c682:	7823      	ldrb	r3, [r4, #0]
 800c684:	2b2e      	cmp	r3, #46	@ 0x2e
 800c686:	d10a      	bne.n	800c69e <_vfiprintf_r+0x156>
 800c688:	7863      	ldrb	r3, [r4, #1]
 800c68a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c68c:	d132      	bne.n	800c6f4 <_vfiprintf_r+0x1ac>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	3402      	adds	r4, #2
 800c692:	1d1a      	adds	r2, r3, #4
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	9203      	str	r2, [sp, #12]
 800c698:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c69c:	9305      	str	r3, [sp, #20]
 800c69e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800c768 <_vfiprintf_r+0x220>
 800c6a2:	2203      	movs	r2, #3
 800c6a4:	4650      	mov	r0, sl
 800c6a6:	7821      	ldrb	r1, [r4, #0]
 800c6a8:	f7fe f973 	bl	800a992 <memchr>
 800c6ac:	b138      	cbz	r0, 800c6be <_vfiprintf_r+0x176>
 800c6ae:	2240      	movs	r2, #64	@ 0x40
 800c6b0:	9b04      	ldr	r3, [sp, #16]
 800c6b2:	eba0 000a 	sub.w	r0, r0, sl
 800c6b6:	4082      	lsls	r2, r0
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	3401      	adds	r4, #1
 800c6bc:	9304      	str	r3, [sp, #16]
 800c6be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6c2:	2206      	movs	r2, #6
 800c6c4:	4829      	ldr	r0, [pc, #164]	@ (800c76c <_vfiprintf_r+0x224>)
 800c6c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6ca:	f7fe f962 	bl	800a992 <memchr>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	d03f      	beq.n	800c752 <_vfiprintf_r+0x20a>
 800c6d2:	4b27      	ldr	r3, [pc, #156]	@ (800c770 <_vfiprintf_r+0x228>)
 800c6d4:	bb1b      	cbnz	r3, 800c71e <_vfiprintf_r+0x1d6>
 800c6d6:	9b03      	ldr	r3, [sp, #12]
 800c6d8:	3307      	adds	r3, #7
 800c6da:	f023 0307 	bic.w	r3, r3, #7
 800c6de:	3308      	adds	r3, #8
 800c6e0:	9303      	str	r3, [sp, #12]
 800c6e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6e4:	443b      	add	r3, r7
 800c6e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6e8:	e76a      	b.n	800c5c0 <_vfiprintf_r+0x78>
 800c6ea:	460c      	mov	r4, r1
 800c6ec:	2001      	movs	r0, #1
 800c6ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6f2:	e7a8      	b.n	800c646 <_vfiprintf_r+0xfe>
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	f04f 0c0a 	mov.w	ip, #10
 800c6fa:	4619      	mov	r1, r3
 800c6fc:	3401      	adds	r4, #1
 800c6fe:	9305      	str	r3, [sp, #20]
 800c700:	4620      	mov	r0, r4
 800c702:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c706:	3a30      	subs	r2, #48	@ 0x30
 800c708:	2a09      	cmp	r2, #9
 800c70a:	d903      	bls.n	800c714 <_vfiprintf_r+0x1cc>
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d0c6      	beq.n	800c69e <_vfiprintf_r+0x156>
 800c710:	9105      	str	r1, [sp, #20]
 800c712:	e7c4      	b.n	800c69e <_vfiprintf_r+0x156>
 800c714:	4604      	mov	r4, r0
 800c716:	2301      	movs	r3, #1
 800c718:	fb0c 2101 	mla	r1, ip, r1, r2
 800c71c:	e7f0      	b.n	800c700 <_vfiprintf_r+0x1b8>
 800c71e:	ab03      	add	r3, sp, #12
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	462a      	mov	r2, r5
 800c724:	4630      	mov	r0, r6
 800c726:	4b13      	ldr	r3, [pc, #76]	@ (800c774 <_vfiprintf_r+0x22c>)
 800c728:	a904      	add	r1, sp, #16
 800c72a:	f7fd fb8f 	bl	8009e4c <_printf_float>
 800c72e:	4607      	mov	r7, r0
 800c730:	1c78      	adds	r0, r7, #1
 800c732:	d1d6      	bne.n	800c6e2 <_vfiprintf_r+0x19a>
 800c734:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c736:	07d9      	lsls	r1, r3, #31
 800c738:	d405      	bmi.n	800c746 <_vfiprintf_r+0x1fe>
 800c73a:	89ab      	ldrh	r3, [r5, #12]
 800c73c:	059a      	lsls	r2, r3, #22
 800c73e:	d402      	bmi.n	800c746 <_vfiprintf_r+0x1fe>
 800c740:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c742:	f7fe f91d 	bl	800a980 <__retarget_lock_release_recursive>
 800c746:	89ab      	ldrh	r3, [r5, #12]
 800c748:	065b      	lsls	r3, r3, #25
 800c74a:	f53f af1f 	bmi.w	800c58c <_vfiprintf_r+0x44>
 800c74e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c750:	e71e      	b.n	800c590 <_vfiprintf_r+0x48>
 800c752:	ab03      	add	r3, sp, #12
 800c754:	9300      	str	r3, [sp, #0]
 800c756:	462a      	mov	r2, r5
 800c758:	4630      	mov	r0, r6
 800c75a:	4b06      	ldr	r3, [pc, #24]	@ (800c774 <_vfiprintf_r+0x22c>)
 800c75c:	a904      	add	r1, sp, #16
 800c75e:	f7fd fe13 	bl	800a388 <_printf_i>
 800c762:	e7e4      	b.n	800c72e <_vfiprintf_r+0x1e6>
 800c764:	0800d6fc 	.word	0x0800d6fc
 800c768:	0800d702 	.word	0x0800d702
 800c76c:	0800d706 	.word	0x0800d706
 800c770:	08009e4d 	.word	0x08009e4d
 800c774:	0800c523 	.word	0x0800c523

0800c778 <__swbuf_r>:
 800c778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c77a:	460e      	mov	r6, r1
 800c77c:	4614      	mov	r4, r2
 800c77e:	4605      	mov	r5, r0
 800c780:	b118      	cbz	r0, 800c78a <__swbuf_r+0x12>
 800c782:	6a03      	ldr	r3, [r0, #32]
 800c784:	b90b      	cbnz	r3, 800c78a <__swbuf_r+0x12>
 800c786:	f7fd ffa9 	bl	800a6dc <__sinit>
 800c78a:	69a3      	ldr	r3, [r4, #24]
 800c78c:	60a3      	str	r3, [r4, #8]
 800c78e:	89a3      	ldrh	r3, [r4, #12]
 800c790:	071a      	lsls	r2, r3, #28
 800c792:	d501      	bpl.n	800c798 <__swbuf_r+0x20>
 800c794:	6923      	ldr	r3, [r4, #16]
 800c796:	b943      	cbnz	r3, 800c7aa <__swbuf_r+0x32>
 800c798:	4621      	mov	r1, r4
 800c79a:	4628      	mov	r0, r5
 800c79c:	f000 f82a 	bl	800c7f4 <__swsetup_r>
 800c7a0:	b118      	cbz	r0, 800c7aa <__swbuf_r+0x32>
 800c7a2:	f04f 37ff 	mov.w	r7, #4294967295
 800c7a6:	4638      	mov	r0, r7
 800c7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7aa:	6823      	ldr	r3, [r4, #0]
 800c7ac:	6922      	ldr	r2, [r4, #16]
 800c7ae:	b2f6      	uxtb	r6, r6
 800c7b0:	1a98      	subs	r0, r3, r2
 800c7b2:	6963      	ldr	r3, [r4, #20]
 800c7b4:	4637      	mov	r7, r6
 800c7b6:	4283      	cmp	r3, r0
 800c7b8:	dc05      	bgt.n	800c7c6 <__swbuf_r+0x4e>
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	4628      	mov	r0, r5
 800c7be:	f7ff fdcf 	bl	800c360 <_fflush_r>
 800c7c2:	2800      	cmp	r0, #0
 800c7c4:	d1ed      	bne.n	800c7a2 <__swbuf_r+0x2a>
 800c7c6:	68a3      	ldr	r3, [r4, #8]
 800c7c8:	3b01      	subs	r3, #1
 800c7ca:	60a3      	str	r3, [r4, #8]
 800c7cc:	6823      	ldr	r3, [r4, #0]
 800c7ce:	1c5a      	adds	r2, r3, #1
 800c7d0:	6022      	str	r2, [r4, #0]
 800c7d2:	701e      	strb	r6, [r3, #0]
 800c7d4:	6962      	ldr	r2, [r4, #20]
 800c7d6:	1c43      	adds	r3, r0, #1
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d004      	beq.n	800c7e6 <__swbuf_r+0x6e>
 800c7dc:	89a3      	ldrh	r3, [r4, #12]
 800c7de:	07db      	lsls	r3, r3, #31
 800c7e0:	d5e1      	bpl.n	800c7a6 <__swbuf_r+0x2e>
 800c7e2:	2e0a      	cmp	r6, #10
 800c7e4:	d1df      	bne.n	800c7a6 <__swbuf_r+0x2e>
 800c7e6:	4621      	mov	r1, r4
 800c7e8:	4628      	mov	r0, r5
 800c7ea:	f7ff fdb9 	bl	800c360 <_fflush_r>
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	d0d9      	beq.n	800c7a6 <__swbuf_r+0x2e>
 800c7f2:	e7d6      	b.n	800c7a2 <__swbuf_r+0x2a>

0800c7f4 <__swsetup_r>:
 800c7f4:	b538      	push	{r3, r4, r5, lr}
 800c7f6:	4b29      	ldr	r3, [pc, #164]	@ (800c89c <__swsetup_r+0xa8>)
 800c7f8:	4605      	mov	r5, r0
 800c7fa:	6818      	ldr	r0, [r3, #0]
 800c7fc:	460c      	mov	r4, r1
 800c7fe:	b118      	cbz	r0, 800c808 <__swsetup_r+0x14>
 800c800:	6a03      	ldr	r3, [r0, #32]
 800c802:	b90b      	cbnz	r3, 800c808 <__swsetup_r+0x14>
 800c804:	f7fd ff6a 	bl	800a6dc <__sinit>
 800c808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c80c:	0719      	lsls	r1, r3, #28
 800c80e:	d422      	bmi.n	800c856 <__swsetup_r+0x62>
 800c810:	06da      	lsls	r2, r3, #27
 800c812:	d407      	bmi.n	800c824 <__swsetup_r+0x30>
 800c814:	2209      	movs	r2, #9
 800c816:	602a      	str	r2, [r5, #0]
 800c818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c81c:	f04f 30ff 	mov.w	r0, #4294967295
 800c820:	81a3      	strh	r3, [r4, #12]
 800c822:	e033      	b.n	800c88c <__swsetup_r+0x98>
 800c824:	0758      	lsls	r0, r3, #29
 800c826:	d512      	bpl.n	800c84e <__swsetup_r+0x5a>
 800c828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c82a:	b141      	cbz	r1, 800c83e <__swsetup_r+0x4a>
 800c82c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c830:	4299      	cmp	r1, r3
 800c832:	d002      	beq.n	800c83a <__swsetup_r+0x46>
 800c834:	4628      	mov	r0, r5
 800c836:	f7fe ff43 	bl	800b6c0 <_free_r>
 800c83a:	2300      	movs	r3, #0
 800c83c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c844:	81a3      	strh	r3, [r4, #12]
 800c846:	2300      	movs	r3, #0
 800c848:	6063      	str	r3, [r4, #4]
 800c84a:	6923      	ldr	r3, [r4, #16]
 800c84c:	6023      	str	r3, [r4, #0]
 800c84e:	89a3      	ldrh	r3, [r4, #12]
 800c850:	f043 0308 	orr.w	r3, r3, #8
 800c854:	81a3      	strh	r3, [r4, #12]
 800c856:	6923      	ldr	r3, [r4, #16]
 800c858:	b94b      	cbnz	r3, 800c86e <__swsetup_r+0x7a>
 800c85a:	89a3      	ldrh	r3, [r4, #12]
 800c85c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c864:	d003      	beq.n	800c86e <__swsetup_r+0x7a>
 800c866:	4621      	mov	r1, r4
 800c868:	4628      	mov	r0, r5
 800c86a:	f000 f88a 	bl	800c982 <__smakebuf_r>
 800c86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c872:	f013 0201 	ands.w	r2, r3, #1
 800c876:	d00a      	beq.n	800c88e <__swsetup_r+0x9a>
 800c878:	2200      	movs	r2, #0
 800c87a:	60a2      	str	r2, [r4, #8]
 800c87c:	6962      	ldr	r2, [r4, #20]
 800c87e:	4252      	negs	r2, r2
 800c880:	61a2      	str	r2, [r4, #24]
 800c882:	6922      	ldr	r2, [r4, #16]
 800c884:	b942      	cbnz	r2, 800c898 <__swsetup_r+0xa4>
 800c886:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c88a:	d1c5      	bne.n	800c818 <__swsetup_r+0x24>
 800c88c:	bd38      	pop	{r3, r4, r5, pc}
 800c88e:	0799      	lsls	r1, r3, #30
 800c890:	bf58      	it	pl
 800c892:	6962      	ldrpl	r2, [r4, #20]
 800c894:	60a2      	str	r2, [r4, #8]
 800c896:	e7f4      	b.n	800c882 <__swsetup_r+0x8e>
 800c898:	2000      	movs	r0, #0
 800c89a:	e7f7      	b.n	800c88c <__swsetup_r+0x98>
 800c89c:	20000068 	.word	0x20000068

0800c8a0 <_raise_r>:
 800c8a0:	291f      	cmp	r1, #31
 800c8a2:	b538      	push	{r3, r4, r5, lr}
 800c8a4:	4605      	mov	r5, r0
 800c8a6:	460c      	mov	r4, r1
 800c8a8:	d904      	bls.n	800c8b4 <_raise_r+0x14>
 800c8aa:	2316      	movs	r3, #22
 800c8ac:	6003      	str	r3, [r0, #0]
 800c8ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c8b2:	bd38      	pop	{r3, r4, r5, pc}
 800c8b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c8b6:	b112      	cbz	r2, 800c8be <_raise_r+0x1e>
 800c8b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8bc:	b94b      	cbnz	r3, 800c8d2 <_raise_r+0x32>
 800c8be:	4628      	mov	r0, r5
 800c8c0:	f000 f830 	bl	800c924 <_getpid_r>
 800c8c4:	4622      	mov	r2, r4
 800c8c6:	4601      	mov	r1, r0
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8ce:	f000 b817 	b.w	800c900 <_kill_r>
 800c8d2:	2b01      	cmp	r3, #1
 800c8d4:	d00a      	beq.n	800c8ec <_raise_r+0x4c>
 800c8d6:	1c59      	adds	r1, r3, #1
 800c8d8:	d103      	bne.n	800c8e2 <_raise_r+0x42>
 800c8da:	2316      	movs	r3, #22
 800c8dc:	6003      	str	r3, [r0, #0]
 800c8de:	2001      	movs	r0, #1
 800c8e0:	e7e7      	b.n	800c8b2 <_raise_r+0x12>
 800c8e2:	2100      	movs	r1, #0
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c8ea:	4798      	blx	r3
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	e7e0      	b.n	800c8b2 <_raise_r+0x12>

0800c8f0 <raise>:
 800c8f0:	4b02      	ldr	r3, [pc, #8]	@ (800c8fc <raise+0xc>)
 800c8f2:	4601      	mov	r1, r0
 800c8f4:	6818      	ldr	r0, [r3, #0]
 800c8f6:	f7ff bfd3 	b.w	800c8a0 <_raise_r>
 800c8fa:	bf00      	nop
 800c8fc:	20000068 	.word	0x20000068

0800c900 <_kill_r>:
 800c900:	b538      	push	{r3, r4, r5, lr}
 800c902:	2300      	movs	r3, #0
 800c904:	4d06      	ldr	r5, [pc, #24]	@ (800c920 <_kill_r+0x20>)
 800c906:	4604      	mov	r4, r0
 800c908:	4608      	mov	r0, r1
 800c90a:	4611      	mov	r1, r2
 800c90c:	602b      	str	r3, [r5, #0]
 800c90e:	f7f8 f92c 	bl	8004b6a <_kill>
 800c912:	1c43      	adds	r3, r0, #1
 800c914:	d102      	bne.n	800c91c <_kill_r+0x1c>
 800c916:	682b      	ldr	r3, [r5, #0]
 800c918:	b103      	cbz	r3, 800c91c <_kill_r+0x1c>
 800c91a:	6023      	str	r3, [r4, #0]
 800c91c:	bd38      	pop	{r3, r4, r5, pc}
 800c91e:	bf00      	nop
 800c920:	20000f4c 	.word	0x20000f4c

0800c924 <_getpid_r>:
 800c924:	f7f8 b91a 	b.w	8004b5c <_getpid>

0800c928 <_malloc_usable_size_r>:
 800c928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c92c:	1f18      	subs	r0, r3, #4
 800c92e:	2b00      	cmp	r3, #0
 800c930:	bfbc      	itt	lt
 800c932:	580b      	ldrlt	r3, [r1, r0]
 800c934:	18c0      	addlt	r0, r0, r3
 800c936:	4770      	bx	lr

0800c938 <__swhatbuf_r>:
 800c938:	b570      	push	{r4, r5, r6, lr}
 800c93a:	460c      	mov	r4, r1
 800c93c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c940:	4615      	mov	r5, r2
 800c942:	2900      	cmp	r1, #0
 800c944:	461e      	mov	r6, r3
 800c946:	b096      	sub	sp, #88	@ 0x58
 800c948:	da0c      	bge.n	800c964 <__swhatbuf_r+0x2c>
 800c94a:	89a3      	ldrh	r3, [r4, #12]
 800c94c:	2100      	movs	r1, #0
 800c94e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c952:	bf14      	ite	ne
 800c954:	2340      	movne	r3, #64	@ 0x40
 800c956:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c95a:	2000      	movs	r0, #0
 800c95c:	6031      	str	r1, [r6, #0]
 800c95e:	602b      	str	r3, [r5, #0]
 800c960:	b016      	add	sp, #88	@ 0x58
 800c962:	bd70      	pop	{r4, r5, r6, pc}
 800c964:	466a      	mov	r2, sp
 800c966:	f000 f849 	bl	800c9fc <_fstat_r>
 800c96a:	2800      	cmp	r0, #0
 800c96c:	dbed      	blt.n	800c94a <__swhatbuf_r+0x12>
 800c96e:	9901      	ldr	r1, [sp, #4]
 800c970:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c974:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c978:	4259      	negs	r1, r3
 800c97a:	4159      	adcs	r1, r3
 800c97c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c980:	e7eb      	b.n	800c95a <__swhatbuf_r+0x22>

0800c982 <__smakebuf_r>:
 800c982:	898b      	ldrh	r3, [r1, #12]
 800c984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c986:	079d      	lsls	r5, r3, #30
 800c988:	4606      	mov	r6, r0
 800c98a:	460c      	mov	r4, r1
 800c98c:	d507      	bpl.n	800c99e <__smakebuf_r+0x1c>
 800c98e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c992:	6023      	str	r3, [r4, #0]
 800c994:	6123      	str	r3, [r4, #16]
 800c996:	2301      	movs	r3, #1
 800c998:	6163      	str	r3, [r4, #20]
 800c99a:	b003      	add	sp, #12
 800c99c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c99e:	466a      	mov	r2, sp
 800c9a0:	ab01      	add	r3, sp, #4
 800c9a2:	f7ff ffc9 	bl	800c938 <__swhatbuf_r>
 800c9a6:	9f00      	ldr	r7, [sp, #0]
 800c9a8:	4605      	mov	r5, r0
 800c9aa:	4639      	mov	r1, r7
 800c9ac:	4630      	mov	r0, r6
 800c9ae:	f7fe fef9 	bl	800b7a4 <_malloc_r>
 800c9b2:	b948      	cbnz	r0, 800c9c8 <__smakebuf_r+0x46>
 800c9b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9b8:	059a      	lsls	r2, r3, #22
 800c9ba:	d4ee      	bmi.n	800c99a <__smakebuf_r+0x18>
 800c9bc:	f023 0303 	bic.w	r3, r3, #3
 800c9c0:	f043 0302 	orr.w	r3, r3, #2
 800c9c4:	81a3      	strh	r3, [r4, #12]
 800c9c6:	e7e2      	b.n	800c98e <__smakebuf_r+0xc>
 800c9c8:	89a3      	ldrh	r3, [r4, #12]
 800c9ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c9ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9d2:	81a3      	strh	r3, [r4, #12]
 800c9d4:	9b01      	ldr	r3, [sp, #4]
 800c9d6:	6020      	str	r0, [r4, #0]
 800c9d8:	b15b      	cbz	r3, 800c9f2 <__smakebuf_r+0x70>
 800c9da:	4630      	mov	r0, r6
 800c9dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9e0:	f000 f81e 	bl	800ca20 <_isatty_r>
 800c9e4:	b128      	cbz	r0, 800c9f2 <__smakebuf_r+0x70>
 800c9e6:	89a3      	ldrh	r3, [r4, #12]
 800c9e8:	f023 0303 	bic.w	r3, r3, #3
 800c9ec:	f043 0301 	orr.w	r3, r3, #1
 800c9f0:	81a3      	strh	r3, [r4, #12]
 800c9f2:	89a3      	ldrh	r3, [r4, #12]
 800c9f4:	431d      	orrs	r5, r3
 800c9f6:	81a5      	strh	r5, [r4, #12]
 800c9f8:	e7cf      	b.n	800c99a <__smakebuf_r+0x18>
	...

0800c9fc <_fstat_r>:
 800c9fc:	b538      	push	{r3, r4, r5, lr}
 800c9fe:	2300      	movs	r3, #0
 800ca00:	4d06      	ldr	r5, [pc, #24]	@ (800ca1c <_fstat_r+0x20>)
 800ca02:	4604      	mov	r4, r0
 800ca04:	4608      	mov	r0, r1
 800ca06:	4611      	mov	r1, r2
 800ca08:	602b      	str	r3, [r5, #0]
 800ca0a:	f7f8 f90d 	bl	8004c28 <_fstat>
 800ca0e:	1c43      	adds	r3, r0, #1
 800ca10:	d102      	bne.n	800ca18 <_fstat_r+0x1c>
 800ca12:	682b      	ldr	r3, [r5, #0]
 800ca14:	b103      	cbz	r3, 800ca18 <_fstat_r+0x1c>
 800ca16:	6023      	str	r3, [r4, #0]
 800ca18:	bd38      	pop	{r3, r4, r5, pc}
 800ca1a:	bf00      	nop
 800ca1c:	20000f4c 	.word	0x20000f4c

0800ca20 <_isatty_r>:
 800ca20:	b538      	push	{r3, r4, r5, lr}
 800ca22:	2300      	movs	r3, #0
 800ca24:	4d05      	ldr	r5, [pc, #20]	@ (800ca3c <_isatty_r+0x1c>)
 800ca26:	4604      	mov	r4, r0
 800ca28:	4608      	mov	r0, r1
 800ca2a:	602b      	str	r3, [r5, #0]
 800ca2c:	f7f8 f90b 	bl	8004c46 <_isatty>
 800ca30:	1c43      	adds	r3, r0, #1
 800ca32:	d102      	bne.n	800ca3a <_isatty_r+0x1a>
 800ca34:	682b      	ldr	r3, [r5, #0]
 800ca36:	b103      	cbz	r3, 800ca3a <_isatty_r+0x1a>
 800ca38:	6023      	str	r3, [r4, #0]
 800ca3a:	bd38      	pop	{r3, r4, r5, pc}
 800ca3c:	20000f4c 	.word	0x20000f4c

0800ca40 <_init>:
 800ca40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca42:	bf00      	nop
 800ca44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca46:	bc08      	pop	{r3}
 800ca48:	469e      	mov	lr, r3
 800ca4a:	4770      	bx	lr

0800ca4c <_fini>:
 800ca4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca4e:	bf00      	nop
 800ca50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca52:	bc08      	pop	{r3}
 800ca54:	469e      	mov	lr, r3
 800ca56:	4770      	bx	lr
