{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 09:38:43 2018 " "Info: Processing started: Sat Jun 09 09:38:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shuma -c shuma " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuma -c shuma" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "division:u1\|clktmp " "Info: Detected ripple clock \"division:u1\|clktmp\" as buffer" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "division:u1\|clktmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register counter:u2\|q_temp\[1\] register counter:u2\|q_temp\[3\] 172.03 MHz 5.813 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 172.03 MHz between source register \"counter:u2\|q_temp\[1\]\" and destination register \"counter:u2\|q_temp\[3\]\" (period= 5.813 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.104 ns + Longest register register " "Info: + Longest register to register delay is 5.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:u2\|q_temp\[1\] 1 REG LC_X9_Y7_N5 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N5; Fanout = 11; REG Node = 'counter:u2\|q_temp\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:u2|q_temp[1] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.914 ns) 1.957 ns counter:u2\|q_temp\[3\]~3 2 COMB LC_X9_Y7_N4 1 " "Info: 2: + IC(1.043 ns) + CELL(0.914 ns) = 1.957 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'counter:u2\|q_temp\[3\]~3'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { counter:u2|q_temp[1] counter:u2|q_temp[3]~3 } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.200 ns) 3.309 ns counter:u2\|q_temp\[3\]~4 3 COMB LC_X9_Y7_N2 3 " "Info: 3: + IC(1.152 ns) + CELL(0.200 ns) = 3.309 ns; Loc. = LC_X9_Y7_N2; Fanout = 3; COMB Node = 'counter:u2\|q_temp\[3\]~4'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { counter:u2|q_temp[3]~3 counter:u2|q_temp[3]~4 } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(1.061 ns) 5.104 ns counter:u2\|q_temp\[3\] 4 REG LC_X9_Y7_N6 9 " "Info: 4: + IC(0.734 ns) + CELL(1.061 ns) = 5.104 ns; Loc. = LC_X9_Y7_N6; Fanout = 9; REG Node = 'counter:u2\|q_temp\[3\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { counter:u2|q_temp[3]~4 counter:u2|q_temp[3] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 42.61 % ) " "Info: Total cell delay = 2.175 ns ( 42.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 57.39 % ) " "Info: Total interconnect delay = 2.929 ns ( 57.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { counter:u2|q_temp[1] counter:u2|q_temp[3]~3 counter:u2|q_temp[3]~4 counter:u2|q_temp[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { counter:u2|q_temp[1] {} counter:u2|q_temp[3]~3 {} counter:u2|q_temp[3]~4 {} counter:u2|q_temp[3] {} } { 0.000ns 1.043ns 1.152ns 0.734ns } { 0.000ns 0.914ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.040 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clkin 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(0.918 ns) 9.040 ns counter:u2\|q_temp\[3\] 3 REG LC_X9_Y7_N6 9 " "Info: 3: + IC(3.927 ns) + CELL(0.918 ns) = 9.040 ns; Loc. = LC_X9_Y7_N6; Fanout = 9; REG Node = 'counter:u2\|q_temp\[3\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { division:u1|clktmp counter:u2|q_temp[3] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.33 % ) " "Info: Total cell delay = 3.375 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 62.67 % ) " "Info: Total interconnect delay = 5.665 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[3] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 9.040 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clkin 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(0.918 ns) 9.040 ns counter:u2\|q_temp\[1\] 3 REG LC_X9_Y7_N5 11 " "Info: 3: + IC(3.927 ns) + CELL(0.918 ns) = 9.040 ns; Loc. = LC_X9_Y7_N5; Fanout = 11; REG Node = 'counter:u2\|q_temp\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { division:u1|clktmp counter:u2|q_temp[1] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.33 % ) " "Info: Total cell delay = 3.375 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 62.67 % ) " "Info: Total interconnect delay = 5.665 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[3] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { counter:u2|q_temp[1] counter:u2|q_temp[3]~3 counter:u2|q_temp[3]~4 counter:u2|q_temp[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { counter:u2|q_temp[1] {} counter:u2|q_temp[3]~3 {} counter:u2|q_temp[3]~4 {} counter:u2|q_temp[3] {} } { 0.000ns 1.043ns 1.152ns 0.734ns } { 0.000ns 0.914ns 0.200ns 1.061ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[3] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "division:u1\|clktmp reset clkin 1.826 ns register " "Info: tsu for register \"division:u1\|clktmp\" (data pin = \"reset\", clock pin = \"clkin\") is 1.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.312 ns + Longest pin register " "Info: + Longest pin to register delay is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_61 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 4; PIN Node = 'reset'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.376 ns) + CELL(0.804 ns) 5.312 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(3.376 ns) + CELL(0.804 ns) = 5.312 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { reset division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 36.45 % ) " "Info: Total cell delay = 1.936 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.376 ns ( 63.55 % ) " "Info: Total interconnect delay = 3.376 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { reset division:u1|clktmp } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { reset {} reset~combout {} division:u1|clktmp {} } { 0.000ns 0.000ns 3.376ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clkin 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clkin {} clkin~combout {} division:u1|clktmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { reset division:u1|clktmp } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { reset {} reset~combout {} division:u1|clktmp {} } { 0.000ns 0.000ns 3.376ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clkin {} clkin~combout {} division:u1|clktmp {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout\[0\] counter:u2\|q_temp\[0\] 16.606 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout\[0\]\" through register \"counter:u2\|q_temp\[0\]\" is 16.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 9.040 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clkin 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(0.918 ns) 9.040 ns counter:u2\|q_temp\[0\] 3 REG LC_X9_Y7_N0 12 " "Info: 3: + IC(3.927 ns) + CELL(0.918 ns) = 9.040 ns; Loc. = LC_X9_Y7_N0; Fanout = 12; REG Node = 'counter:u2\|q_temp\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.33 % ) " "Info: Total cell delay = 3.375 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 62.67 % ) " "Info: Total interconnect delay = 5.665 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.190 ns + Longest register pin " "Info: + Longest register to pin delay is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:u2\|q_temp\[0\] 1 REG LC_X9_Y7_N0 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N0; Fanout = 12; REG Node = 'counter:u2\|q_temp\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:u2|q_temp[0] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.200 ns) 2.325 ns Mux6~0 2 COMB LC_X9_Y7_N7 1 " "Info: 2: + IC(2.125 ns) + CELL(0.200 ns) = 2.325 ns; Loc. = LC_X9_Y7_N7; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { counter:u2|q_temp[0] Mux6~0 } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.543 ns) + CELL(2.322 ns) 7.190 ns clkout\[0\] 3 PIN PIN_52 0 " "Info: 3: + IC(2.543 ns) + CELL(2.322 ns) = 7.190 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'clkout\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { Mux6~0 clkout[0] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 35.08 % ) " "Info: Total cell delay = 2.522 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 64.92 % ) " "Info: Total interconnect delay = 4.668 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { counter:u2|q_temp[0] Mux6~0 clkout[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { counter:u2|q_temp[0] {} Mux6~0 {} clkout[0] {} } { 0.000ns 2.125ns 2.543ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { counter:u2|q_temp[0] Mux6~0 clkout[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { counter:u2|q_temp[0] {} Mux6~0 {} clkout[0] {} } { 0.000ns 2.125ns 2.543ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:u2\|q_temp\[0\] reset1 clkin 2.766 ns register " "Info: th for register \"counter:u2\|q_temp\[0\]\" (data pin = \"reset1\", clock pin = \"clkin\") is 2.766 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 9.040 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clkin 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clkin'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns division:u1\|clktmp 2 REG LC_X11_Y4_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; REG Node = 'division:u1\|clktmp'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clkin division:u1|clktmp } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.927 ns) + CELL(0.918 ns) 9.040 ns counter:u2\|q_temp\[0\] 3 REG LC_X9_Y7_N0 12 " "Info: 3: + IC(3.927 ns) + CELL(0.918 ns) = 9.040 ns; Loc. = LC_X9_Y7_N0; Fanout = 12; REG Node = 'counter:u2\|q_temp\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.845 ns" { division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.33 % ) " "Info: Total cell delay = 3.375 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 62.67 % ) " "Info: Total interconnect delay = 5.665 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.495 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset1 1 PIN PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 2; PIN Node = 'reset1'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset1 } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.741 ns) + CELL(0.591 ns) 6.495 ns counter:u2\|q_temp\[0\] 2 REG LC_X9_Y7_N0 12 " "Info: 2: + IC(4.741 ns) + CELL(0.591 ns) = 6.495 ns; Loc. = LC_X9_Y7_N0; Fanout = 12; REG Node = 'counter:u2\|q_temp\[0\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { reset1 counter:u2|q_temp[0] } "NODE_NAME" } } { "shuma.vhd" "" { Text "C:/Users/Administrator/Desktop/3/shuma/shuma.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 27.01 % ) " "Info: Total cell delay = 1.754 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.741 ns ( 72.99 % ) " "Info: Total interconnect delay = 4.741 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { reset1 counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { reset1 {} reset1~combout {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 4.741ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { clkin division:u1|clktmp counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { clkin {} clkin~combout {} division:u1|clktmp {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 1.738ns 3.927ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.495 ns" { reset1 counter:u2|q_temp[0] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.495 ns" { reset1 {} reset1~combout {} counter:u2|q_temp[0] {} } { 0.000ns 0.000ns 4.741ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 09:38:43 2018 " "Info: Processing ended: Sat Jun 09 09:38:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
