//! Covers src/chip/core/cpu/conformance/base/add_sub_wide_vectors.zig: each
//! vector runs through the `add_sub_wide` group on a bare core holding N
//! and C.
const std = @import("std");
const ra8 = @import("ra8");
const vector = ra8.core.conformance_vector;
const vectors = ra8.core.conformance_base.add_sub_wide_vectors;
const cpu_ns = ra8.core.cpu;
const nzcv: u32 = 0xF000_0000;

fn run(in: vectors.In) vectors.Out {
    const xpsr = cpu_ns.regs.xpsr_bits.thumb | vectors.flags;
    var cpu: cpu_ns.cpu.Cpu = .{ .bus = undefined, .regs = .{ .xpsr = xpsr } };
    const rd: u4 = @intCast((in.hw2 >> 8) & 0xF);
    const rn: u4 = @intCast(in.hw1 & 0xF);
    if (rn == 13) cpu.regs.setSp(in.n) else if (rn != 15) cpu.regs.set(rn, in.n);
    const instr: cpu_ns.instr.Instr = .{ .address = in.address, .hw1 = in.hw1, .hw2 = in.hw2, .size = @intCast(in.size) };
    const exec = cpu_ns.ops.add_sub_wide.group.decode(instr) orelse return .{ .claimed = false, .flags = 0 };
    exec(&cpu, instr) catch return .{ .claimed = false, .rd = 1, .flags = 0 };
    const value = if (rd == 13) cpu.regs.sp() else cpu.regs.get(rd);
    return .{ .rd = value, .flags = cpu.regs.xpsr & nzcv };
}

test "add_sub_wide matches the Arm ARM" {
    try vector.expectAll(vectors.In, vectors.Out, run, &vectors.all);
}

test "every vector is counted in covered and names the group" {
    try std.testing.expectEqual(vectors.all.len, vectors.covered.len);
    for (vectors.covered) |name| try std.testing.expectEqualStrings("add_sub_wide", name);
}
