

================================================================
== Vivado HLS Report for 'lms'
================================================================
* Date:           Fri Feb 28 16:01:50 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lms_classes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  975|  975|  975|  975|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  550|  550|        11|          -|          -|    50|    no    |
        |- Loop 2  |  400|  400|         8|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
	13  / (tmp_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / (!exitcond_i)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	36  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !8"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %y) nounwind, !map !14"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %mu) nounwind, !map !18"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !22"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @lms_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mu_read = call float @_ssdm_op_Read.ap_auto.float(float %mu) nounwind" [lms_classes/lms.cpp:5]   --->   Operation 49 'read' 'mu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%y_read = call float @_ssdm_op_Read.ap_auto.float(float %y) nounwind" [lms_classes/lms.cpp:5]   --->   Operation 50 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [lms_classes/lms.cpp:5]   --->   Operation 51 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %1" [lms_classes/lms_class.h:18->lms_classes/lms.cpp:8]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%lms_yhat_load_i = phi float [ 0.000000e+00, %0 ], [ %tmp_5_i, %2 ]" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 53 'phi' 'lms_yhat_load_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ -14, %0 ], [ %i, %2 ]"   --->   Operation 54 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.42ns)   --->   "%tmp_i = icmp eq i6 %i_i, 0" [lms_classes/lms_class.h:18->lms_classes/lms.cpp:8]   --->   Operation 55 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %3, label %2" [lms_classes/lms_class.h:18->lms_classes/lms.cpp:8]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%i = add i6 %i_i, -1" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 58 'add' 'i' <Predicate = (!tmp_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i6 %i to i64" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 59 'zext' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lms_sr_addr = getelementptr [50 x float]* @lms_sr, i64 0, i64 %tmp_2_i" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 60 'getelementptr' 'lms_sr_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%lms_sr_load = load float* %lms_sr_addr, align 4" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 61 'load' 'lms_sr_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i6 %i_i to i64" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 62 'zext' 'tmp_3_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lms_w_addr = getelementptr [50 x float]* @lms_w, i64 0, i64 %tmp_3_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 63 'getelementptr' 'lms_w_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%lms_w_load = load float* %lms_w_addr, align 4" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 64 'load' 'lms_w_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%lms_w_load_1 = load float* getelementptr inbounds ([50 x float]* @lms_w, i64 0, i64 0), align 16" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 65 'load' 'lms_w_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%lms_sr_load = load float* %lms_sr_addr, align 4" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 66 'load' 'lms_sr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lms_sr_addr_1 = getelementptr [50 x float]* @lms_sr, i64 0, i64 %tmp_3_i" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 67 'getelementptr' 'lms_sr_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store float %lms_sr_load, float* %lms_sr_addr_1, align 4" [lms_classes/lms_class.h:20->lms_classes/lms.cpp:8]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%lms_w_load = load float* %lms_w_addr, align 4" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 69 'load' 'lms_w_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 70 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %lms_sr_load, %lms_w_load" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 70 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 71 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %lms_sr_load, %lms_w_load" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 71 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 72 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %lms_sr_load, %lms_w_load" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 72 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 73 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %lms_sr_load, %lms_w_load" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 73 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 74 [5/5] (7.25ns)   --->   "%tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 74 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 75 [4/5] (7.25ns)   --->   "%tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 75 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 76 [3/5] (7.25ns)   --->   "%tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 76 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 77 [2/5] (7.25ns)   --->   "%tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 77 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 78 [1/5] (7.25ns)   --->   "%tmp_5_i = fadd float %lms_yhat_load_i, %tmp_4_i" [lms_classes/lms_class.h:21->lms_classes/lms.cpp:8]   --->   Operation 78 'fadd' 'tmp_5_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [lms_classes/lms_class.h:18->lms_classes/lms.cpp:8]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 3.25>
ST_13 : Operation 80 [1/2] (3.25ns)   --->   "%lms_w_load_1 = load float* getelementptr inbounds ([50 x float]* @lms_w, i64 0, i64 0), align 16" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 80 'load' 'lms_w_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 3> <Delay = 5.70>
ST_14 : Operation 81 [4/4] (5.70ns)   --->   "%tmp_6_i = fmul float %lms_w_load_1, %x_read" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 81 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 5.70>
ST_15 : Operation 82 [3/4] (5.70ns)   --->   "%tmp_6_i = fmul float %lms_w_load_1, %x_read" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 82 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 5.70>
ST_16 : Operation 83 [2/4] (5.70ns)   --->   "%tmp_6_i = fmul float %lms_w_load_1, %x_read" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 83 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 5.70>
ST_17 : Operation 84 [1/4] (5.70ns)   --->   "%tmp_6_i = fmul float %lms_w_load_1, %x_read" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 84 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 7.25>
ST_18 : Operation 85 [5/5] (7.25ns)   --->   "%tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 85 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 7.25>
ST_19 : Operation 86 [4/5] (7.25ns)   --->   "%tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 86 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 7.25>
ST_20 : Operation 87 [3/5] (7.25ns)   --->   "%tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 87 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 7.25>
ST_21 : Operation 88 [2/5] (7.25ns)   --->   "%tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 88 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.25>
ST_22 : Operation 89 [1/5] (7.25ns)   --->   "%tmp_7_i = fadd float %lms_yhat_load_i, %tmp_6_i" [lms_classes/lms_class.h:24->lms_classes/lms.cpp:8]   --->   Operation 89 'fadd' 'tmp_7_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.25>
ST_23 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_8_i = fsub float %y_read, %tmp_7_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 90 'fsub' 'tmp_8_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 7.25>
ST_24 : Operation 91 [4/5] (7.25ns)   --->   "%tmp_8_i = fsub float %y_read, %tmp_7_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 91 'fsub' 'tmp_8_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 7.25>
ST_25 : Operation 92 [3/5] (7.25ns)   --->   "%tmp_8_i = fsub float %y_read, %tmp_7_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 92 'fsub' 'tmp_8_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 7.25>
ST_26 : Operation 93 [2/5] (7.25ns)   --->   "%tmp_8_i = fsub float %y_read, %tmp_7_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 93 'fsub' 'tmp_8_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 16> <Delay = 7.25>
ST_27 : Operation 94 [1/5] (7.25ns)   --->   "%tmp_8_i = fsub float %y_read, %tmp_7_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 94 'fsub' 'tmp_8_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 5.70>
ST_28 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_9_i = fmul float %tmp_8_i, %mu_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 95 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 5.70>
ST_29 : Operation 96 [3/4] (5.70ns)   --->   "%tmp_9_i = fmul float %tmp_8_i, %mu_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 96 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 5.70>
ST_30 : Operation 97 [2/4] (5.70ns)   --->   "%tmp_9_i = fmul float %tmp_8_i, %mu_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 97 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 5.70>
ST_31 : Operation 98 [1/4] (5.70ns)   --->   "%tmp_9_i = fmul float %tmp_8_i, %mu_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 98 'fmul' 'tmp_9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 5.70>
ST_32 : Operation 99 [1/1] (3.25ns)   --->   "store float %x_read, float* getelementptr inbounds ([50 x float]* @lms_sr, i64 0, i64 0), align 16" [lms_classes/lms_class.h:23->lms_classes/lms.cpp:8]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_32 : Operation 100 [4/4] (5.70ns)   --->   "%tmp_i_2 = fmul float %tmp_9_i, %x_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 100 'fmul' 'tmp_i_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 5.70>
ST_33 : Operation 101 [3/4] (5.70ns)   --->   "%tmp_i_2 = fmul float %tmp_9_i, %x_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 101 'fmul' 'tmp_i_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 5.70>
ST_34 : Operation 102 [2/4] (5.70ns)   --->   "%tmp_i_2 = fmul float %tmp_9_i, %x_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 102 'fmul' 'tmp_i_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 24> <Delay = 5.70>
ST_35 : Operation 103 [1/4] (5.70ns)   --->   "%tmp_i_2 = fmul float %tmp_9_i, %x_read" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 103 'fmul' 'tmp_i_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 104 [1/1] (1.76ns)   --->   "br label %4" [lms_classes/lms_class.h:27->lms_classes/lms.cpp:8]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 25> <Delay = 3.25>
ST_36 : Operation 105 [1/1] (0.00ns)   --->   "%i1_i = phi i6 [ 0, %3 ], [ %i_1, %5 ]"   --->   Operation 105 'phi' 'i1_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 106 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %i1_i, -14" [lms_classes/lms_class.h:27->lms_classes/lms.cpp:8]   --->   Operation 106 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 108 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_i, 1" [lms_classes/lms_class.h:27->lms_classes/lms.cpp:8]   --->   Operation 108 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %process.exit, label %5" [lms_classes/lms_class.h:27->lms_classes/lms.cpp:8]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i6 %i1_i to i64" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 110 'zext' 'tmp_1_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_36 : Operation 111 [1/1] (0.00ns)   --->   "%lms_w_addr_1 = getelementptr [50 x float]* @lms_w, i64 0, i64 %tmp_1_i" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 111 'getelementptr' 'lms_w_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_36 : Operation 112 [2/2] (3.25ns)   --->   "%lms_w_load_2 = load float* %lms_w_addr_1, align 4" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 112 'load' 'lms_w_load_2' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "ret float undef" [lms_classes/lms.cpp:8]   --->   Operation 113 'ret' <Predicate = (exitcond_i)> <Delay = 0.00>

State 37 <SV = 26> <Delay = 3.25>
ST_37 : Operation 114 [1/2] (3.25ns)   --->   "%lms_w_load_2 = load float* %lms_w_addr_1, align 4" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 114 'load' 'lms_w_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 38 <SV = 27> <Delay = 7.25>
ST_38 : Operation 115 [5/5] (7.25ns)   --->   "%tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 115 'fadd' 'tmp_10_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 7.25>
ST_39 : Operation 116 [4/5] (7.25ns)   --->   "%tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 116 'fadd' 'tmp_10_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 7.25>
ST_40 : Operation 117 [3/5] (7.25ns)   --->   "%tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 117 'fadd' 'tmp_10_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 30> <Delay = 7.25>
ST_41 : Operation 118 [2/5] (7.25ns)   --->   "%tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 118 'fadd' 'tmp_10_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 7.25>
ST_42 : Operation 119 [1/5] (7.25ns)   --->   "%tmp_10_i = fadd float %lms_w_load_2, %tmp_i_2" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 119 'fadd' 'tmp_10_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 32> <Delay = 3.25>
ST_43 : Operation 120 [1/1] (3.25ns)   --->   "store float %tmp_10_i, float* %lms_w_addr_1, align 4" [lms_classes/lms_class.h:29->lms_classes/lms.cpp:8]   --->   Operation 120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_43 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [lms_classes/lms_class.h:27->lms_classes/lms.cpp:8]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lms_yhat_load_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) with incoming values : ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [16]  (1.77 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) [17]  (0 ns)
	'add' operation ('i', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) [22]  (1.83 ns)
	'getelementptr' operation ('lms_sr_addr', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) [24]  (0 ns)
	'load' operation ('lms_sr_load', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) on array 'lms_sr' [25]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('lms_sr_load', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) on array 'lms_sr' [25]  (3.25 ns)
	'store' operation (lms_classes/lms_class.h:20->lms_classes/lms.cpp:8) of variable 'lms_sr_load', lms_classes/lms_class.h:20->lms_classes/lms.cpp:8 on array 'lms_sr' [28]  (3.25 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [31]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [31]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [31]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [31]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [32]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [32]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [32]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [32]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_i', lms_classes/lms_class.h:21->lms_classes/lms.cpp:8) [32]  (7.26 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('lms_w_load_1', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) on array 'lms_w' [36]  (3.25 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [37]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [37]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [37]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_6_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [37]  (5.7 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [38]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [38]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [38]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [38]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_7_i', lms_classes/lms_class.h:24->lms_classes/lms.cpp:8) [38]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [39]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [39]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [39]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [39]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_8_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [39]  (7.26 ns)

 <State 28>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [40]  (5.7 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [40]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [40]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_9_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [40]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [41]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [41]  (5.7 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [41]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [41]  (5.7 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lms_classes/lms_class.h:27->lms_classes/lms.cpp:8) [44]  (0 ns)
	'getelementptr' operation ('lms_w_addr_1', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [51]  (0 ns)
	'load' operation ('lms_w_load_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) on array 'lms_w' [52]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('lms_w_load_2', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) on array 'lms_w' [52]  (3.25 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [53]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [53]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [53]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [53]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) [53]  (7.26 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'store' operation (lms_classes/lms_class.h:29->lms_classes/lms.cpp:8) of variable 'tmp_10_i', lms_classes/lms_class.h:29->lms_classes/lms.cpp:8 on array 'lms_w' [54]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
