//////
/// don't edit! auto-generated by docc: perif.h
////////////////////////////////////////////////////////////
#ifndef perif_h
#define perif_h (){}


#include "ctypes.h"

#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif

#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}

    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)

#endif



//////
/// 
/// $INTERFACE pinMux                                   (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               %unsigned 1  gp0                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %unsigned 2  gp1                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///               %unsigned 1  gp2                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %unsigned 1  gp3                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %unsigned 2  gp4                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///               %unsigned 2  gp5                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///                                    : MODE_3                    0x3
///               %unsigned 3  gp6                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_7                    0x7
///               %unsigned 1  gp7                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %unsigned 2  gp8                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///               %unsigned 2  gp9                       0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///                                    : MODE_3                    0x3
///               %unsigned 2  gp10                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///               %unsigned 1  gp11                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                                 ###
///                                                 * reserved
///                                                 ###
///               %unsigned 2  gp12                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///                                                 ###
///                                                 * gp12=0: GPO
///                                                 * gp12=1: PWM
///                                                 * gp12=2: I2S_MCLK
///                                                 ###
///               %unsigned 1  gp13                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                                 ###
///                                                 * reserved
///                                                 ###
///               %unsigned 3  gp14                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///                                    : MODE_7                    0x7
///               %unsigned 3  gp15                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///                                    : MODE_2                    0x2
///                                    : MODE_3                    0x3
///                                    : MODE_7                    0x7
///               %unsigned 1  gp16                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %unsigned 1  gp17                      0x0
///                                    : MODE_0                    0x0
///                                    : MODE_1                    0x1
///               %%        1          # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       4B, bits:      31b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pinMux
#define h_pinMux (){}

    #define     RA_pinMux_ctrl                                 0x0000

    #define     BA_pinMux_ctrl_gp0                             0x0000
    #define     B16pinMux_ctrl_gp0                             0x0000
    #define   LSb32pinMux_ctrl_gp0                                0
    #define   LSb16pinMux_ctrl_gp0                                0
    #define       bpinMux_ctrl_gp0                             1
    #define   MSK32pinMux_ctrl_gp0                                0x00000001
    #define        pinMux_ctrl_gp0_MODE_0                                   0x0
    #define        pinMux_ctrl_gp0_MODE_1                                   0x1

    #define     BA_pinMux_ctrl_gp1                             0x0000
    #define     B16pinMux_ctrl_gp1                             0x0000
    #define   LSb32pinMux_ctrl_gp1                                1
    #define   LSb16pinMux_ctrl_gp1                                1
    #define       bpinMux_ctrl_gp1                             2
    #define   MSK32pinMux_ctrl_gp1                                0x00000006
    #define        pinMux_ctrl_gp1_MODE_0                                   0x0
    #define        pinMux_ctrl_gp1_MODE_1                                   0x1
    #define        pinMux_ctrl_gp1_MODE_2                                   0x2

    #define     BA_pinMux_ctrl_gp2                             0x0000
    #define     B16pinMux_ctrl_gp2                             0x0000
    #define   LSb32pinMux_ctrl_gp2                                3
    #define   LSb16pinMux_ctrl_gp2                                3
    #define       bpinMux_ctrl_gp2                             1
    #define   MSK32pinMux_ctrl_gp2                                0x00000008
    #define        pinMux_ctrl_gp2_MODE_0                                   0x0
    #define        pinMux_ctrl_gp2_MODE_1                                   0x1

    #define     BA_pinMux_ctrl_gp3                             0x0000
    #define     B16pinMux_ctrl_gp3                             0x0000
    #define   LSb32pinMux_ctrl_gp3                                4
    #define   LSb16pinMux_ctrl_gp3                                4
    #define       bpinMux_ctrl_gp3                             1
    #define   MSK32pinMux_ctrl_gp3                                0x00000010
    #define        pinMux_ctrl_gp3_MODE_0                                   0x0
    #define        pinMux_ctrl_gp3_MODE_1                                   0x1

    #define     BA_pinMux_ctrl_gp4                             0x0000
    #define     B16pinMux_ctrl_gp4                             0x0000
    #define   LSb32pinMux_ctrl_gp4                                5
    #define   LSb16pinMux_ctrl_gp4                                5
    #define       bpinMux_ctrl_gp4                             2
    #define   MSK32pinMux_ctrl_gp4                                0x00000060
    #define        pinMux_ctrl_gp4_MODE_0                                   0x0
    #define        pinMux_ctrl_gp4_MODE_1                                   0x1
    #define        pinMux_ctrl_gp4_MODE_2                                   0x2

    #define     BA_pinMux_ctrl_gp5                             0x0000
    #define     B16pinMux_ctrl_gp5                             0x0000
    #define   LSb32pinMux_ctrl_gp5                                7
    #define   LSb16pinMux_ctrl_gp5                                7
    #define       bpinMux_ctrl_gp5                             2
    #define   MSK32pinMux_ctrl_gp5                                0x00000180
    #define        pinMux_ctrl_gp5_MODE_0                                   0x0
    #define        pinMux_ctrl_gp5_MODE_1                                   0x1
    #define        pinMux_ctrl_gp5_MODE_2                                   0x2
    #define        pinMux_ctrl_gp5_MODE_3                                   0x3

    #define     BA_pinMux_ctrl_gp6                             0x0001
    #define     B16pinMux_ctrl_gp6                             0x0000
    #define   LSb32pinMux_ctrl_gp6                                9
    #define   LSb16pinMux_ctrl_gp6                                9
    #define       bpinMux_ctrl_gp6                             3
    #define   MSK32pinMux_ctrl_gp6                                0x00000E00
    #define        pinMux_ctrl_gp6_MODE_0                                   0x0
    #define        pinMux_ctrl_gp6_MODE_1                                   0x1
    #define        pinMux_ctrl_gp6_MODE_7                                   0x7

    #define     BA_pinMux_ctrl_gp7                             0x0001
    #define     B16pinMux_ctrl_gp7                             0x0000
    #define   LSb32pinMux_ctrl_gp7                                12
    #define   LSb16pinMux_ctrl_gp7                                12
    #define       bpinMux_ctrl_gp7                             1
    #define   MSK32pinMux_ctrl_gp7                                0x00001000
    #define        pinMux_ctrl_gp7_MODE_0                                   0x0
    #define        pinMux_ctrl_gp7_MODE_1                                   0x1

    #define     BA_pinMux_ctrl_gp8                             0x0001
    #define     B16pinMux_ctrl_gp8                             0x0000
    #define   LSb32pinMux_ctrl_gp8                                13
    #define   LSb16pinMux_ctrl_gp8                                13
    #define       bpinMux_ctrl_gp8                             2
    #define   MSK32pinMux_ctrl_gp8                                0x00006000
    #define        pinMux_ctrl_gp8_MODE_0                                   0x0
    #define        pinMux_ctrl_gp8_MODE_1                                   0x1
    #define        pinMux_ctrl_gp8_MODE_2                                   0x2

    #define     BA_pinMux_ctrl_gp9                             0x0001
    #define     B16pinMux_ctrl_gp9                             0x0000
    #define   LSb32pinMux_ctrl_gp9                                15
    #define   LSb16pinMux_ctrl_gp9                                15
    #define       bpinMux_ctrl_gp9                             2
    #define   MSK32pinMux_ctrl_gp9                                0x00018000
    #define        pinMux_ctrl_gp9_MODE_0                                   0x0
    #define        pinMux_ctrl_gp9_MODE_1                                   0x1
    #define        pinMux_ctrl_gp9_MODE_2                                   0x2
    #define        pinMux_ctrl_gp9_MODE_3                                   0x3

    #define     BA_pinMux_ctrl_gp10                            0x0002
    #define     B16pinMux_ctrl_gp10                            0x0002
    #define   LSb32pinMux_ctrl_gp10                               17
    #define   LSb16pinMux_ctrl_gp10                               1
    #define       bpinMux_ctrl_gp10                            2
    #define   MSK32pinMux_ctrl_gp10                               0x00060000
    #define        pinMux_ctrl_gp10_MODE_0                                  0x0
    #define        pinMux_ctrl_gp10_MODE_1                                  0x1
    #define        pinMux_ctrl_gp10_MODE_2                                  0x2

    #define     BA_pinMux_ctrl_gp11                            0x0002
    #define     B16pinMux_ctrl_gp11                            0x0002
    #define   LSb32pinMux_ctrl_gp11                               19
    #define   LSb16pinMux_ctrl_gp11                               3
    #define       bpinMux_ctrl_gp11                            1
    #define   MSK32pinMux_ctrl_gp11                               0x00080000
    #define        pinMux_ctrl_gp11_MODE_0                                  0x0
    #define        pinMux_ctrl_gp11_MODE_1                                  0x1

    #define     BA_pinMux_ctrl_gp12                            0x0002
    #define     B16pinMux_ctrl_gp12                            0x0002
    #define   LSb32pinMux_ctrl_gp12                               20
    #define   LSb16pinMux_ctrl_gp12                               4
    #define       bpinMux_ctrl_gp12                            2
    #define   MSK32pinMux_ctrl_gp12                               0x00300000
    #define        pinMux_ctrl_gp12_MODE_0                                  0x0
    #define        pinMux_ctrl_gp12_MODE_1                                  0x1
    #define        pinMux_ctrl_gp12_MODE_2                                  0x2

    #define     BA_pinMux_ctrl_gp13                            0x0002
    #define     B16pinMux_ctrl_gp13                            0x0002
    #define   LSb32pinMux_ctrl_gp13                               22
    #define   LSb16pinMux_ctrl_gp13                               6
    #define       bpinMux_ctrl_gp13                            1
    #define   MSK32pinMux_ctrl_gp13                               0x00400000
    #define        pinMux_ctrl_gp13_MODE_0                                  0x0
    #define        pinMux_ctrl_gp13_MODE_1                                  0x1

    #define     BA_pinMux_ctrl_gp14                            0x0002
    #define     B16pinMux_ctrl_gp14                            0x0002
    #define   LSb32pinMux_ctrl_gp14                               23
    #define   LSb16pinMux_ctrl_gp14                               7
    #define       bpinMux_ctrl_gp14                            3
    #define   MSK32pinMux_ctrl_gp14                               0x03800000
    #define        pinMux_ctrl_gp14_MODE_0                                  0x0
    #define        pinMux_ctrl_gp14_MODE_1                                  0x1
    #define        pinMux_ctrl_gp14_MODE_2                                  0x2
    #define        pinMux_ctrl_gp14_MODE_7                                  0x7

    #define     BA_pinMux_ctrl_gp15                            0x0003
    #define     B16pinMux_ctrl_gp15                            0x0002
    #define   LSb32pinMux_ctrl_gp15                               26
    #define   LSb16pinMux_ctrl_gp15                               10
    #define       bpinMux_ctrl_gp15                            3
    #define   MSK32pinMux_ctrl_gp15                               0x1C000000
    #define        pinMux_ctrl_gp15_MODE_0                                  0x0
    #define        pinMux_ctrl_gp15_MODE_1                                  0x1
    #define        pinMux_ctrl_gp15_MODE_2                                  0x2
    #define        pinMux_ctrl_gp15_MODE_3                                  0x3
    #define        pinMux_ctrl_gp15_MODE_7                                  0x7

    #define     BA_pinMux_ctrl_gp16                            0x0003
    #define     B16pinMux_ctrl_gp16                            0x0002
    #define   LSb32pinMux_ctrl_gp16                               29
    #define   LSb16pinMux_ctrl_gp16                               13
    #define       bpinMux_ctrl_gp16                            1
    #define   MSK32pinMux_ctrl_gp16                               0x20000000
    #define        pinMux_ctrl_gp16_MODE_0                                  0x0
    #define        pinMux_ctrl_gp16_MODE_1                                  0x1

    #define     BA_pinMux_ctrl_gp17                            0x0003
    #define     B16pinMux_ctrl_gp17                            0x0002
    #define   LSb32pinMux_ctrl_gp17                               30
    #define   LSb16pinMux_ctrl_gp17                               14
    #define       bpinMux_ctrl_gp17                            1
    #define   MSK32pinMux_ctrl_gp17                               0x40000000
    #define        pinMux_ctrl_gp17_MODE_0                                  0x0
    #define        pinMux_ctrl_gp17_MODE_1                                  0x1
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pinMux {
    ///////////////////////////////////////////////////////////
    #define   GET32pinMux_ctrl_gp0(r32)                        _BFGET_(r32, 0, 0)
    #define   SET32pinMux_ctrl_gp0(r32,v)                      _BFSET_(r32, 0, 0,v)
    #define   GET16pinMux_ctrl_gp0(r16)                        _BFGET_(r16, 0, 0)
    #define   SET16pinMux_ctrl_gp0(r16,v)                      _BFSET_(r16, 0, 0,v)

    #define   GET32pinMux_ctrl_gp1(r32)                        _BFGET_(r32, 2, 1)
    #define   SET32pinMux_ctrl_gp1(r32,v)                      _BFSET_(r32, 2, 1,v)
    #define   GET16pinMux_ctrl_gp1(r16)                        _BFGET_(r16, 2, 1)
    #define   SET16pinMux_ctrl_gp1(r16,v)                      _BFSET_(r16, 2, 1,v)

    #define   GET32pinMux_ctrl_gp2(r32)                        _BFGET_(r32, 3, 3)
    #define   SET32pinMux_ctrl_gp2(r32,v)                      _BFSET_(r32, 3, 3,v)
    #define   GET16pinMux_ctrl_gp2(r16)                        _BFGET_(r16, 3, 3)
    #define   SET16pinMux_ctrl_gp2(r16,v)                      _BFSET_(r16, 3, 3,v)

    #define   GET32pinMux_ctrl_gp3(r32)                        _BFGET_(r32, 4, 4)
    #define   SET32pinMux_ctrl_gp3(r32,v)                      _BFSET_(r32, 4, 4,v)
    #define   GET16pinMux_ctrl_gp3(r16)                        _BFGET_(r16, 4, 4)
    #define   SET16pinMux_ctrl_gp3(r16,v)                      _BFSET_(r16, 4, 4,v)

    #define   GET32pinMux_ctrl_gp4(r32)                        _BFGET_(r32, 6, 5)
    #define   SET32pinMux_ctrl_gp4(r32,v)                      _BFSET_(r32, 6, 5,v)
    #define   GET16pinMux_ctrl_gp4(r16)                        _BFGET_(r16, 6, 5)
    #define   SET16pinMux_ctrl_gp4(r16,v)                      _BFSET_(r16, 6, 5,v)

    #define   GET32pinMux_ctrl_gp5(r32)                        _BFGET_(r32, 8, 7)
    #define   SET32pinMux_ctrl_gp5(r32,v)                      _BFSET_(r32, 8, 7,v)
    #define   GET16pinMux_ctrl_gp5(r16)                        _BFGET_(r16, 8, 7)
    #define   SET16pinMux_ctrl_gp5(r16,v)                      _BFSET_(r16, 8, 7,v)

    #define   GET32pinMux_ctrl_gp6(r32)                        _BFGET_(r32,11, 9)
    #define   SET32pinMux_ctrl_gp6(r32,v)                      _BFSET_(r32,11, 9,v)
    #define   GET16pinMux_ctrl_gp6(r16)                        _BFGET_(r16,11, 9)
    #define   SET16pinMux_ctrl_gp6(r16,v)                      _BFSET_(r16,11, 9,v)

    #define   GET32pinMux_ctrl_gp7(r32)                        _BFGET_(r32,12,12)
    #define   SET32pinMux_ctrl_gp7(r32,v)                      _BFSET_(r32,12,12,v)
    #define   GET16pinMux_ctrl_gp7(r16)                        _BFGET_(r16,12,12)
    #define   SET16pinMux_ctrl_gp7(r16,v)                      _BFSET_(r16,12,12,v)

    #define   GET32pinMux_ctrl_gp8(r32)                        _BFGET_(r32,14,13)
    #define   SET32pinMux_ctrl_gp8(r32,v)                      _BFSET_(r32,14,13,v)
    #define   GET16pinMux_ctrl_gp8(r16)                        _BFGET_(r16,14,13)
    #define   SET16pinMux_ctrl_gp8(r16,v)                      _BFSET_(r16,14,13,v)

    #define   GET32pinMux_ctrl_gp9(r32)                        _BFGET_(r32,16,15)
    #define   SET32pinMux_ctrl_gp9(r32,v)                      _BFSET_(r32,16,15,v)

    #define   GET32pinMux_ctrl_gp10(r32)                       _BFGET_(r32,18,17)
    #define   SET32pinMux_ctrl_gp10(r32,v)                     _BFSET_(r32,18,17,v)
    #define   GET16pinMux_ctrl_gp10(r16)                       _BFGET_(r16, 2, 1)
    #define   SET16pinMux_ctrl_gp10(r16,v)                     _BFSET_(r16, 2, 1,v)

    #define   GET32pinMux_ctrl_gp11(r32)                       _BFGET_(r32,19,19)
    #define   SET32pinMux_ctrl_gp11(r32,v)                     _BFSET_(r32,19,19,v)
    #define   GET16pinMux_ctrl_gp11(r16)                       _BFGET_(r16, 3, 3)
    #define   SET16pinMux_ctrl_gp11(r16,v)                     _BFSET_(r16, 3, 3,v)

    #define   GET32pinMux_ctrl_gp12(r32)                       _BFGET_(r32,21,20)
    #define   SET32pinMux_ctrl_gp12(r32,v)                     _BFSET_(r32,21,20,v)
    #define   GET16pinMux_ctrl_gp12(r16)                       _BFGET_(r16, 5, 4)
    #define   SET16pinMux_ctrl_gp12(r16,v)                     _BFSET_(r16, 5, 4,v)

    #define   GET32pinMux_ctrl_gp13(r32)                       _BFGET_(r32,22,22)
    #define   SET32pinMux_ctrl_gp13(r32,v)                     _BFSET_(r32,22,22,v)
    #define   GET16pinMux_ctrl_gp13(r16)                       _BFGET_(r16, 6, 6)
    #define   SET16pinMux_ctrl_gp13(r16,v)                     _BFSET_(r16, 6, 6,v)

    #define   GET32pinMux_ctrl_gp14(r32)                       _BFGET_(r32,25,23)
    #define   SET32pinMux_ctrl_gp14(r32,v)                     _BFSET_(r32,25,23,v)
    #define   GET16pinMux_ctrl_gp14(r16)                       _BFGET_(r16, 9, 7)
    #define   SET16pinMux_ctrl_gp14(r16,v)                     _BFSET_(r16, 9, 7,v)

    #define   GET32pinMux_ctrl_gp15(r32)                       _BFGET_(r32,28,26)
    #define   SET32pinMux_ctrl_gp15(r32,v)                     _BFSET_(r32,28,26,v)
    #define   GET16pinMux_ctrl_gp15(r16)                       _BFGET_(r16,12,10)
    #define   SET16pinMux_ctrl_gp15(r16,v)                     _BFSET_(r16,12,10,v)

    #define   GET32pinMux_ctrl_gp16(r32)                       _BFGET_(r32,29,29)
    #define   SET32pinMux_ctrl_gp16(r32,v)                     _BFSET_(r32,29,29,v)
    #define   GET16pinMux_ctrl_gp16(r16)                       _BFGET_(r16,13,13)
    #define   SET16pinMux_ctrl_gp16(r16,v)                     _BFSET_(r16,13,13,v)

    #define   GET32pinMux_ctrl_gp17(r32)                       _BFGET_(r32,30,30)
    #define   SET32pinMux_ctrl_gp17(r32,v)                     _BFSET_(r32,30,30,v)
    #define   GET16pinMux_ctrl_gp17(r16)                       _BFGET_(r16,14,14)
    #define   SET16pinMux_ctrl_gp17(r16,v)                     _BFSET_(r16,14,14,v)

    #define     w32pinMux_ctrl                                 {\
            UNSG32 uctrl_gp0                                   :  1;\
            UNSG32 uctrl_gp1                                   :  2;\
            UNSG32 uctrl_gp2                                   :  1;\
            UNSG32 uctrl_gp3                                   :  1;\
            UNSG32 uctrl_gp4                                   :  2;\
            UNSG32 uctrl_gp5                                   :  2;\
            UNSG32 uctrl_gp6                                   :  3;\
            UNSG32 uctrl_gp7                                   :  1;\
            UNSG32 uctrl_gp8                                   :  2;\
            UNSG32 uctrl_gp9                                   :  2;\
            UNSG32 uctrl_gp10                                  :  2;\
            UNSG32 uctrl_gp11                                  :  1;\
            UNSG32 uctrl_gp12                                  :  2;\
            UNSG32 uctrl_gp13                                  :  1;\
            UNSG32 uctrl_gp14                                  :  3;\
            UNSG32 uctrl_gp15                                  :  3;\
            UNSG32 uctrl_gp16                                  :  1;\
            UNSG32 uctrl_gp17                                  :  1;\
            UNSG32 RSVDx0_b31                                  :  1;\
          }
    union { UNSG32 u32pinMux_ctrl;
            struct w32pinMux_ctrl;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pinMux;

    typedef union  T32pinMux_ctrl
          { UNSG32 u32;
            struct w32pinMux_ctrl;
                 } T32pinMux_ctrl;
    ///////////////////////////////////////////////////////////

    typedef union  TpinMux_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pinMux_ctrl;
                   };
                 } TpinMux_ctrl;

    ///////////////////////////////////////////////////////////
     SIGN32 pinMux_drvrd(SIE_pinMux *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pinMux_drvwr(SIE_pinMux *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pinMux_reset(SIE_pinMux *p);
     SIGN32 pinMux_cmp  (SIE_pinMux *p, SIE_pinMux *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pinMux_check(p,pie,pfx,hLOG) pinMux_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pinMux_print(p,    pfx,hLOG) pinMux_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pinMux
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE padRing                                  (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               %unsigned 1  REG_PDB_CORE              0x1
///                                    : NORMAL                    0x1
///                                    : PWRDN                     0x0
///                                                 ###
///                                                 * When REG_PDB_CORE is logic '1', the regulator works in normal mode and consumes ~60uA current at typical 25degC. When REG_PDB_CORE is logic '0', the regulator works in power-down mode and consumes ~6uA current at typical 25degC.
///                                                 ###
///               %unsigned 1  REF_INT_EN                0x1
///                                    : NORMAL                    0x1
///                                    : REF_DOWN                  0x0
///                                                 ###
///                                                 * When REF_INT_EN='1', REF/REF_FT is generated internally. When REF_INT_EN='0', the internal REF circuit is powered down and the REF signal is brought down to 0.
///                                                 ###
///               %unsigned 1  V18EN_CORE                0x0
///               %unsigned 1  V25EN_CORE                0x0
///                                    ###
///                                    * V18EN_CORE and V25EN_CORE are settings for different IO supply level
///                                    * V18EN_CORE=0,V25EN_CORE=0 : 3.3V
///                                    * V18EN_CORE=0,V25EN_CORE=1 : 2.5V
///                                    * V18EN_CORE=1,V25EN_CORE=X : 1.5V, 1.5V or 1.8V
///                                    ###
///               %unsigned 4  ZP                        0x0
///                                    ###
///                                    * ZP[3:0] is used to program PMOS output driver strength for PADXDC_HSIOB. ZP[3:0]='1111' is the strongest setting.
///                                    ###
///               %unsigned 4  ZN                        0x0
///                                    ###
///                                    * ZN[3:0] is used to program NMOS output driver strength for PADXDC_HSIOB. ZN[3:0]='1111' is the strongest setting.
///                                    ###
///               %unsigned 1  CAL_P_EN                  0x0
///                                    ###
///                                    * CAL_P_EN is active high core signal. Needs to be asserted high to start the PMOS driver calibration
///                                    ###
///               %unsigned 1  CAL_N_EN                  0x0
///                                    ###
///                                    * CAL_N_EN is active high core signal. Needs to be asserted high to start the NMOS driver calibration. PMOS driver has to be calibrated first, and ZP_AFT_CAL[3:0] need to be set to the calibrated PMOS settings before CAL_N_EN is asserted high
///                                    ###
///               %unsigned 1  ODR_EN                    0x1
///                                    ###
///                                    * When off-chip resistor is used, please set ODR_EN=0. When internal resistor is used for calibration, please set ODR_EN=1 and choose a proper ODR[2:0] setting to achieve desired driver strength.
///                                    ###
///               %unsigned 3  ODR                       0x0
///                                    ###
///                                    * ODR[2:0] is used to adjust the internal reference resistor value for calibration without external resistor. ODR_EN need to be set to '1' to enable internal resistor.
///                                    ###
///               %unsigned 4  ZP_AFT_CAL                0x0
///                                    ###
///                                    * ZP_AFT_CAL[3:0] are active high signals at the core signal level. They should be fed in by the registers that stores the settings after the PMOS driver calibration
///                                    ###
///               %%        10         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 1  CAL_P_INC                 
///                                    ###
///                                    * CAL_P_INC is the output of the comparator. When the pad voltage is lower than the internal reference voltage, CAL_P_INC is high (i.e. the output impedance of PMOS is higher than the desired impedance).
///                                    * In a calibration loop, CAL_P_INC high can be interpreted as a signal to increment ZP[3:0].
///                                    ###
///               %unsigned 1  CAL_N_INC                 
///                                    ###
///                                    * CAL_N_INC is the output of the comparator. When the pad voltage is higher than the internal reference voltage, CAL_N_INC is high (i.e. the output impedance of NMOS is higher than the desired impedance). In a calibration loop, CAL_N_INC high can be interpreted as a signal to increment ZN[3:0].
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:      24b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_padRing
#define h_padRing (){}

    #define     RA_padRing_ctrl                                0x0000

    #define     BA_padRing_ctrl_REG_PDB_CORE                   0x0000
    #define     B16padRing_ctrl_REG_PDB_CORE                   0x0000
    #define   LSb32padRing_ctrl_REG_PDB_CORE                      0
    #define   LSb16padRing_ctrl_REG_PDB_CORE                      0
    #define       bpadRing_ctrl_REG_PDB_CORE                   1
    #define   MSK32padRing_ctrl_REG_PDB_CORE                      0x00000001
    #define        padRing_ctrl_REG_PDB_CORE_NORMAL                         0x1
    #define        padRing_ctrl_REG_PDB_CORE_PWRDN                          0x0

    #define     BA_padRing_ctrl_REF_INT_EN                     0x0000
    #define     B16padRing_ctrl_REF_INT_EN                     0x0000
    #define   LSb32padRing_ctrl_REF_INT_EN                        1
    #define   LSb16padRing_ctrl_REF_INT_EN                        1
    #define       bpadRing_ctrl_REF_INT_EN                     1
    #define   MSK32padRing_ctrl_REF_INT_EN                        0x00000002
    #define        padRing_ctrl_REF_INT_EN_NORMAL                           0x1
    #define        padRing_ctrl_REF_INT_EN_REF_DOWN                         0x0

    #define     BA_padRing_ctrl_V18EN_CORE                     0x0000
    #define     B16padRing_ctrl_V18EN_CORE                     0x0000
    #define   LSb32padRing_ctrl_V18EN_CORE                        2
    #define   LSb16padRing_ctrl_V18EN_CORE                        2
    #define       bpadRing_ctrl_V18EN_CORE                     1
    #define   MSK32padRing_ctrl_V18EN_CORE                        0x00000004

    #define     BA_padRing_ctrl_V25EN_CORE                     0x0000
    #define     B16padRing_ctrl_V25EN_CORE                     0x0000
    #define   LSb32padRing_ctrl_V25EN_CORE                        3
    #define   LSb16padRing_ctrl_V25EN_CORE                        3
    #define       bpadRing_ctrl_V25EN_CORE                     1
    #define   MSK32padRing_ctrl_V25EN_CORE                        0x00000008

    #define     BA_padRing_ctrl_ZP                             0x0000
    #define     B16padRing_ctrl_ZP                             0x0000
    #define   LSb32padRing_ctrl_ZP                                4
    #define   LSb16padRing_ctrl_ZP                                4
    #define       bpadRing_ctrl_ZP                             4
    #define   MSK32padRing_ctrl_ZP                                0x000000F0

    #define     BA_padRing_ctrl_ZN                             0x0001
    #define     B16padRing_ctrl_ZN                             0x0000
    #define   LSb32padRing_ctrl_ZN                                8
    #define   LSb16padRing_ctrl_ZN                                8
    #define       bpadRing_ctrl_ZN                             4
    #define   MSK32padRing_ctrl_ZN                                0x00000F00

    #define     BA_padRing_ctrl_CAL_P_EN                       0x0001
    #define     B16padRing_ctrl_CAL_P_EN                       0x0000
    #define   LSb32padRing_ctrl_CAL_P_EN                          12
    #define   LSb16padRing_ctrl_CAL_P_EN                          12
    #define       bpadRing_ctrl_CAL_P_EN                       1
    #define   MSK32padRing_ctrl_CAL_P_EN                          0x00001000

    #define     BA_padRing_ctrl_CAL_N_EN                       0x0001
    #define     B16padRing_ctrl_CAL_N_EN                       0x0000
    #define   LSb32padRing_ctrl_CAL_N_EN                          13
    #define   LSb16padRing_ctrl_CAL_N_EN                          13
    #define       bpadRing_ctrl_CAL_N_EN                       1
    #define   MSK32padRing_ctrl_CAL_N_EN                          0x00002000

    #define     BA_padRing_ctrl_ODR_EN                         0x0001
    #define     B16padRing_ctrl_ODR_EN                         0x0000
    #define   LSb32padRing_ctrl_ODR_EN                            14
    #define   LSb16padRing_ctrl_ODR_EN                            14
    #define       bpadRing_ctrl_ODR_EN                         1
    #define   MSK32padRing_ctrl_ODR_EN                            0x00004000

    #define     BA_padRing_ctrl_ODR                            0x0001
    #define     B16padRing_ctrl_ODR                            0x0000
    #define   LSb32padRing_ctrl_ODR                               15
    #define   LSb16padRing_ctrl_ODR                               15
    #define       bpadRing_ctrl_ODR                            3
    #define   MSK32padRing_ctrl_ODR                               0x00038000

    #define     BA_padRing_ctrl_ZP_AFT_CAL                     0x0002
    #define     B16padRing_ctrl_ZP_AFT_CAL                     0x0002
    #define   LSb32padRing_ctrl_ZP_AFT_CAL                        18
    #define   LSb16padRing_ctrl_ZP_AFT_CAL                        2
    #define       bpadRing_ctrl_ZP_AFT_CAL                     4
    #define   MSK32padRing_ctrl_ZP_AFT_CAL                        0x003C0000
    ///////////////////////////////////////////////////////////
    #define     RA_padRing_status                              0x0004

    #define     BA_padRing_status_CAL_P_INC                    0x0004
    #define     B16padRing_status_CAL_P_INC                    0x0004
    #define   LSb32padRing_status_CAL_P_INC                       0
    #define   LSb16padRing_status_CAL_P_INC                       0
    #define       bpadRing_status_CAL_P_INC                    1
    #define   MSK32padRing_status_CAL_P_INC                       0x00000001

    #define     BA_padRing_status_CAL_N_INC                    0x0004
    #define     B16padRing_status_CAL_N_INC                    0x0004
    #define   LSb32padRing_status_CAL_N_INC                       1
    #define   LSb16padRing_status_CAL_N_INC                       1
    #define       bpadRing_status_CAL_N_INC                    1
    #define   MSK32padRing_status_CAL_N_INC                       0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_padRing {
    ///////////////////////////////////////////////////////////
    #define   GET32padRing_ctrl_REG_PDB_CORE(r32)              _BFGET_(r32, 0, 0)
    #define   SET32padRing_ctrl_REG_PDB_CORE(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16padRing_ctrl_REG_PDB_CORE(r16)              _BFGET_(r16, 0, 0)
    #define   SET16padRing_ctrl_REG_PDB_CORE(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32padRing_ctrl_REF_INT_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32padRing_ctrl_REF_INT_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16padRing_ctrl_REF_INT_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16padRing_ctrl_REF_INT_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define   GET32padRing_ctrl_V18EN_CORE(r32)                _BFGET_(r32, 2, 2)
    #define   SET32padRing_ctrl_V18EN_CORE(r32,v)              _BFSET_(r32, 2, 2,v)
    #define   GET16padRing_ctrl_V18EN_CORE(r16)                _BFGET_(r16, 2, 2)
    #define   SET16padRing_ctrl_V18EN_CORE(r16,v)              _BFSET_(r16, 2, 2,v)

    #define   GET32padRing_ctrl_V25EN_CORE(r32)                _BFGET_(r32, 3, 3)
    #define   SET32padRing_ctrl_V25EN_CORE(r32,v)              _BFSET_(r32, 3, 3,v)
    #define   GET16padRing_ctrl_V25EN_CORE(r16)                _BFGET_(r16, 3, 3)
    #define   SET16padRing_ctrl_V25EN_CORE(r16,v)              _BFSET_(r16, 3, 3,v)

    #define   GET32padRing_ctrl_ZP(r32)                        _BFGET_(r32, 7, 4)
    #define   SET32padRing_ctrl_ZP(r32,v)                      _BFSET_(r32, 7, 4,v)
    #define   GET16padRing_ctrl_ZP(r16)                        _BFGET_(r16, 7, 4)
    #define   SET16padRing_ctrl_ZP(r16,v)                      _BFSET_(r16, 7, 4,v)

    #define   GET32padRing_ctrl_ZN(r32)                        _BFGET_(r32,11, 8)
    #define   SET32padRing_ctrl_ZN(r32,v)                      _BFSET_(r32,11, 8,v)
    #define   GET16padRing_ctrl_ZN(r16)                        _BFGET_(r16,11, 8)
    #define   SET16padRing_ctrl_ZN(r16,v)                      _BFSET_(r16,11, 8,v)

    #define   GET32padRing_ctrl_CAL_P_EN(r32)                  _BFGET_(r32,12,12)
    #define   SET32padRing_ctrl_CAL_P_EN(r32,v)                _BFSET_(r32,12,12,v)
    #define   GET16padRing_ctrl_CAL_P_EN(r16)                  _BFGET_(r16,12,12)
    #define   SET16padRing_ctrl_CAL_P_EN(r16,v)                _BFSET_(r16,12,12,v)

    #define   GET32padRing_ctrl_CAL_N_EN(r32)                  _BFGET_(r32,13,13)
    #define   SET32padRing_ctrl_CAL_N_EN(r32,v)                _BFSET_(r32,13,13,v)
    #define   GET16padRing_ctrl_CAL_N_EN(r16)                  _BFGET_(r16,13,13)
    #define   SET16padRing_ctrl_CAL_N_EN(r16,v)                _BFSET_(r16,13,13,v)

    #define   GET32padRing_ctrl_ODR_EN(r32)                    _BFGET_(r32,14,14)
    #define   SET32padRing_ctrl_ODR_EN(r32,v)                  _BFSET_(r32,14,14,v)
    #define   GET16padRing_ctrl_ODR_EN(r16)                    _BFGET_(r16,14,14)
    #define   SET16padRing_ctrl_ODR_EN(r16,v)                  _BFSET_(r16,14,14,v)

    #define   GET32padRing_ctrl_ODR(r32)                       _BFGET_(r32,17,15)
    #define   SET32padRing_ctrl_ODR(r32,v)                     _BFSET_(r32,17,15,v)

    #define   GET32padRing_ctrl_ZP_AFT_CAL(r32)                _BFGET_(r32,21,18)
    #define   SET32padRing_ctrl_ZP_AFT_CAL(r32,v)              _BFSET_(r32,21,18,v)
    #define   GET16padRing_ctrl_ZP_AFT_CAL(r16)                _BFGET_(r16, 5, 2)
    #define   SET16padRing_ctrl_ZP_AFT_CAL(r16,v)              _BFSET_(r16, 5, 2,v)

    #define     w32padRing_ctrl                                {\
            UNSG32 uctrl_REG_PDB_CORE                          :  1;\
            UNSG32 uctrl_REF_INT_EN                            :  1;\
            UNSG32 uctrl_V18EN_CORE                            :  1;\
            UNSG32 uctrl_V25EN_CORE                            :  1;\
            UNSG32 uctrl_ZP                                    :  4;\
            UNSG32 uctrl_ZN                                    :  4;\
            UNSG32 uctrl_CAL_P_EN                              :  1;\
            UNSG32 uctrl_CAL_N_EN                              :  1;\
            UNSG32 uctrl_ODR_EN                                :  1;\
            UNSG32 uctrl_ODR                                   :  3;\
            UNSG32 uctrl_ZP_AFT_CAL                            :  4;\
            UNSG32 RSVDx0_b22                                  : 10;\
          }
    union { UNSG32 u32padRing_ctrl;
            struct w32padRing_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32padRing_status_CAL_P_INC(r32)               _BFGET_(r32, 0, 0)
    #define   SET32padRing_status_CAL_P_INC(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16padRing_status_CAL_P_INC(r16)               _BFGET_(r16, 0, 0)
    #define   SET16padRing_status_CAL_P_INC(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32padRing_status_CAL_N_INC(r32)               _BFGET_(r32, 1, 1)
    #define   SET32padRing_status_CAL_N_INC(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16padRing_status_CAL_N_INC(r16)               _BFGET_(r16, 1, 1)
    #define   SET16padRing_status_CAL_N_INC(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32padRing_status                              {\
            UNSG32 ustatus_CAL_P_INC                           :  1;\
            UNSG32 ustatus_CAL_N_INC                           :  1;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32padRing_status;
            struct w32padRing_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_padRing;

    typedef union  T32padRing_ctrl
          { UNSG32 u32;
            struct w32padRing_ctrl;
                 } T32padRing_ctrl;
    typedef union  T32padRing_status
          { UNSG32 u32;
            struct w32padRing_status;
                 } T32padRing_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpadRing_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32padRing_ctrl;
                   };
                 } TpadRing_ctrl;
    typedef union  TpadRing_status
          { UNSG32 u32[1];
            struct {
            struct w32padRing_status;
                   };
                 } TpadRing_status;

    ///////////////////////////////////////////////////////////
     SIGN32 padRing_drvrd(SIE_padRing *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 padRing_drvwr(SIE_padRing *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void padRing_reset(SIE_padRing *p);
     SIGN32 padRing_cmp  (SIE_padRing *p, SIE_padRing *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define padRing_check(p,pie,pfx,hLOG) padRing_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define padRing_print(p,    pfx,hLOG) padRing_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: padRing
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE vtr                                      (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               %unsigned 1  SWITCH_ON                 0x0
///                                    : TRISTATE                  0x0
///                                    : ENABLE                    0x1
///                                                 ###
///                                                 * Enables or tristates VHV_OUT
///                                                 ###
///               %unsigned 2  VOLT_SEL                  0x0
///                                    ###
///                                    * if SV[1:0] = 2'b00,       VHV_OUT steps down to 1.8v
///                                    * if SV[1:0] = 2'b01,       VHV_OUT steps down to 2.0v
///                                    * if SV[1:0] = 2'b10,       VHV_OUT steps down to 2.2v
///                                    * if SV[1:0] = 2'b11,       VHV_OUT steps down to 2.3v
///                                    ###
///               %unsigned 1  PROG_SEQ_CODE             0x0
///                                    ###
///                                    * 60 bit serial code, 1011000110 1011000110 1011000110 1011000110 1011000110 1011000110,
///                                    * is required prior to programming.
///                                    * Clock cycle 0 = 1, cycle 1 = 0, cycle 2 = 1, ... cycle 9 = 0.
///                                    * Clock cycle 10 = 1, cycle 11 = 0, cycle 12 = 1, ... cycle 19 = 0.
///                                    * Clock cycle 20 = 1, cycle 21 = 0, cycle 22 = 1, ... cycle 29 = 0.
///                                    * Clock cycle 30 = 1, cycle 31 = 0, cycle 32 = 1, ... cycle 39 = 0.
///                                    * Clock cycle 40 = 1, cycle 41 = 0, cycle 42 = 1, ... cycle 49 = 0.
///                                    * Clock cycle 50 = 1, cycle 51 = 0, cycle 52 = 1, ... cycle 59 = 0.
///                                    ###
///               %unsigned 1  PROG_SEQ_CODE_CLK         0x0
///                                    ###
///                                    * Clock needed to latch in the 60bit serial code on the rising edge prior to programming.
///                                    * After latching in the last bit, this clock must not provide any additional rising edges while programming.
///                                    * It is gated by SWITCH_ON. SWITCH_ON MUST be 1 before PROG* signals are latched into VTR.
///                                    * If SWITCH_ON = 0, it will not allow PROG_SEQ_CODE to be loaded into internal flops and force MATCH to be 0.
///                                    * Min clock period = 20nS, min clock HIGH time = 2ns, min clock LOW time = 2ns
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 1  MATCH                     0x0
///                                    ###
///                                    * MATCH = 1 indicates the current values of code matches the 60bit code specified above.
///                                    ###
///               %%        31         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       6b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_vtr
#define h_vtr (){}

    #define     RA_vtr_ctrl                                    0x0000

    #define     BA_vtr_ctrl_SWITCH_ON                          0x0000
    #define     B16vtr_ctrl_SWITCH_ON                          0x0000
    #define   LSb32vtr_ctrl_SWITCH_ON                             0
    #define   LSb16vtr_ctrl_SWITCH_ON                             0
    #define       bvtr_ctrl_SWITCH_ON                          1
    #define   MSK32vtr_ctrl_SWITCH_ON                             0x00000001
    #define        vtr_ctrl_SWITCH_ON_TRISTATE                              0x0
    #define        vtr_ctrl_SWITCH_ON_ENABLE                                0x1

    #define     BA_vtr_ctrl_VOLT_SEL                           0x0000
    #define     B16vtr_ctrl_VOLT_SEL                           0x0000
    #define   LSb32vtr_ctrl_VOLT_SEL                              1
    #define   LSb16vtr_ctrl_VOLT_SEL                              1
    #define       bvtr_ctrl_VOLT_SEL                           2
    #define   MSK32vtr_ctrl_VOLT_SEL                              0x00000006

    #define     BA_vtr_ctrl_PROG_SEQ_CODE                      0x0000
    #define     B16vtr_ctrl_PROG_SEQ_CODE                      0x0000
    #define   LSb32vtr_ctrl_PROG_SEQ_CODE                         3
    #define   LSb16vtr_ctrl_PROG_SEQ_CODE                         3
    #define       bvtr_ctrl_PROG_SEQ_CODE                      1
    #define   MSK32vtr_ctrl_PROG_SEQ_CODE                         0x00000008

    #define     BA_vtr_ctrl_PROG_SEQ_CODE_CLK                  0x0000
    #define     B16vtr_ctrl_PROG_SEQ_CODE_CLK                  0x0000
    #define   LSb32vtr_ctrl_PROG_SEQ_CODE_CLK                     4
    #define   LSb16vtr_ctrl_PROG_SEQ_CODE_CLK                     4
    #define       bvtr_ctrl_PROG_SEQ_CODE_CLK                  1
    #define   MSK32vtr_ctrl_PROG_SEQ_CODE_CLK                     0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_vtr_status                                  0x0004

    #define     BA_vtr_status_MATCH                            0x0004
    #define     B16vtr_status_MATCH                            0x0004
    #define   LSb32vtr_status_MATCH                               0
    #define   LSb16vtr_status_MATCH                               0
    #define       bvtr_status_MATCH                            1
    #define   MSK32vtr_status_MATCH                               0x00000001
    ///////////////////////////////////////////////////////////

    typedef struct SIE_vtr {
    ///////////////////////////////////////////////////////////
    #define   GET32vtr_ctrl_SWITCH_ON(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32vtr_ctrl_SWITCH_ON(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16vtr_ctrl_SWITCH_ON(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16vtr_ctrl_SWITCH_ON(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32vtr_ctrl_VOLT_SEL(r32)                      _BFGET_(r32, 2, 1)
    #define   SET32vtr_ctrl_VOLT_SEL(r32,v)                    _BFSET_(r32, 2, 1,v)
    #define   GET16vtr_ctrl_VOLT_SEL(r16)                      _BFGET_(r16, 2, 1)
    #define   SET16vtr_ctrl_VOLT_SEL(r16,v)                    _BFSET_(r16, 2, 1,v)

    #define   GET32vtr_ctrl_PROG_SEQ_CODE(r32)                 _BFGET_(r32, 3, 3)
    #define   SET32vtr_ctrl_PROG_SEQ_CODE(r32,v)               _BFSET_(r32, 3, 3,v)
    #define   GET16vtr_ctrl_PROG_SEQ_CODE(r16)                 _BFGET_(r16, 3, 3)
    #define   SET16vtr_ctrl_PROG_SEQ_CODE(r16,v)               _BFSET_(r16, 3, 3,v)

    #define   GET32vtr_ctrl_PROG_SEQ_CODE_CLK(r32)             _BFGET_(r32, 4, 4)
    #define   SET32vtr_ctrl_PROG_SEQ_CODE_CLK(r32,v)           _BFSET_(r32, 4, 4,v)
    #define   GET16vtr_ctrl_PROG_SEQ_CODE_CLK(r16)             _BFGET_(r16, 4, 4)
    #define   SET16vtr_ctrl_PROG_SEQ_CODE_CLK(r16,v)           _BFSET_(r16, 4, 4,v)

    #define     w32vtr_ctrl                                    {\
            UNSG32 uctrl_SWITCH_ON                             :  1;\
            UNSG32 uctrl_VOLT_SEL                              :  2;\
            UNSG32 uctrl_PROG_SEQ_CODE                         :  1;\
            UNSG32 uctrl_PROG_SEQ_CODE_CLK                     :  1;\
            UNSG32 RSVDx0_b5                                   : 27;\
          }
    union { UNSG32 u32vtr_ctrl;
            struct w32vtr_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32vtr_status_MATCH(r32)                       _BFGET_(r32, 0, 0)
    #define   SET32vtr_status_MATCH(r32,v)                     _BFSET_(r32, 0, 0,v)
    #define   GET16vtr_status_MATCH(r16)                       _BFGET_(r16, 0, 0)
    #define   SET16vtr_status_MATCH(r16,v)                     _BFSET_(r16, 0, 0,v)

    #define     w32vtr_status                                  {\
            UNSG32 ustatus_MATCH                               :  1;\
            UNSG32 RSVDx4_b1                                   : 31;\
          }
    union { UNSG32 u32vtr_status;
            struct w32vtr_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_vtr;

    typedef union  T32vtr_ctrl
          { UNSG32 u32;
            struct w32vtr_ctrl;
                 } T32vtr_ctrl;
    typedef union  T32vtr_status
          { UNSG32 u32;
            struct w32vtr_status;
                 } T32vtr_status;
    ///////////////////////////////////////////////////////////

    typedef union  Tvtr_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32vtr_ctrl;
                   };
                 } Tvtr_ctrl;
    typedef union  Tvtr_status
          { UNSG32 u32[1];
            struct {
            struct w32vtr_status;
                   };
                 } Tvtr_status;

    ///////////////////////////////////////////////////////////
     SIGN32 vtr_drvrd(SIE_vtr *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 vtr_drvwr(SIE_vtr *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void vtr_reset(SIE_vtr *p);
     SIGN32 vtr_cmp  (SIE_vtr *p, SIE_vtr *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define vtr_check(p,pie,pfx,hLOG) vtr_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define vtr_print(p,    pfx,hLOG) vtr_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: vtr
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE anaGrp                                   (4,4)
///     ###
///     * Analog group control register.
///     * Analog Group with Crystal 1.8V generates three biasing currents IPTAT, ICC and IPP. It includes the following components and
///     * features:
///     * A crystal oscillator circuit (XTAL) with the frequency range for the crystal oscillator ranging between 15 Mhz to 60 MHZ.
///     * A singleended clock bypass at a CMOS level.
///     * A free running ring oscillator(RING) with frequency ranging between 8.47 MHz 23.5 MHZ.
///     * An ISET resistor of 6.04 KOhms ( 1% accuracy).
///     * Process: 28 nm
///     * Analog Power Supply: 1.8V, Digital Power Supply: 0.9V( +- 10%).
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl0                (P-)
///               ###
///               * Analog group control register 0
///               ###
///               %unsigned 1  PU                        0x1
///                                    ###
///                                    * Analog Group Power-Up.
///                                    * 1 : Power up
///                                    * 0 : Power down.
///                                    * Power up control for current reference. Need to set PU_XTAL = 1 if using XTAL clock.
///                                    ###
///               %unsigned 1  AVDD1815_SEL              0x1
///                                    ###
///                                    * AVDD Select.
///                                    * Selects whether AVDD is 1.8V or 1.5V
///                                    * 1: 1.8V
///                                    * 0: 1.5V
///                                    * This version only supports 1.8V. The only setting allowed is AVDD1815_SEL = 1.
///                                    ###
///               %unsigned 2  VREG_1P4V_SEL             0x1
///                                    ###
///                                    * XTAL 1.4V Select. Selects 1.4V voltage for the crystal. (XTAL_VDDR1P4V)
///                                    * 00:1.36V
///                                    * 01:1.4V
///                                    * 10:1.44V
///                                    * 11:1.48V
///                                    * Changing the voltage will change 1.4V as well as the 0.9V regulator voltages(see definition of VREG_0P9V_SEL).
///                                    ###
///               %unsigned 3  VREG_0P9V_SEL             0x3
///                                    ###
///                                    * Regulator 0.9V Select.
///                                    * Voltage(XTAL_VDDR0P9V)
///                                    * 000: XTAL_VDDR1P420 mV*28
///                                    * 001: XTAL_VDDR1P420 mV*27
///                                    * 010: XTAL_VDDR1P420 mV*26
///                                    * 011: XTAL_VDDR1P420 mV*25
///                                    * 100: XTAL_VDDR1P420 mV*24
///                                    * 101: XTAL_VDDR1P420 mV*23
///                                    * 110: XTAL_VDDR1P420 mV*22
///                                    * 111: XTAL_VDDR1P420 mV*21
///                                    * This voltage is related to the XTAL 1.4V voltage: XTAL_VDDR1P4V.
///                                    ###
///               %unsigned 2  IPP_ADJ                   0x1
///                                    ###
///                                    * IPP_ADJ Current Select.
///                                    * IPP_ADJ[1:0]       IPP Current
///                                    * 00 ........................ 197%
///                                    * 01 ........................ 100%
///                                    * 10   ....................... 103%
///                                    * 111 ....................... 107%
///                                    ###
///               %unsigned 2  ICC_ADJ                   0x1
///                                    ###
///                                    * ICC_ADJ Current Select.
///                                    * ICC_ADJ[1:0]       ICC Current
///                                    * 00 ........................ 197%
///                                    * 01 ........................ 100%
///                                    * 10......................... 103%
///                                    * 111........................ 107%
///                                    ###
///               %unsigned 1  PU_XTL                    0x1
///                                    ###
///                                    * Power up signal for XTAL_OSC circuit select.
///                                    * 1 : Power up XTAL
///                                    * 0 : Power-down XTAL
///                                    * Only power up XTAL if PU_XTL=1 Even in bypass mode, PU_XTL = 1 is required.
///                                    * Note: PU_XTL must be 1 if VDDR_G and routing channel are needed.
///                                    ###
///               %unsigned 1  GAINX2                    0x0
///                                    ###
///                                    * XTAL_OSC Gain Control Select.
///                                    * 1 : 2 x buffer size.
///                                    * 0 : 1 x buffer size.
///                                    * 1 : crystal freq = 30~60 MHz.
///                                    * 0 : crystal freq < 30 MHz
///                                    ###
///               %unsigned 1  BYPASS                    0x0
///                                    ###
///                                    * XTAL_OSC Bypass Control Signal.
///                                    * 1: the OSC circuit will be disabled; the external reference clock can drive in through the XTAL_IN Pad.
///                                    * 0: Normal operation with internal XTAL oscillator circuit.
///                                    * Note: In BYPASS mode, make sure that PU_XTL = 1.
///                                    ###
///               %unsigned 2  IXTAL                     0x1
///                                    ###
///                                    * XTAL Block Current Change.
///                                    * 00 : 100 uA
///                                    * 01 : 150 uA
///                                    * 10 : 200 uA
///                                    * 11 : 250 uA
///                                    * IXTAL[1:0] is used to change the XTAL block current. The Single-ended signal swing should be:
///                                    * VL : 0V  0.2V
///                                    * VH :1.4V-2.0V.
///                                    ###
///               %unsigned 2  CLKOUT_DIG0_DIV_SEL       0x0
///                                    ###
///                                    * CLKOUT_DIG[0] Clock Division Ratio Select.
///                                    * 00: divided by 1
///                                    * 01: divided by 2
///                                    * 10: divided by 4
///                                    * 11: divided by 8
///                                    * If CLKOUT_DIG0_DIV_SEL[1:0] = 00, FCLKOUT_DIG0 = FXTAL
///                                    ###
///               %unsigned 2  CLKOUT_DIG1_DIV_SEL       0x0
///                                    ###
///                                    * CLKOUT_DIG[0] Clock Division Ratio Select.
///                                    * 00: divided by 1
///                                    * 01: divided by 2
///                                    * 10: divided by 4
///                                    * 11: divided by 8
///                                    * If CLKOUT_DIG1_DIV_SEL[1:0] = 00, FCLKOUT_DIG1 = FXTAL
///                                    ###
///               %unsigned 2  CLKOUT_DIG2_DIV_SEL       0x0
///                                    ###
///                                    * CLKOUT_DIG[0] Clock Division Ratio Select.
///                                    * 00: divided by 1
///                                    * 01: divided by 2
///                                    * 10: divided by 4
///                                    * 11: divided by 8
///                                    * If CLKOUT_DIG2_DIV_SEL[1:0] = 00, FCLKOUT_DIG2 = FXTAL
///                                    ###
///               %unsigned 2  CLKOUT_DIG3_DIV_SEL       0x0
///                                    ###
///                                    * CLKOUT_DIG[0] Clock Division Ratio Select.
///                                    * 00: divided by 1
///                                    * 01: divided by 2
///                                    * 10: divided by 4
///                                    * 11: divided by 8
///                                    * If CLKOUT_DIG3_DIV_SEL[1:0] = 00, FCLKOUT_DIG3 = FXTAL
///                                    ###
///               %unsigned 1  PU_OSC                    0x0
///                                    ###
///                                    * Free-Running Ring Oscillator
///                                    * 1 : power up ring oscillator
///                                    * 0 : power down ring oscillator
///                                    ###
///               %unsigned 2  SPEED_OSC                 0x2
///                                    ###
///                                    * Speed Select For CLKOUT_OSC Frequency.
///                                    * 00: 8.47 MHz~9.96 MHz
///                                    * 01: 10.6 MHz~12.4 MHz
///                                    * 10: 13.7 MHz~ 16 MHz
///                                    * 11: 20.4 MHz~23.5 MHz
///                                    ###
///               %unsigned 1  ICC10U_IN_SEL             0x0
///                                    ###
///                                    * CLKOUT_OSC ICC Current Select
///                                    * 1: Use external ICC current for CLKOUT_OSC. Feed external constant 10 uA current to ICC10U_IN.
///                                    * 0: Use internal ICC current for CLKOUT_OSC.
///                                    * ICC10U_IN can be tied low.
///                                    ###
///               %unsigned 4  TEST_ANA                  0x0
///                                    ###
///                                    * For Internal Use Only.
///                                    * Analog test control bits.
///                                    * 0000: Tristate the output.
///                                    * 0001: AVDD18 = 1.8V
///                                    * 0010: AVSS = 0
///                                    * 0011: VDD_RING = 0.78V~1V
///                                    * 0100: VREF0P7V= 0.7V
///                                    * 0101: VXTAL_REF0P6V = 0.6V
///                                    * 0110: VDDR1P4V_SLAVE = 1.4V
///                                    * 0111: AVSS = 0V
///                                    * 1000: XTAL_VDDR1P4V = 1.4V
///                                    * 1001: XTAL_VDDR0P9V= 0.9V
///                                    * 1010: DVDD = 0.9V
///                                    * 1011: BG_RDY = 0.9V
///                                    * 1100: VBG1P2V_TST = 1.2V
///                                    * 1101: VREF0P96V = 0.96V
///                                    * 1110: VREF0P84V = 0.84V
///                                    * 1111: VREF0P8V = 0.8V
///                                    ###
///     @ 0x00004 ctrl1                (P-)
///               ###
///               * Analog group control register 1
///               ###
///               %unsigned 10 RESERVE_IN                0x11F
///                                    ###
///                                    * Reserve Input Register Pins. Connects to SOC register.
///                                    * RESERVE_IN[9]: REG_RING_EXTRA_I_EN.
///                                    * When:
///                                    * RESERVE_IN[7] = 1,
///                                    * RESERVE_IN[8] = X,
///                                    * choose XTAL_OUT (Schmitt trigger path).
///                                    * When:
///                                    * RESERVE_IN[7]= 0,
///                                    * RESERVE_IN[8]: 0 : Take clock from XTAL_OUT
///                                    * 1 : Take clock from XTAL_IN.
///                                    ###
///               %%        22         # Stuffing bits...
///     @ 0x00008 status               (R-)
///               ###
///               * SM Analog group status register stores the analog group status info.
///               ###
///               %unsigned 1  BG_RDY                    
///                                    ###
///                                    * Band gap Ready Indicator.
///                                    * BG_RDY goes high when band gap voltage is above 1 V. It indicates that all the bias currents (ICC, IPP, IPTAT) are ready. Some IP's, for example ADC, require such signals for analog circuit turn on and stress prevention.
///                                    ###
///               %unsigned 6  RESERVE_OUT               
///                                    ###
///                                    * Reserve Output Register pins.
///                                    ###
///               %%        25         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      12B, bits:      49b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_anaGrp
#define h_anaGrp (){}

    #define     RA_anaGrp_ctrl0                                0x0000

    #define     BA_anaGrp_ctrl0_PU                             0x0000
    #define     B16anaGrp_ctrl0_PU                             0x0000
    #define   LSb32anaGrp_ctrl0_PU                                0
    #define   LSb16anaGrp_ctrl0_PU                                0
    #define       banaGrp_ctrl0_PU                             1
    #define   MSK32anaGrp_ctrl0_PU                                0x00000001

    #define     BA_anaGrp_ctrl0_AVDD1815_SEL                   0x0000
    #define     B16anaGrp_ctrl0_AVDD1815_SEL                   0x0000
    #define   LSb32anaGrp_ctrl0_AVDD1815_SEL                      1
    #define   LSb16anaGrp_ctrl0_AVDD1815_SEL                      1
    #define       banaGrp_ctrl0_AVDD1815_SEL                   1
    #define   MSK32anaGrp_ctrl0_AVDD1815_SEL                      0x00000002

    #define     BA_anaGrp_ctrl0_VREG_1P4V_SEL                  0x0000
    #define     B16anaGrp_ctrl0_VREG_1P4V_SEL                  0x0000
    #define   LSb32anaGrp_ctrl0_VREG_1P4V_SEL                     2
    #define   LSb16anaGrp_ctrl0_VREG_1P4V_SEL                     2
    #define       banaGrp_ctrl0_VREG_1P4V_SEL                  2
    #define   MSK32anaGrp_ctrl0_VREG_1P4V_SEL                     0x0000000C

    #define     BA_anaGrp_ctrl0_VREG_0P9V_SEL                  0x0000
    #define     B16anaGrp_ctrl0_VREG_0P9V_SEL                  0x0000
    #define   LSb32anaGrp_ctrl0_VREG_0P9V_SEL                     4
    #define   LSb16anaGrp_ctrl0_VREG_0P9V_SEL                     4
    #define       banaGrp_ctrl0_VREG_0P9V_SEL                  3
    #define   MSK32anaGrp_ctrl0_VREG_0P9V_SEL                     0x00000070

    #define     BA_anaGrp_ctrl0_IPP_ADJ                        0x0000
    #define     B16anaGrp_ctrl0_IPP_ADJ                        0x0000
    #define   LSb32anaGrp_ctrl0_IPP_ADJ                           7
    #define   LSb16anaGrp_ctrl0_IPP_ADJ                           7
    #define       banaGrp_ctrl0_IPP_ADJ                        2
    #define   MSK32anaGrp_ctrl0_IPP_ADJ                           0x00000180

    #define     BA_anaGrp_ctrl0_ICC_ADJ                        0x0001
    #define     B16anaGrp_ctrl0_ICC_ADJ                        0x0000
    #define   LSb32anaGrp_ctrl0_ICC_ADJ                           9
    #define   LSb16anaGrp_ctrl0_ICC_ADJ                           9
    #define       banaGrp_ctrl0_ICC_ADJ                        2
    #define   MSK32anaGrp_ctrl0_ICC_ADJ                           0x00000600

    #define     BA_anaGrp_ctrl0_PU_XTL                         0x0001
    #define     B16anaGrp_ctrl0_PU_XTL                         0x0000
    #define   LSb32anaGrp_ctrl0_PU_XTL                            11
    #define   LSb16anaGrp_ctrl0_PU_XTL                            11
    #define       banaGrp_ctrl0_PU_XTL                         1
    #define   MSK32anaGrp_ctrl0_PU_XTL                            0x00000800

    #define     BA_anaGrp_ctrl0_GAINX2                         0x0001
    #define     B16anaGrp_ctrl0_GAINX2                         0x0000
    #define   LSb32anaGrp_ctrl0_GAINX2                            12
    #define   LSb16anaGrp_ctrl0_GAINX2                            12
    #define       banaGrp_ctrl0_GAINX2                         1
    #define   MSK32anaGrp_ctrl0_GAINX2                            0x00001000

    #define     BA_anaGrp_ctrl0_BYPASS                         0x0001
    #define     B16anaGrp_ctrl0_BYPASS                         0x0000
    #define   LSb32anaGrp_ctrl0_BYPASS                            13
    #define   LSb16anaGrp_ctrl0_BYPASS                            13
    #define       banaGrp_ctrl0_BYPASS                         1
    #define   MSK32anaGrp_ctrl0_BYPASS                            0x00002000

    #define     BA_anaGrp_ctrl0_IXTAL                          0x0001
    #define     B16anaGrp_ctrl0_IXTAL                          0x0000
    #define   LSb32anaGrp_ctrl0_IXTAL                             14
    #define   LSb16anaGrp_ctrl0_IXTAL                             14
    #define       banaGrp_ctrl0_IXTAL                          2
    #define   MSK32anaGrp_ctrl0_IXTAL                             0x0000C000

    #define     BA_anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL            0x0002
    #define     B16anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL            0x0002
    #define   LSb32anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL               16
    #define   LSb16anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL               0
    #define       banaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL            2
    #define   MSK32anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL               0x00030000

    #define     BA_anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL            0x0002
    #define     B16anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL            0x0002
    #define   LSb32anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL               18
    #define   LSb16anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL               2
    #define       banaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL            2
    #define   MSK32anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL               0x000C0000

    #define     BA_anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL            0x0002
    #define     B16anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL            0x0002
    #define   LSb32anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL               20
    #define   LSb16anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL               4
    #define       banaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL            2
    #define   MSK32anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL               0x00300000

    #define     BA_anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL            0x0002
    #define     B16anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL            0x0002
    #define   LSb32anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL               22
    #define   LSb16anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL               6
    #define       banaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL            2
    #define   MSK32anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL               0x00C00000

    #define     BA_anaGrp_ctrl0_PU_OSC                         0x0003
    #define     B16anaGrp_ctrl0_PU_OSC                         0x0002
    #define   LSb32anaGrp_ctrl0_PU_OSC                            24
    #define   LSb16anaGrp_ctrl0_PU_OSC                            8
    #define       banaGrp_ctrl0_PU_OSC                         1
    #define   MSK32anaGrp_ctrl0_PU_OSC                            0x01000000

    #define     BA_anaGrp_ctrl0_SPEED_OSC                      0x0003
    #define     B16anaGrp_ctrl0_SPEED_OSC                      0x0002
    #define   LSb32anaGrp_ctrl0_SPEED_OSC                         25
    #define   LSb16anaGrp_ctrl0_SPEED_OSC                         9
    #define       banaGrp_ctrl0_SPEED_OSC                      2
    #define   MSK32anaGrp_ctrl0_SPEED_OSC                         0x06000000

    #define     BA_anaGrp_ctrl0_ICC10U_IN_SEL                  0x0003
    #define     B16anaGrp_ctrl0_ICC10U_IN_SEL                  0x0002
    #define   LSb32anaGrp_ctrl0_ICC10U_IN_SEL                     27
    #define   LSb16anaGrp_ctrl0_ICC10U_IN_SEL                     11
    #define       banaGrp_ctrl0_ICC10U_IN_SEL                  1
    #define   MSK32anaGrp_ctrl0_ICC10U_IN_SEL                     0x08000000

    #define     BA_anaGrp_ctrl0_TEST_ANA                       0x0003
    #define     B16anaGrp_ctrl0_TEST_ANA                       0x0002
    #define   LSb32anaGrp_ctrl0_TEST_ANA                          28
    #define   LSb16anaGrp_ctrl0_TEST_ANA                          12
    #define       banaGrp_ctrl0_TEST_ANA                       4
    #define   MSK32anaGrp_ctrl0_TEST_ANA                          0xF0000000
    ///////////////////////////////////////////////////////////
    #define     RA_anaGrp_ctrl1                                0x0004

    #define     BA_anaGrp_ctrl1_RESERVE_IN                     0x0004
    #define     B16anaGrp_ctrl1_RESERVE_IN                     0x0004
    #define   LSb32anaGrp_ctrl1_RESERVE_IN                        0
    #define   LSb16anaGrp_ctrl1_RESERVE_IN                        0
    #define       banaGrp_ctrl1_RESERVE_IN                     10
    #define   MSK32anaGrp_ctrl1_RESERVE_IN                        0x000003FF
    ///////////////////////////////////////////////////////////
    #define     RA_anaGrp_status                               0x0008

    #define     BA_anaGrp_status_BG_RDY                        0x0008
    #define     B16anaGrp_status_BG_RDY                        0x0008
    #define   LSb32anaGrp_status_BG_RDY                           0
    #define   LSb16anaGrp_status_BG_RDY                           0
    #define       banaGrp_status_BG_RDY                        1
    #define   MSK32anaGrp_status_BG_RDY                           0x00000001

    #define     BA_anaGrp_status_RESERVE_OUT                   0x0008
    #define     B16anaGrp_status_RESERVE_OUT                   0x0008
    #define   LSb32anaGrp_status_RESERVE_OUT                      1
    #define   LSb16anaGrp_status_RESERVE_OUT                      1
    #define       banaGrp_status_RESERVE_OUT                   6
    #define   MSK32anaGrp_status_RESERVE_OUT                      0x0000007E
    ///////////////////////////////////////////////////////////

    typedef struct SIE_anaGrp {
    ///////////////////////////////////////////////////////////
    #define   GET32anaGrp_ctrl0_PU(r32)                        _BFGET_(r32, 0, 0)
    #define   SET32anaGrp_ctrl0_PU(r32,v)                      _BFSET_(r32, 0, 0,v)
    #define   GET16anaGrp_ctrl0_PU(r16)                        _BFGET_(r16, 0, 0)
    #define   SET16anaGrp_ctrl0_PU(r16,v)                      _BFSET_(r16, 0, 0,v)

    #define   GET32anaGrp_ctrl0_AVDD1815_SEL(r32)              _BFGET_(r32, 1, 1)
    #define   SET32anaGrp_ctrl0_AVDD1815_SEL(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16anaGrp_ctrl0_AVDD1815_SEL(r16)              _BFGET_(r16, 1, 1)
    #define   SET16anaGrp_ctrl0_AVDD1815_SEL(r16,v)            _BFSET_(r16, 1, 1,v)

    #define   GET32anaGrp_ctrl0_VREG_1P4V_SEL(r32)             _BFGET_(r32, 3, 2)
    #define   SET32anaGrp_ctrl0_VREG_1P4V_SEL(r32,v)           _BFSET_(r32, 3, 2,v)
    #define   GET16anaGrp_ctrl0_VREG_1P4V_SEL(r16)             _BFGET_(r16, 3, 2)
    #define   SET16anaGrp_ctrl0_VREG_1P4V_SEL(r16,v)           _BFSET_(r16, 3, 2,v)

    #define   GET32anaGrp_ctrl0_VREG_0P9V_SEL(r32)             _BFGET_(r32, 6, 4)
    #define   SET32anaGrp_ctrl0_VREG_0P9V_SEL(r32,v)           _BFSET_(r32, 6, 4,v)
    #define   GET16anaGrp_ctrl0_VREG_0P9V_SEL(r16)             _BFGET_(r16, 6, 4)
    #define   SET16anaGrp_ctrl0_VREG_0P9V_SEL(r16,v)           _BFSET_(r16, 6, 4,v)

    #define   GET32anaGrp_ctrl0_IPP_ADJ(r32)                   _BFGET_(r32, 8, 7)
    #define   SET32anaGrp_ctrl0_IPP_ADJ(r32,v)                 _BFSET_(r32, 8, 7,v)
    #define   GET16anaGrp_ctrl0_IPP_ADJ(r16)                   _BFGET_(r16, 8, 7)
    #define   SET16anaGrp_ctrl0_IPP_ADJ(r16,v)                 _BFSET_(r16, 8, 7,v)

    #define   GET32anaGrp_ctrl0_ICC_ADJ(r32)                   _BFGET_(r32,10, 9)
    #define   SET32anaGrp_ctrl0_ICC_ADJ(r32,v)                 _BFSET_(r32,10, 9,v)
    #define   GET16anaGrp_ctrl0_ICC_ADJ(r16)                   _BFGET_(r16,10, 9)
    #define   SET16anaGrp_ctrl0_ICC_ADJ(r16,v)                 _BFSET_(r16,10, 9,v)

    #define   GET32anaGrp_ctrl0_PU_XTL(r32)                    _BFGET_(r32,11,11)
    #define   SET32anaGrp_ctrl0_PU_XTL(r32,v)                  _BFSET_(r32,11,11,v)
    #define   GET16anaGrp_ctrl0_PU_XTL(r16)                    _BFGET_(r16,11,11)
    #define   SET16anaGrp_ctrl0_PU_XTL(r16,v)                  _BFSET_(r16,11,11,v)

    #define   GET32anaGrp_ctrl0_GAINX2(r32)                    _BFGET_(r32,12,12)
    #define   SET32anaGrp_ctrl0_GAINX2(r32,v)                  _BFSET_(r32,12,12,v)
    #define   GET16anaGrp_ctrl0_GAINX2(r16)                    _BFGET_(r16,12,12)
    #define   SET16anaGrp_ctrl0_GAINX2(r16,v)                  _BFSET_(r16,12,12,v)

    #define   GET32anaGrp_ctrl0_BYPASS(r32)                    _BFGET_(r32,13,13)
    #define   SET32anaGrp_ctrl0_BYPASS(r32,v)                  _BFSET_(r32,13,13,v)
    #define   GET16anaGrp_ctrl0_BYPASS(r16)                    _BFGET_(r16,13,13)
    #define   SET16anaGrp_ctrl0_BYPASS(r16,v)                  _BFSET_(r16,13,13,v)

    #define   GET32anaGrp_ctrl0_IXTAL(r32)                     _BFGET_(r32,15,14)
    #define   SET32anaGrp_ctrl0_IXTAL(r32,v)                   _BFSET_(r32,15,14,v)
    #define   GET16anaGrp_ctrl0_IXTAL(r16)                     _BFGET_(r16,15,14)
    #define   SET16anaGrp_ctrl0_IXTAL(r16,v)                   _BFSET_(r16,15,14,v)

    #define   GET32anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL(r32)       _BFGET_(r32,17,16)
    #define   SET32anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL(r32,v)     _BFSET_(r32,17,16,v)
    #define   GET16anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL(r16)       _BFGET_(r16, 1, 0)
    #define   SET16anaGrp_ctrl0_CLKOUT_DIG0_DIV_SEL(r16,v)     _BFSET_(r16, 1, 0,v)

    #define   GET32anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL(r32)       _BFGET_(r32,19,18)
    #define   SET32anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL(r32,v)     _BFSET_(r32,19,18,v)
    #define   GET16anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL(r16)       _BFGET_(r16, 3, 2)
    #define   SET16anaGrp_ctrl0_CLKOUT_DIG1_DIV_SEL(r16,v)     _BFSET_(r16, 3, 2,v)

    #define   GET32anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL(r32)       _BFGET_(r32,21,20)
    #define   SET32anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL(r32,v)     _BFSET_(r32,21,20,v)
    #define   GET16anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL(r16)       _BFGET_(r16, 5, 4)
    #define   SET16anaGrp_ctrl0_CLKOUT_DIG2_DIV_SEL(r16,v)     _BFSET_(r16, 5, 4,v)

    #define   GET32anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL(r32)       _BFGET_(r32,23,22)
    #define   SET32anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL(r32,v)     _BFSET_(r32,23,22,v)
    #define   GET16anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL(r16)       _BFGET_(r16, 7, 6)
    #define   SET16anaGrp_ctrl0_CLKOUT_DIG3_DIV_SEL(r16,v)     _BFSET_(r16, 7, 6,v)

    #define   GET32anaGrp_ctrl0_PU_OSC(r32)                    _BFGET_(r32,24,24)
    #define   SET32anaGrp_ctrl0_PU_OSC(r32,v)                  _BFSET_(r32,24,24,v)
    #define   GET16anaGrp_ctrl0_PU_OSC(r16)                    _BFGET_(r16, 8, 8)
    #define   SET16anaGrp_ctrl0_PU_OSC(r16,v)                  _BFSET_(r16, 8, 8,v)

    #define   GET32anaGrp_ctrl0_SPEED_OSC(r32)                 _BFGET_(r32,26,25)
    #define   SET32anaGrp_ctrl0_SPEED_OSC(r32,v)               _BFSET_(r32,26,25,v)
    #define   GET16anaGrp_ctrl0_SPEED_OSC(r16)                 _BFGET_(r16,10, 9)
    #define   SET16anaGrp_ctrl0_SPEED_OSC(r16,v)               _BFSET_(r16,10, 9,v)

    #define   GET32anaGrp_ctrl0_ICC10U_IN_SEL(r32)             _BFGET_(r32,27,27)
    #define   SET32anaGrp_ctrl0_ICC10U_IN_SEL(r32,v)           _BFSET_(r32,27,27,v)
    #define   GET16anaGrp_ctrl0_ICC10U_IN_SEL(r16)             _BFGET_(r16,11,11)
    #define   SET16anaGrp_ctrl0_ICC10U_IN_SEL(r16,v)           _BFSET_(r16,11,11,v)

    #define   GET32anaGrp_ctrl0_TEST_ANA(r32)                  _BFGET_(r32,31,28)
    #define   SET32anaGrp_ctrl0_TEST_ANA(r32,v)                _BFSET_(r32,31,28,v)
    #define   GET16anaGrp_ctrl0_TEST_ANA(r16)                  _BFGET_(r16,15,12)
    #define   SET16anaGrp_ctrl0_TEST_ANA(r16,v)                _BFSET_(r16,15,12,v)

    #define     w32anaGrp_ctrl0                                {\
            UNSG32 uctrl0_PU                                   :  1;\
            UNSG32 uctrl0_AVDD1815_SEL                         :  1;\
            UNSG32 uctrl0_VREG_1P4V_SEL                        :  2;\
            UNSG32 uctrl0_VREG_0P9V_SEL                        :  3;\
            UNSG32 uctrl0_IPP_ADJ                              :  2;\
            UNSG32 uctrl0_ICC_ADJ                              :  2;\
            UNSG32 uctrl0_PU_XTL                               :  1;\
            UNSG32 uctrl0_GAINX2                               :  1;\
            UNSG32 uctrl0_BYPASS                               :  1;\
            UNSG32 uctrl0_IXTAL                                :  2;\
            UNSG32 uctrl0_CLKOUT_DIG0_DIV_SEL                  :  2;\
            UNSG32 uctrl0_CLKOUT_DIG1_DIV_SEL                  :  2;\
            UNSG32 uctrl0_CLKOUT_DIG2_DIV_SEL                  :  2;\
            UNSG32 uctrl0_CLKOUT_DIG3_DIV_SEL                  :  2;\
            UNSG32 uctrl0_PU_OSC                               :  1;\
            UNSG32 uctrl0_SPEED_OSC                            :  2;\
            UNSG32 uctrl0_ICC10U_IN_SEL                        :  1;\
            UNSG32 uctrl0_TEST_ANA                             :  4;\
          }
    union { UNSG32 u32anaGrp_ctrl0;
            struct w32anaGrp_ctrl0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32anaGrp_ctrl1_RESERVE_IN(r32)                _BFGET_(r32, 9, 0)
    #define   SET32anaGrp_ctrl1_RESERVE_IN(r32,v)              _BFSET_(r32, 9, 0,v)
    #define   GET16anaGrp_ctrl1_RESERVE_IN(r16)                _BFGET_(r16, 9, 0)
    #define   SET16anaGrp_ctrl1_RESERVE_IN(r16,v)              _BFSET_(r16, 9, 0,v)

    #define     w32anaGrp_ctrl1                                {\
            UNSG32 uctrl1_RESERVE_IN                           : 10;\
            UNSG32 RSVDx4_b10                                  : 22;\
          }
    union { UNSG32 u32anaGrp_ctrl1;
            struct w32anaGrp_ctrl1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32anaGrp_status_BG_RDY(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32anaGrp_status_BG_RDY(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16anaGrp_status_BG_RDY(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16anaGrp_status_BG_RDY(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32anaGrp_status_RESERVE_OUT(r32)              _BFGET_(r32, 6, 1)
    #define   SET32anaGrp_status_RESERVE_OUT(r32,v)            _BFSET_(r32, 6, 1,v)
    #define   GET16anaGrp_status_RESERVE_OUT(r16)              _BFGET_(r16, 6, 1)
    #define   SET16anaGrp_status_RESERVE_OUT(r16,v)            _BFSET_(r16, 6, 1,v)

    #define     w32anaGrp_status                               {\
            UNSG32 ustatus_BG_RDY                              :  1;\
            UNSG32 ustatus_RESERVE_OUT                         :  6;\
            UNSG32 RSVDx8_b7                                   : 25;\
          }
    union { UNSG32 u32anaGrp_status;
            struct w32anaGrp_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_anaGrp;

    typedef union  T32anaGrp_ctrl0
          { UNSG32 u32;
            struct w32anaGrp_ctrl0;
                 } T32anaGrp_ctrl0;
    typedef union  T32anaGrp_ctrl1
          { UNSG32 u32;
            struct w32anaGrp_ctrl1;
                 } T32anaGrp_ctrl1;
    typedef union  T32anaGrp_status
          { UNSG32 u32;
            struct w32anaGrp_status;
                 } T32anaGrp_status;
    ///////////////////////////////////////////////////////////

    typedef union  TanaGrp_ctrl0
          { UNSG32 u32[1];
            struct {
            struct w32anaGrp_ctrl0;
                   };
                 } TanaGrp_ctrl0;
    typedef union  TanaGrp_ctrl1
          { UNSG32 u32[1];
            struct {
            struct w32anaGrp_ctrl1;
                   };
                 } TanaGrp_ctrl1;
    typedef union  TanaGrp_status
          { UNSG32 u32[1];
            struct {
            struct w32anaGrp_status;
                   };
                 } TanaGrp_status;

    ///////////////////////////////////////////////////////////
     SIGN32 anaGrp_drvrd(SIE_anaGrp *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 anaGrp_drvwr(SIE_anaGrp *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void anaGrp_reset(SIE_anaGrp *p);
     SIGN32 anaGrp_cmp  (SIE_anaGrp *p, SIE_anaGrp *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define anaGrp_check(p,pie,pfx,hLOG) anaGrp_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define anaGrp_print(p,    pfx,hLOG) anaGrp_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: anaGrp
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE dllMaster                                (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * SDIO DLL Master Control register. DLL Master is used to calibrate the delay needed to be programmed inside the DLL Slave (inside sdio3 module) to get the desired Hold time on eMMC (SD) CMD and DATA pins
///               ###
///               %unsigned 5  PH_SEL1                   0x10
///                                    ###
///                                    * Channel 1 Delay Phase Selections. Default setting is 90 degree phase shift.
///                                    ###
///               %unsigned 5  PH_SEL2                   0x10
///                                    ###
///                                    * Channel 2 Delay Phase Selections. Default setting is 90 degree phase shift.
///                                    ###
///               %unsigned 5  PH_SEL3                   0x10
///                                    ###
///                                    * Channel 3 Delay Phase Selections. Default setting is 90 degree phase shift.
///                                    ###
///               %unsigned 5  PH_SEL4                   0x10
///                                    ###
///                                    * Channel 4 Delay Phase Selections. Default setting is 90 degree phase shift.
///                                    ###
///               %unsigned 1  AUTO_UPDATE_EN            0x0
///                                    ###
///                                    * When this bit is enabled, the delay information from the master DLL will be updated to the slave delay automatically.
///                                    * The setting of UPDATE_EN signal will be ignored when this signal is set.
///                                    * Auto update supports 75MHz-300MHz
///                                    ###
///               %unsigned 1  UPDATE_EN                 0x0
///                                    ###
///                                    * This signal is synchronized by internal clock to update the delay information from the master to slave. It should be held high for at least 17 clock periods.
///                                    ###
///               %unsigned 1  RESET                     0x0
///                                    ###
///                                    * DLL reset signal. Active high.
///                                    ###
///               %unsigned 1  GAIN2X                    0x1
///                                    ###
///                                    * G	1: 75~200MHz 0: 200~480MHz
///                                    * LP	1: 55~150MHz 0: 150~340MHz
///                                    * LPM	1: 60~150MHz 0: 150~330MHz
///                                    * This bit controls frequency range.
///                                    * Note that GAIN2X=1, the frequency range is lower.
///                                    ###
///               %unsigned 1  TEST_EN                   0x0
///                                    ###
///                                    * DLL test mode enable signal. This signal disables internal master block. Can save power when only slave is used.
///                                    ###
///               %unsigned 1  BYPASS_EN                 0x0
///                                    ###
///                                    * This signal enables the use of DELAY_TEST[8:0] as slave control. No clock is needed from master block in bypass mode. (refclk not necessary)
///                                    ###
///               %%        6          # Stuffing bits...
///     # 0x00004 ctrl1                
///               %unsigned 9  DELAY_TEST                0x0
///                                    ###
///                                    * For testing the slave delay chain. Also used to control delays from external register instead of master block.
///                                    ###
///               %unsigned 5  RESERVE                   0x0
///                                    ###
///                                    * Reserve debug bits
///                                    ###
///               %%        18         # Stuffing bits...
///     @ 0x00008 status               (R-)
///               ###
///               * SDIO DLL Master Status register
///               ###
///               %unsigned 9  DELAY_CTRL2               
///                                    ###
///                                    * Control bits for channel 2 slave block
///                                    ###
///               %unsigned 9  DELAY_CTRL3               
///                                    ###
///                                    * Control bits for channel 3 slave block
///                                    ###
///               %unsigned 9  DELAY_CTRL4               
///                                    ###
///                                    * Control bits for channel 4 slave block
///                                    ###
///               %unsigned 1  PRE_LOCK                  
///                                    ###
///                                    * This signal is used under auto update. It generates update signal before DLL is locked. No initial dummy read or manual update is needed for auto update. When manual update is used, this signal can be left floating.
///                                    ###
///               %unsigned 1  DLL_LOCK                  
///                                    ###
///                                    * DLL ready when DLL_LOCK is high. Maximum DLL lock time is 4096 reference clock cycles.
///                                    ###
///               %%        3          # Stuffing bits...
///     # 0x0000C status1              
///               %unsigned 8  DELAY_OUT                 
///                                    ###
///                                    * Delay information from the DLL for testing purpose.
///                                    ###
///               %%        24         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      16B, bits:      77b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_dllMaster
#define h_dllMaster (){}

    #define     RA_dllMaster_ctrl                              0x0000

    #define     BA_dllMaster_ctrl_PH_SEL1                      0x0000
    #define     B16dllMaster_ctrl_PH_SEL1                      0x0000
    #define   LSb32dllMaster_ctrl_PH_SEL1                         0
    #define   LSb16dllMaster_ctrl_PH_SEL1                         0
    #define       bdllMaster_ctrl_PH_SEL1                      5
    #define   MSK32dllMaster_ctrl_PH_SEL1                         0x0000001F

    #define     BA_dllMaster_ctrl_PH_SEL2                      0x0000
    #define     B16dllMaster_ctrl_PH_SEL2                      0x0000
    #define   LSb32dllMaster_ctrl_PH_SEL2                         5
    #define   LSb16dllMaster_ctrl_PH_SEL2                         5
    #define       bdllMaster_ctrl_PH_SEL2                      5
    #define   MSK32dllMaster_ctrl_PH_SEL2                         0x000003E0

    #define     BA_dllMaster_ctrl_PH_SEL3                      0x0001
    #define     B16dllMaster_ctrl_PH_SEL3                      0x0000
    #define   LSb32dllMaster_ctrl_PH_SEL3                         10
    #define   LSb16dllMaster_ctrl_PH_SEL3                         10
    #define       bdllMaster_ctrl_PH_SEL3                      5
    #define   MSK32dllMaster_ctrl_PH_SEL3                         0x00007C00

    #define     BA_dllMaster_ctrl_PH_SEL4                      0x0001
    #define     B16dllMaster_ctrl_PH_SEL4                      0x0000
    #define   LSb32dllMaster_ctrl_PH_SEL4                         15
    #define   LSb16dllMaster_ctrl_PH_SEL4                         15
    #define       bdllMaster_ctrl_PH_SEL4                      5
    #define   MSK32dllMaster_ctrl_PH_SEL4                         0x000F8000

    #define     BA_dllMaster_ctrl_AUTO_UPDATE_EN               0x0002
    #define     B16dllMaster_ctrl_AUTO_UPDATE_EN               0x0002
    #define   LSb32dllMaster_ctrl_AUTO_UPDATE_EN                  20
    #define   LSb16dllMaster_ctrl_AUTO_UPDATE_EN                  4
    #define       bdllMaster_ctrl_AUTO_UPDATE_EN               1
    #define   MSK32dllMaster_ctrl_AUTO_UPDATE_EN                  0x00100000

    #define     BA_dllMaster_ctrl_UPDATE_EN                    0x0002
    #define     B16dllMaster_ctrl_UPDATE_EN                    0x0002
    #define   LSb32dllMaster_ctrl_UPDATE_EN                       21
    #define   LSb16dllMaster_ctrl_UPDATE_EN                       5
    #define       bdllMaster_ctrl_UPDATE_EN                    1
    #define   MSK32dllMaster_ctrl_UPDATE_EN                       0x00200000

    #define     BA_dllMaster_ctrl_RESET                        0x0002
    #define     B16dllMaster_ctrl_RESET                        0x0002
    #define   LSb32dllMaster_ctrl_RESET                           22
    #define   LSb16dllMaster_ctrl_RESET                           6
    #define       bdllMaster_ctrl_RESET                        1
    #define   MSK32dllMaster_ctrl_RESET                           0x00400000

    #define     BA_dllMaster_ctrl_GAIN2X                       0x0002
    #define     B16dllMaster_ctrl_GAIN2X                       0x0002
    #define   LSb32dllMaster_ctrl_GAIN2X                          23
    #define   LSb16dllMaster_ctrl_GAIN2X                          7
    #define       bdllMaster_ctrl_GAIN2X                       1
    #define   MSK32dllMaster_ctrl_GAIN2X                          0x00800000

    #define     BA_dllMaster_ctrl_TEST_EN                      0x0003
    #define     B16dllMaster_ctrl_TEST_EN                      0x0002
    #define   LSb32dllMaster_ctrl_TEST_EN                         24
    #define   LSb16dllMaster_ctrl_TEST_EN                         8
    #define       bdllMaster_ctrl_TEST_EN                      1
    #define   MSK32dllMaster_ctrl_TEST_EN                         0x01000000

    #define     BA_dllMaster_ctrl_BYPASS_EN                    0x0003
    #define     B16dllMaster_ctrl_BYPASS_EN                    0x0002
    #define   LSb32dllMaster_ctrl_BYPASS_EN                       25
    #define   LSb16dllMaster_ctrl_BYPASS_EN                       9
    #define       bdllMaster_ctrl_BYPASS_EN                    1
    #define   MSK32dllMaster_ctrl_BYPASS_EN                       0x02000000

    #define     RA_dllMaster_ctrl1                             0x0004

    #define     BA_dllMaster_ctrl_DELAY_TEST                   0x0004
    #define     B16dllMaster_ctrl_DELAY_TEST                   0x0004
    #define   LSb32dllMaster_ctrl_DELAY_TEST                      0
    #define   LSb16dllMaster_ctrl_DELAY_TEST                      0
    #define       bdllMaster_ctrl_DELAY_TEST                   9
    #define   MSK32dllMaster_ctrl_DELAY_TEST                      0x000001FF

    #define     BA_dllMaster_ctrl_RESERVE                      0x0005
    #define     B16dllMaster_ctrl_RESERVE                      0x0004
    #define   LSb32dllMaster_ctrl_RESERVE                         9
    #define   LSb16dllMaster_ctrl_RESERVE                         9
    #define       bdllMaster_ctrl_RESERVE                      5
    #define   MSK32dllMaster_ctrl_RESERVE                         0x00003E00
    ///////////////////////////////////////////////////////////
    #define     RA_dllMaster_status                            0x0008

    #define     BA_dllMaster_status_DELAY_CTRL2                0x0008
    #define     B16dllMaster_status_DELAY_CTRL2                0x0008
    #define   LSb32dllMaster_status_DELAY_CTRL2                   0
    #define   LSb16dllMaster_status_DELAY_CTRL2                   0
    #define       bdllMaster_status_DELAY_CTRL2                9
    #define   MSK32dllMaster_status_DELAY_CTRL2                   0x000001FF

    #define     BA_dllMaster_status_DELAY_CTRL3                0x0009
    #define     B16dllMaster_status_DELAY_CTRL3                0x0008
    #define   LSb32dllMaster_status_DELAY_CTRL3                   9
    #define   LSb16dllMaster_status_DELAY_CTRL3                   9
    #define       bdllMaster_status_DELAY_CTRL3                9
    #define   MSK32dllMaster_status_DELAY_CTRL3                   0x0003FE00

    #define     BA_dllMaster_status_DELAY_CTRL4                0x000A
    #define     B16dllMaster_status_DELAY_CTRL4                0x000A
    #define   LSb32dllMaster_status_DELAY_CTRL4                   18
    #define   LSb16dllMaster_status_DELAY_CTRL4                   2
    #define       bdllMaster_status_DELAY_CTRL4                9
    #define   MSK32dllMaster_status_DELAY_CTRL4                   0x07FC0000

    #define     BA_dllMaster_status_PRE_LOCK                   0x000B
    #define     B16dllMaster_status_PRE_LOCK                   0x000A
    #define   LSb32dllMaster_status_PRE_LOCK                      27
    #define   LSb16dllMaster_status_PRE_LOCK                      11
    #define       bdllMaster_status_PRE_LOCK                   1
    #define   MSK32dllMaster_status_PRE_LOCK                      0x08000000

    #define     BA_dllMaster_status_DLL_LOCK                   0x000B
    #define     B16dllMaster_status_DLL_LOCK                   0x000A
    #define   LSb32dllMaster_status_DLL_LOCK                      28
    #define   LSb16dllMaster_status_DLL_LOCK                      12
    #define       bdllMaster_status_DLL_LOCK                   1
    #define   MSK32dllMaster_status_DLL_LOCK                      0x10000000

    #define     RA_dllMaster_status1                           0x000C

    #define     BA_dllMaster_status_DELAY_OUT                  0x000C
    #define     B16dllMaster_status_DELAY_OUT                  0x000C
    #define   LSb32dllMaster_status_DELAY_OUT                     0
    #define   LSb16dllMaster_status_DELAY_OUT                     0
    #define       bdllMaster_status_DELAY_OUT                  8
    #define   MSK32dllMaster_status_DELAY_OUT                     0x000000FF
    ///////////////////////////////////////////////////////////

    typedef struct SIE_dllMaster {
    ///////////////////////////////////////////////////////////
    #define   GET32dllMaster_ctrl_PH_SEL1(r32)                 _BFGET_(r32, 4, 0)
    #define   SET32dllMaster_ctrl_PH_SEL1(r32,v)               _BFSET_(r32, 4, 0,v)
    #define   GET16dllMaster_ctrl_PH_SEL1(r16)                 _BFGET_(r16, 4, 0)
    #define   SET16dllMaster_ctrl_PH_SEL1(r16,v)               _BFSET_(r16, 4, 0,v)

    #define   GET32dllMaster_ctrl_PH_SEL2(r32)                 _BFGET_(r32, 9, 5)
    #define   SET32dllMaster_ctrl_PH_SEL2(r32,v)               _BFSET_(r32, 9, 5,v)
    #define   GET16dllMaster_ctrl_PH_SEL2(r16)                 _BFGET_(r16, 9, 5)
    #define   SET16dllMaster_ctrl_PH_SEL2(r16,v)               _BFSET_(r16, 9, 5,v)

    #define   GET32dllMaster_ctrl_PH_SEL3(r32)                 _BFGET_(r32,14,10)
    #define   SET32dllMaster_ctrl_PH_SEL3(r32,v)               _BFSET_(r32,14,10,v)
    #define   GET16dllMaster_ctrl_PH_SEL3(r16)                 _BFGET_(r16,14,10)
    #define   SET16dllMaster_ctrl_PH_SEL3(r16,v)               _BFSET_(r16,14,10,v)

    #define   GET32dllMaster_ctrl_PH_SEL4(r32)                 _BFGET_(r32,19,15)
    #define   SET32dllMaster_ctrl_PH_SEL4(r32,v)               _BFSET_(r32,19,15,v)

    #define   GET32dllMaster_ctrl_AUTO_UPDATE_EN(r32)          _BFGET_(r32,20,20)
    #define   SET32dllMaster_ctrl_AUTO_UPDATE_EN(r32,v)        _BFSET_(r32,20,20,v)
    #define   GET16dllMaster_ctrl_AUTO_UPDATE_EN(r16)          _BFGET_(r16, 4, 4)
    #define   SET16dllMaster_ctrl_AUTO_UPDATE_EN(r16,v)        _BFSET_(r16, 4, 4,v)

    #define   GET32dllMaster_ctrl_UPDATE_EN(r32)               _BFGET_(r32,21,21)
    #define   SET32dllMaster_ctrl_UPDATE_EN(r32,v)             _BFSET_(r32,21,21,v)
    #define   GET16dllMaster_ctrl_UPDATE_EN(r16)               _BFGET_(r16, 5, 5)
    #define   SET16dllMaster_ctrl_UPDATE_EN(r16,v)             _BFSET_(r16, 5, 5,v)

    #define   GET32dllMaster_ctrl_RESET(r32)                   _BFGET_(r32,22,22)
    #define   SET32dllMaster_ctrl_RESET(r32,v)                 _BFSET_(r32,22,22,v)
    #define   GET16dllMaster_ctrl_RESET(r16)                   _BFGET_(r16, 6, 6)
    #define   SET16dllMaster_ctrl_RESET(r16,v)                 _BFSET_(r16, 6, 6,v)

    #define   GET32dllMaster_ctrl_GAIN2X(r32)                  _BFGET_(r32,23,23)
    #define   SET32dllMaster_ctrl_GAIN2X(r32,v)                _BFSET_(r32,23,23,v)
    #define   GET16dllMaster_ctrl_GAIN2X(r16)                  _BFGET_(r16, 7, 7)
    #define   SET16dllMaster_ctrl_GAIN2X(r16,v)                _BFSET_(r16, 7, 7,v)

    #define   GET32dllMaster_ctrl_TEST_EN(r32)                 _BFGET_(r32,24,24)
    #define   SET32dllMaster_ctrl_TEST_EN(r32,v)               _BFSET_(r32,24,24,v)
    #define   GET16dllMaster_ctrl_TEST_EN(r16)                 _BFGET_(r16, 8, 8)
    #define   SET16dllMaster_ctrl_TEST_EN(r16,v)               _BFSET_(r16, 8, 8,v)

    #define   GET32dllMaster_ctrl_BYPASS_EN(r32)               _BFGET_(r32,25,25)
    #define   SET32dllMaster_ctrl_BYPASS_EN(r32,v)             _BFSET_(r32,25,25,v)
    #define   GET16dllMaster_ctrl_BYPASS_EN(r16)               _BFGET_(r16, 9, 9)
    #define   SET16dllMaster_ctrl_BYPASS_EN(r16,v)             _BFSET_(r16, 9, 9,v)

    #define     w32dllMaster_ctrl                              {\
            UNSG32 uctrl_PH_SEL1                               :  5;\
            UNSG32 uctrl_PH_SEL2                               :  5;\
            UNSG32 uctrl_PH_SEL3                               :  5;\
            UNSG32 uctrl_PH_SEL4                               :  5;\
            UNSG32 uctrl_AUTO_UPDATE_EN                        :  1;\
            UNSG32 uctrl_UPDATE_EN                             :  1;\
            UNSG32 uctrl_RESET                                 :  1;\
            UNSG32 uctrl_GAIN2X                                :  1;\
            UNSG32 uctrl_TEST_EN                               :  1;\
            UNSG32 uctrl_BYPASS_EN                             :  1;\
            UNSG32 RSVDx0_b26                                  :  6;\
          }
    union { UNSG32 u32dllMaster_ctrl;
            struct w32dllMaster_ctrl;
          };
    #define   GET32dllMaster_ctrl_DELAY_TEST(r32)              _BFGET_(r32, 8, 0)
    #define   SET32dllMaster_ctrl_DELAY_TEST(r32,v)            _BFSET_(r32, 8, 0,v)
    #define   GET16dllMaster_ctrl_DELAY_TEST(r16)              _BFGET_(r16, 8, 0)
    #define   SET16dllMaster_ctrl_DELAY_TEST(r16,v)            _BFSET_(r16, 8, 0,v)

    #define   GET32dllMaster_ctrl_RESERVE(r32)                 _BFGET_(r32,13, 9)
    #define   SET32dllMaster_ctrl_RESERVE(r32,v)               _BFSET_(r32,13, 9,v)
    #define   GET16dllMaster_ctrl_RESERVE(r16)                 _BFGET_(r16,13, 9)
    #define   SET16dllMaster_ctrl_RESERVE(r16,v)               _BFSET_(r16,13, 9,v)

    #define     w32dllMaster_ctrl1                             {\
            UNSG32 uctrl_DELAY_TEST                            :  9;\
            UNSG32 uctrl_RESERVE                               :  5;\
            UNSG32 RSVDx4_b14                                  : 18;\
          }
    union { UNSG32 u32dllMaster_ctrl1;
            struct w32dllMaster_ctrl1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32dllMaster_status_DELAY_CTRL2(r32)           _BFGET_(r32, 8, 0)
    #define   SET32dllMaster_status_DELAY_CTRL2(r32,v)         _BFSET_(r32, 8, 0,v)
    #define   GET16dllMaster_status_DELAY_CTRL2(r16)           _BFGET_(r16, 8, 0)
    #define   SET16dllMaster_status_DELAY_CTRL2(r16,v)         _BFSET_(r16, 8, 0,v)

    #define   GET32dllMaster_status_DELAY_CTRL3(r32)           _BFGET_(r32,17, 9)
    #define   SET32dllMaster_status_DELAY_CTRL3(r32,v)         _BFSET_(r32,17, 9,v)

    #define   GET32dllMaster_status_DELAY_CTRL4(r32)           _BFGET_(r32,26,18)
    #define   SET32dllMaster_status_DELAY_CTRL4(r32,v)         _BFSET_(r32,26,18,v)
    #define   GET16dllMaster_status_DELAY_CTRL4(r16)           _BFGET_(r16,10, 2)
    #define   SET16dllMaster_status_DELAY_CTRL4(r16,v)         _BFSET_(r16,10, 2,v)

    #define   GET32dllMaster_status_PRE_LOCK(r32)              _BFGET_(r32,27,27)
    #define   SET32dllMaster_status_PRE_LOCK(r32,v)            _BFSET_(r32,27,27,v)
    #define   GET16dllMaster_status_PRE_LOCK(r16)              _BFGET_(r16,11,11)
    #define   SET16dllMaster_status_PRE_LOCK(r16,v)            _BFSET_(r16,11,11,v)

    #define   GET32dllMaster_status_DLL_LOCK(r32)              _BFGET_(r32,28,28)
    #define   SET32dllMaster_status_DLL_LOCK(r32,v)            _BFSET_(r32,28,28,v)
    #define   GET16dllMaster_status_DLL_LOCK(r16)              _BFGET_(r16,12,12)
    #define   SET16dllMaster_status_DLL_LOCK(r16,v)            _BFSET_(r16,12,12,v)

    #define     w32dllMaster_status                            {\
            UNSG32 ustatus_DELAY_CTRL2                         :  9;\
            UNSG32 ustatus_DELAY_CTRL3                         :  9;\
            UNSG32 ustatus_DELAY_CTRL4                         :  9;\
            UNSG32 ustatus_PRE_LOCK                            :  1;\
            UNSG32 ustatus_DLL_LOCK                            :  1;\
            UNSG32 RSVDx8_b29                                  :  3;\
          }
    union { UNSG32 u32dllMaster_status;
            struct w32dllMaster_status;
          };
    #define   GET32dllMaster_status_DELAY_OUT(r32)             _BFGET_(r32, 7, 0)
    #define   SET32dllMaster_status_DELAY_OUT(r32,v)           _BFSET_(r32, 7, 0,v)
    #define   GET16dllMaster_status_DELAY_OUT(r16)             _BFGET_(r16, 7, 0)
    #define   SET16dllMaster_status_DELAY_OUT(r16,v)           _BFSET_(r16, 7, 0,v)

    #define     w32dllMaster_status1                           {\
            UNSG32 ustatus_DELAY_OUT                           :  8;\
            UNSG32 RSVDxC_b8                                   : 24;\
          }
    union { UNSG32 u32dllMaster_status1;
            struct w32dllMaster_status1;
          };
    ///////////////////////////////////////////////////////////
    } SIE_dllMaster;

    typedef union  T32dllMaster_ctrl
          { UNSG32 u32;
            struct w32dllMaster_ctrl;
                 } T32dllMaster_ctrl;
    typedef union  T32dllMaster_ctrl1
          { UNSG32 u32;
            struct w32dllMaster_ctrl1;
                 } T32dllMaster_ctrl1;
    typedef union  T32dllMaster_status
          { UNSG32 u32;
            struct w32dllMaster_status;
                 } T32dllMaster_status;
    typedef union  T32dllMaster_status1
          { UNSG32 u32;
            struct w32dllMaster_status1;
                 } T32dllMaster_status1;
    ///////////////////////////////////////////////////////////

    typedef union  TdllMaster_ctrl
          { UNSG32 u32[2];
            struct {
            struct w32dllMaster_ctrl;
            struct w32dllMaster_ctrl1;
                   };
                 } TdllMaster_ctrl;
    typedef union  TdllMaster_status
          { UNSG32 u32[2];
            struct {
            struct w32dllMaster_status;
            struct w32dllMaster_status1;
                   };
                 } TdllMaster_status;

    ///////////////////////////////////////////////////////////
     SIGN32 dllMaster_drvrd(SIE_dllMaster *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 dllMaster_drvwr(SIE_dllMaster *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void dllMaster_reset(SIE_dllMaster *p);
     SIGN32 dllMaster_cmp  (SIE_dllMaster *p, SIE_dllMaster *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define dllMaster_check(p,pie,pfx,hLOG) dllMaster_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define dllMaster_print(p,    pfx,hLOG) dllMaster_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: dllMaster
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE Perif                   biu              (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ID                   (R-)
///               ###
///               * PERIF ID
///               ###
///               %unsigned 8  VALUE                     0x0
///               %%        24         # Stuffing bits...
///     @ 0x00004 bootStrap            (R-)
///               ###
///               * Boot Strap Read Back. This register can be reset only by PAD reset.
///               ###
///               %unsigned 1  nandV18Enable             0x0
///                                    : V1R8                      0x0
///                                    : V3R3                      0x1
///                                                 ###
///                                                 * NAND pads power selection
///                                                 * NAND pads power selection is determined by the combination of nandV18Enable and nandV25Enable bits.
///                                                 * [nandV18Enable, nandV25Enabel]:
///                                                 * 00: NAND pad ring is 3.3V
///                                                 * 01: NAND pad ring is 2.5V
///                                                 * 10: NAND pad ring is 1.8V
///                                                 * 11: Reserved
///                                                 ###
///               %unsigned 1  nandV25Enable             0x0
///                                    ###
///                                    * NAND pads power selection
///                                    * NAND pads power selection is determined by the combination of nandV18Enable and nandV25Enable bits.
///                                    * [nandV18Enable, nandV25Enabel]:
///                                    * 00: NAND pad ring is 3.3V
///                                    * 01: NAND pad ring is 2.5V
///                                    * 10: NAND pad ring is 1.8V
///                                    * 11: Reserved
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00008 padEnable            (P)
///               %unsigned 1  DTV                       0x0
///               %unsigned 1  STB                       0x0
///                                    ###
///                                    * Pads which may not bond out will be disabled during booting and enabled by software.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x0000C                      (P)
///     # 0x0000C pinMux               
///               $pinMux              pinMux            REG          
///                                    ###
///                                    * Pin Mux selection for Berlin. This register can be reset only by PAD reset.
///                                    ###
///     @ 0x00010                      (P)
///     # 0x00010 SCRD_PADRING         
///               $padRing             SCRD_PADRING      REG          
///                                    ###
///                                    * powerRing1
///                                    ###
///     @ 0x00018                      (P)
///     # 0x00018 TSI_PADRING          
///               $padRing             TSI_PADRING       REG          
///                                    ###
///                                    * powerRing2
///                                    ###
///     @ 0x00020                      (P)
///     # 0x00020 CAM_PADRING          
///               $padRing             CAM_PADRING       REG          
///                                    ###
///                                    * powerRing3
///                                    ###
///     @ 0x00028                      (P)
///     # 0x00028 GBL_PADRING          
///               $padRing             GBL_PADRING       REG          
///                                    ###
///                                    * powerRing4
///                                    ###
///     @ 0x00030                      (P)
///     # 0x00030 NAND_PADRING         
///               $padRing             NAND_PADRING      REG          
///                                    ###
///                                    * powerRing8
///                                    ###
///     @ 0x00038                      (P)
///     # 0x00038 I2S_PADRING          
///               $padRing             I2S_PADRING       REG          
///                                    ###
///                                    * powerRing9
///                                    ###
///     @ 0x00040 SIF_pinMux           (P)
///               %unsigned 2  sel                       0x0
///               %%        30         # Stuffing bits...
///     @ 0x00044                      (P)
///     # 0x00044 vtr                  
///               $vtr                 vtr               REG          
///     @ 0x0004C                      (P)
///     # 0x0004C anaGrp               
///               $anaGrp              anaGrp            REG          
///                                    ###
///                                    * Analog Group Control registers for BG3
///                                    ###
///     @ 0x00058                      (P)
///     # 0x00058 sdioDllMst           
///               $dllMaster           sdioDllMst        REG          
///                                    ###
///                                    * SDIO DLL Master Control register
///                                    ###
///     @ 0x00068 GPO0Cntl             (P-)
///               ###
///               * Pad Control for GPO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0006C GPO1Cntl             (P-)
///               ###
///               * Pad Control for GPO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00070 GPO2Cntl             (P-)
///               ###
///               * Pad Control for GPO[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00074 GPO3Cntl             (P-)
///               ###
///               * Pad Control for GPO[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00078 SCRD0_RSTCntl        (P-)
///               ###
///               * Pad Control for SCRD0_RST
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0007C SCRD0_DCLKCntl       (P-)
///               ###
///               * Pad Control for SCRD0_DCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00080 SCRD0_DIOCntl        (P-)
///               ###
///               * Pad Control for SCRD0_DIO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00084 SCRD0_VCC1P8_ENCntl  (P-)
///               ###
///               * Pad Control for SCRD0_VCC1P8_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00088 SCRD0_VCC5_ENCntl    (P-)
///               ###
///               * Pad Control for SCRD0_VCC5_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0008C SCRD0_VCC3P3_ENCntl  (P-)
///               ###
///               * Pad Control for SCRD0_VCC3P3_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00090 SCRD0_GPIO0Cntl      (P-)
///               ###
///               * Pad Control for SCRD0_GPIO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00094 SCRD0_GPIO1Cntl      (P-)
///               ###
///               * Pad Control for SCRD0_GPIO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00098 SCRD1_RSTCntl        (P-)
///               ###
///               * Pad Control for SCRD1_RST
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0009C SCRD1_DCLKCntl       (P-)
///               ###
///               * Pad Control for SCRD1_DCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000A0 SCRD1_DIOCntl        (P-)
///               ###
///               * Pad Control for SCRD1_DIO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000A4 SCRD1_VCC1P8_ENCntl  (P-)
///               ###
///               * Pad Control for SCRD1_VCC1P8_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000A8 SCRD1_VCC5_ENCntl    (P-)
///               ###
///               * Pad Control for SCRD1_VCC5_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000AC SCRD1_VCC3P3_ENCntl  (P-)
///               ###
///               * Pad Control for SCRD1_VCC3P3_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000B0 SCRD1_GPIO0Cntl      (P-)
///               ###
///               * Pad Control for SCRD1_GPIO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000B4 SCRD1_GPIO1Cntl      (P-)
///               ###
///               * Pad Control for SCRD1_GPIO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000B8 DAA_SCLKCntl         (P-)
///               ###
///               * Pad Control for DAA_SCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000BC DAA_FSYNCnCntl       (P-)
///               ###
///               * Pad Control for DAA_FSYNCn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000C0 DAA_SDICntl          (P-)
///               ###
///               * Pad Control for DAA_SDI
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000C4 DAA_SDOCntl          (P-)
///               ###
///               * Pad Control for DAA_SDO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000C8 DAA_MCLKCntl         (P-)
///               ###
///               * Pad Control for DAA_MCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000CC DAA_RSTnCntl         (P-)
///               ###
///               * Pad Control for DAA_RSTn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000D0 ET_RCLKOCntl         (P-)
///               ###
///               * Pad Control for ET_RCLKO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000D4 ET_TXCLKIOCntl       (P-)
///               ###
///               * Pad Control for ET_TXCLKIO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000D8 ET_TXD0Cntl          (P-)
///               ###
///               * Pad Control for ET_TXD[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000DC ET_TXD1Cntl          (P-)
///               ###
///               * Pad Control for ET_TXD[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000E0 ET_TXD2Cntl          (P-)
///               ###
///               * Pad Control for ET_TXD[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000E4 ET_TXD3Cntl          (P-)
///               ###
///               * Pad Control for ET_TXD[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000E8 ET_TXENCntl          (P-)
///               ###
///               * Pad Control for ET_TXEN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000EC ET_RXCLKICntl        (P-)
///               ###
///               * Pad Control for ET_RXCLKI
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000F0 ET_RXD0Cntl          (P-)
///               ###
///               * Pad Control for ET_RXD[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000F4 ET_RXD1Cntl          (P-)
///               ###
///               * Pad Control for ET_RXD[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000F8 ET_RXD2Cntl          (P-)
///               ###
///               * Pad Control for ET_RXD[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x000FC ET_RXD3Cntl          (P-)
///               ###
///               * Pad Control for ET_RXD[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00100 ET_RXDVCntl          (P-)
///               ###
///               * Pad Control for ET_RXDV
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00104 ET_MDCCntl           (P-)
///               ###
///               * Pad Control for ET_MDC
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00108 ET_MDIOCntl          (P-)
///               ###
///               * Pad Control for ET_MDIO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0010C STSI1_CLKCntl        (P-)
///               ###
///               * Pad Control for STSI1_CLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00110 STSI1_ERRORCntl      (P-)
///               ###
///               * Pad Control for STSI1_ERROR
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00114 STSI1_SOPCntl        (P-)
///               ###
///               * Pad Control for STSI1_SOP
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00118 STSI1_VALDCntl       (P-)
///               ###
///               * Pad Control for STSI1_VALD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0011C STSI1_SDCntl         (P-)
///               ###
///               * Pad Control for STSI1_SD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00120 STSI2_CLKCntl        (P-)
///               ###
///               * Pad Control for STSI2_CLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00124 STSI2_ERRORCntl      (P-)
///               ###
///               * Pad Control for STSI2_ERROR
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00128 STSI2_SOPCntl        (P-)
///               ###
///               * Pad Control for STSI2_SOP
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0012C STSI2_VALDCntl       (P-)
///               ###
///               * Pad Control for STSI2_VALD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00130 STSI2_SDCntl         (P-)
///               ###
///               * Pad Control for STSI2_SD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00134 STSI3_CLKCntl        (P-)
///               ###
///               * Pad Control for STSI3_CLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00138 STSI3_ERRORCntl      (P-)
///               ###
///               * Pad Control for STSI3_ERROR
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0013C STSI3_SOPCntl        (P-)
///               ###
///               * Pad Control for STSI3_SOP
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00140 STSI3_VALDCntl       (P-)
///               ###
///               * Pad Control for STSI3_VALD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00144 STSI3_SDCntl         (P-)
///               ###
///               * Pad Control for STSI3_SD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00148 STSI4_CLKCntl        (P-)
///               ###
///               * Pad Control for STSI4_CLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0014C STSI4_ERRORCntl      (P-)
///               ###
///               * Pad Control for STSI4_ERROR
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00150 STSI4_SOPCntl        (P-)
///               ###
///               * Pad Control for STSI4_SOP
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00154 STSI4_VALDCntl       (P-)
///               ###
///               * Pad Control for STSI4_VALD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00158 STSI4_SDCntl         (P-)
///               ###
///               * Pad Control for STSI4_SD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0015C URT0_RXDCntl         (P-)
///               ###
///               * Pad Control for URT0_RXD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00160 URT0_TXDCntl         (P-)
///               ###
///               * Pad Control for URT0_TXD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00164 URT1_RXDCntl         (P-)
///               ###
///               * Pad Control for URT1_RXD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00168 URT1_TXDCntl         (P-)
///               ###
///               * Pad Control for URT1_TXD
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0016C CAM_D0Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00170 CAM_D1Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00174 CAM_D2Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00178 CAM_D3Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0017C CAM_D4Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[4]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00180 CAM_D5Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[5]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00184 CAM_D6Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[6]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00188 CAM_D7Cntl           (P-)
///               ###
///               * Pad Control for CAM_D[7]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0018C CAM_A0Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00190 CAM_A1Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00194 CAM_A2Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00198 CAM_A3Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0019C CAM_A4Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[4]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001A0 CAM_A5Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[5]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001A4 CAM_A6Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[6]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001A8 CAM_A7Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[7]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001AC CAM_A8Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[8]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001B0 CAM_A9Cntl           (P-)
///               ###
///               * Pad Control for CAM_A[9]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001B4 CAM_A10Cntl          (P-)
///               ###
///               * Pad Control for CAM_A[10]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001B8 CAM_A11Cntl          (P-)
///               ###
///               * Pad Control for CAM_A[11]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001BC CAM_A12Cntl          (P-)
///               ###
///               * Pad Control for CAM_A[12]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001C0 CAM_A13Cntl          (P-)
///               ###
///               * Pad Control for CAM_A[13]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001C4 CAM_A14Cntl          (P-)
///               ###
///               * Pad Control for CAM_A[14]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001C8 CAM0_WAITnCntl       (P-)
///               ###
///               * Pad Control for CAM0_WAITn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001CC CAM0_IREQnCntl       (P-)
///               ###
///               * Pad Control for CAM0_IREQn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001D0 CAM0_CD1nCntl        (P-)
///               ###
///               * Pad Control for CAM0_CD1n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001D4 CAM0_CD2nCntl        (P-)
///               ###
///               * Pad Control for CAM0_CD2n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001D8 CAM0_VS1nCntl        (P-)
///               ###
///               * Pad Control for CAM0_VS1n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001DC CAM0_MDETCntl        (P-)
///               ###
///               * Pad Control for CAM0_MDET
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001E0 CAM0_INPACKnCntl     (P-)
///               ###
///               * Pad Control for CAM0_INPACKn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001E4 CAM0_RESETCntl       (P-)
///               ###
///               * Pad Control for CAM0_RESET
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001E8 CAM0_CE1nCntl        (P-)
///               ###
///               * Pad Control for CAM0_CE1n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001EC CAM0_CE2nCntl        (P-)
///               ###
///               * Pad Control for CAM0_CE2n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001F0 CAM0_VS2nCntl        (P-)
///               ###
///               * Pad Control for CAM0_VS2n
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001F4 CAM_OEnCntl          (P-)
///               ###
///               * Pad Control for CAM_OEn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001F8 CAM_WEnCntl          (P-)
///               ###
///               * Pad Control for CAM_WEn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x001FC CAM_REGnCntl         (P-)
///               ###
///               * Pad Control for CAM_REGn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00200 CAM_IORDnCntl        (P-)
///               ###
///               * Pad Control for CAM_IORDn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00204 CAM_IOWRnCntl        (P-)
///               ###
///               * Pad Control for CAM_IOWRn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00208 CAM_MIVALCntl        (P-)
///               ###
///               * Pad Control for CAM_MIVAL
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0020C CAM_MCLKICntl        (P-)
///               ###
///               * Pad Control for CAM_MCLKI
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00210 CAM_MISTRTCntl       (P-)
///               ###
///               * Pad Control for CAM_MISTRT
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00214 CAM_MDI0Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00218 CAM_MDI1Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0021C CAM_MDI2Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00220 CAM_MDI3Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00224 CAM_MDI4Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[4]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00228 CAM_MDI5Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[5]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0022C CAM_MDI6Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[6]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00230 CAM_MDI7Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDI[7]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00234 CAM_MOVALCntl        (P-)
///               ###
///               * Pad Control for CAM_MOVAL
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00238 CAM_MOSTRTCntl       (P-)
///               ###
///               * Pad Control for CAM_MOSTRT
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0023C CAM_MDO0Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00240 CAM_MDO1Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00244 CAM_MDO2Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00248 CAM_MDO3Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0024C CAM_MDO4Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[4]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00250 CAM_MDO5Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[5]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00254 CAM_MDO6Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[6]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00258 CAM_MDO7Cntl         (P-)
///               ###
///               * Pad Control for CAM_MDO[7]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0025C CAM0_OLCntl          (P-)
///               ###
///               * Pad Control for CAM0_OL
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00260 CAM0_VCC_ENCntl      (P-)
///               ###
///               * Pad Control for CAM0_VCC_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00264 CAM0_VPP1_ENCntl     (P-)
///               ###
///               * Pad Control for CAM0_VPP1_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00268 CAM0_VPP1_SELCntl    (P-)
///               ###
///               * Pad Control for CAM0_VPP1_SEL
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0026C CAM0_VPP2_ENCntl     (P-)
///               ###
///               * Pad Control for CAM0_VPP2_EN
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00270 CAM0_VPP2_SELCntl    (P-)
///               ###
///               * Pad Control for CAM0_VPP2_SEL
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00274 NAND_IO0Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00278 NAND_IO1Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0027C NAND_IO2Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00280 NAND_IO3Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00284 NAND_IO4Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[4]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00288 NAND_IO5Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[5]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0028C NAND_IO6Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[6]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00290 NAND_IO7Cntl         (P-)
///               ###
///               * Pad Control for NAND_IO[7]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00294 NAND_ALECntl         (P-)
///               ###
///               * Pad Control for NAND_ALE
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x00298 NAND_CLECntl         (P-)
///               ###
///               * Pad Control for NAND_CLE
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x0029C NAND_GPIO0Cntl       (P-)
///               ###
///               * Pad Control for NAND_GPIO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002A0 NAND_GPIO1Cntl       (P-)
///               ###
///               * Pad Control for NAND_GPIO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002A4 NAND_GPIO2Cntl       (P-)
///               ###
///               * Pad Control for NAND_GPIO[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002A8 NAND_WEnCntl         (P-)
///               ###
///               * Pad Control for NAND_WEn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002AC NAND_REnCntl         (P-)
///               ###
///               * Pad Control for NAND_REn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002B0 NAND_WPnCntl         (P-)
///               ###
///               * Pad Control for NAND_WPn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002B4 NAND_CEnCntl         (P-)
///               ###
///               * Pad Control for NAND_CEn
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///                                    ###
///                                    * pad pull up pull down control
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x002B8 VCLK_OUTCntl         (P-)
///               ###
///               * Pad Control for VCLK_OUT
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002BC I2S0_BCLKCntl        (P-)
///               ###
///               * Pad Control for I2S0_BCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002C0 I2S0_LRCKCntl        (P-)
///               ###
///               * Pad Control for I2S0_LRCK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002C4 I2S0_DO0Cntl         (P-)
///               ###
///               * Pad Control for I2S0_DO[0]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002C8 I2S0_DO1Cntl         (P-)
///               ###
///               * Pad Control for I2S0_DO[1]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002CC I2S0_DO2Cntl         (P-)
///               ###
///               * Pad Control for I2S0_DO[2]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002D0 I2S0_DO3Cntl         (P-)
///               ###
///               * Pad Control for I2S0_DO[3]
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002D4 I2S1_BCLKCntl        (P-)
///               ###
///               * Pad Control for I2S1_BCLK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002D8 I2S1_LRCKCntl        (P-)
///               ###
///               * Pad Control for I2S1_LRCK
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002DC I2S1_DOCntl          (P-)
///               ###
///               * Pad Control for I2S1_DO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002E0 SPDIFOCntl           (P-)
///               ###
///               * Pad Control for SPDIFO
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///               %%        30         # Stuffing bits...
///     @ 0x002E4 SPDIFICntl           (P-)
///               ###
///               * Pad Control for SPDIFI
///               ###
///               %unsigned 1  PU_EN                     0x0
///               %unsigned 1  PD_EN                     0x0
///                                    ###
///                                    * pad pull up pull down control
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:     744B, bits:     641b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_Perif
#define h_Perif (){}

    #define     RA_Perif_ID                                    0x0000

    #define     BA_Perif_ID_VALUE                              0x0000
    #define     B16Perif_ID_VALUE                              0x0000
    #define   LSb32Perif_ID_VALUE                                 0
    #define   LSb16Perif_ID_VALUE                                 0
    #define       bPerif_ID_VALUE                              8
    #define   MSK32Perif_ID_VALUE                                 0x000000FF
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_bootStrap                             0x0004

    #define     BA_Perif_bootStrap_nandV18Enable               0x0004
    #define     B16Perif_bootStrap_nandV18Enable               0x0004
    #define   LSb32Perif_bootStrap_nandV18Enable                  0
    #define   LSb16Perif_bootStrap_nandV18Enable                  0
    #define       bPerif_bootStrap_nandV18Enable               1
    #define   MSK32Perif_bootStrap_nandV18Enable                  0x00000001
    #define        Perif_bootStrap_nandV18Enable_V1R8                       0x0
    #define        Perif_bootStrap_nandV18Enable_V3R3                       0x1

    #define     BA_Perif_bootStrap_nandV25Enable               0x0004
    #define     B16Perif_bootStrap_nandV25Enable               0x0004
    #define   LSb32Perif_bootStrap_nandV25Enable                  1
    #define   LSb16Perif_bootStrap_nandV25Enable                  1
    #define       bPerif_bootStrap_nandV25Enable               1
    #define   MSK32Perif_bootStrap_nandV25Enable                  0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_padEnable                             0x0008

    #define     BA_Perif_padEnable_DTV                         0x0008
    #define     B16Perif_padEnable_DTV                         0x0008
    #define   LSb32Perif_padEnable_DTV                            0
    #define   LSb16Perif_padEnable_DTV                            0
    #define       bPerif_padEnable_DTV                         1
    #define   MSK32Perif_padEnable_DTV                            0x00000001

    #define     BA_Perif_padEnable_STB                         0x0008
    #define     B16Perif_padEnable_STB                         0x0008
    #define   LSb32Perif_padEnable_STB                            1
    #define   LSb16Perif_padEnable_STB                            1
    #define       bPerif_padEnable_STB                         1
    #define   MSK32Perif_padEnable_STB                            0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_pinMux                                0x000C
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD_PADRING                          0x0010
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_TSI_PADRING                           0x0018
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_PADRING                           0x0020
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_GBL_PADRING                           0x0028
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_PADRING                          0x0030
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S_PADRING                           0x0038
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SIF_pinMux                            0x0040

    #define     BA_Perif_SIF_pinMux_sel                        0x0040
    #define     B16Perif_SIF_pinMux_sel                        0x0040
    #define   LSb32Perif_SIF_pinMux_sel                           0
    #define   LSb16Perif_SIF_pinMux_sel                           0
    #define       bPerif_SIF_pinMux_sel                        2
    #define   MSK32Perif_SIF_pinMux_sel                           0x00000003
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_vtr                                   0x0044
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_anaGrp                                0x004C
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_sdioDllMst                            0x0058
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_GPO0Cntl                              0x0068

    #define     BA_Perif_GPO0Cntl_PU_EN                        0x0068
    #define     B16Perif_GPO0Cntl_PU_EN                        0x0068
    #define   LSb32Perif_GPO0Cntl_PU_EN                           0
    #define   LSb16Perif_GPO0Cntl_PU_EN                           0
    #define       bPerif_GPO0Cntl_PU_EN                        1
    #define   MSK32Perif_GPO0Cntl_PU_EN                           0x00000001

    #define     BA_Perif_GPO0Cntl_PD_EN                        0x0068
    #define     B16Perif_GPO0Cntl_PD_EN                        0x0068
    #define   LSb32Perif_GPO0Cntl_PD_EN                           1
    #define   LSb16Perif_GPO0Cntl_PD_EN                           1
    #define       bPerif_GPO0Cntl_PD_EN                        1
    #define   MSK32Perif_GPO0Cntl_PD_EN                           0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_GPO1Cntl                              0x006C

    #define     BA_Perif_GPO1Cntl_PU_EN                        0x006C
    #define     B16Perif_GPO1Cntl_PU_EN                        0x006C
    #define   LSb32Perif_GPO1Cntl_PU_EN                           0
    #define   LSb16Perif_GPO1Cntl_PU_EN                           0
    #define       bPerif_GPO1Cntl_PU_EN                        1
    #define   MSK32Perif_GPO1Cntl_PU_EN                           0x00000001

    #define     BA_Perif_GPO1Cntl_PD_EN                        0x006C
    #define     B16Perif_GPO1Cntl_PD_EN                        0x006C
    #define   LSb32Perif_GPO1Cntl_PD_EN                           1
    #define   LSb16Perif_GPO1Cntl_PD_EN                           1
    #define       bPerif_GPO1Cntl_PD_EN                        1
    #define   MSK32Perif_GPO1Cntl_PD_EN                           0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_GPO2Cntl                              0x0070

    #define     BA_Perif_GPO2Cntl_PU_EN                        0x0070
    #define     B16Perif_GPO2Cntl_PU_EN                        0x0070
    #define   LSb32Perif_GPO2Cntl_PU_EN                           0
    #define   LSb16Perif_GPO2Cntl_PU_EN                           0
    #define       bPerif_GPO2Cntl_PU_EN                        1
    #define   MSK32Perif_GPO2Cntl_PU_EN                           0x00000001

    #define     BA_Perif_GPO2Cntl_PD_EN                        0x0070
    #define     B16Perif_GPO2Cntl_PD_EN                        0x0070
    #define   LSb32Perif_GPO2Cntl_PD_EN                           1
    #define   LSb16Perif_GPO2Cntl_PD_EN                           1
    #define       bPerif_GPO2Cntl_PD_EN                        1
    #define   MSK32Perif_GPO2Cntl_PD_EN                           0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_GPO3Cntl                              0x0074

    #define     BA_Perif_GPO3Cntl_PU_EN                        0x0074
    #define     B16Perif_GPO3Cntl_PU_EN                        0x0074
    #define   LSb32Perif_GPO3Cntl_PU_EN                           0
    #define   LSb16Perif_GPO3Cntl_PU_EN                           0
    #define       bPerif_GPO3Cntl_PU_EN                        1
    #define   MSK32Perif_GPO3Cntl_PU_EN                           0x00000001

    #define     BA_Perif_GPO3Cntl_PD_EN                        0x0074
    #define     B16Perif_GPO3Cntl_PD_EN                        0x0074
    #define   LSb32Perif_GPO3Cntl_PD_EN                           1
    #define   LSb16Perif_GPO3Cntl_PD_EN                           1
    #define       bPerif_GPO3Cntl_PD_EN                        1
    #define   MSK32Perif_GPO3Cntl_PD_EN                           0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_RSTCntl                         0x0078

    #define     BA_Perif_SCRD0_RSTCntl_PU_EN                   0x0078
    #define     B16Perif_SCRD0_RSTCntl_PU_EN                   0x0078
    #define   LSb32Perif_SCRD0_RSTCntl_PU_EN                      0
    #define   LSb16Perif_SCRD0_RSTCntl_PU_EN                      0
    #define       bPerif_SCRD0_RSTCntl_PU_EN                   1
    #define   MSK32Perif_SCRD0_RSTCntl_PU_EN                      0x00000001

    #define     BA_Perif_SCRD0_RSTCntl_PD_EN                   0x0078
    #define     B16Perif_SCRD0_RSTCntl_PD_EN                   0x0078
    #define   LSb32Perif_SCRD0_RSTCntl_PD_EN                      1
    #define   LSb16Perif_SCRD0_RSTCntl_PD_EN                      1
    #define       bPerif_SCRD0_RSTCntl_PD_EN                   1
    #define   MSK32Perif_SCRD0_RSTCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_DCLKCntl                        0x007C

    #define     BA_Perif_SCRD0_DCLKCntl_PU_EN                  0x007C
    #define     B16Perif_SCRD0_DCLKCntl_PU_EN                  0x007C
    #define   LSb32Perif_SCRD0_DCLKCntl_PU_EN                     0
    #define   LSb16Perif_SCRD0_DCLKCntl_PU_EN                     0
    #define       bPerif_SCRD0_DCLKCntl_PU_EN                  1
    #define   MSK32Perif_SCRD0_DCLKCntl_PU_EN                     0x00000001

    #define     BA_Perif_SCRD0_DCLKCntl_PD_EN                  0x007C
    #define     B16Perif_SCRD0_DCLKCntl_PD_EN                  0x007C
    #define   LSb32Perif_SCRD0_DCLKCntl_PD_EN                     1
    #define   LSb16Perif_SCRD0_DCLKCntl_PD_EN                     1
    #define       bPerif_SCRD0_DCLKCntl_PD_EN                  1
    #define   MSK32Perif_SCRD0_DCLKCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_DIOCntl                         0x0080

    #define     BA_Perif_SCRD0_DIOCntl_PU_EN                   0x0080
    #define     B16Perif_SCRD0_DIOCntl_PU_EN                   0x0080
    #define   LSb32Perif_SCRD0_DIOCntl_PU_EN                      0
    #define   LSb16Perif_SCRD0_DIOCntl_PU_EN                      0
    #define       bPerif_SCRD0_DIOCntl_PU_EN                   1
    #define   MSK32Perif_SCRD0_DIOCntl_PU_EN                      0x00000001

    #define     BA_Perif_SCRD0_DIOCntl_PD_EN                   0x0080
    #define     B16Perif_SCRD0_DIOCntl_PD_EN                   0x0080
    #define   LSb32Perif_SCRD0_DIOCntl_PD_EN                      1
    #define   LSb16Perif_SCRD0_DIOCntl_PD_EN                      1
    #define       bPerif_SCRD0_DIOCntl_PD_EN                   1
    #define   MSK32Perif_SCRD0_DIOCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_VCC1P8_ENCntl                   0x0084

    #define     BA_Perif_SCRD0_VCC1P8_ENCntl_PU_EN             0x0084
    #define     B16Perif_SCRD0_VCC1P8_ENCntl_PU_EN             0x0084
    #define   LSb32Perif_SCRD0_VCC1P8_ENCntl_PU_EN                0
    #define   LSb16Perif_SCRD0_VCC1P8_ENCntl_PU_EN                0
    #define       bPerif_SCRD0_VCC1P8_ENCntl_PU_EN             1
    #define   MSK32Perif_SCRD0_VCC1P8_ENCntl_PU_EN                0x00000001

    #define     BA_Perif_SCRD0_VCC1P8_ENCntl_PD_EN             0x0084
    #define     B16Perif_SCRD0_VCC1P8_ENCntl_PD_EN             0x0084
    #define   LSb32Perif_SCRD0_VCC1P8_ENCntl_PD_EN                1
    #define   LSb16Perif_SCRD0_VCC1P8_ENCntl_PD_EN                1
    #define       bPerif_SCRD0_VCC1P8_ENCntl_PD_EN             1
    #define   MSK32Perif_SCRD0_VCC1P8_ENCntl_PD_EN                0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_VCC5_ENCntl                     0x0088

    #define     BA_Perif_SCRD0_VCC5_ENCntl_PU_EN               0x0088
    #define     B16Perif_SCRD0_VCC5_ENCntl_PU_EN               0x0088
    #define   LSb32Perif_SCRD0_VCC5_ENCntl_PU_EN                  0
    #define   LSb16Perif_SCRD0_VCC5_ENCntl_PU_EN                  0
    #define       bPerif_SCRD0_VCC5_ENCntl_PU_EN               1
    #define   MSK32Perif_SCRD0_VCC5_ENCntl_PU_EN                  0x00000001

    #define     BA_Perif_SCRD0_VCC5_ENCntl_PD_EN               0x0088
    #define     B16Perif_SCRD0_VCC5_ENCntl_PD_EN               0x0088
    #define   LSb32Perif_SCRD0_VCC5_ENCntl_PD_EN                  1
    #define   LSb16Perif_SCRD0_VCC5_ENCntl_PD_EN                  1
    #define       bPerif_SCRD0_VCC5_ENCntl_PD_EN               1
    #define   MSK32Perif_SCRD0_VCC5_ENCntl_PD_EN                  0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_VCC3P3_ENCntl                   0x008C

    #define     BA_Perif_SCRD0_VCC3P3_ENCntl_PU_EN             0x008C
    #define     B16Perif_SCRD0_VCC3P3_ENCntl_PU_EN             0x008C
    #define   LSb32Perif_SCRD0_VCC3P3_ENCntl_PU_EN                0
    #define   LSb16Perif_SCRD0_VCC3P3_ENCntl_PU_EN                0
    #define       bPerif_SCRD0_VCC3P3_ENCntl_PU_EN             1
    #define   MSK32Perif_SCRD0_VCC3P3_ENCntl_PU_EN                0x00000001

    #define     BA_Perif_SCRD0_VCC3P3_ENCntl_PD_EN             0x008C
    #define     B16Perif_SCRD0_VCC3P3_ENCntl_PD_EN             0x008C
    #define   LSb32Perif_SCRD0_VCC3P3_ENCntl_PD_EN                1
    #define   LSb16Perif_SCRD0_VCC3P3_ENCntl_PD_EN                1
    #define       bPerif_SCRD0_VCC3P3_ENCntl_PD_EN             1
    #define   MSK32Perif_SCRD0_VCC3P3_ENCntl_PD_EN                0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_GPIO0Cntl                       0x0090

    #define     BA_Perif_SCRD0_GPIO0Cntl_PU_EN                 0x0090
    #define     B16Perif_SCRD0_GPIO0Cntl_PU_EN                 0x0090
    #define   LSb32Perif_SCRD0_GPIO0Cntl_PU_EN                    0
    #define   LSb16Perif_SCRD0_GPIO0Cntl_PU_EN                    0
    #define       bPerif_SCRD0_GPIO0Cntl_PU_EN                 1
    #define   MSK32Perif_SCRD0_GPIO0Cntl_PU_EN                    0x00000001

    #define     BA_Perif_SCRD0_GPIO0Cntl_PD_EN                 0x0090
    #define     B16Perif_SCRD0_GPIO0Cntl_PD_EN                 0x0090
    #define   LSb32Perif_SCRD0_GPIO0Cntl_PD_EN                    1
    #define   LSb16Perif_SCRD0_GPIO0Cntl_PD_EN                    1
    #define       bPerif_SCRD0_GPIO0Cntl_PD_EN                 1
    #define   MSK32Perif_SCRD0_GPIO0Cntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD0_GPIO1Cntl                       0x0094

    #define     BA_Perif_SCRD0_GPIO1Cntl_PU_EN                 0x0094
    #define     B16Perif_SCRD0_GPIO1Cntl_PU_EN                 0x0094
    #define   LSb32Perif_SCRD0_GPIO1Cntl_PU_EN                    0
    #define   LSb16Perif_SCRD0_GPIO1Cntl_PU_EN                    0
    #define       bPerif_SCRD0_GPIO1Cntl_PU_EN                 1
    #define   MSK32Perif_SCRD0_GPIO1Cntl_PU_EN                    0x00000001

    #define     BA_Perif_SCRD0_GPIO1Cntl_PD_EN                 0x0094
    #define     B16Perif_SCRD0_GPIO1Cntl_PD_EN                 0x0094
    #define   LSb32Perif_SCRD0_GPIO1Cntl_PD_EN                    1
    #define   LSb16Perif_SCRD0_GPIO1Cntl_PD_EN                    1
    #define       bPerif_SCRD0_GPIO1Cntl_PD_EN                 1
    #define   MSK32Perif_SCRD0_GPIO1Cntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_RSTCntl                         0x0098

    #define     BA_Perif_SCRD1_RSTCntl_PU_EN                   0x0098
    #define     B16Perif_SCRD1_RSTCntl_PU_EN                   0x0098
    #define   LSb32Perif_SCRD1_RSTCntl_PU_EN                      0
    #define   LSb16Perif_SCRD1_RSTCntl_PU_EN                      0
    #define       bPerif_SCRD1_RSTCntl_PU_EN                   1
    #define   MSK32Perif_SCRD1_RSTCntl_PU_EN                      0x00000001

    #define     BA_Perif_SCRD1_RSTCntl_PD_EN                   0x0098
    #define     B16Perif_SCRD1_RSTCntl_PD_EN                   0x0098
    #define   LSb32Perif_SCRD1_RSTCntl_PD_EN                      1
    #define   LSb16Perif_SCRD1_RSTCntl_PD_EN                      1
    #define       bPerif_SCRD1_RSTCntl_PD_EN                   1
    #define   MSK32Perif_SCRD1_RSTCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_DCLKCntl                        0x009C

    #define     BA_Perif_SCRD1_DCLKCntl_PU_EN                  0x009C
    #define     B16Perif_SCRD1_DCLKCntl_PU_EN                  0x009C
    #define   LSb32Perif_SCRD1_DCLKCntl_PU_EN                     0
    #define   LSb16Perif_SCRD1_DCLKCntl_PU_EN                     0
    #define       bPerif_SCRD1_DCLKCntl_PU_EN                  1
    #define   MSK32Perif_SCRD1_DCLKCntl_PU_EN                     0x00000001

    #define     BA_Perif_SCRD1_DCLKCntl_PD_EN                  0x009C
    #define     B16Perif_SCRD1_DCLKCntl_PD_EN                  0x009C
    #define   LSb32Perif_SCRD1_DCLKCntl_PD_EN                     1
    #define   LSb16Perif_SCRD1_DCLKCntl_PD_EN                     1
    #define       bPerif_SCRD1_DCLKCntl_PD_EN                  1
    #define   MSK32Perif_SCRD1_DCLKCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_DIOCntl                         0x00A0

    #define     BA_Perif_SCRD1_DIOCntl_PU_EN                   0x00A0
    #define     B16Perif_SCRD1_DIOCntl_PU_EN                   0x00A0
    #define   LSb32Perif_SCRD1_DIOCntl_PU_EN                      0
    #define   LSb16Perif_SCRD1_DIOCntl_PU_EN                      0
    #define       bPerif_SCRD1_DIOCntl_PU_EN                   1
    #define   MSK32Perif_SCRD1_DIOCntl_PU_EN                      0x00000001

    #define     BA_Perif_SCRD1_DIOCntl_PD_EN                   0x00A0
    #define     B16Perif_SCRD1_DIOCntl_PD_EN                   0x00A0
    #define   LSb32Perif_SCRD1_DIOCntl_PD_EN                      1
    #define   LSb16Perif_SCRD1_DIOCntl_PD_EN                      1
    #define       bPerif_SCRD1_DIOCntl_PD_EN                   1
    #define   MSK32Perif_SCRD1_DIOCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_VCC1P8_ENCntl                   0x00A4

    #define     BA_Perif_SCRD1_VCC1P8_ENCntl_PU_EN             0x00A4
    #define     B16Perif_SCRD1_VCC1P8_ENCntl_PU_EN             0x00A4
    #define   LSb32Perif_SCRD1_VCC1P8_ENCntl_PU_EN                0
    #define   LSb16Perif_SCRD1_VCC1P8_ENCntl_PU_EN                0
    #define       bPerif_SCRD1_VCC1P8_ENCntl_PU_EN             1
    #define   MSK32Perif_SCRD1_VCC1P8_ENCntl_PU_EN                0x00000001

    #define     BA_Perif_SCRD1_VCC1P8_ENCntl_PD_EN             0x00A4
    #define     B16Perif_SCRD1_VCC1P8_ENCntl_PD_EN             0x00A4
    #define   LSb32Perif_SCRD1_VCC1P8_ENCntl_PD_EN                1
    #define   LSb16Perif_SCRD1_VCC1P8_ENCntl_PD_EN                1
    #define       bPerif_SCRD1_VCC1P8_ENCntl_PD_EN             1
    #define   MSK32Perif_SCRD1_VCC1P8_ENCntl_PD_EN                0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_VCC5_ENCntl                     0x00A8

    #define     BA_Perif_SCRD1_VCC5_ENCntl_PU_EN               0x00A8
    #define     B16Perif_SCRD1_VCC5_ENCntl_PU_EN               0x00A8
    #define   LSb32Perif_SCRD1_VCC5_ENCntl_PU_EN                  0
    #define   LSb16Perif_SCRD1_VCC5_ENCntl_PU_EN                  0
    #define       bPerif_SCRD1_VCC5_ENCntl_PU_EN               1
    #define   MSK32Perif_SCRD1_VCC5_ENCntl_PU_EN                  0x00000001

    #define     BA_Perif_SCRD1_VCC5_ENCntl_PD_EN               0x00A8
    #define     B16Perif_SCRD1_VCC5_ENCntl_PD_EN               0x00A8
    #define   LSb32Perif_SCRD1_VCC5_ENCntl_PD_EN                  1
    #define   LSb16Perif_SCRD1_VCC5_ENCntl_PD_EN                  1
    #define       bPerif_SCRD1_VCC5_ENCntl_PD_EN               1
    #define   MSK32Perif_SCRD1_VCC5_ENCntl_PD_EN                  0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_VCC3P3_ENCntl                   0x00AC

    #define     BA_Perif_SCRD1_VCC3P3_ENCntl_PU_EN             0x00AC
    #define     B16Perif_SCRD1_VCC3P3_ENCntl_PU_EN             0x00AC
    #define   LSb32Perif_SCRD1_VCC3P3_ENCntl_PU_EN                0
    #define   LSb16Perif_SCRD1_VCC3P3_ENCntl_PU_EN                0
    #define       bPerif_SCRD1_VCC3P3_ENCntl_PU_EN             1
    #define   MSK32Perif_SCRD1_VCC3P3_ENCntl_PU_EN                0x00000001

    #define     BA_Perif_SCRD1_VCC3P3_ENCntl_PD_EN             0x00AC
    #define     B16Perif_SCRD1_VCC3P3_ENCntl_PD_EN             0x00AC
    #define   LSb32Perif_SCRD1_VCC3P3_ENCntl_PD_EN                1
    #define   LSb16Perif_SCRD1_VCC3P3_ENCntl_PD_EN                1
    #define       bPerif_SCRD1_VCC3P3_ENCntl_PD_EN             1
    #define   MSK32Perif_SCRD1_VCC3P3_ENCntl_PD_EN                0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_GPIO0Cntl                       0x00B0

    #define     BA_Perif_SCRD1_GPIO0Cntl_PU_EN                 0x00B0
    #define     B16Perif_SCRD1_GPIO0Cntl_PU_EN                 0x00B0
    #define   LSb32Perif_SCRD1_GPIO0Cntl_PU_EN                    0
    #define   LSb16Perif_SCRD1_GPIO0Cntl_PU_EN                    0
    #define       bPerif_SCRD1_GPIO0Cntl_PU_EN                 1
    #define   MSK32Perif_SCRD1_GPIO0Cntl_PU_EN                    0x00000001

    #define     BA_Perif_SCRD1_GPIO0Cntl_PD_EN                 0x00B0
    #define     B16Perif_SCRD1_GPIO0Cntl_PD_EN                 0x00B0
    #define   LSb32Perif_SCRD1_GPIO0Cntl_PD_EN                    1
    #define   LSb16Perif_SCRD1_GPIO0Cntl_PD_EN                    1
    #define       bPerif_SCRD1_GPIO0Cntl_PD_EN                 1
    #define   MSK32Perif_SCRD1_GPIO0Cntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SCRD1_GPIO1Cntl                       0x00B4

    #define     BA_Perif_SCRD1_GPIO1Cntl_PU_EN                 0x00B4
    #define     B16Perif_SCRD1_GPIO1Cntl_PU_EN                 0x00B4
    #define   LSb32Perif_SCRD1_GPIO1Cntl_PU_EN                    0
    #define   LSb16Perif_SCRD1_GPIO1Cntl_PU_EN                    0
    #define       bPerif_SCRD1_GPIO1Cntl_PU_EN                 1
    #define   MSK32Perif_SCRD1_GPIO1Cntl_PU_EN                    0x00000001

    #define     BA_Perif_SCRD1_GPIO1Cntl_PD_EN                 0x00B4
    #define     B16Perif_SCRD1_GPIO1Cntl_PD_EN                 0x00B4
    #define   LSb32Perif_SCRD1_GPIO1Cntl_PD_EN                    1
    #define   LSb16Perif_SCRD1_GPIO1Cntl_PD_EN                    1
    #define       bPerif_SCRD1_GPIO1Cntl_PD_EN                 1
    #define   MSK32Perif_SCRD1_GPIO1Cntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_SCLKCntl                          0x00B8

    #define     BA_Perif_DAA_SCLKCntl_PU_EN                    0x00B8
    #define     B16Perif_DAA_SCLKCntl_PU_EN                    0x00B8
    #define   LSb32Perif_DAA_SCLKCntl_PU_EN                       0
    #define   LSb16Perif_DAA_SCLKCntl_PU_EN                       0
    #define       bPerif_DAA_SCLKCntl_PU_EN                    1
    #define   MSK32Perif_DAA_SCLKCntl_PU_EN                       0x00000001

    #define     BA_Perif_DAA_SCLKCntl_PD_EN                    0x00B8
    #define     B16Perif_DAA_SCLKCntl_PD_EN                    0x00B8
    #define   LSb32Perif_DAA_SCLKCntl_PD_EN                       1
    #define   LSb16Perif_DAA_SCLKCntl_PD_EN                       1
    #define       bPerif_DAA_SCLKCntl_PD_EN                    1
    #define   MSK32Perif_DAA_SCLKCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_FSYNCnCntl                        0x00BC

    #define     BA_Perif_DAA_FSYNCnCntl_PU_EN                  0x00BC
    #define     B16Perif_DAA_FSYNCnCntl_PU_EN                  0x00BC
    #define   LSb32Perif_DAA_FSYNCnCntl_PU_EN                     0
    #define   LSb16Perif_DAA_FSYNCnCntl_PU_EN                     0
    #define       bPerif_DAA_FSYNCnCntl_PU_EN                  1
    #define   MSK32Perif_DAA_FSYNCnCntl_PU_EN                     0x00000001

    #define     BA_Perif_DAA_FSYNCnCntl_PD_EN                  0x00BC
    #define     B16Perif_DAA_FSYNCnCntl_PD_EN                  0x00BC
    #define   LSb32Perif_DAA_FSYNCnCntl_PD_EN                     1
    #define   LSb16Perif_DAA_FSYNCnCntl_PD_EN                     1
    #define       bPerif_DAA_FSYNCnCntl_PD_EN                  1
    #define   MSK32Perif_DAA_FSYNCnCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_SDICntl                           0x00C0

    #define     BA_Perif_DAA_SDICntl_PU_EN                     0x00C0
    #define     B16Perif_DAA_SDICntl_PU_EN                     0x00C0
    #define   LSb32Perif_DAA_SDICntl_PU_EN                        0
    #define   LSb16Perif_DAA_SDICntl_PU_EN                        0
    #define       bPerif_DAA_SDICntl_PU_EN                     1
    #define   MSK32Perif_DAA_SDICntl_PU_EN                        0x00000001

    #define     BA_Perif_DAA_SDICntl_PD_EN                     0x00C0
    #define     B16Perif_DAA_SDICntl_PD_EN                     0x00C0
    #define   LSb32Perif_DAA_SDICntl_PD_EN                        1
    #define   LSb16Perif_DAA_SDICntl_PD_EN                        1
    #define       bPerif_DAA_SDICntl_PD_EN                     1
    #define   MSK32Perif_DAA_SDICntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_SDOCntl                           0x00C4

    #define     BA_Perif_DAA_SDOCntl_PU_EN                     0x00C4
    #define     B16Perif_DAA_SDOCntl_PU_EN                     0x00C4
    #define   LSb32Perif_DAA_SDOCntl_PU_EN                        0
    #define   LSb16Perif_DAA_SDOCntl_PU_EN                        0
    #define       bPerif_DAA_SDOCntl_PU_EN                     1
    #define   MSK32Perif_DAA_SDOCntl_PU_EN                        0x00000001

    #define     BA_Perif_DAA_SDOCntl_PD_EN                     0x00C4
    #define     B16Perif_DAA_SDOCntl_PD_EN                     0x00C4
    #define   LSb32Perif_DAA_SDOCntl_PD_EN                        1
    #define   LSb16Perif_DAA_SDOCntl_PD_EN                        1
    #define       bPerif_DAA_SDOCntl_PD_EN                     1
    #define   MSK32Perif_DAA_SDOCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_MCLKCntl                          0x00C8

    #define     BA_Perif_DAA_MCLKCntl_PU_EN                    0x00C8
    #define     B16Perif_DAA_MCLKCntl_PU_EN                    0x00C8
    #define   LSb32Perif_DAA_MCLKCntl_PU_EN                       0
    #define   LSb16Perif_DAA_MCLKCntl_PU_EN                       0
    #define       bPerif_DAA_MCLKCntl_PU_EN                    1
    #define   MSK32Perif_DAA_MCLKCntl_PU_EN                       0x00000001

    #define     BA_Perif_DAA_MCLKCntl_PD_EN                    0x00C8
    #define     B16Perif_DAA_MCLKCntl_PD_EN                    0x00C8
    #define   LSb32Perif_DAA_MCLKCntl_PD_EN                       1
    #define   LSb16Perif_DAA_MCLKCntl_PD_EN                       1
    #define       bPerif_DAA_MCLKCntl_PD_EN                    1
    #define   MSK32Perif_DAA_MCLKCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_DAA_RSTnCntl                          0x00CC

    #define     BA_Perif_DAA_RSTnCntl_PU_EN                    0x00CC
    #define     B16Perif_DAA_RSTnCntl_PU_EN                    0x00CC
    #define   LSb32Perif_DAA_RSTnCntl_PU_EN                       0
    #define   LSb16Perif_DAA_RSTnCntl_PU_EN                       0
    #define       bPerif_DAA_RSTnCntl_PU_EN                    1
    #define   MSK32Perif_DAA_RSTnCntl_PU_EN                       0x00000001

    #define     BA_Perif_DAA_RSTnCntl_PD_EN                    0x00CC
    #define     B16Perif_DAA_RSTnCntl_PD_EN                    0x00CC
    #define   LSb32Perif_DAA_RSTnCntl_PD_EN                       1
    #define   LSb16Perif_DAA_RSTnCntl_PD_EN                       1
    #define       bPerif_DAA_RSTnCntl_PD_EN                    1
    #define   MSK32Perif_DAA_RSTnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RCLKOCntl                          0x00D0

    #define     BA_Perif_ET_RCLKOCntl_PU_EN                    0x00D0
    #define     B16Perif_ET_RCLKOCntl_PU_EN                    0x00D0
    #define   LSb32Perif_ET_RCLKOCntl_PU_EN                       0
    #define   LSb16Perif_ET_RCLKOCntl_PU_EN                       0
    #define       bPerif_ET_RCLKOCntl_PU_EN                    1
    #define   MSK32Perif_ET_RCLKOCntl_PU_EN                       0x00000001

    #define     BA_Perif_ET_RCLKOCntl_PD_EN                    0x00D0
    #define     B16Perif_ET_RCLKOCntl_PD_EN                    0x00D0
    #define   LSb32Perif_ET_RCLKOCntl_PD_EN                       1
    #define   LSb16Perif_ET_RCLKOCntl_PD_EN                       1
    #define       bPerif_ET_RCLKOCntl_PD_EN                    1
    #define   MSK32Perif_ET_RCLKOCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXCLKIOCntl                        0x00D4

    #define     BA_Perif_ET_TXCLKIOCntl_PU_EN                  0x00D4
    #define     B16Perif_ET_TXCLKIOCntl_PU_EN                  0x00D4
    #define   LSb32Perif_ET_TXCLKIOCntl_PU_EN                     0
    #define   LSb16Perif_ET_TXCLKIOCntl_PU_EN                     0
    #define       bPerif_ET_TXCLKIOCntl_PU_EN                  1
    #define   MSK32Perif_ET_TXCLKIOCntl_PU_EN                     0x00000001

    #define     BA_Perif_ET_TXCLKIOCntl_PD_EN                  0x00D4
    #define     B16Perif_ET_TXCLKIOCntl_PD_EN                  0x00D4
    #define   LSb32Perif_ET_TXCLKIOCntl_PD_EN                     1
    #define   LSb16Perif_ET_TXCLKIOCntl_PD_EN                     1
    #define       bPerif_ET_TXCLKIOCntl_PD_EN                  1
    #define   MSK32Perif_ET_TXCLKIOCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXD0Cntl                           0x00D8

    #define     BA_Perif_ET_TXD0Cntl_PU_EN                     0x00D8
    #define     B16Perif_ET_TXD0Cntl_PU_EN                     0x00D8
    #define   LSb32Perif_ET_TXD0Cntl_PU_EN                        0
    #define   LSb16Perif_ET_TXD0Cntl_PU_EN                        0
    #define       bPerif_ET_TXD0Cntl_PU_EN                     1
    #define   MSK32Perif_ET_TXD0Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_TXD0Cntl_PD_EN                     0x00D8
    #define     B16Perif_ET_TXD0Cntl_PD_EN                     0x00D8
    #define   LSb32Perif_ET_TXD0Cntl_PD_EN                        1
    #define   LSb16Perif_ET_TXD0Cntl_PD_EN                        1
    #define       bPerif_ET_TXD0Cntl_PD_EN                     1
    #define   MSK32Perif_ET_TXD0Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXD1Cntl                           0x00DC

    #define     BA_Perif_ET_TXD1Cntl_PU_EN                     0x00DC
    #define     B16Perif_ET_TXD1Cntl_PU_EN                     0x00DC
    #define   LSb32Perif_ET_TXD1Cntl_PU_EN                        0
    #define   LSb16Perif_ET_TXD1Cntl_PU_EN                        0
    #define       bPerif_ET_TXD1Cntl_PU_EN                     1
    #define   MSK32Perif_ET_TXD1Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_TXD1Cntl_PD_EN                     0x00DC
    #define     B16Perif_ET_TXD1Cntl_PD_EN                     0x00DC
    #define   LSb32Perif_ET_TXD1Cntl_PD_EN                        1
    #define   LSb16Perif_ET_TXD1Cntl_PD_EN                        1
    #define       bPerif_ET_TXD1Cntl_PD_EN                     1
    #define   MSK32Perif_ET_TXD1Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXD2Cntl                           0x00E0

    #define     BA_Perif_ET_TXD2Cntl_PU_EN                     0x00E0
    #define     B16Perif_ET_TXD2Cntl_PU_EN                     0x00E0
    #define   LSb32Perif_ET_TXD2Cntl_PU_EN                        0
    #define   LSb16Perif_ET_TXD2Cntl_PU_EN                        0
    #define       bPerif_ET_TXD2Cntl_PU_EN                     1
    #define   MSK32Perif_ET_TXD2Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_TXD2Cntl_PD_EN                     0x00E0
    #define     B16Perif_ET_TXD2Cntl_PD_EN                     0x00E0
    #define   LSb32Perif_ET_TXD2Cntl_PD_EN                        1
    #define   LSb16Perif_ET_TXD2Cntl_PD_EN                        1
    #define       bPerif_ET_TXD2Cntl_PD_EN                     1
    #define   MSK32Perif_ET_TXD2Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXD3Cntl                           0x00E4

    #define     BA_Perif_ET_TXD3Cntl_PU_EN                     0x00E4
    #define     B16Perif_ET_TXD3Cntl_PU_EN                     0x00E4
    #define   LSb32Perif_ET_TXD3Cntl_PU_EN                        0
    #define   LSb16Perif_ET_TXD3Cntl_PU_EN                        0
    #define       bPerif_ET_TXD3Cntl_PU_EN                     1
    #define   MSK32Perif_ET_TXD3Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_TXD3Cntl_PD_EN                     0x00E4
    #define     B16Perif_ET_TXD3Cntl_PD_EN                     0x00E4
    #define   LSb32Perif_ET_TXD3Cntl_PD_EN                        1
    #define   LSb16Perif_ET_TXD3Cntl_PD_EN                        1
    #define       bPerif_ET_TXD3Cntl_PD_EN                     1
    #define   MSK32Perif_ET_TXD3Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_TXENCntl                           0x00E8

    #define     BA_Perif_ET_TXENCntl_PU_EN                     0x00E8
    #define     B16Perif_ET_TXENCntl_PU_EN                     0x00E8
    #define   LSb32Perif_ET_TXENCntl_PU_EN                        0
    #define   LSb16Perif_ET_TXENCntl_PU_EN                        0
    #define       bPerif_ET_TXENCntl_PU_EN                     1
    #define   MSK32Perif_ET_TXENCntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_TXENCntl_PD_EN                     0x00E8
    #define     B16Perif_ET_TXENCntl_PD_EN                     0x00E8
    #define   LSb32Perif_ET_TXENCntl_PD_EN                        1
    #define   LSb16Perif_ET_TXENCntl_PD_EN                        1
    #define       bPerif_ET_TXENCntl_PD_EN                     1
    #define   MSK32Perif_ET_TXENCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXCLKICntl                         0x00EC

    #define     BA_Perif_ET_RXCLKICntl_PU_EN                   0x00EC
    #define     B16Perif_ET_RXCLKICntl_PU_EN                   0x00EC
    #define   LSb32Perif_ET_RXCLKICntl_PU_EN                      0
    #define   LSb16Perif_ET_RXCLKICntl_PU_EN                      0
    #define       bPerif_ET_RXCLKICntl_PU_EN                   1
    #define   MSK32Perif_ET_RXCLKICntl_PU_EN                      0x00000001

    #define     BA_Perif_ET_RXCLKICntl_PD_EN                   0x00EC
    #define     B16Perif_ET_RXCLKICntl_PD_EN                   0x00EC
    #define   LSb32Perif_ET_RXCLKICntl_PD_EN                      1
    #define   LSb16Perif_ET_RXCLKICntl_PD_EN                      1
    #define       bPerif_ET_RXCLKICntl_PD_EN                   1
    #define   MSK32Perif_ET_RXCLKICntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXD0Cntl                           0x00F0

    #define     BA_Perif_ET_RXD0Cntl_PU_EN                     0x00F0
    #define     B16Perif_ET_RXD0Cntl_PU_EN                     0x00F0
    #define   LSb32Perif_ET_RXD0Cntl_PU_EN                        0
    #define   LSb16Perif_ET_RXD0Cntl_PU_EN                        0
    #define       bPerif_ET_RXD0Cntl_PU_EN                     1
    #define   MSK32Perif_ET_RXD0Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_RXD0Cntl_PD_EN                     0x00F0
    #define     B16Perif_ET_RXD0Cntl_PD_EN                     0x00F0
    #define   LSb32Perif_ET_RXD0Cntl_PD_EN                        1
    #define   LSb16Perif_ET_RXD0Cntl_PD_EN                        1
    #define       bPerif_ET_RXD0Cntl_PD_EN                     1
    #define   MSK32Perif_ET_RXD0Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXD1Cntl                           0x00F4

    #define     BA_Perif_ET_RXD1Cntl_PU_EN                     0x00F4
    #define     B16Perif_ET_RXD1Cntl_PU_EN                     0x00F4
    #define   LSb32Perif_ET_RXD1Cntl_PU_EN                        0
    #define   LSb16Perif_ET_RXD1Cntl_PU_EN                        0
    #define       bPerif_ET_RXD1Cntl_PU_EN                     1
    #define   MSK32Perif_ET_RXD1Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_RXD1Cntl_PD_EN                     0x00F4
    #define     B16Perif_ET_RXD1Cntl_PD_EN                     0x00F4
    #define   LSb32Perif_ET_RXD1Cntl_PD_EN                        1
    #define   LSb16Perif_ET_RXD1Cntl_PD_EN                        1
    #define       bPerif_ET_RXD1Cntl_PD_EN                     1
    #define   MSK32Perif_ET_RXD1Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXD2Cntl                           0x00F8

    #define     BA_Perif_ET_RXD2Cntl_PU_EN                     0x00F8
    #define     B16Perif_ET_RXD2Cntl_PU_EN                     0x00F8
    #define   LSb32Perif_ET_RXD2Cntl_PU_EN                        0
    #define   LSb16Perif_ET_RXD2Cntl_PU_EN                        0
    #define       bPerif_ET_RXD2Cntl_PU_EN                     1
    #define   MSK32Perif_ET_RXD2Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_RXD2Cntl_PD_EN                     0x00F8
    #define     B16Perif_ET_RXD2Cntl_PD_EN                     0x00F8
    #define   LSb32Perif_ET_RXD2Cntl_PD_EN                        1
    #define   LSb16Perif_ET_RXD2Cntl_PD_EN                        1
    #define       bPerif_ET_RXD2Cntl_PD_EN                     1
    #define   MSK32Perif_ET_RXD2Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXD3Cntl                           0x00FC

    #define     BA_Perif_ET_RXD3Cntl_PU_EN                     0x00FC
    #define     B16Perif_ET_RXD3Cntl_PU_EN                     0x00FC
    #define   LSb32Perif_ET_RXD3Cntl_PU_EN                        0
    #define   LSb16Perif_ET_RXD3Cntl_PU_EN                        0
    #define       bPerif_ET_RXD3Cntl_PU_EN                     1
    #define   MSK32Perif_ET_RXD3Cntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_RXD3Cntl_PD_EN                     0x00FC
    #define     B16Perif_ET_RXD3Cntl_PD_EN                     0x00FC
    #define   LSb32Perif_ET_RXD3Cntl_PD_EN                        1
    #define   LSb16Perif_ET_RXD3Cntl_PD_EN                        1
    #define       bPerif_ET_RXD3Cntl_PD_EN                     1
    #define   MSK32Perif_ET_RXD3Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_RXDVCntl                           0x0100

    #define     BA_Perif_ET_RXDVCntl_PU_EN                     0x0100
    #define     B16Perif_ET_RXDVCntl_PU_EN                     0x0100
    #define   LSb32Perif_ET_RXDVCntl_PU_EN                        0
    #define   LSb16Perif_ET_RXDVCntl_PU_EN                        0
    #define       bPerif_ET_RXDVCntl_PU_EN                     1
    #define   MSK32Perif_ET_RXDVCntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_RXDVCntl_PD_EN                     0x0100
    #define     B16Perif_ET_RXDVCntl_PD_EN                     0x0100
    #define   LSb32Perif_ET_RXDVCntl_PD_EN                        1
    #define   LSb16Perif_ET_RXDVCntl_PD_EN                        1
    #define       bPerif_ET_RXDVCntl_PD_EN                     1
    #define   MSK32Perif_ET_RXDVCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_MDCCntl                            0x0104

    #define     BA_Perif_ET_MDCCntl_PU_EN                      0x0104
    #define     B16Perif_ET_MDCCntl_PU_EN                      0x0104
    #define   LSb32Perif_ET_MDCCntl_PU_EN                         0
    #define   LSb16Perif_ET_MDCCntl_PU_EN                         0
    #define       bPerif_ET_MDCCntl_PU_EN                      1
    #define   MSK32Perif_ET_MDCCntl_PU_EN                         0x00000001

    #define     BA_Perif_ET_MDCCntl_PD_EN                      0x0104
    #define     B16Perif_ET_MDCCntl_PD_EN                      0x0104
    #define   LSb32Perif_ET_MDCCntl_PD_EN                         1
    #define   LSb16Perif_ET_MDCCntl_PD_EN                         1
    #define       bPerif_ET_MDCCntl_PD_EN                      1
    #define   MSK32Perif_ET_MDCCntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_ET_MDIOCntl                           0x0108

    #define     BA_Perif_ET_MDIOCntl_PU_EN                     0x0108
    #define     B16Perif_ET_MDIOCntl_PU_EN                     0x0108
    #define   LSb32Perif_ET_MDIOCntl_PU_EN                        0
    #define   LSb16Perif_ET_MDIOCntl_PU_EN                        0
    #define       bPerif_ET_MDIOCntl_PU_EN                     1
    #define   MSK32Perif_ET_MDIOCntl_PU_EN                        0x00000001

    #define     BA_Perif_ET_MDIOCntl_PD_EN                     0x0108
    #define     B16Perif_ET_MDIOCntl_PD_EN                     0x0108
    #define   LSb32Perif_ET_MDIOCntl_PD_EN                        1
    #define   LSb16Perif_ET_MDIOCntl_PD_EN                        1
    #define       bPerif_ET_MDIOCntl_PD_EN                     1
    #define   MSK32Perif_ET_MDIOCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI1_CLKCntl                         0x010C

    #define     BA_Perif_STSI1_CLKCntl_PU_EN                   0x010C
    #define     B16Perif_STSI1_CLKCntl_PU_EN                   0x010C
    #define   LSb32Perif_STSI1_CLKCntl_PU_EN                      0
    #define   LSb16Perif_STSI1_CLKCntl_PU_EN                      0
    #define       bPerif_STSI1_CLKCntl_PU_EN                   1
    #define   MSK32Perif_STSI1_CLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI1_CLKCntl_PD_EN                   0x010C
    #define     B16Perif_STSI1_CLKCntl_PD_EN                   0x010C
    #define   LSb32Perif_STSI1_CLKCntl_PD_EN                      1
    #define   LSb16Perif_STSI1_CLKCntl_PD_EN                      1
    #define       bPerif_STSI1_CLKCntl_PD_EN                   1
    #define   MSK32Perif_STSI1_CLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI1_ERRORCntl                       0x0110

    #define     BA_Perif_STSI1_ERRORCntl_PU_EN                 0x0110
    #define     B16Perif_STSI1_ERRORCntl_PU_EN                 0x0110
    #define   LSb32Perif_STSI1_ERRORCntl_PU_EN                    0
    #define   LSb16Perif_STSI1_ERRORCntl_PU_EN                    0
    #define       bPerif_STSI1_ERRORCntl_PU_EN                 1
    #define   MSK32Perif_STSI1_ERRORCntl_PU_EN                    0x00000001

    #define     BA_Perif_STSI1_ERRORCntl_PD_EN                 0x0110
    #define     B16Perif_STSI1_ERRORCntl_PD_EN                 0x0110
    #define   LSb32Perif_STSI1_ERRORCntl_PD_EN                    1
    #define   LSb16Perif_STSI1_ERRORCntl_PD_EN                    1
    #define       bPerif_STSI1_ERRORCntl_PD_EN                 1
    #define   MSK32Perif_STSI1_ERRORCntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI1_SOPCntl                         0x0114

    #define     BA_Perif_STSI1_SOPCntl_PU_EN                   0x0114
    #define     B16Perif_STSI1_SOPCntl_PU_EN                   0x0114
    #define   LSb32Perif_STSI1_SOPCntl_PU_EN                      0
    #define   LSb16Perif_STSI1_SOPCntl_PU_EN                      0
    #define       bPerif_STSI1_SOPCntl_PU_EN                   1
    #define   MSK32Perif_STSI1_SOPCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI1_SOPCntl_PD_EN                   0x0114
    #define     B16Perif_STSI1_SOPCntl_PD_EN                   0x0114
    #define   LSb32Perif_STSI1_SOPCntl_PD_EN                      1
    #define   LSb16Perif_STSI1_SOPCntl_PD_EN                      1
    #define       bPerif_STSI1_SOPCntl_PD_EN                   1
    #define   MSK32Perif_STSI1_SOPCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI1_VALDCntl                        0x0118

    #define     BA_Perif_STSI1_VALDCntl_PU_EN                  0x0118
    #define     B16Perif_STSI1_VALDCntl_PU_EN                  0x0118
    #define   LSb32Perif_STSI1_VALDCntl_PU_EN                     0
    #define   LSb16Perif_STSI1_VALDCntl_PU_EN                     0
    #define       bPerif_STSI1_VALDCntl_PU_EN                  1
    #define   MSK32Perif_STSI1_VALDCntl_PU_EN                     0x00000001

    #define     BA_Perif_STSI1_VALDCntl_PD_EN                  0x0118
    #define     B16Perif_STSI1_VALDCntl_PD_EN                  0x0118
    #define   LSb32Perif_STSI1_VALDCntl_PD_EN                     1
    #define   LSb16Perif_STSI1_VALDCntl_PD_EN                     1
    #define       bPerif_STSI1_VALDCntl_PD_EN                  1
    #define   MSK32Perif_STSI1_VALDCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI1_SDCntl                          0x011C

    #define     BA_Perif_STSI1_SDCntl_PU_EN                    0x011C
    #define     B16Perif_STSI1_SDCntl_PU_EN                    0x011C
    #define   LSb32Perif_STSI1_SDCntl_PU_EN                       0
    #define   LSb16Perif_STSI1_SDCntl_PU_EN                       0
    #define       bPerif_STSI1_SDCntl_PU_EN                    1
    #define   MSK32Perif_STSI1_SDCntl_PU_EN                       0x00000001

    #define     BA_Perif_STSI1_SDCntl_PD_EN                    0x011C
    #define     B16Perif_STSI1_SDCntl_PD_EN                    0x011C
    #define   LSb32Perif_STSI1_SDCntl_PD_EN                       1
    #define   LSb16Perif_STSI1_SDCntl_PD_EN                       1
    #define       bPerif_STSI1_SDCntl_PD_EN                    1
    #define   MSK32Perif_STSI1_SDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI2_CLKCntl                         0x0120

    #define     BA_Perif_STSI2_CLKCntl_PU_EN                   0x0120
    #define     B16Perif_STSI2_CLKCntl_PU_EN                   0x0120
    #define   LSb32Perif_STSI2_CLKCntl_PU_EN                      0
    #define   LSb16Perif_STSI2_CLKCntl_PU_EN                      0
    #define       bPerif_STSI2_CLKCntl_PU_EN                   1
    #define   MSK32Perif_STSI2_CLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI2_CLKCntl_PD_EN                   0x0120
    #define     B16Perif_STSI2_CLKCntl_PD_EN                   0x0120
    #define   LSb32Perif_STSI2_CLKCntl_PD_EN                      1
    #define   LSb16Perif_STSI2_CLKCntl_PD_EN                      1
    #define       bPerif_STSI2_CLKCntl_PD_EN                   1
    #define   MSK32Perif_STSI2_CLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI2_ERRORCntl                       0x0124

    #define     BA_Perif_STSI2_ERRORCntl_PU_EN                 0x0124
    #define     B16Perif_STSI2_ERRORCntl_PU_EN                 0x0124
    #define   LSb32Perif_STSI2_ERRORCntl_PU_EN                    0
    #define   LSb16Perif_STSI2_ERRORCntl_PU_EN                    0
    #define       bPerif_STSI2_ERRORCntl_PU_EN                 1
    #define   MSK32Perif_STSI2_ERRORCntl_PU_EN                    0x00000001

    #define     BA_Perif_STSI2_ERRORCntl_PD_EN                 0x0124
    #define     B16Perif_STSI2_ERRORCntl_PD_EN                 0x0124
    #define   LSb32Perif_STSI2_ERRORCntl_PD_EN                    1
    #define   LSb16Perif_STSI2_ERRORCntl_PD_EN                    1
    #define       bPerif_STSI2_ERRORCntl_PD_EN                 1
    #define   MSK32Perif_STSI2_ERRORCntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI2_SOPCntl                         0x0128

    #define     BA_Perif_STSI2_SOPCntl_PU_EN                   0x0128
    #define     B16Perif_STSI2_SOPCntl_PU_EN                   0x0128
    #define   LSb32Perif_STSI2_SOPCntl_PU_EN                      0
    #define   LSb16Perif_STSI2_SOPCntl_PU_EN                      0
    #define       bPerif_STSI2_SOPCntl_PU_EN                   1
    #define   MSK32Perif_STSI2_SOPCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI2_SOPCntl_PD_EN                   0x0128
    #define     B16Perif_STSI2_SOPCntl_PD_EN                   0x0128
    #define   LSb32Perif_STSI2_SOPCntl_PD_EN                      1
    #define   LSb16Perif_STSI2_SOPCntl_PD_EN                      1
    #define       bPerif_STSI2_SOPCntl_PD_EN                   1
    #define   MSK32Perif_STSI2_SOPCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI2_VALDCntl                        0x012C

    #define     BA_Perif_STSI2_VALDCntl_PU_EN                  0x012C
    #define     B16Perif_STSI2_VALDCntl_PU_EN                  0x012C
    #define   LSb32Perif_STSI2_VALDCntl_PU_EN                     0
    #define   LSb16Perif_STSI2_VALDCntl_PU_EN                     0
    #define       bPerif_STSI2_VALDCntl_PU_EN                  1
    #define   MSK32Perif_STSI2_VALDCntl_PU_EN                     0x00000001

    #define     BA_Perif_STSI2_VALDCntl_PD_EN                  0x012C
    #define     B16Perif_STSI2_VALDCntl_PD_EN                  0x012C
    #define   LSb32Perif_STSI2_VALDCntl_PD_EN                     1
    #define   LSb16Perif_STSI2_VALDCntl_PD_EN                     1
    #define       bPerif_STSI2_VALDCntl_PD_EN                  1
    #define   MSK32Perif_STSI2_VALDCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI2_SDCntl                          0x0130

    #define     BA_Perif_STSI2_SDCntl_PU_EN                    0x0130
    #define     B16Perif_STSI2_SDCntl_PU_EN                    0x0130
    #define   LSb32Perif_STSI2_SDCntl_PU_EN                       0
    #define   LSb16Perif_STSI2_SDCntl_PU_EN                       0
    #define       bPerif_STSI2_SDCntl_PU_EN                    1
    #define   MSK32Perif_STSI2_SDCntl_PU_EN                       0x00000001

    #define     BA_Perif_STSI2_SDCntl_PD_EN                    0x0130
    #define     B16Perif_STSI2_SDCntl_PD_EN                    0x0130
    #define   LSb32Perif_STSI2_SDCntl_PD_EN                       1
    #define   LSb16Perif_STSI2_SDCntl_PD_EN                       1
    #define       bPerif_STSI2_SDCntl_PD_EN                    1
    #define   MSK32Perif_STSI2_SDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI3_CLKCntl                         0x0134

    #define     BA_Perif_STSI3_CLKCntl_PU_EN                   0x0134
    #define     B16Perif_STSI3_CLKCntl_PU_EN                   0x0134
    #define   LSb32Perif_STSI3_CLKCntl_PU_EN                      0
    #define   LSb16Perif_STSI3_CLKCntl_PU_EN                      0
    #define       bPerif_STSI3_CLKCntl_PU_EN                   1
    #define   MSK32Perif_STSI3_CLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI3_CLKCntl_PD_EN                   0x0134
    #define     B16Perif_STSI3_CLKCntl_PD_EN                   0x0134
    #define   LSb32Perif_STSI3_CLKCntl_PD_EN                      1
    #define   LSb16Perif_STSI3_CLKCntl_PD_EN                      1
    #define       bPerif_STSI3_CLKCntl_PD_EN                   1
    #define   MSK32Perif_STSI3_CLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI3_ERRORCntl                       0x0138

    #define     BA_Perif_STSI3_ERRORCntl_PU_EN                 0x0138
    #define     B16Perif_STSI3_ERRORCntl_PU_EN                 0x0138
    #define   LSb32Perif_STSI3_ERRORCntl_PU_EN                    0
    #define   LSb16Perif_STSI3_ERRORCntl_PU_EN                    0
    #define       bPerif_STSI3_ERRORCntl_PU_EN                 1
    #define   MSK32Perif_STSI3_ERRORCntl_PU_EN                    0x00000001

    #define     BA_Perif_STSI3_ERRORCntl_PD_EN                 0x0138
    #define     B16Perif_STSI3_ERRORCntl_PD_EN                 0x0138
    #define   LSb32Perif_STSI3_ERRORCntl_PD_EN                    1
    #define   LSb16Perif_STSI3_ERRORCntl_PD_EN                    1
    #define       bPerif_STSI3_ERRORCntl_PD_EN                 1
    #define   MSK32Perif_STSI3_ERRORCntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI3_SOPCntl                         0x013C

    #define     BA_Perif_STSI3_SOPCntl_PU_EN                   0x013C
    #define     B16Perif_STSI3_SOPCntl_PU_EN                   0x013C
    #define   LSb32Perif_STSI3_SOPCntl_PU_EN                      0
    #define   LSb16Perif_STSI3_SOPCntl_PU_EN                      0
    #define       bPerif_STSI3_SOPCntl_PU_EN                   1
    #define   MSK32Perif_STSI3_SOPCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI3_SOPCntl_PD_EN                   0x013C
    #define     B16Perif_STSI3_SOPCntl_PD_EN                   0x013C
    #define   LSb32Perif_STSI3_SOPCntl_PD_EN                      1
    #define   LSb16Perif_STSI3_SOPCntl_PD_EN                      1
    #define       bPerif_STSI3_SOPCntl_PD_EN                   1
    #define   MSK32Perif_STSI3_SOPCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI3_VALDCntl                        0x0140

    #define     BA_Perif_STSI3_VALDCntl_PU_EN                  0x0140
    #define     B16Perif_STSI3_VALDCntl_PU_EN                  0x0140
    #define   LSb32Perif_STSI3_VALDCntl_PU_EN                     0
    #define   LSb16Perif_STSI3_VALDCntl_PU_EN                     0
    #define       bPerif_STSI3_VALDCntl_PU_EN                  1
    #define   MSK32Perif_STSI3_VALDCntl_PU_EN                     0x00000001

    #define     BA_Perif_STSI3_VALDCntl_PD_EN                  0x0140
    #define     B16Perif_STSI3_VALDCntl_PD_EN                  0x0140
    #define   LSb32Perif_STSI3_VALDCntl_PD_EN                     1
    #define   LSb16Perif_STSI3_VALDCntl_PD_EN                     1
    #define       bPerif_STSI3_VALDCntl_PD_EN                  1
    #define   MSK32Perif_STSI3_VALDCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI3_SDCntl                          0x0144

    #define     BA_Perif_STSI3_SDCntl_PU_EN                    0x0144
    #define     B16Perif_STSI3_SDCntl_PU_EN                    0x0144
    #define   LSb32Perif_STSI3_SDCntl_PU_EN                       0
    #define   LSb16Perif_STSI3_SDCntl_PU_EN                       0
    #define       bPerif_STSI3_SDCntl_PU_EN                    1
    #define   MSK32Perif_STSI3_SDCntl_PU_EN                       0x00000001

    #define     BA_Perif_STSI3_SDCntl_PD_EN                    0x0144
    #define     B16Perif_STSI3_SDCntl_PD_EN                    0x0144
    #define   LSb32Perif_STSI3_SDCntl_PD_EN                       1
    #define   LSb16Perif_STSI3_SDCntl_PD_EN                       1
    #define       bPerif_STSI3_SDCntl_PD_EN                    1
    #define   MSK32Perif_STSI3_SDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI4_CLKCntl                         0x0148

    #define     BA_Perif_STSI4_CLKCntl_PU_EN                   0x0148
    #define     B16Perif_STSI4_CLKCntl_PU_EN                   0x0148
    #define   LSb32Perif_STSI4_CLKCntl_PU_EN                      0
    #define   LSb16Perif_STSI4_CLKCntl_PU_EN                      0
    #define       bPerif_STSI4_CLKCntl_PU_EN                   1
    #define   MSK32Perif_STSI4_CLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI4_CLKCntl_PD_EN                   0x0148
    #define     B16Perif_STSI4_CLKCntl_PD_EN                   0x0148
    #define   LSb32Perif_STSI4_CLKCntl_PD_EN                      1
    #define   LSb16Perif_STSI4_CLKCntl_PD_EN                      1
    #define       bPerif_STSI4_CLKCntl_PD_EN                   1
    #define   MSK32Perif_STSI4_CLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI4_ERRORCntl                       0x014C

    #define     BA_Perif_STSI4_ERRORCntl_PU_EN                 0x014C
    #define     B16Perif_STSI4_ERRORCntl_PU_EN                 0x014C
    #define   LSb32Perif_STSI4_ERRORCntl_PU_EN                    0
    #define   LSb16Perif_STSI4_ERRORCntl_PU_EN                    0
    #define       bPerif_STSI4_ERRORCntl_PU_EN                 1
    #define   MSK32Perif_STSI4_ERRORCntl_PU_EN                    0x00000001

    #define     BA_Perif_STSI4_ERRORCntl_PD_EN                 0x014C
    #define     B16Perif_STSI4_ERRORCntl_PD_EN                 0x014C
    #define   LSb32Perif_STSI4_ERRORCntl_PD_EN                    1
    #define   LSb16Perif_STSI4_ERRORCntl_PD_EN                    1
    #define       bPerif_STSI4_ERRORCntl_PD_EN                 1
    #define   MSK32Perif_STSI4_ERRORCntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI4_SOPCntl                         0x0150

    #define     BA_Perif_STSI4_SOPCntl_PU_EN                   0x0150
    #define     B16Perif_STSI4_SOPCntl_PU_EN                   0x0150
    #define   LSb32Perif_STSI4_SOPCntl_PU_EN                      0
    #define   LSb16Perif_STSI4_SOPCntl_PU_EN                      0
    #define       bPerif_STSI4_SOPCntl_PU_EN                   1
    #define   MSK32Perif_STSI4_SOPCntl_PU_EN                      0x00000001

    #define     BA_Perif_STSI4_SOPCntl_PD_EN                   0x0150
    #define     B16Perif_STSI4_SOPCntl_PD_EN                   0x0150
    #define   LSb32Perif_STSI4_SOPCntl_PD_EN                      1
    #define   LSb16Perif_STSI4_SOPCntl_PD_EN                      1
    #define       bPerif_STSI4_SOPCntl_PD_EN                   1
    #define   MSK32Perif_STSI4_SOPCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI4_VALDCntl                        0x0154

    #define     BA_Perif_STSI4_VALDCntl_PU_EN                  0x0154
    #define     B16Perif_STSI4_VALDCntl_PU_EN                  0x0154
    #define   LSb32Perif_STSI4_VALDCntl_PU_EN                     0
    #define   LSb16Perif_STSI4_VALDCntl_PU_EN                     0
    #define       bPerif_STSI4_VALDCntl_PU_EN                  1
    #define   MSK32Perif_STSI4_VALDCntl_PU_EN                     0x00000001

    #define     BA_Perif_STSI4_VALDCntl_PD_EN                  0x0154
    #define     B16Perif_STSI4_VALDCntl_PD_EN                  0x0154
    #define   LSb32Perif_STSI4_VALDCntl_PD_EN                     1
    #define   LSb16Perif_STSI4_VALDCntl_PD_EN                     1
    #define       bPerif_STSI4_VALDCntl_PD_EN                  1
    #define   MSK32Perif_STSI4_VALDCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_STSI4_SDCntl                          0x0158

    #define     BA_Perif_STSI4_SDCntl_PU_EN                    0x0158
    #define     B16Perif_STSI4_SDCntl_PU_EN                    0x0158
    #define   LSb32Perif_STSI4_SDCntl_PU_EN                       0
    #define   LSb16Perif_STSI4_SDCntl_PU_EN                       0
    #define       bPerif_STSI4_SDCntl_PU_EN                    1
    #define   MSK32Perif_STSI4_SDCntl_PU_EN                       0x00000001

    #define     BA_Perif_STSI4_SDCntl_PD_EN                    0x0158
    #define     B16Perif_STSI4_SDCntl_PD_EN                    0x0158
    #define   LSb32Perif_STSI4_SDCntl_PD_EN                       1
    #define   LSb16Perif_STSI4_SDCntl_PD_EN                       1
    #define       bPerif_STSI4_SDCntl_PD_EN                    1
    #define   MSK32Perif_STSI4_SDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_URT0_RXDCntl                          0x015C

    #define     BA_Perif_URT0_RXDCntl_PU_EN                    0x015C
    #define     B16Perif_URT0_RXDCntl_PU_EN                    0x015C
    #define   LSb32Perif_URT0_RXDCntl_PU_EN                       0
    #define   LSb16Perif_URT0_RXDCntl_PU_EN                       0
    #define       bPerif_URT0_RXDCntl_PU_EN                    1
    #define   MSK32Perif_URT0_RXDCntl_PU_EN                       0x00000001

    #define     BA_Perif_URT0_RXDCntl_PD_EN                    0x015C
    #define     B16Perif_URT0_RXDCntl_PD_EN                    0x015C
    #define   LSb32Perif_URT0_RXDCntl_PD_EN                       1
    #define   LSb16Perif_URT0_RXDCntl_PD_EN                       1
    #define       bPerif_URT0_RXDCntl_PD_EN                    1
    #define   MSK32Perif_URT0_RXDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_URT0_TXDCntl                          0x0160

    #define     BA_Perif_URT0_TXDCntl_PU_EN                    0x0160
    #define     B16Perif_URT0_TXDCntl_PU_EN                    0x0160
    #define   LSb32Perif_URT0_TXDCntl_PU_EN                       0
    #define   LSb16Perif_URT0_TXDCntl_PU_EN                       0
    #define       bPerif_URT0_TXDCntl_PU_EN                    1
    #define   MSK32Perif_URT0_TXDCntl_PU_EN                       0x00000001

    #define     BA_Perif_URT0_TXDCntl_PD_EN                    0x0160
    #define     B16Perif_URT0_TXDCntl_PD_EN                    0x0160
    #define   LSb32Perif_URT0_TXDCntl_PD_EN                       1
    #define   LSb16Perif_URT0_TXDCntl_PD_EN                       1
    #define       bPerif_URT0_TXDCntl_PD_EN                    1
    #define   MSK32Perif_URT0_TXDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_URT1_RXDCntl                          0x0164

    #define     BA_Perif_URT1_RXDCntl_PU_EN                    0x0164
    #define     B16Perif_URT1_RXDCntl_PU_EN                    0x0164
    #define   LSb32Perif_URT1_RXDCntl_PU_EN                       0
    #define   LSb16Perif_URT1_RXDCntl_PU_EN                       0
    #define       bPerif_URT1_RXDCntl_PU_EN                    1
    #define   MSK32Perif_URT1_RXDCntl_PU_EN                       0x00000001

    #define     BA_Perif_URT1_RXDCntl_PD_EN                    0x0164
    #define     B16Perif_URT1_RXDCntl_PD_EN                    0x0164
    #define   LSb32Perif_URT1_RXDCntl_PD_EN                       1
    #define   LSb16Perif_URT1_RXDCntl_PD_EN                       1
    #define       bPerif_URT1_RXDCntl_PD_EN                    1
    #define   MSK32Perif_URT1_RXDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_URT1_TXDCntl                          0x0168

    #define     BA_Perif_URT1_TXDCntl_PU_EN                    0x0168
    #define     B16Perif_URT1_TXDCntl_PU_EN                    0x0168
    #define   LSb32Perif_URT1_TXDCntl_PU_EN                       0
    #define   LSb16Perif_URT1_TXDCntl_PU_EN                       0
    #define       bPerif_URT1_TXDCntl_PU_EN                    1
    #define   MSK32Perif_URT1_TXDCntl_PU_EN                       0x00000001

    #define     BA_Perif_URT1_TXDCntl_PD_EN                    0x0168
    #define     B16Perif_URT1_TXDCntl_PD_EN                    0x0168
    #define   LSb32Perif_URT1_TXDCntl_PD_EN                       1
    #define   LSb16Perif_URT1_TXDCntl_PD_EN                       1
    #define       bPerif_URT1_TXDCntl_PD_EN                    1
    #define   MSK32Perif_URT1_TXDCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D0Cntl                            0x016C

    #define     BA_Perif_CAM_D0Cntl_PU_EN                      0x016C
    #define     B16Perif_CAM_D0Cntl_PU_EN                      0x016C
    #define   LSb32Perif_CAM_D0Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D0Cntl_PU_EN                         0
    #define       bPerif_CAM_D0Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D0Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D0Cntl_PD_EN                      0x016C
    #define     B16Perif_CAM_D0Cntl_PD_EN                      0x016C
    #define   LSb32Perif_CAM_D0Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D0Cntl_PD_EN                         1
    #define       bPerif_CAM_D0Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D0Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D1Cntl                            0x0170

    #define     BA_Perif_CAM_D1Cntl_PU_EN                      0x0170
    #define     B16Perif_CAM_D1Cntl_PU_EN                      0x0170
    #define   LSb32Perif_CAM_D1Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D1Cntl_PU_EN                         0
    #define       bPerif_CAM_D1Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D1Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D1Cntl_PD_EN                      0x0170
    #define     B16Perif_CAM_D1Cntl_PD_EN                      0x0170
    #define   LSb32Perif_CAM_D1Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D1Cntl_PD_EN                         1
    #define       bPerif_CAM_D1Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D1Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D2Cntl                            0x0174

    #define     BA_Perif_CAM_D2Cntl_PU_EN                      0x0174
    #define     B16Perif_CAM_D2Cntl_PU_EN                      0x0174
    #define   LSb32Perif_CAM_D2Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D2Cntl_PU_EN                         0
    #define       bPerif_CAM_D2Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D2Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D2Cntl_PD_EN                      0x0174
    #define     B16Perif_CAM_D2Cntl_PD_EN                      0x0174
    #define   LSb32Perif_CAM_D2Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D2Cntl_PD_EN                         1
    #define       bPerif_CAM_D2Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D2Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D3Cntl                            0x0178

    #define     BA_Perif_CAM_D3Cntl_PU_EN                      0x0178
    #define     B16Perif_CAM_D3Cntl_PU_EN                      0x0178
    #define   LSb32Perif_CAM_D3Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D3Cntl_PU_EN                         0
    #define       bPerif_CAM_D3Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D3Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D3Cntl_PD_EN                      0x0178
    #define     B16Perif_CAM_D3Cntl_PD_EN                      0x0178
    #define   LSb32Perif_CAM_D3Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D3Cntl_PD_EN                         1
    #define       bPerif_CAM_D3Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D3Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D4Cntl                            0x017C

    #define     BA_Perif_CAM_D4Cntl_PU_EN                      0x017C
    #define     B16Perif_CAM_D4Cntl_PU_EN                      0x017C
    #define   LSb32Perif_CAM_D4Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D4Cntl_PU_EN                         0
    #define       bPerif_CAM_D4Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D4Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D4Cntl_PD_EN                      0x017C
    #define     B16Perif_CAM_D4Cntl_PD_EN                      0x017C
    #define   LSb32Perif_CAM_D4Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D4Cntl_PD_EN                         1
    #define       bPerif_CAM_D4Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D4Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D5Cntl                            0x0180

    #define     BA_Perif_CAM_D5Cntl_PU_EN                      0x0180
    #define     B16Perif_CAM_D5Cntl_PU_EN                      0x0180
    #define   LSb32Perif_CAM_D5Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D5Cntl_PU_EN                         0
    #define       bPerif_CAM_D5Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D5Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D5Cntl_PD_EN                      0x0180
    #define     B16Perif_CAM_D5Cntl_PD_EN                      0x0180
    #define   LSb32Perif_CAM_D5Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D5Cntl_PD_EN                         1
    #define       bPerif_CAM_D5Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D5Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D6Cntl                            0x0184

    #define     BA_Perif_CAM_D6Cntl_PU_EN                      0x0184
    #define     B16Perif_CAM_D6Cntl_PU_EN                      0x0184
    #define   LSb32Perif_CAM_D6Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D6Cntl_PU_EN                         0
    #define       bPerif_CAM_D6Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D6Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D6Cntl_PD_EN                      0x0184
    #define     B16Perif_CAM_D6Cntl_PD_EN                      0x0184
    #define   LSb32Perif_CAM_D6Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D6Cntl_PD_EN                         1
    #define       bPerif_CAM_D6Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D6Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_D7Cntl                            0x0188

    #define     BA_Perif_CAM_D7Cntl_PU_EN                      0x0188
    #define     B16Perif_CAM_D7Cntl_PU_EN                      0x0188
    #define   LSb32Perif_CAM_D7Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_D7Cntl_PU_EN                         0
    #define       bPerif_CAM_D7Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_D7Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_D7Cntl_PD_EN                      0x0188
    #define     B16Perif_CAM_D7Cntl_PD_EN                      0x0188
    #define   LSb32Perif_CAM_D7Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_D7Cntl_PD_EN                         1
    #define       bPerif_CAM_D7Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_D7Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A0Cntl                            0x018C

    #define     BA_Perif_CAM_A0Cntl_PU_EN                      0x018C
    #define     B16Perif_CAM_A0Cntl_PU_EN                      0x018C
    #define   LSb32Perif_CAM_A0Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A0Cntl_PU_EN                         0
    #define       bPerif_CAM_A0Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A0Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A0Cntl_PD_EN                      0x018C
    #define     B16Perif_CAM_A0Cntl_PD_EN                      0x018C
    #define   LSb32Perif_CAM_A0Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A0Cntl_PD_EN                         1
    #define       bPerif_CAM_A0Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A0Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A1Cntl                            0x0190

    #define     BA_Perif_CAM_A1Cntl_PU_EN                      0x0190
    #define     B16Perif_CAM_A1Cntl_PU_EN                      0x0190
    #define   LSb32Perif_CAM_A1Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A1Cntl_PU_EN                         0
    #define       bPerif_CAM_A1Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A1Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A1Cntl_PD_EN                      0x0190
    #define     B16Perif_CAM_A1Cntl_PD_EN                      0x0190
    #define   LSb32Perif_CAM_A1Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A1Cntl_PD_EN                         1
    #define       bPerif_CAM_A1Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A1Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A2Cntl                            0x0194

    #define     BA_Perif_CAM_A2Cntl_PU_EN                      0x0194
    #define     B16Perif_CAM_A2Cntl_PU_EN                      0x0194
    #define   LSb32Perif_CAM_A2Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A2Cntl_PU_EN                         0
    #define       bPerif_CAM_A2Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A2Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A2Cntl_PD_EN                      0x0194
    #define     B16Perif_CAM_A2Cntl_PD_EN                      0x0194
    #define   LSb32Perif_CAM_A2Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A2Cntl_PD_EN                         1
    #define       bPerif_CAM_A2Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A2Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A3Cntl                            0x0198

    #define     BA_Perif_CAM_A3Cntl_PU_EN                      0x0198
    #define     B16Perif_CAM_A3Cntl_PU_EN                      0x0198
    #define   LSb32Perif_CAM_A3Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A3Cntl_PU_EN                         0
    #define       bPerif_CAM_A3Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A3Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A3Cntl_PD_EN                      0x0198
    #define     B16Perif_CAM_A3Cntl_PD_EN                      0x0198
    #define   LSb32Perif_CAM_A3Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A3Cntl_PD_EN                         1
    #define       bPerif_CAM_A3Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A3Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A4Cntl                            0x019C

    #define     BA_Perif_CAM_A4Cntl_PU_EN                      0x019C
    #define     B16Perif_CAM_A4Cntl_PU_EN                      0x019C
    #define   LSb32Perif_CAM_A4Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A4Cntl_PU_EN                         0
    #define       bPerif_CAM_A4Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A4Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A4Cntl_PD_EN                      0x019C
    #define     B16Perif_CAM_A4Cntl_PD_EN                      0x019C
    #define   LSb32Perif_CAM_A4Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A4Cntl_PD_EN                         1
    #define       bPerif_CAM_A4Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A4Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A5Cntl                            0x01A0

    #define     BA_Perif_CAM_A5Cntl_PU_EN                      0x01A0
    #define     B16Perif_CAM_A5Cntl_PU_EN                      0x01A0
    #define   LSb32Perif_CAM_A5Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A5Cntl_PU_EN                         0
    #define       bPerif_CAM_A5Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A5Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A5Cntl_PD_EN                      0x01A0
    #define     B16Perif_CAM_A5Cntl_PD_EN                      0x01A0
    #define   LSb32Perif_CAM_A5Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A5Cntl_PD_EN                         1
    #define       bPerif_CAM_A5Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A5Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A6Cntl                            0x01A4

    #define     BA_Perif_CAM_A6Cntl_PU_EN                      0x01A4
    #define     B16Perif_CAM_A6Cntl_PU_EN                      0x01A4
    #define   LSb32Perif_CAM_A6Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A6Cntl_PU_EN                         0
    #define       bPerif_CAM_A6Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A6Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A6Cntl_PD_EN                      0x01A4
    #define     B16Perif_CAM_A6Cntl_PD_EN                      0x01A4
    #define   LSb32Perif_CAM_A6Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A6Cntl_PD_EN                         1
    #define       bPerif_CAM_A6Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A6Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A7Cntl                            0x01A8

    #define     BA_Perif_CAM_A7Cntl_PU_EN                      0x01A8
    #define     B16Perif_CAM_A7Cntl_PU_EN                      0x01A8
    #define   LSb32Perif_CAM_A7Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A7Cntl_PU_EN                         0
    #define       bPerif_CAM_A7Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A7Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A7Cntl_PD_EN                      0x01A8
    #define     B16Perif_CAM_A7Cntl_PD_EN                      0x01A8
    #define   LSb32Perif_CAM_A7Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A7Cntl_PD_EN                         1
    #define       bPerif_CAM_A7Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A7Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A8Cntl                            0x01AC

    #define     BA_Perif_CAM_A8Cntl_PU_EN                      0x01AC
    #define     B16Perif_CAM_A8Cntl_PU_EN                      0x01AC
    #define   LSb32Perif_CAM_A8Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A8Cntl_PU_EN                         0
    #define       bPerif_CAM_A8Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A8Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A8Cntl_PD_EN                      0x01AC
    #define     B16Perif_CAM_A8Cntl_PD_EN                      0x01AC
    #define   LSb32Perif_CAM_A8Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A8Cntl_PD_EN                         1
    #define       bPerif_CAM_A8Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A8Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A9Cntl                            0x01B0

    #define     BA_Perif_CAM_A9Cntl_PU_EN                      0x01B0
    #define     B16Perif_CAM_A9Cntl_PU_EN                      0x01B0
    #define   LSb32Perif_CAM_A9Cntl_PU_EN                         0
    #define   LSb16Perif_CAM_A9Cntl_PU_EN                         0
    #define       bPerif_CAM_A9Cntl_PU_EN                      1
    #define   MSK32Perif_CAM_A9Cntl_PU_EN                         0x00000001

    #define     BA_Perif_CAM_A9Cntl_PD_EN                      0x01B0
    #define     B16Perif_CAM_A9Cntl_PD_EN                      0x01B0
    #define   LSb32Perif_CAM_A9Cntl_PD_EN                         1
    #define   LSb16Perif_CAM_A9Cntl_PD_EN                         1
    #define       bPerif_CAM_A9Cntl_PD_EN                      1
    #define   MSK32Perif_CAM_A9Cntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A10Cntl                           0x01B4

    #define     BA_Perif_CAM_A10Cntl_PU_EN                     0x01B4
    #define     B16Perif_CAM_A10Cntl_PU_EN                     0x01B4
    #define   LSb32Perif_CAM_A10Cntl_PU_EN                        0
    #define   LSb16Perif_CAM_A10Cntl_PU_EN                        0
    #define       bPerif_CAM_A10Cntl_PU_EN                     1
    #define   MSK32Perif_CAM_A10Cntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_A10Cntl_PD_EN                     0x01B4
    #define     B16Perif_CAM_A10Cntl_PD_EN                     0x01B4
    #define   LSb32Perif_CAM_A10Cntl_PD_EN                        1
    #define   LSb16Perif_CAM_A10Cntl_PD_EN                        1
    #define       bPerif_CAM_A10Cntl_PD_EN                     1
    #define   MSK32Perif_CAM_A10Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A11Cntl                           0x01B8

    #define     BA_Perif_CAM_A11Cntl_PU_EN                     0x01B8
    #define     B16Perif_CAM_A11Cntl_PU_EN                     0x01B8
    #define   LSb32Perif_CAM_A11Cntl_PU_EN                        0
    #define   LSb16Perif_CAM_A11Cntl_PU_EN                        0
    #define       bPerif_CAM_A11Cntl_PU_EN                     1
    #define   MSK32Perif_CAM_A11Cntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_A11Cntl_PD_EN                     0x01B8
    #define     B16Perif_CAM_A11Cntl_PD_EN                     0x01B8
    #define   LSb32Perif_CAM_A11Cntl_PD_EN                        1
    #define   LSb16Perif_CAM_A11Cntl_PD_EN                        1
    #define       bPerif_CAM_A11Cntl_PD_EN                     1
    #define   MSK32Perif_CAM_A11Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A12Cntl                           0x01BC

    #define     BA_Perif_CAM_A12Cntl_PU_EN                     0x01BC
    #define     B16Perif_CAM_A12Cntl_PU_EN                     0x01BC
    #define   LSb32Perif_CAM_A12Cntl_PU_EN                        0
    #define   LSb16Perif_CAM_A12Cntl_PU_EN                        0
    #define       bPerif_CAM_A12Cntl_PU_EN                     1
    #define   MSK32Perif_CAM_A12Cntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_A12Cntl_PD_EN                     0x01BC
    #define     B16Perif_CAM_A12Cntl_PD_EN                     0x01BC
    #define   LSb32Perif_CAM_A12Cntl_PD_EN                        1
    #define   LSb16Perif_CAM_A12Cntl_PD_EN                        1
    #define       bPerif_CAM_A12Cntl_PD_EN                     1
    #define   MSK32Perif_CAM_A12Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A13Cntl                           0x01C0

    #define     BA_Perif_CAM_A13Cntl_PU_EN                     0x01C0
    #define     B16Perif_CAM_A13Cntl_PU_EN                     0x01C0
    #define   LSb32Perif_CAM_A13Cntl_PU_EN                        0
    #define   LSb16Perif_CAM_A13Cntl_PU_EN                        0
    #define       bPerif_CAM_A13Cntl_PU_EN                     1
    #define   MSK32Perif_CAM_A13Cntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_A13Cntl_PD_EN                     0x01C0
    #define     B16Perif_CAM_A13Cntl_PD_EN                     0x01C0
    #define   LSb32Perif_CAM_A13Cntl_PD_EN                        1
    #define   LSb16Perif_CAM_A13Cntl_PD_EN                        1
    #define       bPerif_CAM_A13Cntl_PD_EN                     1
    #define   MSK32Perif_CAM_A13Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_A14Cntl                           0x01C4

    #define     BA_Perif_CAM_A14Cntl_PU_EN                     0x01C4
    #define     B16Perif_CAM_A14Cntl_PU_EN                     0x01C4
    #define   LSb32Perif_CAM_A14Cntl_PU_EN                        0
    #define   LSb16Perif_CAM_A14Cntl_PU_EN                        0
    #define       bPerif_CAM_A14Cntl_PU_EN                     1
    #define   MSK32Perif_CAM_A14Cntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_A14Cntl_PD_EN                     0x01C4
    #define     B16Perif_CAM_A14Cntl_PD_EN                     0x01C4
    #define   LSb32Perif_CAM_A14Cntl_PD_EN                        1
    #define   LSb16Perif_CAM_A14Cntl_PD_EN                        1
    #define       bPerif_CAM_A14Cntl_PD_EN                     1
    #define   MSK32Perif_CAM_A14Cntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_WAITnCntl                        0x01C8

    #define     BA_Perif_CAM0_WAITnCntl_PU_EN                  0x01C8
    #define     B16Perif_CAM0_WAITnCntl_PU_EN                  0x01C8
    #define   LSb32Perif_CAM0_WAITnCntl_PU_EN                     0
    #define   LSb16Perif_CAM0_WAITnCntl_PU_EN                     0
    #define       bPerif_CAM0_WAITnCntl_PU_EN                  1
    #define   MSK32Perif_CAM0_WAITnCntl_PU_EN                     0x00000001

    #define     BA_Perif_CAM0_WAITnCntl_PD_EN                  0x01C8
    #define     B16Perif_CAM0_WAITnCntl_PD_EN                  0x01C8
    #define   LSb32Perif_CAM0_WAITnCntl_PD_EN                     1
    #define   LSb16Perif_CAM0_WAITnCntl_PD_EN                     1
    #define       bPerif_CAM0_WAITnCntl_PD_EN                  1
    #define   MSK32Perif_CAM0_WAITnCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_IREQnCntl                        0x01CC

    #define     BA_Perif_CAM0_IREQnCntl_PU_EN                  0x01CC
    #define     B16Perif_CAM0_IREQnCntl_PU_EN                  0x01CC
    #define   LSb32Perif_CAM0_IREQnCntl_PU_EN                     0
    #define   LSb16Perif_CAM0_IREQnCntl_PU_EN                     0
    #define       bPerif_CAM0_IREQnCntl_PU_EN                  1
    #define   MSK32Perif_CAM0_IREQnCntl_PU_EN                     0x00000001

    #define     BA_Perif_CAM0_IREQnCntl_PD_EN                  0x01CC
    #define     B16Perif_CAM0_IREQnCntl_PD_EN                  0x01CC
    #define   LSb32Perif_CAM0_IREQnCntl_PD_EN                     1
    #define   LSb16Perif_CAM0_IREQnCntl_PD_EN                     1
    #define       bPerif_CAM0_IREQnCntl_PD_EN                  1
    #define   MSK32Perif_CAM0_IREQnCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_CD1nCntl                         0x01D0

    #define     BA_Perif_CAM0_CD1nCntl_PU_EN                   0x01D0
    #define     B16Perif_CAM0_CD1nCntl_PU_EN                   0x01D0
    #define   LSb32Perif_CAM0_CD1nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_CD1nCntl_PU_EN                      0
    #define       bPerif_CAM0_CD1nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_CD1nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_CD1nCntl_PD_EN                   0x01D0
    #define     B16Perif_CAM0_CD1nCntl_PD_EN                   0x01D0
    #define   LSb32Perif_CAM0_CD1nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_CD1nCntl_PD_EN                      1
    #define       bPerif_CAM0_CD1nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_CD1nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_CD2nCntl                         0x01D4

    #define     BA_Perif_CAM0_CD2nCntl_PU_EN                   0x01D4
    #define     B16Perif_CAM0_CD2nCntl_PU_EN                   0x01D4
    #define   LSb32Perif_CAM0_CD2nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_CD2nCntl_PU_EN                      0
    #define       bPerif_CAM0_CD2nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_CD2nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_CD2nCntl_PD_EN                   0x01D4
    #define     B16Perif_CAM0_CD2nCntl_PD_EN                   0x01D4
    #define   LSb32Perif_CAM0_CD2nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_CD2nCntl_PD_EN                      1
    #define       bPerif_CAM0_CD2nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_CD2nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VS1nCntl                         0x01D8

    #define     BA_Perif_CAM0_VS1nCntl_PU_EN                   0x01D8
    #define     B16Perif_CAM0_VS1nCntl_PU_EN                   0x01D8
    #define   LSb32Perif_CAM0_VS1nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_VS1nCntl_PU_EN                      0
    #define       bPerif_CAM0_VS1nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_VS1nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_VS1nCntl_PD_EN                   0x01D8
    #define     B16Perif_CAM0_VS1nCntl_PD_EN                   0x01D8
    #define   LSb32Perif_CAM0_VS1nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_VS1nCntl_PD_EN                      1
    #define       bPerif_CAM0_VS1nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_VS1nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_MDETCntl                         0x01DC

    #define     BA_Perif_CAM0_MDETCntl_PU_EN                   0x01DC
    #define     B16Perif_CAM0_MDETCntl_PU_EN                   0x01DC
    #define   LSb32Perif_CAM0_MDETCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_MDETCntl_PU_EN                      0
    #define       bPerif_CAM0_MDETCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_MDETCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_MDETCntl_PD_EN                   0x01DC
    #define     B16Perif_CAM0_MDETCntl_PD_EN                   0x01DC
    #define   LSb32Perif_CAM0_MDETCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_MDETCntl_PD_EN                      1
    #define       bPerif_CAM0_MDETCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_MDETCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_INPACKnCntl                      0x01E0

    #define     BA_Perif_CAM0_INPACKnCntl_PU_EN                0x01E0
    #define     B16Perif_CAM0_INPACKnCntl_PU_EN                0x01E0
    #define   LSb32Perif_CAM0_INPACKnCntl_PU_EN                   0
    #define   LSb16Perif_CAM0_INPACKnCntl_PU_EN                   0
    #define       bPerif_CAM0_INPACKnCntl_PU_EN                1
    #define   MSK32Perif_CAM0_INPACKnCntl_PU_EN                   0x00000001

    #define     BA_Perif_CAM0_INPACKnCntl_PD_EN                0x01E0
    #define     B16Perif_CAM0_INPACKnCntl_PD_EN                0x01E0
    #define   LSb32Perif_CAM0_INPACKnCntl_PD_EN                   1
    #define   LSb16Perif_CAM0_INPACKnCntl_PD_EN                   1
    #define       bPerif_CAM0_INPACKnCntl_PD_EN                1
    #define   MSK32Perif_CAM0_INPACKnCntl_PD_EN                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_RESETCntl                        0x01E4

    #define     BA_Perif_CAM0_RESETCntl_PU_EN                  0x01E4
    #define     B16Perif_CAM0_RESETCntl_PU_EN                  0x01E4
    #define   LSb32Perif_CAM0_RESETCntl_PU_EN                     0
    #define   LSb16Perif_CAM0_RESETCntl_PU_EN                     0
    #define       bPerif_CAM0_RESETCntl_PU_EN                  1
    #define   MSK32Perif_CAM0_RESETCntl_PU_EN                     0x00000001

    #define     BA_Perif_CAM0_RESETCntl_PD_EN                  0x01E4
    #define     B16Perif_CAM0_RESETCntl_PD_EN                  0x01E4
    #define   LSb32Perif_CAM0_RESETCntl_PD_EN                     1
    #define   LSb16Perif_CAM0_RESETCntl_PD_EN                     1
    #define       bPerif_CAM0_RESETCntl_PD_EN                  1
    #define   MSK32Perif_CAM0_RESETCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_CE1nCntl                         0x01E8

    #define     BA_Perif_CAM0_CE1nCntl_PU_EN                   0x01E8
    #define     B16Perif_CAM0_CE1nCntl_PU_EN                   0x01E8
    #define   LSb32Perif_CAM0_CE1nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_CE1nCntl_PU_EN                      0
    #define       bPerif_CAM0_CE1nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_CE1nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_CE1nCntl_PD_EN                   0x01E8
    #define     B16Perif_CAM0_CE1nCntl_PD_EN                   0x01E8
    #define   LSb32Perif_CAM0_CE1nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_CE1nCntl_PD_EN                      1
    #define       bPerif_CAM0_CE1nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_CE1nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_CE2nCntl                         0x01EC

    #define     BA_Perif_CAM0_CE2nCntl_PU_EN                   0x01EC
    #define     B16Perif_CAM0_CE2nCntl_PU_EN                   0x01EC
    #define   LSb32Perif_CAM0_CE2nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_CE2nCntl_PU_EN                      0
    #define       bPerif_CAM0_CE2nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_CE2nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_CE2nCntl_PD_EN                   0x01EC
    #define     B16Perif_CAM0_CE2nCntl_PD_EN                   0x01EC
    #define   LSb32Perif_CAM0_CE2nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_CE2nCntl_PD_EN                      1
    #define       bPerif_CAM0_CE2nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_CE2nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VS2nCntl                         0x01F0

    #define     BA_Perif_CAM0_VS2nCntl_PU_EN                   0x01F0
    #define     B16Perif_CAM0_VS2nCntl_PU_EN                   0x01F0
    #define   LSb32Perif_CAM0_VS2nCntl_PU_EN                      0
    #define   LSb16Perif_CAM0_VS2nCntl_PU_EN                      0
    #define       bPerif_CAM0_VS2nCntl_PU_EN                   1
    #define   MSK32Perif_CAM0_VS2nCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM0_VS2nCntl_PD_EN                   0x01F0
    #define     B16Perif_CAM0_VS2nCntl_PD_EN                   0x01F0
    #define   LSb32Perif_CAM0_VS2nCntl_PD_EN                      1
    #define   LSb16Perif_CAM0_VS2nCntl_PD_EN                      1
    #define       bPerif_CAM0_VS2nCntl_PD_EN                   1
    #define   MSK32Perif_CAM0_VS2nCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_OEnCntl                           0x01F4

    #define     BA_Perif_CAM_OEnCntl_PU_EN                     0x01F4
    #define     B16Perif_CAM_OEnCntl_PU_EN                     0x01F4
    #define   LSb32Perif_CAM_OEnCntl_PU_EN                        0
    #define   LSb16Perif_CAM_OEnCntl_PU_EN                        0
    #define       bPerif_CAM_OEnCntl_PU_EN                     1
    #define   MSK32Perif_CAM_OEnCntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_OEnCntl_PD_EN                     0x01F4
    #define     B16Perif_CAM_OEnCntl_PD_EN                     0x01F4
    #define   LSb32Perif_CAM_OEnCntl_PD_EN                        1
    #define   LSb16Perif_CAM_OEnCntl_PD_EN                        1
    #define       bPerif_CAM_OEnCntl_PD_EN                     1
    #define   MSK32Perif_CAM_OEnCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_WEnCntl                           0x01F8

    #define     BA_Perif_CAM_WEnCntl_PU_EN                     0x01F8
    #define     B16Perif_CAM_WEnCntl_PU_EN                     0x01F8
    #define   LSb32Perif_CAM_WEnCntl_PU_EN                        0
    #define   LSb16Perif_CAM_WEnCntl_PU_EN                        0
    #define       bPerif_CAM_WEnCntl_PU_EN                     1
    #define   MSK32Perif_CAM_WEnCntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM_WEnCntl_PD_EN                     0x01F8
    #define     B16Perif_CAM_WEnCntl_PD_EN                     0x01F8
    #define   LSb32Perif_CAM_WEnCntl_PD_EN                        1
    #define   LSb16Perif_CAM_WEnCntl_PD_EN                        1
    #define       bPerif_CAM_WEnCntl_PD_EN                     1
    #define   MSK32Perif_CAM_WEnCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_REGnCntl                          0x01FC

    #define     BA_Perif_CAM_REGnCntl_PU_EN                    0x01FC
    #define     B16Perif_CAM_REGnCntl_PU_EN                    0x01FC
    #define   LSb32Perif_CAM_REGnCntl_PU_EN                       0
    #define   LSb16Perif_CAM_REGnCntl_PU_EN                       0
    #define       bPerif_CAM_REGnCntl_PU_EN                    1
    #define   MSK32Perif_CAM_REGnCntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_REGnCntl_PD_EN                    0x01FC
    #define     B16Perif_CAM_REGnCntl_PD_EN                    0x01FC
    #define   LSb32Perif_CAM_REGnCntl_PD_EN                       1
    #define   LSb16Perif_CAM_REGnCntl_PD_EN                       1
    #define       bPerif_CAM_REGnCntl_PD_EN                    1
    #define   MSK32Perif_CAM_REGnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_IORDnCntl                         0x0200

    #define     BA_Perif_CAM_IORDnCntl_PU_EN                   0x0200
    #define     B16Perif_CAM_IORDnCntl_PU_EN                   0x0200
    #define   LSb32Perif_CAM_IORDnCntl_PU_EN                      0
    #define   LSb16Perif_CAM_IORDnCntl_PU_EN                      0
    #define       bPerif_CAM_IORDnCntl_PU_EN                   1
    #define   MSK32Perif_CAM_IORDnCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM_IORDnCntl_PD_EN                   0x0200
    #define     B16Perif_CAM_IORDnCntl_PD_EN                   0x0200
    #define   LSb32Perif_CAM_IORDnCntl_PD_EN                      1
    #define   LSb16Perif_CAM_IORDnCntl_PD_EN                      1
    #define       bPerif_CAM_IORDnCntl_PD_EN                   1
    #define   MSK32Perif_CAM_IORDnCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_IOWRnCntl                         0x0204

    #define     BA_Perif_CAM_IOWRnCntl_PU_EN                   0x0204
    #define     B16Perif_CAM_IOWRnCntl_PU_EN                   0x0204
    #define   LSb32Perif_CAM_IOWRnCntl_PU_EN                      0
    #define   LSb16Perif_CAM_IOWRnCntl_PU_EN                      0
    #define       bPerif_CAM_IOWRnCntl_PU_EN                   1
    #define   MSK32Perif_CAM_IOWRnCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM_IOWRnCntl_PD_EN                   0x0204
    #define     B16Perif_CAM_IOWRnCntl_PD_EN                   0x0204
    #define   LSb32Perif_CAM_IOWRnCntl_PD_EN                      1
    #define   LSb16Perif_CAM_IOWRnCntl_PD_EN                      1
    #define       bPerif_CAM_IOWRnCntl_PD_EN                   1
    #define   MSK32Perif_CAM_IOWRnCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MIVALCntl                         0x0208

    #define     BA_Perif_CAM_MIVALCntl_PU_EN                   0x0208
    #define     B16Perif_CAM_MIVALCntl_PU_EN                   0x0208
    #define   LSb32Perif_CAM_MIVALCntl_PU_EN                      0
    #define   LSb16Perif_CAM_MIVALCntl_PU_EN                      0
    #define       bPerif_CAM_MIVALCntl_PU_EN                   1
    #define   MSK32Perif_CAM_MIVALCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM_MIVALCntl_PD_EN                   0x0208
    #define     B16Perif_CAM_MIVALCntl_PD_EN                   0x0208
    #define   LSb32Perif_CAM_MIVALCntl_PD_EN                      1
    #define   LSb16Perif_CAM_MIVALCntl_PD_EN                      1
    #define       bPerif_CAM_MIVALCntl_PD_EN                   1
    #define   MSK32Perif_CAM_MIVALCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MCLKICntl                         0x020C

    #define     BA_Perif_CAM_MCLKICntl_PU_EN                   0x020C
    #define     B16Perif_CAM_MCLKICntl_PU_EN                   0x020C
    #define   LSb32Perif_CAM_MCLKICntl_PU_EN                      0
    #define   LSb16Perif_CAM_MCLKICntl_PU_EN                      0
    #define       bPerif_CAM_MCLKICntl_PU_EN                   1
    #define   MSK32Perif_CAM_MCLKICntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM_MCLKICntl_PD_EN                   0x020C
    #define     B16Perif_CAM_MCLKICntl_PD_EN                   0x020C
    #define   LSb32Perif_CAM_MCLKICntl_PD_EN                      1
    #define   LSb16Perif_CAM_MCLKICntl_PD_EN                      1
    #define       bPerif_CAM_MCLKICntl_PD_EN                   1
    #define   MSK32Perif_CAM_MCLKICntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MISTRTCntl                        0x0210

    #define     BA_Perif_CAM_MISTRTCntl_PU_EN                  0x0210
    #define     B16Perif_CAM_MISTRTCntl_PU_EN                  0x0210
    #define   LSb32Perif_CAM_MISTRTCntl_PU_EN                     0
    #define   LSb16Perif_CAM_MISTRTCntl_PU_EN                     0
    #define       bPerif_CAM_MISTRTCntl_PU_EN                  1
    #define   MSK32Perif_CAM_MISTRTCntl_PU_EN                     0x00000001

    #define     BA_Perif_CAM_MISTRTCntl_PD_EN                  0x0210
    #define     B16Perif_CAM_MISTRTCntl_PD_EN                  0x0210
    #define   LSb32Perif_CAM_MISTRTCntl_PD_EN                     1
    #define   LSb16Perif_CAM_MISTRTCntl_PD_EN                     1
    #define       bPerif_CAM_MISTRTCntl_PD_EN                  1
    #define   MSK32Perif_CAM_MISTRTCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI0Cntl                          0x0214

    #define     BA_Perif_CAM_MDI0Cntl_PU_EN                    0x0214
    #define     B16Perif_CAM_MDI0Cntl_PU_EN                    0x0214
    #define   LSb32Perif_CAM_MDI0Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI0Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI0Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI0Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI0Cntl_PD_EN                    0x0214
    #define     B16Perif_CAM_MDI0Cntl_PD_EN                    0x0214
    #define   LSb32Perif_CAM_MDI0Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI0Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI0Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI0Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI1Cntl                          0x0218

    #define     BA_Perif_CAM_MDI1Cntl_PU_EN                    0x0218
    #define     B16Perif_CAM_MDI1Cntl_PU_EN                    0x0218
    #define   LSb32Perif_CAM_MDI1Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI1Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI1Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI1Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI1Cntl_PD_EN                    0x0218
    #define     B16Perif_CAM_MDI1Cntl_PD_EN                    0x0218
    #define   LSb32Perif_CAM_MDI1Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI1Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI1Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI1Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI2Cntl                          0x021C

    #define     BA_Perif_CAM_MDI2Cntl_PU_EN                    0x021C
    #define     B16Perif_CAM_MDI2Cntl_PU_EN                    0x021C
    #define   LSb32Perif_CAM_MDI2Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI2Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI2Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI2Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI2Cntl_PD_EN                    0x021C
    #define     B16Perif_CAM_MDI2Cntl_PD_EN                    0x021C
    #define   LSb32Perif_CAM_MDI2Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI2Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI2Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI2Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI3Cntl                          0x0220

    #define     BA_Perif_CAM_MDI3Cntl_PU_EN                    0x0220
    #define     B16Perif_CAM_MDI3Cntl_PU_EN                    0x0220
    #define   LSb32Perif_CAM_MDI3Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI3Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI3Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI3Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI3Cntl_PD_EN                    0x0220
    #define     B16Perif_CAM_MDI3Cntl_PD_EN                    0x0220
    #define   LSb32Perif_CAM_MDI3Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI3Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI3Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI3Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI4Cntl                          0x0224

    #define     BA_Perif_CAM_MDI4Cntl_PU_EN                    0x0224
    #define     B16Perif_CAM_MDI4Cntl_PU_EN                    0x0224
    #define   LSb32Perif_CAM_MDI4Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI4Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI4Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI4Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI4Cntl_PD_EN                    0x0224
    #define     B16Perif_CAM_MDI4Cntl_PD_EN                    0x0224
    #define   LSb32Perif_CAM_MDI4Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI4Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI4Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI4Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI5Cntl                          0x0228

    #define     BA_Perif_CAM_MDI5Cntl_PU_EN                    0x0228
    #define     B16Perif_CAM_MDI5Cntl_PU_EN                    0x0228
    #define   LSb32Perif_CAM_MDI5Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI5Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI5Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI5Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI5Cntl_PD_EN                    0x0228
    #define     B16Perif_CAM_MDI5Cntl_PD_EN                    0x0228
    #define   LSb32Perif_CAM_MDI5Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI5Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI5Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI5Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI6Cntl                          0x022C

    #define     BA_Perif_CAM_MDI6Cntl_PU_EN                    0x022C
    #define     B16Perif_CAM_MDI6Cntl_PU_EN                    0x022C
    #define   LSb32Perif_CAM_MDI6Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI6Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI6Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI6Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI6Cntl_PD_EN                    0x022C
    #define     B16Perif_CAM_MDI6Cntl_PD_EN                    0x022C
    #define   LSb32Perif_CAM_MDI6Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI6Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI6Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI6Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDI7Cntl                          0x0230

    #define     BA_Perif_CAM_MDI7Cntl_PU_EN                    0x0230
    #define     B16Perif_CAM_MDI7Cntl_PU_EN                    0x0230
    #define   LSb32Perif_CAM_MDI7Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDI7Cntl_PU_EN                       0
    #define       bPerif_CAM_MDI7Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDI7Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDI7Cntl_PD_EN                    0x0230
    #define     B16Perif_CAM_MDI7Cntl_PD_EN                    0x0230
    #define   LSb32Perif_CAM_MDI7Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDI7Cntl_PD_EN                       1
    #define       bPerif_CAM_MDI7Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDI7Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MOVALCntl                         0x0234

    #define     BA_Perif_CAM_MOVALCntl_PU_EN                   0x0234
    #define     B16Perif_CAM_MOVALCntl_PU_EN                   0x0234
    #define   LSb32Perif_CAM_MOVALCntl_PU_EN                      0
    #define   LSb16Perif_CAM_MOVALCntl_PU_EN                      0
    #define       bPerif_CAM_MOVALCntl_PU_EN                   1
    #define   MSK32Perif_CAM_MOVALCntl_PU_EN                      0x00000001

    #define     BA_Perif_CAM_MOVALCntl_PD_EN                   0x0234
    #define     B16Perif_CAM_MOVALCntl_PD_EN                   0x0234
    #define   LSb32Perif_CAM_MOVALCntl_PD_EN                      1
    #define   LSb16Perif_CAM_MOVALCntl_PD_EN                      1
    #define       bPerif_CAM_MOVALCntl_PD_EN                   1
    #define   MSK32Perif_CAM_MOVALCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MOSTRTCntl                        0x0238

    #define     BA_Perif_CAM_MOSTRTCntl_PU_EN                  0x0238
    #define     B16Perif_CAM_MOSTRTCntl_PU_EN                  0x0238
    #define   LSb32Perif_CAM_MOSTRTCntl_PU_EN                     0
    #define   LSb16Perif_CAM_MOSTRTCntl_PU_EN                     0
    #define       bPerif_CAM_MOSTRTCntl_PU_EN                  1
    #define   MSK32Perif_CAM_MOSTRTCntl_PU_EN                     0x00000001

    #define     BA_Perif_CAM_MOSTRTCntl_PD_EN                  0x0238
    #define     B16Perif_CAM_MOSTRTCntl_PD_EN                  0x0238
    #define   LSb32Perif_CAM_MOSTRTCntl_PD_EN                     1
    #define   LSb16Perif_CAM_MOSTRTCntl_PD_EN                     1
    #define       bPerif_CAM_MOSTRTCntl_PD_EN                  1
    #define   MSK32Perif_CAM_MOSTRTCntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO0Cntl                          0x023C

    #define     BA_Perif_CAM_MDO0Cntl_PU_EN                    0x023C
    #define     B16Perif_CAM_MDO0Cntl_PU_EN                    0x023C
    #define   LSb32Perif_CAM_MDO0Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO0Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO0Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO0Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO0Cntl_PD_EN                    0x023C
    #define     B16Perif_CAM_MDO0Cntl_PD_EN                    0x023C
    #define   LSb32Perif_CAM_MDO0Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO0Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO0Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO0Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO1Cntl                          0x0240

    #define     BA_Perif_CAM_MDO1Cntl_PU_EN                    0x0240
    #define     B16Perif_CAM_MDO1Cntl_PU_EN                    0x0240
    #define   LSb32Perif_CAM_MDO1Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO1Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO1Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO1Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO1Cntl_PD_EN                    0x0240
    #define     B16Perif_CAM_MDO1Cntl_PD_EN                    0x0240
    #define   LSb32Perif_CAM_MDO1Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO1Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO1Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO1Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO2Cntl                          0x0244

    #define     BA_Perif_CAM_MDO2Cntl_PU_EN                    0x0244
    #define     B16Perif_CAM_MDO2Cntl_PU_EN                    0x0244
    #define   LSb32Perif_CAM_MDO2Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO2Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO2Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO2Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO2Cntl_PD_EN                    0x0244
    #define     B16Perif_CAM_MDO2Cntl_PD_EN                    0x0244
    #define   LSb32Perif_CAM_MDO2Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO2Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO2Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO2Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO3Cntl                          0x0248

    #define     BA_Perif_CAM_MDO3Cntl_PU_EN                    0x0248
    #define     B16Perif_CAM_MDO3Cntl_PU_EN                    0x0248
    #define   LSb32Perif_CAM_MDO3Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO3Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO3Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO3Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO3Cntl_PD_EN                    0x0248
    #define     B16Perif_CAM_MDO3Cntl_PD_EN                    0x0248
    #define   LSb32Perif_CAM_MDO3Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO3Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO3Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO3Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO4Cntl                          0x024C

    #define     BA_Perif_CAM_MDO4Cntl_PU_EN                    0x024C
    #define     B16Perif_CAM_MDO4Cntl_PU_EN                    0x024C
    #define   LSb32Perif_CAM_MDO4Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO4Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO4Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO4Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO4Cntl_PD_EN                    0x024C
    #define     B16Perif_CAM_MDO4Cntl_PD_EN                    0x024C
    #define   LSb32Perif_CAM_MDO4Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO4Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO4Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO4Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO5Cntl                          0x0250

    #define     BA_Perif_CAM_MDO5Cntl_PU_EN                    0x0250
    #define     B16Perif_CAM_MDO5Cntl_PU_EN                    0x0250
    #define   LSb32Perif_CAM_MDO5Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO5Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO5Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO5Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO5Cntl_PD_EN                    0x0250
    #define     B16Perif_CAM_MDO5Cntl_PD_EN                    0x0250
    #define   LSb32Perif_CAM_MDO5Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO5Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO5Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO5Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO6Cntl                          0x0254

    #define     BA_Perif_CAM_MDO6Cntl_PU_EN                    0x0254
    #define     B16Perif_CAM_MDO6Cntl_PU_EN                    0x0254
    #define   LSb32Perif_CAM_MDO6Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO6Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO6Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO6Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO6Cntl_PD_EN                    0x0254
    #define     B16Perif_CAM_MDO6Cntl_PD_EN                    0x0254
    #define   LSb32Perif_CAM_MDO6Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO6Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO6Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO6Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM_MDO7Cntl                          0x0258

    #define     BA_Perif_CAM_MDO7Cntl_PU_EN                    0x0258
    #define     B16Perif_CAM_MDO7Cntl_PU_EN                    0x0258
    #define   LSb32Perif_CAM_MDO7Cntl_PU_EN                       0
    #define   LSb16Perif_CAM_MDO7Cntl_PU_EN                       0
    #define       bPerif_CAM_MDO7Cntl_PU_EN                    1
    #define   MSK32Perif_CAM_MDO7Cntl_PU_EN                       0x00000001

    #define     BA_Perif_CAM_MDO7Cntl_PD_EN                    0x0258
    #define     B16Perif_CAM_MDO7Cntl_PD_EN                    0x0258
    #define   LSb32Perif_CAM_MDO7Cntl_PD_EN                       1
    #define   LSb16Perif_CAM_MDO7Cntl_PD_EN                       1
    #define       bPerif_CAM_MDO7Cntl_PD_EN                    1
    #define   MSK32Perif_CAM_MDO7Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_OLCntl                           0x025C

    #define     BA_Perif_CAM0_OLCntl_PU_EN                     0x025C
    #define     B16Perif_CAM0_OLCntl_PU_EN                     0x025C
    #define   LSb32Perif_CAM0_OLCntl_PU_EN                        0
    #define   LSb16Perif_CAM0_OLCntl_PU_EN                        0
    #define       bPerif_CAM0_OLCntl_PU_EN                     1
    #define   MSK32Perif_CAM0_OLCntl_PU_EN                        0x00000001

    #define     BA_Perif_CAM0_OLCntl_PD_EN                     0x025C
    #define     B16Perif_CAM0_OLCntl_PD_EN                     0x025C
    #define   LSb32Perif_CAM0_OLCntl_PD_EN                        1
    #define   LSb16Perif_CAM0_OLCntl_PD_EN                        1
    #define       bPerif_CAM0_OLCntl_PD_EN                     1
    #define   MSK32Perif_CAM0_OLCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VCC_ENCntl                       0x0260

    #define     BA_Perif_CAM0_VCC_ENCntl_PU_EN                 0x0260
    #define     B16Perif_CAM0_VCC_ENCntl_PU_EN                 0x0260
    #define   LSb32Perif_CAM0_VCC_ENCntl_PU_EN                    0
    #define   LSb16Perif_CAM0_VCC_ENCntl_PU_EN                    0
    #define       bPerif_CAM0_VCC_ENCntl_PU_EN                 1
    #define   MSK32Perif_CAM0_VCC_ENCntl_PU_EN                    0x00000001

    #define     BA_Perif_CAM0_VCC_ENCntl_PD_EN                 0x0260
    #define     B16Perif_CAM0_VCC_ENCntl_PD_EN                 0x0260
    #define   LSb32Perif_CAM0_VCC_ENCntl_PD_EN                    1
    #define   LSb16Perif_CAM0_VCC_ENCntl_PD_EN                    1
    #define       bPerif_CAM0_VCC_ENCntl_PD_EN                 1
    #define   MSK32Perif_CAM0_VCC_ENCntl_PD_EN                    0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VPP1_ENCntl                      0x0264

    #define     BA_Perif_CAM0_VPP1_ENCntl_PU_EN                0x0264
    #define     B16Perif_CAM0_VPP1_ENCntl_PU_EN                0x0264
    #define   LSb32Perif_CAM0_VPP1_ENCntl_PU_EN                   0
    #define   LSb16Perif_CAM0_VPP1_ENCntl_PU_EN                   0
    #define       bPerif_CAM0_VPP1_ENCntl_PU_EN                1
    #define   MSK32Perif_CAM0_VPP1_ENCntl_PU_EN                   0x00000001

    #define     BA_Perif_CAM0_VPP1_ENCntl_PD_EN                0x0264
    #define     B16Perif_CAM0_VPP1_ENCntl_PD_EN                0x0264
    #define   LSb32Perif_CAM0_VPP1_ENCntl_PD_EN                   1
    #define   LSb16Perif_CAM0_VPP1_ENCntl_PD_EN                   1
    #define       bPerif_CAM0_VPP1_ENCntl_PD_EN                1
    #define   MSK32Perif_CAM0_VPP1_ENCntl_PD_EN                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VPP1_SELCntl                     0x0268

    #define     BA_Perif_CAM0_VPP1_SELCntl_PU_EN               0x0268
    #define     B16Perif_CAM0_VPP1_SELCntl_PU_EN               0x0268
    #define   LSb32Perif_CAM0_VPP1_SELCntl_PU_EN                  0
    #define   LSb16Perif_CAM0_VPP1_SELCntl_PU_EN                  0
    #define       bPerif_CAM0_VPP1_SELCntl_PU_EN               1
    #define   MSK32Perif_CAM0_VPP1_SELCntl_PU_EN                  0x00000001

    #define     BA_Perif_CAM0_VPP1_SELCntl_PD_EN               0x0268
    #define     B16Perif_CAM0_VPP1_SELCntl_PD_EN               0x0268
    #define   LSb32Perif_CAM0_VPP1_SELCntl_PD_EN                  1
    #define   LSb16Perif_CAM0_VPP1_SELCntl_PD_EN                  1
    #define       bPerif_CAM0_VPP1_SELCntl_PD_EN               1
    #define   MSK32Perif_CAM0_VPP1_SELCntl_PD_EN                  0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VPP2_ENCntl                      0x026C

    #define     BA_Perif_CAM0_VPP2_ENCntl_PU_EN                0x026C
    #define     B16Perif_CAM0_VPP2_ENCntl_PU_EN                0x026C
    #define   LSb32Perif_CAM0_VPP2_ENCntl_PU_EN                   0
    #define   LSb16Perif_CAM0_VPP2_ENCntl_PU_EN                   0
    #define       bPerif_CAM0_VPP2_ENCntl_PU_EN                1
    #define   MSK32Perif_CAM0_VPP2_ENCntl_PU_EN                   0x00000001

    #define     BA_Perif_CAM0_VPP2_ENCntl_PD_EN                0x026C
    #define     B16Perif_CAM0_VPP2_ENCntl_PD_EN                0x026C
    #define   LSb32Perif_CAM0_VPP2_ENCntl_PD_EN                   1
    #define   LSb16Perif_CAM0_VPP2_ENCntl_PD_EN                   1
    #define       bPerif_CAM0_VPP2_ENCntl_PD_EN                1
    #define   MSK32Perif_CAM0_VPP2_ENCntl_PD_EN                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_CAM0_VPP2_SELCntl                     0x0270

    #define     BA_Perif_CAM0_VPP2_SELCntl_PU_EN               0x0270
    #define     B16Perif_CAM0_VPP2_SELCntl_PU_EN               0x0270
    #define   LSb32Perif_CAM0_VPP2_SELCntl_PU_EN                  0
    #define   LSb16Perif_CAM0_VPP2_SELCntl_PU_EN                  0
    #define       bPerif_CAM0_VPP2_SELCntl_PU_EN               1
    #define   MSK32Perif_CAM0_VPP2_SELCntl_PU_EN                  0x00000001

    #define     BA_Perif_CAM0_VPP2_SELCntl_PD_EN               0x0270
    #define     B16Perif_CAM0_VPP2_SELCntl_PD_EN               0x0270
    #define   LSb32Perif_CAM0_VPP2_SELCntl_PD_EN                  1
    #define   LSb16Perif_CAM0_VPP2_SELCntl_PD_EN                  1
    #define       bPerif_CAM0_VPP2_SELCntl_PD_EN               1
    #define   MSK32Perif_CAM0_VPP2_SELCntl_PD_EN                  0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO0Cntl                          0x0274

    #define     BA_Perif_NAND_IO0Cntl_PU_EN                    0x0274
    #define     B16Perif_NAND_IO0Cntl_PU_EN                    0x0274
    #define   LSb32Perif_NAND_IO0Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO0Cntl_PU_EN                       0
    #define       bPerif_NAND_IO0Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO0Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO0Cntl_PD_EN                    0x0274
    #define     B16Perif_NAND_IO0Cntl_PD_EN                    0x0274
    #define   LSb32Perif_NAND_IO0Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO0Cntl_PD_EN                       1
    #define       bPerif_NAND_IO0Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO0Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO1Cntl                          0x0278

    #define     BA_Perif_NAND_IO1Cntl_PU_EN                    0x0278
    #define     B16Perif_NAND_IO1Cntl_PU_EN                    0x0278
    #define   LSb32Perif_NAND_IO1Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO1Cntl_PU_EN                       0
    #define       bPerif_NAND_IO1Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO1Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO1Cntl_PD_EN                    0x0278
    #define     B16Perif_NAND_IO1Cntl_PD_EN                    0x0278
    #define   LSb32Perif_NAND_IO1Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO1Cntl_PD_EN                       1
    #define       bPerif_NAND_IO1Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO1Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO2Cntl                          0x027C

    #define     BA_Perif_NAND_IO2Cntl_PU_EN                    0x027C
    #define     B16Perif_NAND_IO2Cntl_PU_EN                    0x027C
    #define   LSb32Perif_NAND_IO2Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO2Cntl_PU_EN                       0
    #define       bPerif_NAND_IO2Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO2Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO2Cntl_PD_EN                    0x027C
    #define     B16Perif_NAND_IO2Cntl_PD_EN                    0x027C
    #define   LSb32Perif_NAND_IO2Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO2Cntl_PD_EN                       1
    #define       bPerif_NAND_IO2Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO2Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO3Cntl                          0x0280

    #define     BA_Perif_NAND_IO3Cntl_PU_EN                    0x0280
    #define     B16Perif_NAND_IO3Cntl_PU_EN                    0x0280
    #define   LSb32Perif_NAND_IO3Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO3Cntl_PU_EN                       0
    #define       bPerif_NAND_IO3Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO3Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO3Cntl_PD_EN                    0x0280
    #define     B16Perif_NAND_IO3Cntl_PD_EN                    0x0280
    #define   LSb32Perif_NAND_IO3Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO3Cntl_PD_EN                       1
    #define       bPerif_NAND_IO3Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO3Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO4Cntl                          0x0284

    #define     BA_Perif_NAND_IO4Cntl_PU_EN                    0x0284
    #define     B16Perif_NAND_IO4Cntl_PU_EN                    0x0284
    #define   LSb32Perif_NAND_IO4Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO4Cntl_PU_EN                       0
    #define       bPerif_NAND_IO4Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO4Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO4Cntl_PD_EN                    0x0284
    #define     B16Perif_NAND_IO4Cntl_PD_EN                    0x0284
    #define   LSb32Perif_NAND_IO4Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO4Cntl_PD_EN                       1
    #define       bPerif_NAND_IO4Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO4Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO5Cntl                          0x0288

    #define     BA_Perif_NAND_IO5Cntl_PU_EN                    0x0288
    #define     B16Perif_NAND_IO5Cntl_PU_EN                    0x0288
    #define   LSb32Perif_NAND_IO5Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO5Cntl_PU_EN                       0
    #define       bPerif_NAND_IO5Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO5Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO5Cntl_PD_EN                    0x0288
    #define     B16Perif_NAND_IO5Cntl_PD_EN                    0x0288
    #define   LSb32Perif_NAND_IO5Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO5Cntl_PD_EN                       1
    #define       bPerif_NAND_IO5Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO5Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO6Cntl                          0x028C

    #define     BA_Perif_NAND_IO6Cntl_PU_EN                    0x028C
    #define     B16Perif_NAND_IO6Cntl_PU_EN                    0x028C
    #define   LSb32Perif_NAND_IO6Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO6Cntl_PU_EN                       0
    #define       bPerif_NAND_IO6Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO6Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO6Cntl_PD_EN                    0x028C
    #define     B16Perif_NAND_IO6Cntl_PD_EN                    0x028C
    #define   LSb32Perif_NAND_IO6Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO6Cntl_PD_EN                       1
    #define       bPerif_NAND_IO6Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO6Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_IO7Cntl                          0x0290

    #define     BA_Perif_NAND_IO7Cntl_PU_EN                    0x0290
    #define     B16Perif_NAND_IO7Cntl_PU_EN                    0x0290
    #define   LSb32Perif_NAND_IO7Cntl_PU_EN                       0
    #define   LSb16Perif_NAND_IO7Cntl_PU_EN                       0
    #define       bPerif_NAND_IO7Cntl_PU_EN                    1
    #define   MSK32Perif_NAND_IO7Cntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_IO7Cntl_PD_EN                    0x0290
    #define     B16Perif_NAND_IO7Cntl_PD_EN                    0x0290
    #define   LSb32Perif_NAND_IO7Cntl_PD_EN                       1
    #define   LSb16Perif_NAND_IO7Cntl_PD_EN                       1
    #define       bPerif_NAND_IO7Cntl_PD_EN                    1
    #define   MSK32Perif_NAND_IO7Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_ALECntl                          0x0294

    #define     BA_Perif_NAND_ALECntl_PU_EN                    0x0294
    #define     B16Perif_NAND_ALECntl_PU_EN                    0x0294
    #define   LSb32Perif_NAND_ALECntl_PU_EN                       0
    #define   LSb16Perif_NAND_ALECntl_PU_EN                       0
    #define       bPerif_NAND_ALECntl_PU_EN                    1
    #define   MSK32Perif_NAND_ALECntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_ALECntl_PD_EN                    0x0294
    #define     B16Perif_NAND_ALECntl_PD_EN                    0x0294
    #define   LSb32Perif_NAND_ALECntl_PD_EN                       1
    #define   LSb16Perif_NAND_ALECntl_PD_EN                       1
    #define       bPerif_NAND_ALECntl_PD_EN                    1
    #define   MSK32Perif_NAND_ALECntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_CLECntl                          0x0298

    #define     BA_Perif_NAND_CLECntl_PU_EN                    0x0298
    #define     B16Perif_NAND_CLECntl_PU_EN                    0x0298
    #define   LSb32Perif_NAND_CLECntl_PU_EN                       0
    #define   LSb16Perif_NAND_CLECntl_PU_EN                       0
    #define       bPerif_NAND_CLECntl_PU_EN                    1
    #define   MSK32Perif_NAND_CLECntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_CLECntl_PD_EN                    0x0298
    #define     B16Perif_NAND_CLECntl_PD_EN                    0x0298
    #define   LSb32Perif_NAND_CLECntl_PD_EN                       1
    #define   LSb16Perif_NAND_CLECntl_PD_EN                       1
    #define       bPerif_NAND_CLECntl_PD_EN                    1
    #define   MSK32Perif_NAND_CLECntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_GPIO0Cntl                        0x029C

    #define     BA_Perif_NAND_GPIO0Cntl_PU_EN                  0x029C
    #define     B16Perif_NAND_GPIO0Cntl_PU_EN                  0x029C
    #define   LSb32Perif_NAND_GPIO0Cntl_PU_EN                     0
    #define   LSb16Perif_NAND_GPIO0Cntl_PU_EN                     0
    #define       bPerif_NAND_GPIO0Cntl_PU_EN                  1
    #define   MSK32Perif_NAND_GPIO0Cntl_PU_EN                     0x00000001

    #define     BA_Perif_NAND_GPIO0Cntl_PD_EN                  0x029C
    #define     B16Perif_NAND_GPIO0Cntl_PD_EN                  0x029C
    #define   LSb32Perif_NAND_GPIO0Cntl_PD_EN                     1
    #define   LSb16Perif_NAND_GPIO0Cntl_PD_EN                     1
    #define       bPerif_NAND_GPIO0Cntl_PD_EN                  1
    #define   MSK32Perif_NAND_GPIO0Cntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_GPIO1Cntl                        0x02A0

    #define     BA_Perif_NAND_GPIO1Cntl_PU_EN                  0x02A0
    #define     B16Perif_NAND_GPIO1Cntl_PU_EN                  0x02A0
    #define   LSb32Perif_NAND_GPIO1Cntl_PU_EN                     0
    #define   LSb16Perif_NAND_GPIO1Cntl_PU_EN                     0
    #define       bPerif_NAND_GPIO1Cntl_PU_EN                  1
    #define   MSK32Perif_NAND_GPIO1Cntl_PU_EN                     0x00000001

    #define     BA_Perif_NAND_GPIO1Cntl_PD_EN                  0x02A0
    #define     B16Perif_NAND_GPIO1Cntl_PD_EN                  0x02A0
    #define   LSb32Perif_NAND_GPIO1Cntl_PD_EN                     1
    #define   LSb16Perif_NAND_GPIO1Cntl_PD_EN                     1
    #define       bPerif_NAND_GPIO1Cntl_PD_EN                  1
    #define   MSK32Perif_NAND_GPIO1Cntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_GPIO2Cntl                        0x02A4

    #define     BA_Perif_NAND_GPIO2Cntl_PU_EN                  0x02A4
    #define     B16Perif_NAND_GPIO2Cntl_PU_EN                  0x02A4
    #define   LSb32Perif_NAND_GPIO2Cntl_PU_EN                     0
    #define   LSb16Perif_NAND_GPIO2Cntl_PU_EN                     0
    #define       bPerif_NAND_GPIO2Cntl_PU_EN                  1
    #define   MSK32Perif_NAND_GPIO2Cntl_PU_EN                     0x00000001

    #define     BA_Perif_NAND_GPIO2Cntl_PD_EN                  0x02A4
    #define     B16Perif_NAND_GPIO2Cntl_PD_EN                  0x02A4
    #define   LSb32Perif_NAND_GPIO2Cntl_PD_EN                     1
    #define   LSb16Perif_NAND_GPIO2Cntl_PD_EN                     1
    #define       bPerif_NAND_GPIO2Cntl_PD_EN                  1
    #define   MSK32Perif_NAND_GPIO2Cntl_PD_EN                     0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_WEnCntl                          0x02A8

    #define     BA_Perif_NAND_WEnCntl_PU_EN                    0x02A8
    #define     B16Perif_NAND_WEnCntl_PU_EN                    0x02A8
    #define   LSb32Perif_NAND_WEnCntl_PU_EN                       0
    #define   LSb16Perif_NAND_WEnCntl_PU_EN                       0
    #define       bPerif_NAND_WEnCntl_PU_EN                    1
    #define   MSK32Perif_NAND_WEnCntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_WEnCntl_PD_EN                    0x02A8
    #define     B16Perif_NAND_WEnCntl_PD_EN                    0x02A8
    #define   LSb32Perif_NAND_WEnCntl_PD_EN                       1
    #define   LSb16Perif_NAND_WEnCntl_PD_EN                       1
    #define       bPerif_NAND_WEnCntl_PD_EN                    1
    #define   MSK32Perif_NAND_WEnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_REnCntl                          0x02AC

    #define     BA_Perif_NAND_REnCntl_PU_EN                    0x02AC
    #define     B16Perif_NAND_REnCntl_PU_EN                    0x02AC
    #define   LSb32Perif_NAND_REnCntl_PU_EN                       0
    #define   LSb16Perif_NAND_REnCntl_PU_EN                       0
    #define       bPerif_NAND_REnCntl_PU_EN                    1
    #define   MSK32Perif_NAND_REnCntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_REnCntl_PD_EN                    0x02AC
    #define     B16Perif_NAND_REnCntl_PD_EN                    0x02AC
    #define   LSb32Perif_NAND_REnCntl_PD_EN                       1
    #define   LSb16Perif_NAND_REnCntl_PD_EN                       1
    #define       bPerif_NAND_REnCntl_PD_EN                    1
    #define   MSK32Perif_NAND_REnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_WPnCntl                          0x02B0

    #define     BA_Perif_NAND_WPnCntl_PU_EN                    0x02B0
    #define     B16Perif_NAND_WPnCntl_PU_EN                    0x02B0
    #define   LSb32Perif_NAND_WPnCntl_PU_EN                       0
    #define   LSb16Perif_NAND_WPnCntl_PU_EN                       0
    #define       bPerif_NAND_WPnCntl_PU_EN                    1
    #define   MSK32Perif_NAND_WPnCntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_WPnCntl_PD_EN                    0x02B0
    #define     B16Perif_NAND_WPnCntl_PD_EN                    0x02B0
    #define   LSb32Perif_NAND_WPnCntl_PD_EN                       1
    #define   LSb16Perif_NAND_WPnCntl_PD_EN                       1
    #define       bPerif_NAND_WPnCntl_PD_EN                    1
    #define   MSK32Perif_NAND_WPnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_NAND_CEnCntl                          0x02B4

    #define     BA_Perif_NAND_CEnCntl_PU_EN                    0x02B4
    #define     B16Perif_NAND_CEnCntl_PU_EN                    0x02B4
    #define   LSb32Perif_NAND_CEnCntl_PU_EN                       0
    #define   LSb16Perif_NAND_CEnCntl_PU_EN                       0
    #define       bPerif_NAND_CEnCntl_PU_EN                    1
    #define   MSK32Perif_NAND_CEnCntl_PU_EN                       0x00000001

    #define     BA_Perif_NAND_CEnCntl_PD_EN                    0x02B4
    #define     B16Perif_NAND_CEnCntl_PD_EN                    0x02B4
    #define   LSb32Perif_NAND_CEnCntl_PD_EN                       1
    #define   LSb16Perif_NAND_CEnCntl_PD_EN                       1
    #define       bPerif_NAND_CEnCntl_PD_EN                    1
    #define   MSK32Perif_NAND_CEnCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_VCLK_OUTCntl                          0x02B8

    #define     BA_Perif_VCLK_OUTCntl_PU_EN                    0x02B8
    #define     B16Perif_VCLK_OUTCntl_PU_EN                    0x02B8
    #define   LSb32Perif_VCLK_OUTCntl_PU_EN                       0
    #define   LSb16Perif_VCLK_OUTCntl_PU_EN                       0
    #define       bPerif_VCLK_OUTCntl_PU_EN                    1
    #define   MSK32Perif_VCLK_OUTCntl_PU_EN                       0x00000001

    #define     BA_Perif_VCLK_OUTCntl_PD_EN                    0x02B8
    #define     B16Perif_VCLK_OUTCntl_PD_EN                    0x02B8
    #define   LSb32Perif_VCLK_OUTCntl_PD_EN                       1
    #define   LSb16Perif_VCLK_OUTCntl_PD_EN                       1
    #define       bPerif_VCLK_OUTCntl_PD_EN                    1
    #define   MSK32Perif_VCLK_OUTCntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_BCLKCntl                         0x02BC

    #define     BA_Perif_I2S0_BCLKCntl_PU_EN                   0x02BC
    #define     B16Perif_I2S0_BCLKCntl_PU_EN                   0x02BC
    #define   LSb32Perif_I2S0_BCLKCntl_PU_EN                      0
    #define   LSb16Perif_I2S0_BCLKCntl_PU_EN                      0
    #define       bPerif_I2S0_BCLKCntl_PU_EN                   1
    #define   MSK32Perif_I2S0_BCLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_I2S0_BCLKCntl_PD_EN                   0x02BC
    #define     B16Perif_I2S0_BCLKCntl_PD_EN                   0x02BC
    #define   LSb32Perif_I2S0_BCLKCntl_PD_EN                      1
    #define   LSb16Perif_I2S0_BCLKCntl_PD_EN                      1
    #define       bPerif_I2S0_BCLKCntl_PD_EN                   1
    #define   MSK32Perif_I2S0_BCLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_LRCKCntl                         0x02C0

    #define     BA_Perif_I2S0_LRCKCntl_PU_EN                   0x02C0
    #define     B16Perif_I2S0_LRCKCntl_PU_EN                   0x02C0
    #define   LSb32Perif_I2S0_LRCKCntl_PU_EN                      0
    #define   LSb16Perif_I2S0_LRCKCntl_PU_EN                      0
    #define       bPerif_I2S0_LRCKCntl_PU_EN                   1
    #define   MSK32Perif_I2S0_LRCKCntl_PU_EN                      0x00000001

    #define     BA_Perif_I2S0_LRCKCntl_PD_EN                   0x02C0
    #define     B16Perif_I2S0_LRCKCntl_PD_EN                   0x02C0
    #define   LSb32Perif_I2S0_LRCKCntl_PD_EN                      1
    #define   LSb16Perif_I2S0_LRCKCntl_PD_EN                      1
    #define       bPerif_I2S0_LRCKCntl_PD_EN                   1
    #define   MSK32Perif_I2S0_LRCKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_DO0Cntl                          0x02C4

    #define     BA_Perif_I2S0_DO0Cntl_PU_EN                    0x02C4
    #define     B16Perif_I2S0_DO0Cntl_PU_EN                    0x02C4
    #define   LSb32Perif_I2S0_DO0Cntl_PU_EN                       0
    #define   LSb16Perif_I2S0_DO0Cntl_PU_EN                       0
    #define       bPerif_I2S0_DO0Cntl_PU_EN                    1
    #define   MSK32Perif_I2S0_DO0Cntl_PU_EN                       0x00000001

    #define     BA_Perif_I2S0_DO0Cntl_PD_EN                    0x02C4
    #define     B16Perif_I2S0_DO0Cntl_PD_EN                    0x02C4
    #define   LSb32Perif_I2S0_DO0Cntl_PD_EN                       1
    #define   LSb16Perif_I2S0_DO0Cntl_PD_EN                       1
    #define       bPerif_I2S0_DO0Cntl_PD_EN                    1
    #define   MSK32Perif_I2S0_DO0Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_DO1Cntl                          0x02C8

    #define     BA_Perif_I2S0_DO1Cntl_PU_EN                    0x02C8
    #define     B16Perif_I2S0_DO1Cntl_PU_EN                    0x02C8
    #define   LSb32Perif_I2S0_DO1Cntl_PU_EN                       0
    #define   LSb16Perif_I2S0_DO1Cntl_PU_EN                       0
    #define       bPerif_I2S0_DO1Cntl_PU_EN                    1
    #define   MSK32Perif_I2S0_DO1Cntl_PU_EN                       0x00000001

    #define     BA_Perif_I2S0_DO1Cntl_PD_EN                    0x02C8
    #define     B16Perif_I2S0_DO1Cntl_PD_EN                    0x02C8
    #define   LSb32Perif_I2S0_DO1Cntl_PD_EN                       1
    #define   LSb16Perif_I2S0_DO1Cntl_PD_EN                       1
    #define       bPerif_I2S0_DO1Cntl_PD_EN                    1
    #define   MSK32Perif_I2S0_DO1Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_DO2Cntl                          0x02CC

    #define     BA_Perif_I2S0_DO2Cntl_PU_EN                    0x02CC
    #define     B16Perif_I2S0_DO2Cntl_PU_EN                    0x02CC
    #define   LSb32Perif_I2S0_DO2Cntl_PU_EN                       0
    #define   LSb16Perif_I2S0_DO2Cntl_PU_EN                       0
    #define       bPerif_I2S0_DO2Cntl_PU_EN                    1
    #define   MSK32Perif_I2S0_DO2Cntl_PU_EN                       0x00000001

    #define     BA_Perif_I2S0_DO2Cntl_PD_EN                    0x02CC
    #define     B16Perif_I2S0_DO2Cntl_PD_EN                    0x02CC
    #define   LSb32Perif_I2S0_DO2Cntl_PD_EN                       1
    #define   LSb16Perif_I2S0_DO2Cntl_PD_EN                       1
    #define       bPerif_I2S0_DO2Cntl_PD_EN                    1
    #define   MSK32Perif_I2S0_DO2Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S0_DO3Cntl                          0x02D0

    #define     BA_Perif_I2S0_DO3Cntl_PU_EN                    0x02D0
    #define     B16Perif_I2S0_DO3Cntl_PU_EN                    0x02D0
    #define   LSb32Perif_I2S0_DO3Cntl_PU_EN                       0
    #define   LSb16Perif_I2S0_DO3Cntl_PU_EN                       0
    #define       bPerif_I2S0_DO3Cntl_PU_EN                    1
    #define   MSK32Perif_I2S0_DO3Cntl_PU_EN                       0x00000001

    #define     BA_Perif_I2S0_DO3Cntl_PD_EN                    0x02D0
    #define     B16Perif_I2S0_DO3Cntl_PD_EN                    0x02D0
    #define   LSb32Perif_I2S0_DO3Cntl_PD_EN                       1
    #define   LSb16Perif_I2S0_DO3Cntl_PD_EN                       1
    #define       bPerif_I2S0_DO3Cntl_PD_EN                    1
    #define   MSK32Perif_I2S0_DO3Cntl_PD_EN                       0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S1_BCLKCntl                         0x02D4

    #define     BA_Perif_I2S1_BCLKCntl_PU_EN                   0x02D4
    #define     B16Perif_I2S1_BCLKCntl_PU_EN                   0x02D4
    #define   LSb32Perif_I2S1_BCLKCntl_PU_EN                      0
    #define   LSb16Perif_I2S1_BCLKCntl_PU_EN                      0
    #define       bPerif_I2S1_BCLKCntl_PU_EN                   1
    #define   MSK32Perif_I2S1_BCLKCntl_PU_EN                      0x00000001

    #define     BA_Perif_I2S1_BCLKCntl_PD_EN                   0x02D4
    #define     B16Perif_I2S1_BCLKCntl_PD_EN                   0x02D4
    #define   LSb32Perif_I2S1_BCLKCntl_PD_EN                      1
    #define   LSb16Perif_I2S1_BCLKCntl_PD_EN                      1
    #define       bPerif_I2S1_BCLKCntl_PD_EN                   1
    #define   MSK32Perif_I2S1_BCLKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S1_LRCKCntl                         0x02D8

    #define     BA_Perif_I2S1_LRCKCntl_PU_EN                   0x02D8
    #define     B16Perif_I2S1_LRCKCntl_PU_EN                   0x02D8
    #define   LSb32Perif_I2S1_LRCKCntl_PU_EN                      0
    #define   LSb16Perif_I2S1_LRCKCntl_PU_EN                      0
    #define       bPerif_I2S1_LRCKCntl_PU_EN                   1
    #define   MSK32Perif_I2S1_LRCKCntl_PU_EN                      0x00000001

    #define     BA_Perif_I2S1_LRCKCntl_PD_EN                   0x02D8
    #define     B16Perif_I2S1_LRCKCntl_PD_EN                   0x02D8
    #define   LSb32Perif_I2S1_LRCKCntl_PD_EN                      1
    #define   LSb16Perif_I2S1_LRCKCntl_PD_EN                      1
    #define       bPerif_I2S1_LRCKCntl_PD_EN                   1
    #define   MSK32Perif_I2S1_LRCKCntl_PD_EN                      0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_I2S1_DOCntl                           0x02DC

    #define     BA_Perif_I2S1_DOCntl_PU_EN                     0x02DC
    #define     B16Perif_I2S1_DOCntl_PU_EN                     0x02DC
    #define   LSb32Perif_I2S1_DOCntl_PU_EN                        0
    #define   LSb16Perif_I2S1_DOCntl_PU_EN                        0
    #define       bPerif_I2S1_DOCntl_PU_EN                     1
    #define   MSK32Perif_I2S1_DOCntl_PU_EN                        0x00000001

    #define     BA_Perif_I2S1_DOCntl_PD_EN                     0x02DC
    #define     B16Perif_I2S1_DOCntl_PD_EN                     0x02DC
    #define   LSb32Perif_I2S1_DOCntl_PD_EN                        1
    #define   LSb16Perif_I2S1_DOCntl_PD_EN                        1
    #define       bPerif_I2S1_DOCntl_PD_EN                     1
    #define   MSK32Perif_I2S1_DOCntl_PD_EN                        0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SPDIFOCntl                            0x02E0

    #define     BA_Perif_SPDIFOCntl_PU_EN                      0x02E0
    #define     B16Perif_SPDIFOCntl_PU_EN                      0x02E0
    #define   LSb32Perif_SPDIFOCntl_PU_EN                         0
    #define   LSb16Perif_SPDIFOCntl_PU_EN                         0
    #define       bPerif_SPDIFOCntl_PU_EN                      1
    #define   MSK32Perif_SPDIFOCntl_PU_EN                         0x00000001

    #define     BA_Perif_SPDIFOCntl_PD_EN                      0x02E0
    #define     B16Perif_SPDIFOCntl_PD_EN                      0x02E0
    #define   LSb32Perif_SPDIFOCntl_PD_EN                         1
    #define   LSb16Perif_SPDIFOCntl_PD_EN                         1
    #define       bPerif_SPDIFOCntl_PD_EN                      1
    #define   MSK32Perif_SPDIFOCntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_Perif_SPDIFICntl                            0x02E4

    #define     BA_Perif_SPDIFICntl_PU_EN                      0x02E4
    #define     B16Perif_SPDIFICntl_PU_EN                      0x02E4
    #define   LSb32Perif_SPDIFICntl_PU_EN                         0
    #define   LSb16Perif_SPDIFICntl_PU_EN                         0
    #define       bPerif_SPDIFICntl_PU_EN                      1
    #define   MSK32Perif_SPDIFICntl_PU_EN                         0x00000001

    #define     BA_Perif_SPDIFICntl_PD_EN                      0x02E4
    #define     B16Perif_SPDIFICntl_PD_EN                      0x02E4
    #define   LSb32Perif_SPDIFICntl_PD_EN                         1
    #define   LSb16Perif_SPDIFICntl_PD_EN                         1
    #define       bPerif_SPDIFICntl_PD_EN                      1
    #define   MSK32Perif_SPDIFICntl_PD_EN                         0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_Perif {
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ID_VALUE(r32)                         _BFGET_(r32, 7, 0)
    #define   SET32Perif_ID_VALUE(r32,v)                       _BFSET_(r32, 7, 0,v)
    #define   GET16Perif_ID_VALUE(r16)                         _BFGET_(r16, 7, 0)
    #define   SET16Perif_ID_VALUE(r16,v)                       _BFSET_(r16, 7, 0,v)

    #define     w32Perif_ID                                    {\
            UNSG32 uID_VALUE                                   :  8;\
            UNSG32 RSVDx0_b8                                   : 24;\
          }
    union { UNSG32 u32Perif_ID;
            struct w32Perif_ID;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_bootStrap_nandV18Enable(r32)          _BFGET_(r32, 0, 0)
    #define   SET32Perif_bootStrap_nandV18Enable(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_bootStrap_nandV18Enable(r16)          _BFGET_(r16, 0, 0)
    #define   SET16Perif_bootStrap_nandV18Enable(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_bootStrap_nandV25Enable(r32)          _BFGET_(r32, 1, 1)
    #define   SET32Perif_bootStrap_nandV25Enable(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_bootStrap_nandV25Enable(r16)          _BFGET_(r16, 1, 1)
    #define   SET16Perif_bootStrap_nandV25Enable(r16,v)        _BFSET_(r16, 1, 1,v)

    #define     w32Perif_bootStrap                             {\
            UNSG32 ubootStrap_nandV18Enable                    :  1;\
            UNSG32 ubootStrap_nandV25Enable                    :  1;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32Perif_bootStrap;
            struct w32Perif_bootStrap;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_padEnable_DTV(r32)                    _BFGET_(r32, 0, 0)
    #define   SET32Perif_padEnable_DTV(r32,v)                  _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_padEnable_DTV(r16)                    _BFGET_(r16, 0, 0)
    #define   SET16Perif_padEnable_DTV(r16,v)                  _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_padEnable_STB(r32)                    _BFGET_(r32, 1, 1)
    #define   SET32Perif_padEnable_STB(r32,v)                  _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_padEnable_STB(r16)                    _BFGET_(r16, 1, 1)
    #define   SET16Perif_padEnable_STB(r16,v)                  _BFSET_(r16, 1, 1,v)

    #define     w32Perif_padEnable                             {\
            UNSG32 upadEnable_DTV                              :  1;\
            UNSG32 upadEnable_STB                              :  1;\
            UNSG32 RSVDx8_b2                                   : 30;\
          }
    union { UNSG32 u32Perif_padEnable;
            struct w32Perif_padEnable;
          };
    ///////////////////////////////////////////////////////////
              SIE_pinMux                                       ie_pinMux;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_SCRD_PADRING;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_TSI_PADRING;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_CAM_PADRING;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_GBL_PADRING;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_NAND_PADRING;
    ///////////////////////////////////////////////////////////
              SIE_padRing                                      ie_I2S_PADRING;
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SIF_pinMux_sel(r32)                   _BFGET_(r32, 1, 0)
    #define   SET32Perif_SIF_pinMux_sel(r32,v)                 _BFSET_(r32, 1, 0,v)
    #define   GET16Perif_SIF_pinMux_sel(r16)                   _BFGET_(r16, 1, 0)
    #define   SET16Perif_SIF_pinMux_sel(r16,v)                 _BFSET_(r16, 1, 0,v)

    #define     w32Perif_SIF_pinMux                            {\
            UNSG32 uSIF_pinMux_sel                             :  2;\
            UNSG32 RSVDx40_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SIF_pinMux;
            struct w32Perif_SIF_pinMux;
          };
    ///////////////////////////////////////////////////////////
              SIE_vtr                                          ie_vtr;
    ///////////////////////////////////////////////////////////
              SIE_anaGrp                                       ie_anaGrp;
    ///////////////////////////////////////////////////////////
              SIE_dllMaster                                    ie_sdioDllMst;
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_GPO0Cntl_PU_EN(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32Perif_GPO0Cntl_PU_EN(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_GPO0Cntl_PU_EN(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16Perif_GPO0Cntl_PU_EN(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_GPO0Cntl_PD_EN(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32Perif_GPO0Cntl_PD_EN(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_GPO0Cntl_PD_EN(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16Perif_GPO0Cntl_PD_EN(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32Perif_GPO0Cntl                              {\
            UNSG32 uGPO0Cntl_PU_EN                             :  1;\
            UNSG32 uGPO0Cntl_PD_EN                             :  1;\
            UNSG32 RSVDx68_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_GPO0Cntl;
            struct w32Perif_GPO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_GPO1Cntl_PU_EN(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32Perif_GPO1Cntl_PU_EN(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_GPO1Cntl_PU_EN(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16Perif_GPO1Cntl_PU_EN(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_GPO1Cntl_PD_EN(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32Perif_GPO1Cntl_PD_EN(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_GPO1Cntl_PD_EN(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16Perif_GPO1Cntl_PD_EN(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32Perif_GPO1Cntl                              {\
            UNSG32 uGPO1Cntl_PU_EN                             :  1;\
            UNSG32 uGPO1Cntl_PD_EN                             :  1;\
            UNSG32 RSVDx6C_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_GPO1Cntl;
            struct w32Perif_GPO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_GPO2Cntl_PU_EN(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32Perif_GPO2Cntl_PU_EN(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_GPO2Cntl_PU_EN(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16Perif_GPO2Cntl_PU_EN(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_GPO2Cntl_PD_EN(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32Perif_GPO2Cntl_PD_EN(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_GPO2Cntl_PD_EN(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16Perif_GPO2Cntl_PD_EN(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32Perif_GPO2Cntl                              {\
            UNSG32 uGPO2Cntl_PU_EN                             :  1;\
            UNSG32 uGPO2Cntl_PD_EN                             :  1;\
            UNSG32 RSVDx70_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_GPO2Cntl;
            struct w32Perif_GPO2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_GPO3Cntl_PU_EN(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32Perif_GPO3Cntl_PU_EN(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_GPO3Cntl_PU_EN(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16Perif_GPO3Cntl_PU_EN(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_GPO3Cntl_PD_EN(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32Perif_GPO3Cntl_PD_EN(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_GPO3Cntl_PD_EN(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16Perif_GPO3Cntl_PD_EN(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32Perif_GPO3Cntl                              {\
            UNSG32 uGPO3Cntl_PU_EN                             :  1;\
            UNSG32 uGPO3Cntl_PD_EN                             :  1;\
            UNSG32 RSVDx74_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_GPO3Cntl;
            struct w32Perif_GPO3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_RSTCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_RSTCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_RSTCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_RSTCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_RSTCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_RSTCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_RSTCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_RSTCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_RSTCntl                         {\
            UNSG32 uSCRD0_RSTCntl_PU_EN                        :  1;\
            UNSG32 uSCRD0_RSTCntl_PD_EN                        :  1;\
            UNSG32 RSVDx78_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_RSTCntl;
            struct w32Perif_SCRD0_RSTCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_DCLKCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_DCLKCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_DCLKCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_DCLKCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_DCLKCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_DCLKCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_DCLKCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_DCLKCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_DCLKCntl                        {\
            UNSG32 uSCRD0_DCLKCntl_PU_EN                       :  1;\
            UNSG32 uSCRD0_DCLKCntl_PD_EN                       :  1;\
            UNSG32 RSVDx7C_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_DCLKCntl;
            struct w32Perif_SCRD0_DCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_DIOCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_DIOCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_DIOCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_DIOCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_DIOCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_DIOCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_DIOCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_DIOCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_DIOCntl                         {\
            UNSG32 uSCRD0_DIOCntl_PU_EN                        :  1;\
            UNSG32 uSCRD0_DIOCntl_PD_EN                        :  1;\
            UNSG32 RSVDx80_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_DIOCntl;
            struct w32Perif_SCRD0_DIOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_VCC1P8_ENCntl_PU_EN(r32)        _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_VCC1P8_ENCntl_PU_EN(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_VCC1P8_ENCntl_PU_EN(r16)        _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_VCC1P8_ENCntl_PU_EN(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_VCC1P8_ENCntl_PD_EN(r32)        _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_VCC1P8_ENCntl_PD_EN(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_VCC1P8_ENCntl_PD_EN(r16)        _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_VCC1P8_ENCntl_PD_EN(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_VCC1P8_ENCntl                   {\
            UNSG32 uSCRD0_VCC1P8_ENCntl_PU_EN                  :  1;\
            UNSG32 uSCRD0_VCC1P8_ENCntl_PD_EN                  :  1;\
            UNSG32 RSVDx84_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_VCC1P8_ENCntl;
            struct w32Perif_SCRD0_VCC1P8_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_VCC5_ENCntl_PU_EN(r32)          _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_VCC5_ENCntl_PU_EN(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_VCC5_ENCntl_PU_EN(r16)          _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_VCC5_ENCntl_PU_EN(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_VCC5_ENCntl_PD_EN(r32)          _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_VCC5_ENCntl_PD_EN(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_VCC5_ENCntl_PD_EN(r16)          _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_VCC5_ENCntl_PD_EN(r16,v)        _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_VCC5_ENCntl                     {\
            UNSG32 uSCRD0_VCC5_ENCntl_PU_EN                    :  1;\
            UNSG32 uSCRD0_VCC5_ENCntl_PD_EN                    :  1;\
            UNSG32 RSVDx88_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_VCC5_ENCntl;
            struct w32Perif_SCRD0_VCC5_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_VCC3P3_ENCntl_PU_EN(r32)        _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_VCC3P3_ENCntl_PU_EN(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_VCC3P3_ENCntl_PU_EN(r16)        _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_VCC3P3_ENCntl_PU_EN(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_VCC3P3_ENCntl_PD_EN(r32)        _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_VCC3P3_ENCntl_PD_EN(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_VCC3P3_ENCntl_PD_EN(r16)        _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_VCC3P3_ENCntl_PD_EN(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_VCC3P3_ENCntl                   {\
            UNSG32 uSCRD0_VCC3P3_ENCntl_PU_EN                  :  1;\
            UNSG32 uSCRD0_VCC3P3_ENCntl_PD_EN                  :  1;\
            UNSG32 RSVDx8C_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_VCC3P3_ENCntl;
            struct w32Perif_SCRD0_VCC3P3_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_GPIO0Cntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_GPIO0Cntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_GPIO0Cntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_GPIO0Cntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_GPIO0Cntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_GPIO0Cntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_GPIO0Cntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_GPIO0Cntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_GPIO0Cntl                       {\
            UNSG32 uSCRD0_GPIO0Cntl_PU_EN                      :  1;\
            UNSG32 uSCRD0_GPIO0Cntl_PD_EN                      :  1;\
            UNSG32 RSVDx90_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_GPIO0Cntl;
            struct w32Perif_SCRD0_GPIO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD0_GPIO1Cntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD0_GPIO1Cntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD0_GPIO1Cntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD0_GPIO1Cntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD0_GPIO1Cntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD0_GPIO1Cntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD0_GPIO1Cntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD0_GPIO1Cntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD0_GPIO1Cntl                       {\
            UNSG32 uSCRD0_GPIO1Cntl_PU_EN                      :  1;\
            UNSG32 uSCRD0_GPIO1Cntl_PD_EN                      :  1;\
            UNSG32 RSVDx94_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD0_GPIO1Cntl;
            struct w32Perif_SCRD0_GPIO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_RSTCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_RSTCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_RSTCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_RSTCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_RSTCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_RSTCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_RSTCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_RSTCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_RSTCntl                         {\
            UNSG32 uSCRD1_RSTCntl_PU_EN                        :  1;\
            UNSG32 uSCRD1_RSTCntl_PD_EN                        :  1;\
            UNSG32 RSVDx98_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_RSTCntl;
            struct w32Perif_SCRD1_RSTCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_DCLKCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_DCLKCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_DCLKCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_DCLKCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_DCLKCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_DCLKCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_DCLKCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_DCLKCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_DCLKCntl                        {\
            UNSG32 uSCRD1_DCLKCntl_PU_EN                       :  1;\
            UNSG32 uSCRD1_DCLKCntl_PD_EN                       :  1;\
            UNSG32 RSVDx9C_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_DCLKCntl;
            struct w32Perif_SCRD1_DCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_DIOCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_DIOCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_DIOCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_DIOCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_DIOCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_DIOCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_DIOCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_DIOCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_DIOCntl                         {\
            UNSG32 uSCRD1_DIOCntl_PU_EN                        :  1;\
            UNSG32 uSCRD1_DIOCntl_PD_EN                        :  1;\
            UNSG32 RSVDxA0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_DIOCntl;
            struct w32Perif_SCRD1_DIOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_VCC1P8_ENCntl_PU_EN(r32)        _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_VCC1P8_ENCntl_PU_EN(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_VCC1P8_ENCntl_PU_EN(r16)        _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_VCC1P8_ENCntl_PU_EN(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_VCC1P8_ENCntl_PD_EN(r32)        _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_VCC1P8_ENCntl_PD_EN(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_VCC1P8_ENCntl_PD_EN(r16)        _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_VCC1P8_ENCntl_PD_EN(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_VCC1P8_ENCntl                   {\
            UNSG32 uSCRD1_VCC1P8_ENCntl_PU_EN                  :  1;\
            UNSG32 uSCRD1_VCC1P8_ENCntl_PD_EN                  :  1;\
            UNSG32 RSVDxA4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_VCC1P8_ENCntl;
            struct w32Perif_SCRD1_VCC1P8_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_VCC5_ENCntl_PU_EN(r32)          _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_VCC5_ENCntl_PU_EN(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_VCC5_ENCntl_PU_EN(r16)          _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_VCC5_ENCntl_PU_EN(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_VCC5_ENCntl_PD_EN(r32)          _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_VCC5_ENCntl_PD_EN(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_VCC5_ENCntl_PD_EN(r16)          _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_VCC5_ENCntl_PD_EN(r16,v)        _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_VCC5_ENCntl                     {\
            UNSG32 uSCRD1_VCC5_ENCntl_PU_EN                    :  1;\
            UNSG32 uSCRD1_VCC5_ENCntl_PD_EN                    :  1;\
            UNSG32 RSVDxA8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_VCC5_ENCntl;
            struct w32Perif_SCRD1_VCC5_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_VCC3P3_ENCntl_PU_EN(r32)        _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_VCC3P3_ENCntl_PU_EN(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_VCC3P3_ENCntl_PU_EN(r16)        _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_VCC3P3_ENCntl_PU_EN(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_VCC3P3_ENCntl_PD_EN(r32)        _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_VCC3P3_ENCntl_PD_EN(r32,v)      _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_VCC3P3_ENCntl_PD_EN(r16)        _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_VCC3P3_ENCntl_PD_EN(r16,v)      _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_VCC3P3_ENCntl                   {\
            UNSG32 uSCRD1_VCC3P3_ENCntl_PU_EN                  :  1;\
            UNSG32 uSCRD1_VCC3P3_ENCntl_PD_EN                  :  1;\
            UNSG32 RSVDxAC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_VCC3P3_ENCntl;
            struct w32Perif_SCRD1_VCC3P3_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_GPIO0Cntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_GPIO0Cntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_GPIO0Cntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_GPIO0Cntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_GPIO0Cntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_GPIO0Cntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_GPIO0Cntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_GPIO0Cntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_GPIO0Cntl                       {\
            UNSG32 uSCRD1_GPIO0Cntl_PU_EN                      :  1;\
            UNSG32 uSCRD1_GPIO0Cntl_PD_EN                      :  1;\
            UNSG32 RSVDxB0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_GPIO0Cntl;
            struct w32Perif_SCRD1_GPIO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SCRD1_GPIO1Cntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_SCRD1_GPIO1Cntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SCRD1_GPIO1Cntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_SCRD1_GPIO1Cntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SCRD1_GPIO1Cntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_SCRD1_GPIO1Cntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SCRD1_GPIO1Cntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_SCRD1_GPIO1Cntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SCRD1_GPIO1Cntl                       {\
            UNSG32 uSCRD1_GPIO1Cntl_PU_EN                      :  1;\
            UNSG32 uSCRD1_GPIO1Cntl_PD_EN                      :  1;\
            UNSG32 RSVDxB4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_SCRD1_GPIO1Cntl;
            struct w32Perif_SCRD1_GPIO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_SCLKCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_SCLKCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_SCLKCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_SCLKCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_SCLKCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_SCLKCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_SCLKCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_SCLKCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_SCLKCntl                          {\
            UNSG32 uDAA_SCLKCntl_PU_EN                         :  1;\
            UNSG32 uDAA_SCLKCntl_PD_EN                         :  1;\
            UNSG32 RSVDxB8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_SCLKCntl;
            struct w32Perif_DAA_SCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_FSYNCnCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_FSYNCnCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_FSYNCnCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_FSYNCnCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_FSYNCnCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_FSYNCnCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_FSYNCnCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_FSYNCnCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_FSYNCnCntl                        {\
            UNSG32 uDAA_FSYNCnCntl_PU_EN                       :  1;\
            UNSG32 uDAA_FSYNCnCntl_PD_EN                       :  1;\
            UNSG32 RSVDxBC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_FSYNCnCntl;
            struct w32Perif_DAA_FSYNCnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_SDICntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_SDICntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_SDICntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_SDICntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_SDICntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_SDICntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_SDICntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_SDICntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_SDICntl                           {\
            UNSG32 uDAA_SDICntl_PU_EN                          :  1;\
            UNSG32 uDAA_SDICntl_PD_EN                          :  1;\
            UNSG32 RSVDxC0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_SDICntl;
            struct w32Perif_DAA_SDICntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_SDOCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_SDOCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_SDOCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_SDOCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_SDOCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_SDOCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_SDOCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_SDOCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_SDOCntl                           {\
            UNSG32 uDAA_SDOCntl_PU_EN                          :  1;\
            UNSG32 uDAA_SDOCntl_PD_EN                          :  1;\
            UNSG32 RSVDxC4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_SDOCntl;
            struct w32Perif_DAA_SDOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_MCLKCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_MCLKCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_MCLKCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_MCLKCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_MCLKCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_MCLKCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_MCLKCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_MCLKCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_MCLKCntl                          {\
            UNSG32 uDAA_MCLKCntl_PU_EN                         :  1;\
            UNSG32 uDAA_MCLKCntl_PD_EN                         :  1;\
            UNSG32 RSVDxC8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_MCLKCntl;
            struct w32Perif_DAA_MCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_DAA_RSTnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_DAA_RSTnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_DAA_RSTnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_DAA_RSTnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_DAA_RSTnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_DAA_RSTnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_DAA_RSTnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_DAA_RSTnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_DAA_RSTnCntl                          {\
            UNSG32 uDAA_RSTnCntl_PU_EN                         :  1;\
            UNSG32 uDAA_RSTnCntl_PD_EN                         :  1;\
            UNSG32 RSVDxCC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_DAA_RSTnCntl;
            struct w32Perif_DAA_RSTnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RCLKOCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RCLKOCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RCLKOCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RCLKOCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RCLKOCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RCLKOCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RCLKOCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RCLKOCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RCLKOCntl                          {\
            UNSG32 uET_RCLKOCntl_PU_EN                         :  1;\
            UNSG32 uET_RCLKOCntl_PD_EN                         :  1;\
            UNSG32 RSVDxD0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RCLKOCntl;
            struct w32Perif_ET_RCLKOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXCLKIOCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXCLKIOCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXCLKIOCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXCLKIOCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXCLKIOCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXCLKIOCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXCLKIOCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXCLKIOCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXCLKIOCntl                        {\
            UNSG32 uET_TXCLKIOCntl_PU_EN                       :  1;\
            UNSG32 uET_TXCLKIOCntl_PD_EN                       :  1;\
            UNSG32 RSVDxD4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXCLKIOCntl;
            struct w32Perif_ET_TXCLKIOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXD0Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXD0Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXD0Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXD0Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXD0Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXD0Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXD0Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXD0Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXD0Cntl                           {\
            UNSG32 uET_TXD0Cntl_PU_EN                          :  1;\
            UNSG32 uET_TXD0Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxD8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXD0Cntl;
            struct w32Perif_ET_TXD0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXD1Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXD1Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXD1Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXD1Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXD1Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXD1Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXD1Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXD1Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXD1Cntl                           {\
            UNSG32 uET_TXD1Cntl_PU_EN                          :  1;\
            UNSG32 uET_TXD1Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxDC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXD1Cntl;
            struct w32Perif_ET_TXD1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXD2Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXD2Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXD2Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXD2Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXD2Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXD2Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXD2Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXD2Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXD2Cntl                           {\
            UNSG32 uET_TXD2Cntl_PU_EN                          :  1;\
            UNSG32 uET_TXD2Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxE0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXD2Cntl;
            struct w32Perif_ET_TXD2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXD3Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXD3Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXD3Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXD3Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXD3Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXD3Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXD3Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXD3Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXD3Cntl                           {\
            UNSG32 uET_TXD3Cntl_PU_EN                          :  1;\
            UNSG32 uET_TXD3Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxE4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXD3Cntl;
            struct w32Perif_ET_TXD3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_TXENCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_TXENCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_TXENCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_TXENCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_TXENCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_TXENCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_TXENCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_TXENCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_TXENCntl                           {\
            UNSG32 uET_TXENCntl_PU_EN                          :  1;\
            UNSG32 uET_TXENCntl_PD_EN                          :  1;\
            UNSG32 RSVDxE8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_TXENCntl;
            struct w32Perif_ET_TXENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXCLKICntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXCLKICntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXCLKICntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXCLKICntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXCLKICntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXCLKICntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXCLKICntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXCLKICntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXCLKICntl                         {\
            UNSG32 uET_RXCLKICntl_PU_EN                        :  1;\
            UNSG32 uET_RXCLKICntl_PD_EN                        :  1;\
            UNSG32 RSVDxEC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RXCLKICntl;
            struct w32Perif_ET_RXCLKICntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXD0Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXD0Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXD0Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXD0Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXD0Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXD0Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXD0Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXD0Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXD0Cntl                           {\
            UNSG32 uET_RXD0Cntl_PU_EN                          :  1;\
            UNSG32 uET_RXD0Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxF0_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RXD0Cntl;
            struct w32Perif_ET_RXD0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXD1Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXD1Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXD1Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXD1Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXD1Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXD1Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXD1Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXD1Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXD1Cntl                           {\
            UNSG32 uET_RXD1Cntl_PU_EN                          :  1;\
            UNSG32 uET_RXD1Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxF4_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RXD1Cntl;
            struct w32Perif_ET_RXD1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXD2Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXD2Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXD2Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXD2Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXD2Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXD2Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXD2Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXD2Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXD2Cntl                           {\
            UNSG32 uET_RXD2Cntl_PU_EN                          :  1;\
            UNSG32 uET_RXD2Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxF8_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RXD2Cntl;
            struct w32Perif_ET_RXD2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXD3Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXD3Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXD3Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXD3Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXD3Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXD3Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXD3Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXD3Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXD3Cntl                           {\
            UNSG32 uET_RXD3Cntl_PU_EN                          :  1;\
            UNSG32 uET_RXD3Cntl_PD_EN                          :  1;\
            UNSG32 RSVDxFC_b2                                  : 30;\
          }
    union { UNSG32 u32Perif_ET_RXD3Cntl;
            struct w32Perif_ET_RXD3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_RXDVCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_RXDVCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_RXDVCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_RXDVCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_RXDVCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_RXDVCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_RXDVCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_RXDVCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_RXDVCntl                           {\
            UNSG32 uET_RXDVCntl_PU_EN                          :  1;\
            UNSG32 uET_RXDVCntl_PD_EN                          :  1;\
            UNSG32 RSVDx100_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_ET_RXDVCntl;
            struct w32Perif_ET_RXDVCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_MDCCntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_MDCCntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_MDCCntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_MDCCntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_MDCCntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_MDCCntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_MDCCntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_MDCCntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_MDCCntl                            {\
            UNSG32 uET_MDCCntl_PU_EN                           :  1;\
            UNSG32 uET_MDCCntl_PD_EN                           :  1;\
            UNSG32 RSVDx104_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_ET_MDCCntl;
            struct w32Perif_ET_MDCCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_ET_MDIOCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_ET_MDIOCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_ET_MDIOCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_ET_MDIOCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_ET_MDIOCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_ET_MDIOCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_ET_MDIOCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_ET_MDIOCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_ET_MDIOCntl                           {\
            UNSG32 uET_MDIOCntl_PU_EN                          :  1;\
            UNSG32 uET_MDIOCntl_PD_EN                          :  1;\
            UNSG32 RSVDx108_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_ET_MDIOCntl;
            struct w32Perif_ET_MDIOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI1_CLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI1_CLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI1_CLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI1_CLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI1_CLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI1_CLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI1_CLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI1_CLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI1_CLKCntl                         {\
            UNSG32 uSTSI1_CLKCntl_PU_EN                        :  1;\
            UNSG32 uSTSI1_CLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx10C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI1_CLKCntl;
            struct w32Perif_STSI1_CLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI1_ERRORCntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI1_ERRORCntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI1_ERRORCntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI1_ERRORCntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI1_ERRORCntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI1_ERRORCntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI1_ERRORCntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI1_ERRORCntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI1_ERRORCntl                       {\
            UNSG32 uSTSI1_ERRORCntl_PU_EN                      :  1;\
            UNSG32 uSTSI1_ERRORCntl_PD_EN                      :  1;\
            UNSG32 RSVDx110_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI1_ERRORCntl;
            struct w32Perif_STSI1_ERRORCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI1_SOPCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI1_SOPCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI1_SOPCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI1_SOPCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI1_SOPCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI1_SOPCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI1_SOPCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI1_SOPCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI1_SOPCntl                         {\
            UNSG32 uSTSI1_SOPCntl_PU_EN                        :  1;\
            UNSG32 uSTSI1_SOPCntl_PD_EN                        :  1;\
            UNSG32 RSVDx114_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI1_SOPCntl;
            struct w32Perif_STSI1_SOPCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI1_VALDCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI1_VALDCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI1_VALDCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI1_VALDCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI1_VALDCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI1_VALDCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI1_VALDCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI1_VALDCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI1_VALDCntl                        {\
            UNSG32 uSTSI1_VALDCntl_PU_EN                       :  1;\
            UNSG32 uSTSI1_VALDCntl_PD_EN                       :  1;\
            UNSG32 RSVDx118_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI1_VALDCntl;
            struct w32Perif_STSI1_VALDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI1_SDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI1_SDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI1_SDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI1_SDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI1_SDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI1_SDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI1_SDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI1_SDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI1_SDCntl                          {\
            UNSG32 uSTSI1_SDCntl_PU_EN                         :  1;\
            UNSG32 uSTSI1_SDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx11C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI1_SDCntl;
            struct w32Perif_STSI1_SDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI2_CLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI2_CLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI2_CLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI2_CLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI2_CLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI2_CLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI2_CLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI2_CLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI2_CLKCntl                         {\
            UNSG32 uSTSI2_CLKCntl_PU_EN                        :  1;\
            UNSG32 uSTSI2_CLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx120_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI2_CLKCntl;
            struct w32Perif_STSI2_CLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI2_ERRORCntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI2_ERRORCntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI2_ERRORCntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI2_ERRORCntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI2_ERRORCntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI2_ERRORCntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI2_ERRORCntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI2_ERRORCntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI2_ERRORCntl                       {\
            UNSG32 uSTSI2_ERRORCntl_PU_EN                      :  1;\
            UNSG32 uSTSI2_ERRORCntl_PD_EN                      :  1;\
            UNSG32 RSVDx124_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI2_ERRORCntl;
            struct w32Perif_STSI2_ERRORCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI2_SOPCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI2_SOPCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI2_SOPCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI2_SOPCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI2_SOPCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI2_SOPCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI2_SOPCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI2_SOPCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI2_SOPCntl                         {\
            UNSG32 uSTSI2_SOPCntl_PU_EN                        :  1;\
            UNSG32 uSTSI2_SOPCntl_PD_EN                        :  1;\
            UNSG32 RSVDx128_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI2_SOPCntl;
            struct w32Perif_STSI2_SOPCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI2_VALDCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI2_VALDCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI2_VALDCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI2_VALDCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI2_VALDCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI2_VALDCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI2_VALDCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI2_VALDCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI2_VALDCntl                        {\
            UNSG32 uSTSI2_VALDCntl_PU_EN                       :  1;\
            UNSG32 uSTSI2_VALDCntl_PD_EN                       :  1;\
            UNSG32 RSVDx12C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI2_VALDCntl;
            struct w32Perif_STSI2_VALDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI2_SDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI2_SDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI2_SDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI2_SDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI2_SDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI2_SDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI2_SDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI2_SDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI2_SDCntl                          {\
            UNSG32 uSTSI2_SDCntl_PU_EN                         :  1;\
            UNSG32 uSTSI2_SDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx130_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI2_SDCntl;
            struct w32Perif_STSI2_SDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI3_CLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI3_CLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI3_CLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI3_CLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI3_CLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI3_CLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI3_CLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI3_CLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI3_CLKCntl                         {\
            UNSG32 uSTSI3_CLKCntl_PU_EN                        :  1;\
            UNSG32 uSTSI3_CLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx134_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI3_CLKCntl;
            struct w32Perif_STSI3_CLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI3_ERRORCntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI3_ERRORCntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI3_ERRORCntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI3_ERRORCntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI3_ERRORCntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI3_ERRORCntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI3_ERRORCntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI3_ERRORCntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI3_ERRORCntl                       {\
            UNSG32 uSTSI3_ERRORCntl_PU_EN                      :  1;\
            UNSG32 uSTSI3_ERRORCntl_PD_EN                      :  1;\
            UNSG32 RSVDx138_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI3_ERRORCntl;
            struct w32Perif_STSI3_ERRORCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI3_SOPCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI3_SOPCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI3_SOPCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI3_SOPCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI3_SOPCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI3_SOPCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI3_SOPCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI3_SOPCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI3_SOPCntl                         {\
            UNSG32 uSTSI3_SOPCntl_PU_EN                        :  1;\
            UNSG32 uSTSI3_SOPCntl_PD_EN                        :  1;\
            UNSG32 RSVDx13C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI3_SOPCntl;
            struct w32Perif_STSI3_SOPCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI3_VALDCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI3_VALDCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI3_VALDCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI3_VALDCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI3_VALDCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI3_VALDCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI3_VALDCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI3_VALDCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI3_VALDCntl                        {\
            UNSG32 uSTSI3_VALDCntl_PU_EN                       :  1;\
            UNSG32 uSTSI3_VALDCntl_PD_EN                       :  1;\
            UNSG32 RSVDx140_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI3_VALDCntl;
            struct w32Perif_STSI3_VALDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI3_SDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI3_SDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI3_SDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI3_SDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI3_SDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI3_SDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI3_SDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI3_SDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI3_SDCntl                          {\
            UNSG32 uSTSI3_SDCntl_PU_EN                         :  1;\
            UNSG32 uSTSI3_SDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx144_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI3_SDCntl;
            struct w32Perif_STSI3_SDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI4_CLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI4_CLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI4_CLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI4_CLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI4_CLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI4_CLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI4_CLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI4_CLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI4_CLKCntl                         {\
            UNSG32 uSTSI4_CLKCntl_PU_EN                        :  1;\
            UNSG32 uSTSI4_CLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx148_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI4_CLKCntl;
            struct w32Perif_STSI4_CLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI4_ERRORCntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI4_ERRORCntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI4_ERRORCntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI4_ERRORCntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI4_ERRORCntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI4_ERRORCntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI4_ERRORCntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI4_ERRORCntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI4_ERRORCntl                       {\
            UNSG32 uSTSI4_ERRORCntl_PU_EN                      :  1;\
            UNSG32 uSTSI4_ERRORCntl_PD_EN                      :  1;\
            UNSG32 RSVDx14C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI4_ERRORCntl;
            struct w32Perif_STSI4_ERRORCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI4_SOPCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI4_SOPCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI4_SOPCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI4_SOPCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI4_SOPCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI4_SOPCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI4_SOPCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI4_SOPCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI4_SOPCntl                         {\
            UNSG32 uSTSI4_SOPCntl_PU_EN                        :  1;\
            UNSG32 uSTSI4_SOPCntl_PD_EN                        :  1;\
            UNSG32 RSVDx150_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI4_SOPCntl;
            struct w32Perif_STSI4_SOPCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI4_VALDCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI4_VALDCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI4_VALDCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI4_VALDCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI4_VALDCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI4_VALDCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI4_VALDCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI4_VALDCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI4_VALDCntl                        {\
            UNSG32 uSTSI4_VALDCntl_PU_EN                       :  1;\
            UNSG32 uSTSI4_VALDCntl_PD_EN                       :  1;\
            UNSG32 RSVDx154_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI4_VALDCntl;
            struct w32Perif_STSI4_VALDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_STSI4_SDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_STSI4_SDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_STSI4_SDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_STSI4_SDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_STSI4_SDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_STSI4_SDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_STSI4_SDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_STSI4_SDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_STSI4_SDCntl                          {\
            UNSG32 uSTSI4_SDCntl_PU_EN                         :  1;\
            UNSG32 uSTSI4_SDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx158_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_STSI4_SDCntl;
            struct w32Perif_STSI4_SDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_URT0_RXDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_URT0_RXDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_URT0_RXDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_URT0_RXDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_URT0_RXDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_URT0_RXDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_URT0_RXDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_URT0_RXDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_URT0_RXDCntl                          {\
            UNSG32 uURT0_RXDCntl_PU_EN                         :  1;\
            UNSG32 uURT0_RXDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx15C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_URT0_RXDCntl;
            struct w32Perif_URT0_RXDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_URT0_TXDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_URT0_TXDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_URT0_TXDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_URT0_TXDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_URT0_TXDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_URT0_TXDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_URT0_TXDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_URT0_TXDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_URT0_TXDCntl                          {\
            UNSG32 uURT0_TXDCntl_PU_EN                         :  1;\
            UNSG32 uURT0_TXDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx160_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_URT0_TXDCntl;
            struct w32Perif_URT0_TXDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_URT1_RXDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_URT1_RXDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_URT1_RXDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_URT1_RXDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_URT1_RXDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_URT1_RXDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_URT1_RXDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_URT1_RXDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_URT1_RXDCntl                          {\
            UNSG32 uURT1_RXDCntl_PU_EN                         :  1;\
            UNSG32 uURT1_RXDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx164_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_URT1_RXDCntl;
            struct w32Perif_URT1_RXDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_URT1_TXDCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_URT1_TXDCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_URT1_TXDCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_URT1_TXDCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_URT1_TXDCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_URT1_TXDCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_URT1_TXDCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_URT1_TXDCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_URT1_TXDCntl                          {\
            UNSG32 uURT1_TXDCntl_PU_EN                         :  1;\
            UNSG32 uURT1_TXDCntl_PD_EN                         :  1;\
            UNSG32 RSVDx168_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_URT1_TXDCntl;
            struct w32Perif_URT1_TXDCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D0Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D0Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D0Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D0Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D0Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D0Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D0Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D0Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D0Cntl                            {\
            UNSG32 uCAM_D0Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D0Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx16C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D0Cntl;
            struct w32Perif_CAM_D0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D1Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D1Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D1Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D1Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D1Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D1Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D1Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D1Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D1Cntl                            {\
            UNSG32 uCAM_D1Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D1Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx170_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D1Cntl;
            struct w32Perif_CAM_D1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D2Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D2Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D2Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D2Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D2Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D2Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D2Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D2Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D2Cntl                            {\
            UNSG32 uCAM_D2Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D2Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx174_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D2Cntl;
            struct w32Perif_CAM_D2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D3Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D3Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D3Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D3Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D3Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D3Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D3Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D3Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D3Cntl                            {\
            UNSG32 uCAM_D3Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D3Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx178_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D3Cntl;
            struct w32Perif_CAM_D3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D4Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D4Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D4Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D4Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D4Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D4Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D4Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D4Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D4Cntl                            {\
            UNSG32 uCAM_D4Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D4Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx17C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D4Cntl;
            struct w32Perif_CAM_D4Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D5Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D5Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D5Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D5Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D5Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D5Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D5Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D5Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D5Cntl                            {\
            UNSG32 uCAM_D5Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D5Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx180_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D5Cntl;
            struct w32Perif_CAM_D5Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D6Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D6Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D6Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D6Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D6Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D6Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D6Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D6Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D6Cntl                            {\
            UNSG32 uCAM_D6Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D6Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx184_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D6Cntl;
            struct w32Perif_CAM_D6Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_D7Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_D7Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_D7Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_D7Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_D7Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_D7Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_D7Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_D7Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_D7Cntl                            {\
            UNSG32 uCAM_D7Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_D7Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx188_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_D7Cntl;
            struct w32Perif_CAM_D7Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A0Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A0Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A0Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A0Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A0Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A0Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A0Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A0Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A0Cntl                            {\
            UNSG32 uCAM_A0Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A0Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx18C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A0Cntl;
            struct w32Perif_CAM_A0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A1Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A1Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A1Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A1Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A1Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A1Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A1Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A1Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A1Cntl                            {\
            UNSG32 uCAM_A1Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A1Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx190_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A1Cntl;
            struct w32Perif_CAM_A1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A2Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A2Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A2Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A2Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A2Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A2Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A2Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A2Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A2Cntl                            {\
            UNSG32 uCAM_A2Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A2Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx194_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A2Cntl;
            struct w32Perif_CAM_A2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A3Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A3Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A3Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A3Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A3Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A3Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A3Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A3Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A3Cntl                            {\
            UNSG32 uCAM_A3Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A3Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx198_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A3Cntl;
            struct w32Perif_CAM_A3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A4Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A4Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A4Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A4Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A4Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A4Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A4Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A4Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A4Cntl                            {\
            UNSG32 uCAM_A4Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A4Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx19C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A4Cntl;
            struct w32Perif_CAM_A4Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A5Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A5Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A5Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A5Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A5Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A5Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A5Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A5Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A5Cntl                            {\
            UNSG32 uCAM_A5Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A5Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx1A0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A5Cntl;
            struct w32Perif_CAM_A5Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A6Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A6Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A6Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A6Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A6Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A6Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A6Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A6Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A6Cntl                            {\
            UNSG32 uCAM_A6Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A6Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx1A4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A6Cntl;
            struct w32Perif_CAM_A6Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A7Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A7Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A7Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A7Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A7Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A7Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A7Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A7Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A7Cntl                            {\
            UNSG32 uCAM_A7Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A7Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx1A8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A7Cntl;
            struct w32Perif_CAM_A7Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A8Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A8Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A8Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A8Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A8Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A8Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A8Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A8Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A8Cntl                            {\
            UNSG32 uCAM_A8Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A8Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx1AC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A8Cntl;
            struct w32Perif_CAM_A8Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A9Cntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A9Cntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A9Cntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A9Cntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A9Cntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A9Cntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A9Cntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A9Cntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A9Cntl                            {\
            UNSG32 uCAM_A9Cntl_PU_EN                           :  1;\
            UNSG32 uCAM_A9Cntl_PD_EN                           :  1;\
            UNSG32 RSVDx1B0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A9Cntl;
            struct w32Perif_CAM_A9Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A10Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A10Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A10Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A10Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A10Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A10Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A10Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A10Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A10Cntl                           {\
            UNSG32 uCAM_A10Cntl_PU_EN                          :  1;\
            UNSG32 uCAM_A10Cntl_PD_EN                          :  1;\
            UNSG32 RSVDx1B4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A10Cntl;
            struct w32Perif_CAM_A10Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A11Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A11Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A11Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A11Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A11Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A11Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A11Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A11Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A11Cntl                           {\
            UNSG32 uCAM_A11Cntl_PU_EN                          :  1;\
            UNSG32 uCAM_A11Cntl_PD_EN                          :  1;\
            UNSG32 RSVDx1B8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A11Cntl;
            struct w32Perif_CAM_A11Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A12Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A12Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A12Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A12Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A12Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A12Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A12Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A12Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A12Cntl                           {\
            UNSG32 uCAM_A12Cntl_PU_EN                          :  1;\
            UNSG32 uCAM_A12Cntl_PD_EN                          :  1;\
            UNSG32 RSVDx1BC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A12Cntl;
            struct w32Perif_CAM_A12Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A13Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A13Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A13Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A13Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A13Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A13Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A13Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A13Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A13Cntl                           {\
            UNSG32 uCAM_A13Cntl_PU_EN                          :  1;\
            UNSG32 uCAM_A13Cntl_PD_EN                          :  1;\
            UNSG32 RSVDx1C0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A13Cntl;
            struct w32Perif_CAM_A13Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_A14Cntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_A14Cntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_A14Cntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_A14Cntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_A14Cntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_A14Cntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_A14Cntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_A14Cntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_A14Cntl                           {\
            UNSG32 uCAM_A14Cntl_PU_EN                          :  1;\
            UNSG32 uCAM_A14Cntl_PD_EN                          :  1;\
            UNSG32 RSVDx1C4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_A14Cntl;
            struct w32Perif_CAM_A14Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_WAITnCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_WAITnCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_WAITnCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_WAITnCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_WAITnCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_WAITnCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_WAITnCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_WAITnCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_WAITnCntl                        {\
            UNSG32 uCAM0_WAITnCntl_PU_EN                       :  1;\
            UNSG32 uCAM0_WAITnCntl_PD_EN                       :  1;\
            UNSG32 RSVDx1C8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_WAITnCntl;
            struct w32Perif_CAM0_WAITnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_IREQnCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_IREQnCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_IREQnCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_IREQnCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_IREQnCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_IREQnCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_IREQnCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_IREQnCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_IREQnCntl                        {\
            UNSG32 uCAM0_IREQnCntl_PU_EN                       :  1;\
            UNSG32 uCAM0_IREQnCntl_PD_EN                       :  1;\
            UNSG32 RSVDx1CC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_IREQnCntl;
            struct w32Perif_CAM0_IREQnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_CD1nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_CD1nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_CD1nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_CD1nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_CD1nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_CD1nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_CD1nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_CD1nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_CD1nCntl                         {\
            UNSG32 uCAM0_CD1nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_CD1nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1D0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_CD1nCntl;
            struct w32Perif_CAM0_CD1nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_CD2nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_CD2nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_CD2nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_CD2nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_CD2nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_CD2nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_CD2nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_CD2nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_CD2nCntl                         {\
            UNSG32 uCAM0_CD2nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_CD2nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1D4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_CD2nCntl;
            struct w32Perif_CAM0_CD2nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VS1nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VS1nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VS1nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VS1nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VS1nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VS1nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VS1nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VS1nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VS1nCntl                         {\
            UNSG32 uCAM0_VS1nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_VS1nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1D8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VS1nCntl;
            struct w32Perif_CAM0_VS1nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_MDETCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_MDETCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_MDETCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_MDETCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_MDETCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_MDETCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_MDETCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_MDETCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_MDETCntl                         {\
            UNSG32 uCAM0_MDETCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_MDETCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1DC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_MDETCntl;
            struct w32Perif_CAM0_MDETCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_INPACKnCntl_PU_EN(r32)           _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_INPACKnCntl_PU_EN(r32,v)         _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_INPACKnCntl_PU_EN(r16)           _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_INPACKnCntl_PU_EN(r16,v)         _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_INPACKnCntl_PD_EN(r32)           _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_INPACKnCntl_PD_EN(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_INPACKnCntl_PD_EN(r16)           _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_INPACKnCntl_PD_EN(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_INPACKnCntl                      {\
            UNSG32 uCAM0_INPACKnCntl_PU_EN                     :  1;\
            UNSG32 uCAM0_INPACKnCntl_PD_EN                     :  1;\
            UNSG32 RSVDx1E0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_INPACKnCntl;
            struct w32Perif_CAM0_INPACKnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_RESETCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_RESETCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_RESETCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_RESETCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_RESETCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_RESETCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_RESETCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_RESETCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_RESETCntl                        {\
            UNSG32 uCAM0_RESETCntl_PU_EN                       :  1;\
            UNSG32 uCAM0_RESETCntl_PD_EN                       :  1;\
            UNSG32 RSVDx1E4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_RESETCntl;
            struct w32Perif_CAM0_RESETCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_CE1nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_CE1nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_CE1nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_CE1nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_CE1nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_CE1nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_CE1nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_CE1nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_CE1nCntl                         {\
            UNSG32 uCAM0_CE1nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_CE1nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1E8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_CE1nCntl;
            struct w32Perif_CAM0_CE1nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_CE2nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_CE2nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_CE2nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_CE2nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_CE2nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_CE2nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_CE2nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_CE2nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_CE2nCntl                         {\
            UNSG32 uCAM0_CE2nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_CE2nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1EC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_CE2nCntl;
            struct w32Perif_CAM0_CE2nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VS2nCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VS2nCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VS2nCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VS2nCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VS2nCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VS2nCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VS2nCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VS2nCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VS2nCntl                         {\
            UNSG32 uCAM0_VS2nCntl_PU_EN                        :  1;\
            UNSG32 uCAM0_VS2nCntl_PD_EN                        :  1;\
            UNSG32 RSVDx1F0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VS2nCntl;
            struct w32Perif_CAM0_VS2nCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_OEnCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_OEnCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_OEnCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_OEnCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_OEnCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_OEnCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_OEnCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_OEnCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_OEnCntl                           {\
            UNSG32 uCAM_OEnCntl_PU_EN                          :  1;\
            UNSG32 uCAM_OEnCntl_PD_EN                          :  1;\
            UNSG32 RSVDx1F4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_OEnCntl;
            struct w32Perif_CAM_OEnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_WEnCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_WEnCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_WEnCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_WEnCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_WEnCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_WEnCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_WEnCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_WEnCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_WEnCntl                           {\
            UNSG32 uCAM_WEnCntl_PU_EN                          :  1;\
            UNSG32 uCAM_WEnCntl_PD_EN                          :  1;\
            UNSG32 RSVDx1F8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_WEnCntl;
            struct w32Perif_CAM_WEnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_REGnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_REGnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_REGnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_REGnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_REGnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_REGnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_REGnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_REGnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_REGnCntl                          {\
            UNSG32 uCAM_REGnCntl_PU_EN                         :  1;\
            UNSG32 uCAM_REGnCntl_PD_EN                         :  1;\
            UNSG32 RSVDx1FC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_REGnCntl;
            struct w32Perif_CAM_REGnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_IORDnCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_IORDnCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_IORDnCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_IORDnCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_IORDnCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_IORDnCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_IORDnCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_IORDnCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_IORDnCntl                         {\
            UNSG32 uCAM_IORDnCntl_PU_EN                        :  1;\
            UNSG32 uCAM_IORDnCntl_PD_EN                        :  1;\
            UNSG32 RSVDx200_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_IORDnCntl;
            struct w32Perif_CAM_IORDnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_IOWRnCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_IOWRnCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_IOWRnCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_IOWRnCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_IOWRnCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_IOWRnCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_IOWRnCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_IOWRnCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_IOWRnCntl                         {\
            UNSG32 uCAM_IOWRnCntl_PU_EN                        :  1;\
            UNSG32 uCAM_IOWRnCntl_PD_EN                        :  1;\
            UNSG32 RSVDx204_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_IOWRnCntl;
            struct w32Perif_CAM_IOWRnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MIVALCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MIVALCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MIVALCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MIVALCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MIVALCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MIVALCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MIVALCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MIVALCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MIVALCntl                         {\
            UNSG32 uCAM_MIVALCntl_PU_EN                        :  1;\
            UNSG32 uCAM_MIVALCntl_PD_EN                        :  1;\
            UNSG32 RSVDx208_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MIVALCntl;
            struct w32Perif_CAM_MIVALCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MCLKICntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MCLKICntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MCLKICntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MCLKICntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MCLKICntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MCLKICntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MCLKICntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MCLKICntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MCLKICntl                         {\
            UNSG32 uCAM_MCLKICntl_PU_EN                        :  1;\
            UNSG32 uCAM_MCLKICntl_PD_EN                        :  1;\
            UNSG32 RSVDx20C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MCLKICntl;
            struct w32Perif_CAM_MCLKICntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MISTRTCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MISTRTCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MISTRTCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MISTRTCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MISTRTCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MISTRTCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MISTRTCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MISTRTCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MISTRTCntl                        {\
            UNSG32 uCAM_MISTRTCntl_PU_EN                       :  1;\
            UNSG32 uCAM_MISTRTCntl_PD_EN                       :  1;\
            UNSG32 RSVDx210_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MISTRTCntl;
            struct w32Perif_CAM_MISTRTCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI0Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI0Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI0Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI0Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI0Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI0Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI0Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI0Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI0Cntl                          {\
            UNSG32 uCAM_MDI0Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI0Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx214_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI0Cntl;
            struct w32Perif_CAM_MDI0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI1Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI1Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI1Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI1Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI1Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI1Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI1Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI1Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI1Cntl                          {\
            UNSG32 uCAM_MDI1Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI1Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx218_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI1Cntl;
            struct w32Perif_CAM_MDI1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI2Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI2Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI2Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI2Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI2Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI2Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI2Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI2Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI2Cntl                          {\
            UNSG32 uCAM_MDI2Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI2Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx21C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI2Cntl;
            struct w32Perif_CAM_MDI2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI3Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI3Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI3Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI3Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI3Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI3Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI3Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI3Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI3Cntl                          {\
            UNSG32 uCAM_MDI3Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI3Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx220_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI3Cntl;
            struct w32Perif_CAM_MDI3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI4Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI4Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI4Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI4Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI4Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI4Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI4Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI4Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI4Cntl                          {\
            UNSG32 uCAM_MDI4Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI4Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx224_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI4Cntl;
            struct w32Perif_CAM_MDI4Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI5Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI5Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI5Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI5Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI5Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI5Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI5Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI5Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI5Cntl                          {\
            UNSG32 uCAM_MDI5Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI5Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx228_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI5Cntl;
            struct w32Perif_CAM_MDI5Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI6Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI6Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI6Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI6Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI6Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI6Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI6Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI6Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI6Cntl                          {\
            UNSG32 uCAM_MDI6Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI6Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx22C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI6Cntl;
            struct w32Perif_CAM_MDI6Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDI7Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDI7Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDI7Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDI7Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDI7Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDI7Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDI7Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDI7Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDI7Cntl                          {\
            UNSG32 uCAM_MDI7Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDI7Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx230_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDI7Cntl;
            struct w32Perif_CAM_MDI7Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MOVALCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MOVALCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MOVALCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MOVALCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MOVALCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MOVALCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MOVALCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MOVALCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MOVALCntl                         {\
            UNSG32 uCAM_MOVALCntl_PU_EN                        :  1;\
            UNSG32 uCAM_MOVALCntl_PD_EN                        :  1;\
            UNSG32 RSVDx234_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MOVALCntl;
            struct w32Perif_CAM_MOVALCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MOSTRTCntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MOSTRTCntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MOSTRTCntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MOSTRTCntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MOSTRTCntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MOSTRTCntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MOSTRTCntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MOSTRTCntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MOSTRTCntl                        {\
            UNSG32 uCAM_MOSTRTCntl_PU_EN                       :  1;\
            UNSG32 uCAM_MOSTRTCntl_PD_EN                       :  1;\
            UNSG32 RSVDx238_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MOSTRTCntl;
            struct w32Perif_CAM_MOSTRTCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO0Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO0Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO0Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO0Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO0Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO0Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO0Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO0Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO0Cntl                          {\
            UNSG32 uCAM_MDO0Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO0Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx23C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO0Cntl;
            struct w32Perif_CAM_MDO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO1Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO1Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO1Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO1Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO1Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO1Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO1Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO1Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO1Cntl                          {\
            UNSG32 uCAM_MDO1Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO1Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx240_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO1Cntl;
            struct w32Perif_CAM_MDO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO2Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO2Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO2Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO2Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO2Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO2Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO2Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO2Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO2Cntl                          {\
            UNSG32 uCAM_MDO2Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO2Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx244_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO2Cntl;
            struct w32Perif_CAM_MDO2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO3Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO3Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO3Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO3Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO3Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO3Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO3Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO3Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO3Cntl                          {\
            UNSG32 uCAM_MDO3Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO3Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx248_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO3Cntl;
            struct w32Perif_CAM_MDO3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO4Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO4Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO4Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO4Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO4Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO4Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO4Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO4Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO4Cntl                          {\
            UNSG32 uCAM_MDO4Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO4Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx24C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO4Cntl;
            struct w32Perif_CAM_MDO4Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO5Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO5Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO5Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO5Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO5Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO5Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO5Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO5Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO5Cntl                          {\
            UNSG32 uCAM_MDO5Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO5Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx250_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO5Cntl;
            struct w32Perif_CAM_MDO5Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO6Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO6Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO6Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO6Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO6Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO6Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO6Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO6Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO6Cntl                          {\
            UNSG32 uCAM_MDO6Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO6Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx254_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO6Cntl;
            struct w32Perif_CAM_MDO6Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM_MDO7Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM_MDO7Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM_MDO7Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM_MDO7Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM_MDO7Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM_MDO7Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM_MDO7Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM_MDO7Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM_MDO7Cntl                          {\
            UNSG32 uCAM_MDO7Cntl_PU_EN                         :  1;\
            UNSG32 uCAM_MDO7Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx258_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM_MDO7Cntl;
            struct w32Perif_CAM_MDO7Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_OLCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_OLCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_OLCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_OLCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_OLCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_OLCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_OLCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_OLCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_OLCntl                           {\
            UNSG32 uCAM0_OLCntl_PU_EN                          :  1;\
            UNSG32 uCAM0_OLCntl_PD_EN                          :  1;\
            UNSG32 RSVDx25C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_OLCntl;
            struct w32Perif_CAM0_OLCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VCC_ENCntl_PU_EN(r32)            _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VCC_ENCntl_PU_EN(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VCC_ENCntl_PU_EN(r16)            _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VCC_ENCntl_PU_EN(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VCC_ENCntl_PD_EN(r32)            _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VCC_ENCntl_PD_EN(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VCC_ENCntl_PD_EN(r16)            _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VCC_ENCntl_PD_EN(r16,v)          _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VCC_ENCntl                       {\
            UNSG32 uCAM0_VCC_ENCntl_PU_EN                      :  1;\
            UNSG32 uCAM0_VCC_ENCntl_PD_EN                      :  1;\
            UNSG32 RSVDx260_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VCC_ENCntl;
            struct w32Perif_CAM0_VCC_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VPP1_ENCntl_PU_EN(r32)           _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VPP1_ENCntl_PU_EN(r32,v)         _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VPP1_ENCntl_PU_EN(r16)           _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VPP1_ENCntl_PU_EN(r16,v)         _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VPP1_ENCntl_PD_EN(r32)           _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VPP1_ENCntl_PD_EN(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VPP1_ENCntl_PD_EN(r16)           _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VPP1_ENCntl_PD_EN(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VPP1_ENCntl                      {\
            UNSG32 uCAM0_VPP1_ENCntl_PU_EN                     :  1;\
            UNSG32 uCAM0_VPP1_ENCntl_PD_EN                     :  1;\
            UNSG32 RSVDx264_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VPP1_ENCntl;
            struct w32Perif_CAM0_VPP1_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VPP1_SELCntl_PU_EN(r32)          _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VPP1_SELCntl_PU_EN(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VPP1_SELCntl_PU_EN(r16)          _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VPP1_SELCntl_PU_EN(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VPP1_SELCntl_PD_EN(r32)          _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VPP1_SELCntl_PD_EN(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VPP1_SELCntl_PD_EN(r16)          _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VPP1_SELCntl_PD_EN(r16,v)        _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VPP1_SELCntl                     {\
            UNSG32 uCAM0_VPP1_SELCntl_PU_EN                    :  1;\
            UNSG32 uCAM0_VPP1_SELCntl_PD_EN                    :  1;\
            UNSG32 RSVDx268_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VPP1_SELCntl;
            struct w32Perif_CAM0_VPP1_SELCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VPP2_ENCntl_PU_EN(r32)           _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VPP2_ENCntl_PU_EN(r32,v)         _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VPP2_ENCntl_PU_EN(r16)           _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VPP2_ENCntl_PU_EN(r16,v)         _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VPP2_ENCntl_PD_EN(r32)           _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VPP2_ENCntl_PD_EN(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VPP2_ENCntl_PD_EN(r16)           _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VPP2_ENCntl_PD_EN(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VPP2_ENCntl                      {\
            UNSG32 uCAM0_VPP2_ENCntl_PU_EN                     :  1;\
            UNSG32 uCAM0_VPP2_ENCntl_PD_EN                     :  1;\
            UNSG32 RSVDx26C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VPP2_ENCntl;
            struct w32Perif_CAM0_VPP2_ENCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_CAM0_VPP2_SELCntl_PU_EN(r32)          _BFGET_(r32, 0, 0)
    #define   SET32Perif_CAM0_VPP2_SELCntl_PU_EN(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_CAM0_VPP2_SELCntl_PU_EN(r16)          _BFGET_(r16, 0, 0)
    #define   SET16Perif_CAM0_VPP2_SELCntl_PU_EN(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_CAM0_VPP2_SELCntl_PD_EN(r32)          _BFGET_(r32, 1, 1)
    #define   SET32Perif_CAM0_VPP2_SELCntl_PD_EN(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_CAM0_VPP2_SELCntl_PD_EN(r16)          _BFGET_(r16, 1, 1)
    #define   SET16Perif_CAM0_VPP2_SELCntl_PD_EN(r16,v)        _BFSET_(r16, 1, 1,v)

    #define     w32Perif_CAM0_VPP2_SELCntl                     {\
            UNSG32 uCAM0_VPP2_SELCntl_PU_EN                    :  1;\
            UNSG32 uCAM0_VPP2_SELCntl_PD_EN                    :  1;\
            UNSG32 RSVDx270_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_CAM0_VPP2_SELCntl;
            struct w32Perif_CAM0_VPP2_SELCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO0Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO0Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO0Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO0Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO0Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO0Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO0Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO0Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO0Cntl                          {\
            UNSG32 uNAND_IO0Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO0Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx274_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO0Cntl;
            struct w32Perif_NAND_IO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO1Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO1Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO1Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO1Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO1Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO1Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO1Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO1Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO1Cntl                          {\
            UNSG32 uNAND_IO1Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO1Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx278_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO1Cntl;
            struct w32Perif_NAND_IO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO2Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO2Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO2Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO2Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO2Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO2Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO2Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO2Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO2Cntl                          {\
            UNSG32 uNAND_IO2Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO2Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx27C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO2Cntl;
            struct w32Perif_NAND_IO2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO3Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO3Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO3Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO3Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO3Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO3Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO3Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO3Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO3Cntl                          {\
            UNSG32 uNAND_IO3Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO3Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx280_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO3Cntl;
            struct w32Perif_NAND_IO3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO4Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO4Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO4Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO4Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO4Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO4Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO4Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO4Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO4Cntl                          {\
            UNSG32 uNAND_IO4Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO4Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx284_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO4Cntl;
            struct w32Perif_NAND_IO4Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO5Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO5Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO5Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO5Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO5Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO5Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO5Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO5Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO5Cntl                          {\
            UNSG32 uNAND_IO5Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO5Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx288_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO5Cntl;
            struct w32Perif_NAND_IO5Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO6Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO6Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO6Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO6Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO6Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO6Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO6Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO6Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO6Cntl                          {\
            UNSG32 uNAND_IO6Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO6Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx28C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO6Cntl;
            struct w32Perif_NAND_IO6Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_IO7Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_IO7Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_IO7Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_IO7Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_IO7Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_IO7Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_IO7Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_IO7Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_IO7Cntl                          {\
            UNSG32 uNAND_IO7Cntl_PU_EN                         :  1;\
            UNSG32 uNAND_IO7Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx290_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_IO7Cntl;
            struct w32Perif_NAND_IO7Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_ALECntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_ALECntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_ALECntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_ALECntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_ALECntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_ALECntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_ALECntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_ALECntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_ALECntl                          {\
            UNSG32 uNAND_ALECntl_PU_EN                         :  1;\
            UNSG32 uNAND_ALECntl_PD_EN                         :  1;\
            UNSG32 RSVDx294_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_ALECntl;
            struct w32Perif_NAND_ALECntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_CLECntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_CLECntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_CLECntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_CLECntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_CLECntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_CLECntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_CLECntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_CLECntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_CLECntl                          {\
            UNSG32 uNAND_CLECntl_PU_EN                         :  1;\
            UNSG32 uNAND_CLECntl_PD_EN                         :  1;\
            UNSG32 RSVDx298_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_CLECntl;
            struct w32Perif_NAND_CLECntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_GPIO0Cntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_GPIO0Cntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_GPIO0Cntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_GPIO0Cntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_GPIO0Cntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_GPIO0Cntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_GPIO0Cntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_GPIO0Cntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_GPIO0Cntl                        {\
            UNSG32 uNAND_GPIO0Cntl_PU_EN                       :  1;\
            UNSG32 uNAND_GPIO0Cntl_PD_EN                       :  1;\
            UNSG32 RSVDx29C_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_GPIO0Cntl;
            struct w32Perif_NAND_GPIO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_GPIO1Cntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_GPIO1Cntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_GPIO1Cntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_GPIO1Cntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_GPIO1Cntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_GPIO1Cntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_GPIO1Cntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_GPIO1Cntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_GPIO1Cntl                        {\
            UNSG32 uNAND_GPIO1Cntl_PU_EN                       :  1;\
            UNSG32 uNAND_GPIO1Cntl_PD_EN                       :  1;\
            UNSG32 RSVDx2A0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_GPIO1Cntl;
            struct w32Perif_NAND_GPIO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_GPIO2Cntl_PU_EN(r32)             _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_GPIO2Cntl_PU_EN(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_GPIO2Cntl_PU_EN(r16)             _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_GPIO2Cntl_PU_EN(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_GPIO2Cntl_PD_EN(r32)             _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_GPIO2Cntl_PD_EN(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_GPIO2Cntl_PD_EN(r16)             _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_GPIO2Cntl_PD_EN(r16,v)           _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_GPIO2Cntl                        {\
            UNSG32 uNAND_GPIO2Cntl_PU_EN                       :  1;\
            UNSG32 uNAND_GPIO2Cntl_PD_EN                       :  1;\
            UNSG32 RSVDx2A4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_GPIO2Cntl;
            struct w32Perif_NAND_GPIO2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_WEnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_WEnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_WEnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_WEnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_WEnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_WEnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_WEnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_WEnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_WEnCntl                          {\
            UNSG32 uNAND_WEnCntl_PU_EN                         :  1;\
            UNSG32 uNAND_WEnCntl_PD_EN                         :  1;\
            UNSG32 RSVDx2A8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_WEnCntl;
            struct w32Perif_NAND_WEnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_REnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_REnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_REnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_REnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_REnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_REnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_REnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_REnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_REnCntl                          {\
            UNSG32 uNAND_REnCntl_PU_EN                         :  1;\
            UNSG32 uNAND_REnCntl_PD_EN                         :  1;\
            UNSG32 RSVDx2AC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_REnCntl;
            struct w32Perif_NAND_REnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_WPnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_WPnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_WPnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_WPnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_WPnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_WPnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_WPnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_WPnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_WPnCntl                          {\
            UNSG32 uNAND_WPnCntl_PU_EN                         :  1;\
            UNSG32 uNAND_WPnCntl_PD_EN                         :  1;\
            UNSG32 RSVDx2B0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_WPnCntl;
            struct w32Perif_NAND_WPnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_NAND_CEnCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_NAND_CEnCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_NAND_CEnCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_NAND_CEnCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_NAND_CEnCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_NAND_CEnCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_NAND_CEnCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_NAND_CEnCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_NAND_CEnCntl                          {\
            UNSG32 uNAND_CEnCntl_PU_EN                         :  1;\
            UNSG32 uNAND_CEnCntl_PD_EN                         :  1;\
            UNSG32 RSVDx2B4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_NAND_CEnCntl;
            struct w32Perif_NAND_CEnCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_VCLK_OUTCntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_VCLK_OUTCntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_VCLK_OUTCntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_VCLK_OUTCntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_VCLK_OUTCntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_VCLK_OUTCntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_VCLK_OUTCntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_VCLK_OUTCntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_VCLK_OUTCntl                          {\
            UNSG32 uVCLK_OUTCntl_PU_EN                         :  1;\
            UNSG32 uVCLK_OUTCntl_PD_EN                         :  1;\
            UNSG32 RSVDx2B8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_VCLK_OUTCntl;
            struct w32Perif_VCLK_OUTCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_BCLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_BCLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_BCLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_BCLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_BCLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_BCLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_BCLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_BCLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_BCLKCntl                         {\
            UNSG32 uI2S0_BCLKCntl_PU_EN                        :  1;\
            UNSG32 uI2S0_BCLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx2BC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_BCLKCntl;
            struct w32Perif_I2S0_BCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_LRCKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_LRCKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_LRCKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_LRCKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_LRCKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_LRCKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_LRCKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_LRCKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_LRCKCntl                         {\
            UNSG32 uI2S0_LRCKCntl_PU_EN                        :  1;\
            UNSG32 uI2S0_LRCKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx2C0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_LRCKCntl;
            struct w32Perif_I2S0_LRCKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_DO0Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_DO0Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_DO0Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_DO0Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_DO0Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_DO0Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_DO0Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_DO0Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_DO0Cntl                          {\
            UNSG32 uI2S0_DO0Cntl_PU_EN                         :  1;\
            UNSG32 uI2S0_DO0Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx2C4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_DO0Cntl;
            struct w32Perif_I2S0_DO0Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_DO1Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_DO1Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_DO1Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_DO1Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_DO1Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_DO1Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_DO1Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_DO1Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_DO1Cntl                          {\
            UNSG32 uI2S0_DO1Cntl_PU_EN                         :  1;\
            UNSG32 uI2S0_DO1Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx2C8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_DO1Cntl;
            struct w32Perif_I2S0_DO1Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_DO2Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_DO2Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_DO2Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_DO2Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_DO2Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_DO2Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_DO2Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_DO2Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_DO2Cntl                          {\
            UNSG32 uI2S0_DO2Cntl_PU_EN                         :  1;\
            UNSG32 uI2S0_DO2Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx2CC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_DO2Cntl;
            struct w32Perif_I2S0_DO2Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S0_DO3Cntl_PU_EN(r32)               _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S0_DO3Cntl_PU_EN(r32,v)             _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S0_DO3Cntl_PU_EN(r16)               _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S0_DO3Cntl_PU_EN(r16,v)             _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S0_DO3Cntl_PD_EN(r32)               _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S0_DO3Cntl_PD_EN(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S0_DO3Cntl_PD_EN(r16)               _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S0_DO3Cntl_PD_EN(r16,v)             _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S0_DO3Cntl                          {\
            UNSG32 uI2S0_DO3Cntl_PU_EN                         :  1;\
            UNSG32 uI2S0_DO3Cntl_PD_EN                         :  1;\
            UNSG32 RSVDx2D0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S0_DO3Cntl;
            struct w32Perif_I2S0_DO3Cntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S1_BCLKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S1_BCLKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S1_BCLKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S1_BCLKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S1_BCLKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S1_BCLKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S1_BCLKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S1_BCLKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S1_BCLKCntl                         {\
            UNSG32 uI2S1_BCLKCntl_PU_EN                        :  1;\
            UNSG32 uI2S1_BCLKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx2D4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S1_BCLKCntl;
            struct w32Perif_I2S1_BCLKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S1_LRCKCntl_PU_EN(r32)              _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S1_LRCKCntl_PU_EN(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S1_LRCKCntl_PU_EN(r16)              _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S1_LRCKCntl_PU_EN(r16,v)            _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S1_LRCKCntl_PD_EN(r32)              _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S1_LRCKCntl_PD_EN(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S1_LRCKCntl_PD_EN(r16)              _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S1_LRCKCntl_PD_EN(r16,v)            _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S1_LRCKCntl                         {\
            UNSG32 uI2S1_LRCKCntl_PU_EN                        :  1;\
            UNSG32 uI2S1_LRCKCntl_PD_EN                        :  1;\
            UNSG32 RSVDx2D8_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S1_LRCKCntl;
            struct w32Perif_I2S1_LRCKCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_I2S1_DOCntl_PU_EN(r32)                _BFGET_(r32, 0, 0)
    #define   SET32Perif_I2S1_DOCntl_PU_EN(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_I2S1_DOCntl_PU_EN(r16)                _BFGET_(r16, 0, 0)
    #define   SET16Perif_I2S1_DOCntl_PU_EN(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_I2S1_DOCntl_PD_EN(r32)                _BFGET_(r32, 1, 1)
    #define   SET32Perif_I2S1_DOCntl_PD_EN(r32,v)              _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_I2S1_DOCntl_PD_EN(r16)                _BFGET_(r16, 1, 1)
    #define   SET16Perif_I2S1_DOCntl_PD_EN(r16,v)              _BFSET_(r16, 1, 1,v)

    #define     w32Perif_I2S1_DOCntl                           {\
            UNSG32 uI2S1_DOCntl_PU_EN                          :  1;\
            UNSG32 uI2S1_DOCntl_PD_EN                          :  1;\
            UNSG32 RSVDx2DC_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_I2S1_DOCntl;
            struct w32Perif_I2S1_DOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SPDIFOCntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_SPDIFOCntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SPDIFOCntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_SPDIFOCntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SPDIFOCntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_SPDIFOCntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SPDIFOCntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_SPDIFOCntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SPDIFOCntl                            {\
            UNSG32 uSPDIFOCntl_PU_EN                           :  1;\
            UNSG32 uSPDIFOCntl_PD_EN                           :  1;\
            UNSG32 RSVDx2E0_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_SPDIFOCntl;
            struct w32Perif_SPDIFOCntl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32Perif_SPDIFICntl_PU_EN(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32Perif_SPDIFICntl_PU_EN(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16Perif_SPDIFICntl_PU_EN(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16Perif_SPDIFICntl_PU_EN(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32Perif_SPDIFICntl_PD_EN(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32Perif_SPDIFICntl_PD_EN(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16Perif_SPDIFICntl_PD_EN(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16Perif_SPDIFICntl_PD_EN(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32Perif_SPDIFICntl                            {\
            UNSG32 uSPDIFICntl_PU_EN                           :  1;\
            UNSG32 uSPDIFICntl_PD_EN                           :  1;\
            UNSG32 RSVDx2E4_b2                                 : 30;\
          }
    union { UNSG32 u32Perif_SPDIFICntl;
            struct w32Perif_SPDIFICntl;
          };
    ///////////////////////////////////////////////////////////
    } SIE_Perif;

    typedef union  T32Perif_ID
          { UNSG32 u32;
            struct w32Perif_ID;
                 } T32Perif_ID;
    typedef union  T32Perif_bootStrap
          { UNSG32 u32;
            struct w32Perif_bootStrap;
                 } T32Perif_bootStrap;
    typedef union  T32Perif_padEnable
          { UNSG32 u32;
            struct w32Perif_padEnable;
                 } T32Perif_padEnable;
    typedef union  T32Perif_SIF_pinMux
          { UNSG32 u32;
            struct w32Perif_SIF_pinMux;
                 } T32Perif_SIF_pinMux;
    typedef union  T32Perif_GPO0Cntl
          { UNSG32 u32;
            struct w32Perif_GPO0Cntl;
                 } T32Perif_GPO0Cntl;
    typedef union  T32Perif_GPO1Cntl
          { UNSG32 u32;
            struct w32Perif_GPO1Cntl;
                 } T32Perif_GPO1Cntl;
    typedef union  T32Perif_GPO2Cntl
          { UNSG32 u32;
            struct w32Perif_GPO2Cntl;
                 } T32Perif_GPO2Cntl;
    typedef union  T32Perif_GPO3Cntl
          { UNSG32 u32;
            struct w32Perif_GPO3Cntl;
                 } T32Perif_GPO3Cntl;
    typedef union  T32Perif_SCRD0_RSTCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_RSTCntl;
                 } T32Perif_SCRD0_RSTCntl;
    typedef union  T32Perif_SCRD0_DCLKCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_DCLKCntl;
                 } T32Perif_SCRD0_DCLKCntl;
    typedef union  T32Perif_SCRD0_DIOCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_DIOCntl;
                 } T32Perif_SCRD0_DIOCntl;
    typedef union  T32Perif_SCRD0_VCC1P8_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_VCC1P8_ENCntl;
                 } T32Perif_SCRD0_VCC1P8_ENCntl;
    typedef union  T32Perif_SCRD0_VCC5_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_VCC5_ENCntl;
                 } T32Perif_SCRD0_VCC5_ENCntl;
    typedef union  T32Perif_SCRD0_VCC3P3_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_VCC3P3_ENCntl;
                 } T32Perif_SCRD0_VCC3P3_ENCntl;
    typedef union  T32Perif_SCRD0_GPIO0Cntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_GPIO0Cntl;
                 } T32Perif_SCRD0_GPIO0Cntl;
    typedef union  T32Perif_SCRD0_GPIO1Cntl
          { UNSG32 u32;
            struct w32Perif_SCRD0_GPIO1Cntl;
                 } T32Perif_SCRD0_GPIO1Cntl;
    typedef union  T32Perif_SCRD1_RSTCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_RSTCntl;
                 } T32Perif_SCRD1_RSTCntl;
    typedef union  T32Perif_SCRD1_DCLKCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_DCLKCntl;
                 } T32Perif_SCRD1_DCLKCntl;
    typedef union  T32Perif_SCRD1_DIOCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_DIOCntl;
                 } T32Perif_SCRD1_DIOCntl;
    typedef union  T32Perif_SCRD1_VCC1P8_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_VCC1P8_ENCntl;
                 } T32Perif_SCRD1_VCC1P8_ENCntl;
    typedef union  T32Perif_SCRD1_VCC5_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_VCC5_ENCntl;
                 } T32Perif_SCRD1_VCC5_ENCntl;
    typedef union  T32Perif_SCRD1_VCC3P3_ENCntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_VCC3P3_ENCntl;
                 } T32Perif_SCRD1_VCC3P3_ENCntl;
    typedef union  T32Perif_SCRD1_GPIO0Cntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_GPIO0Cntl;
                 } T32Perif_SCRD1_GPIO0Cntl;
    typedef union  T32Perif_SCRD1_GPIO1Cntl
          { UNSG32 u32;
            struct w32Perif_SCRD1_GPIO1Cntl;
                 } T32Perif_SCRD1_GPIO1Cntl;
    typedef union  T32Perif_DAA_SCLKCntl
          { UNSG32 u32;
            struct w32Perif_DAA_SCLKCntl;
                 } T32Perif_DAA_SCLKCntl;
    typedef union  T32Perif_DAA_FSYNCnCntl
          { UNSG32 u32;
            struct w32Perif_DAA_FSYNCnCntl;
                 } T32Perif_DAA_FSYNCnCntl;
    typedef union  T32Perif_DAA_SDICntl
          { UNSG32 u32;
            struct w32Perif_DAA_SDICntl;
                 } T32Perif_DAA_SDICntl;
    typedef union  T32Perif_DAA_SDOCntl
          { UNSG32 u32;
            struct w32Perif_DAA_SDOCntl;
                 } T32Perif_DAA_SDOCntl;
    typedef union  T32Perif_DAA_MCLKCntl
          { UNSG32 u32;
            struct w32Perif_DAA_MCLKCntl;
                 } T32Perif_DAA_MCLKCntl;
    typedef union  T32Perif_DAA_RSTnCntl
          { UNSG32 u32;
            struct w32Perif_DAA_RSTnCntl;
                 } T32Perif_DAA_RSTnCntl;
    typedef union  T32Perif_ET_RCLKOCntl
          { UNSG32 u32;
            struct w32Perif_ET_RCLKOCntl;
                 } T32Perif_ET_RCLKOCntl;
    typedef union  T32Perif_ET_TXCLKIOCntl
          { UNSG32 u32;
            struct w32Perif_ET_TXCLKIOCntl;
                 } T32Perif_ET_TXCLKIOCntl;
    typedef union  T32Perif_ET_TXD0Cntl
          { UNSG32 u32;
            struct w32Perif_ET_TXD0Cntl;
                 } T32Perif_ET_TXD0Cntl;
    typedef union  T32Perif_ET_TXD1Cntl
          { UNSG32 u32;
            struct w32Perif_ET_TXD1Cntl;
                 } T32Perif_ET_TXD1Cntl;
    typedef union  T32Perif_ET_TXD2Cntl
          { UNSG32 u32;
            struct w32Perif_ET_TXD2Cntl;
                 } T32Perif_ET_TXD2Cntl;
    typedef union  T32Perif_ET_TXD3Cntl
          { UNSG32 u32;
            struct w32Perif_ET_TXD3Cntl;
                 } T32Perif_ET_TXD3Cntl;
    typedef union  T32Perif_ET_TXENCntl
          { UNSG32 u32;
            struct w32Perif_ET_TXENCntl;
                 } T32Perif_ET_TXENCntl;
    typedef union  T32Perif_ET_RXCLKICntl
          { UNSG32 u32;
            struct w32Perif_ET_RXCLKICntl;
                 } T32Perif_ET_RXCLKICntl;
    typedef union  T32Perif_ET_RXD0Cntl
          { UNSG32 u32;
            struct w32Perif_ET_RXD0Cntl;
                 } T32Perif_ET_RXD0Cntl;
    typedef union  T32Perif_ET_RXD1Cntl
          { UNSG32 u32;
            struct w32Perif_ET_RXD1Cntl;
                 } T32Perif_ET_RXD1Cntl;
    typedef union  T32Perif_ET_RXD2Cntl
          { UNSG32 u32;
            struct w32Perif_ET_RXD2Cntl;
                 } T32Perif_ET_RXD2Cntl;
    typedef union  T32Perif_ET_RXD3Cntl
          { UNSG32 u32;
            struct w32Perif_ET_RXD3Cntl;
                 } T32Perif_ET_RXD3Cntl;
    typedef union  T32Perif_ET_RXDVCntl
          { UNSG32 u32;
            struct w32Perif_ET_RXDVCntl;
                 } T32Perif_ET_RXDVCntl;
    typedef union  T32Perif_ET_MDCCntl
          { UNSG32 u32;
            struct w32Perif_ET_MDCCntl;
                 } T32Perif_ET_MDCCntl;
    typedef union  T32Perif_ET_MDIOCntl
          { UNSG32 u32;
            struct w32Perif_ET_MDIOCntl;
                 } T32Perif_ET_MDIOCntl;
    typedef union  T32Perif_STSI1_CLKCntl
          { UNSG32 u32;
            struct w32Perif_STSI1_CLKCntl;
                 } T32Perif_STSI1_CLKCntl;
    typedef union  T32Perif_STSI1_ERRORCntl
          { UNSG32 u32;
            struct w32Perif_STSI1_ERRORCntl;
                 } T32Perif_STSI1_ERRORCntl;
    typedef union  T32Perif_STSI1_SOPCntl
          { UNSG32 u32;
            struct w32Perif_STSI1_SOPCntl;
                 } T32Perif_STSI1_SOPCntl;
    typedef union  T32Perif_STSI1_VALDCntl
          { UNSG32 u32;
            struct w32Perif_STSI1_VALDCntl;
                 } T32Perif_STSI1_VALDCntl;
    typedef union  T32Perif_STSI1_SDCntl
          { UNSG32 u32;
            struct w32Perif_STSI1_SDCntl;
                 } T32Perif_STSI1_SDCntl;
    typedef union  T32Perif_STSI2_CLKCntl
          { UNSG32 u32;
            struct w32Perif_STSI2_CLKCntl;
                 } T32Perif_STSI2_CLKCntl;
    typedef union  T32Perif_STSI2_ERRORCntl
          { UNSG32 u32;
            struct w32Perif_STSI2_ERRORCntl;
                 } T32Perif_STSI2_ERRORCntl;
    typedef union  T32Perif_STSI2_SOPCntl
          { UNSG32 u32;
            struct w32Perif_STSI2_SOPCntl;
                 } T32Perif_STSI2_SOPCntl;
    typedef union  T32Perif_STSI2_VALDCntl
          { UNSG32 u32;
            struct w32Perif_STSI2_VALDCntl;
                 } T32Perif_STSI2_VALDCntl;
    typedef union  T32Perif_STSI2_SDCntl
          { UNSG32 u32;
            struct w32Perif_STSI2_SDCntl;
                 } T32Perif_STSI2_SDCntl;
    typedef union  T32Perif_STSI3_CLKCntl
          { UNSG32 u32;
            struct w32Perif_STSI3_CLKCntl;
                 } T32Perif_STSI3_CLKCntl;
    typedef union  T32Perif_STSI3_ERRORCntl
          { UNSG32 u32;
            struct w32Perif_STSI3_ERRORCntl;
                 } T32Perif_STSI3_ERRORCntl;
    typedef union  T32Perif_STSI3_SOPCntl
          { UNSG32 u32;
            struct w32Perif_STSI3_SOPCntl;
                 } T32Perif_STSI3_SOPCntl;
    typedef union  T32Perif_STSI3_VALDCntl
          { UNSG32 u32;
            struct w32Perif_STSI3_VALDCntl;
                 } T32Perif_STSI3_VALDCntl;
    typedef union  T32Perif_STSI3_SDCntl
          { UNSG32 u32;
            struct w32Perif_STSI3_SDCntl;
                 } T32Perif_STSI3_SDCntl;
    typedef union  T32Perif_STSI4_CLKCntl
          { UNSG32 u32;
            struct w32Perif_STSI4_CLKCntl;
                 } T32Perif_STSI4_CLKCntl;
    typedef union  T32Perif_STSI4_ERRORCntl
          { UNSG32 u32;
            struct w32Perif_STSI4_ERRORCntl;
                 } T32Perif_STSI4_ERRORCntl;
    typedef union  T32Perif_STSI4_SOPCntl
          { UNSG32 u32;
            struct w32Perif_STSI4_SOPCntl;
                 } T32Perif_STSI4_SOPCntl;
    typedef union  T32Perif_STSI4_VALDCntl
          { UNSG32 u32;
            struct w32Perif_STSI4_VALDCntl;
                 } T32Perif_STSI4_VALDCntl;
    typedef union  T32Perif_STSI4_SDCntl
          { UNSG32 u32;
            struct w32Perif_STSI4_SDCntl;
                 } T32Perif_STSI4_SDCntl;
    typedef union  T32Perif_URT0_RXDCntl
          { UNSG32 u32;
            struct w32Perif_URT0_RXDCntl;
                 } T32Perif_URT0_RXDCntl;
    typedef union  T32Perif_URT0_TXDCntl
          { UNSG32 u32;
            struct w32Perif_URT0_TXDCntl;
                 } T32Perif_URT0_TXDCntl;
    typedef union  T32Perif_URT1_RXDCntl
          { UNSG32 u32;
            struct w32Perif_URT1_RXDCntl;
                 } T32Perif_URT1_RXDCntl;
    typedef union  T32Perif_URT1_TXDCntl
          { UNSG32 u32;
            struct w32Perif_URT1_TXDCntl;
                 } T32Perif_URT1_TXDCntl;
    typedef union  T32Perif_CAM_D0Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D0Cntl;
                 } T32Perif_CAM_D0Cntl;
    typedef union  T32Perif_CAM_D1Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D1Cntl;
                 } T32Perif_CAM_D1Cntl;
    typedef union  T32Perif_CAM_D2Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D2Cntl;
                 } T32Perif_CAM_D2Cntl;
    typedef union  T32Perif_CAM_D3Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D3Cntl;
                 } T32Perif_CAM_D3Cntl;
    typedef union  T32Perif_CAM_D4Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D4Cntl;
                 } T32Perif_CAM_D4Cntl;
    typedef union  T32Perif_CAM_D5Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D5Cntl;
                 } T32Perif_CAM_D5Cntl;
    typedef union  T32Perif_CAM_D6Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D6Cntl;
                 } T32Perif_CAM_D6Cntl;
    typedef union  T32Perif_CAM_D7Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_D7Cntl;
                 } T32Perif_CAM_D7Cntl;
    typedef union  T32Perif_CAM_A0Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A0Cntl;
                 } T32Perif_CAM_A0Cntl;
    typedef union  T32Perif_CAM_A1Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A1Cntl;
                 } T32Perif_CAM_A1Cntl;
    typedef union  T32Perif_CAM_A2Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A2Cntl;
                 } T32Perif_CAM_A2Cntl;
    typedef union  T32Perif_CAM_A3Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A3Cntl;
                 } T32Perif_CAM_A3Cntl;
    typedef union  T32Perif_CAM_A4Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A4Cntl;
                 } T32Perif_CAM_A4Cntl;
    typedef union  T32Perif_CAM_A5Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A5Cntl;
                 } T32Perif_CAM_A5Cntl;
    typedef union  T32Perif_CAM_A6Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A6Cntl;
                 } T32Perif_CAM_A6Cntl;
    typedef union  T32Perif_CAM_A7Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A7Cntl;
                 } T32Perif_CAM_A7Cntl;
    typedef union  T32Perif_CAM_A8Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A8Cntl;
                 } T32Perif_CAM_A8Cntl;
    typedef union  T32Perif_CAM_A9Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A9Cntl;
                 } T32Perif_CAM_A9Cntl;
    typedef union  T32Perif_CAM_A10Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A10Cntl;
                 } T32Perif_CAM_A10Cntl;
    typedef union  T32Perif_CAM_A11Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A11Cntl;
                 } T32Perif_CAM_A11Cntl;
    typedef union  T32Perif_CAM_A12Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A12Cntl;
                 } T32Perif_CAM_A12Cntl;
    typedef union  T32Perif_CAM_A13Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A13Cntl;
                 } T32Perif_CAM_A13Cntl;
    typedef union  T32Perif_CAM_A14Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_A14Cntl;
                 } T32Perif_CAM_A14Cntl;
    typedef union  T32Perif_CAM0_WAITnCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_WAITnCntl;
                 } T32Perif_CAM0_WAITnCntl;
    typedef union  T32Perif_CAM0_IREQnCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_IREQnCntl;
                 } T32Perif_CAM0_IREQnCntl;
    typedef union  T32Perif_CAM0_CD1nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_CD1nCntl;
                 } T32Perif_CAM0_CD1nCntl;
    typedef union  T32Perif_CAM0_CD2nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_CD2nCntl;
                 } T32Perif_CAM0_CD2nCntl;
    typedef union  T32Perif_CAM0_VS1nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VS1nCntl;
                 } T32Perif_CAM0_VS1nCntl;
    typedef union  T32Perif_CAM0_MDETCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_MDETCntl;
                 } T32Perif_CAM0_MDETCntl;
    typedef union  T32Perif_CAM0_INPACKnCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_INPACKnCntl;
                 } T32Perif_CAM0_INPACKnCntl;
    typedef union  T32Perif_CAM0_RESETCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_RESETCntl;
                 } T32Perif_CAM0_RESETCntl;
    typedef union  T32Perif_CAM0_CE1nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_CE1nCntl;
                 } T32Perif_CAM0_CE1nCntl;
    typedef union  T32Perif_CAM0_CE2nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_CE2nCntl;
                 } T32Perif_CAM0_CE2nCntl;
    typedef union  T32Perif_CAM0_VS2nCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VS2nCntl;
                 } T32Perif_CAM0_VS2nCntl;
    typedef union  T32Perif_CAM_OEnCntl
          { UNSG32 u32;
            struct w32Perif_CAM_OEnCntl;
                 } T32Perif_CAM_OEnCntl;
    typedef union  T32Perif_CAM_WEnCntl
          { UNSG32 u32;
            struct w32Perif_CAM_WEnCntl;
                 } T32Perif_CAM_WEnCntl;
    typedef union  T32Perif_CAM_REGnCntl
          { UNSG32 u32;
            struct w32Perif_CAM_REGnCntl;
                 } T32Perif_CAM_REGnCntl;
    typedef union  T32Perif_CAM_IORDnCntl
          { UNSG32 u32;
            struct w32Perif_CAM_IORDnCntl;
                 } T32Perif_CAM_IORDnCntl;
    typedef union  T32Perif_CAM_IOWRnCntl
          { UNSG32 u32;
            struct w32Perif_CAM_IOWRnCntl;
                 } T32Perif_CAM_IOWRnCntl;
    typedef union  T32Perif_CAM_MIVALCntl
          { UNSG32 u32;
            struct w32Perif_CAM_MIVALCntl;
                 } T32Perif_CAM_MIVALCntl;
    typedef union  T32Perif_CAM_MCLKICntl
          { UNSG32 u32;
            struct w32Perif_CAM_MCLKICntl;
                 } T32Perif_CAM_MCLKICntl;
    typedef union  T32Perif_CAM_MISTRTCntl
          { UNSG32 u32;
            struct w32Perif_CAM_MISTRTCntl;
                 } T32Perif_CAM_MISTRTCntl;
    typedef union  T32Perif_CAM_MDI0Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI0Cntl;
                 } T32Perif_CAM_MDI0Cntl;
    typedef union  T32Perif_CAM_MDI1Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI1Cntl;
                 } T32Perif_CAM_MDI1Cntl;
    typedef union  T32Perif_CAM_MDI2Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI2Cntl;
                 } T32Perif_CAM_MDI2Cntl;
    typedef union  T32Perif_CAM_MDI3Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI3Cntl;
                 } T32Perif_CAM_MDI3Cntl;
    typedef union  T32Perif_CAM_MDI4Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI4Cntl;
                 } T32Perif_CAM_MDI4Cntl;
    typedef union  T32Perif_CAM_MDI5Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI5Cntl;
                 } T32Perif_CAM_MDI5Cntl;
    typedef union  T32Perif_CAM_MDI6Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI6Cntl;
                 } T32Perif_CAM_MDI6Cntl;
    typedef union  T32Perif_CAM_MDI7Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDI7Cntl;
                 } T32Perif_CAM_MDI7Cntl;
    typedef union  T32Perif_CAM_MOVALCntl
          { UNSG32 u32;
            struct w32Perif_CAM_MOVALCntl;
                 } T32Perif_CAM_MOVALCntl;
    typedef union  T32Perif_CAM_MOSTRTCntl
          { UNSG32 u32;
            struct w32Perif_CAM_MOSTRTCntl;
                 } T32Perif_CAM_MOSTRTCntl;
    typedef union  T32Perif_CAM_MDO0Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO0Cntl;
                 } T32Perif_CAM_MDO0Cntl;
    typedef union  T32Perif_CAM_MDO1Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO1Cntl;
                 } T32Perif_CAM_MDO1Cntl;
    typedef union  T32Perif_CAM_MDO2Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO2Cntl;
                 } T32Perif_CAM_MDO2Cntl;
    typedef union  T32Perif_CAM_MDO3Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO3Cntl;
                 } T32Perif_CAM_MDO3Cntl;
    typedef union  T32Perif_CAM_MDO4Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO4Cntl;
                 } T32Perif_CAM_MDO4Cntl;
    typedef union  T32Perif_CAM_MDO5Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO5Cntl;
                 } T32Perif_CAM_MDO5Cntl;
    typedef union  T32Perif_CAM_MDO6Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO6Cntl;
                 } T32Perif_CAM_MDO6Cntl;
    typedef union  T32Perif_CAM_MDO7Cntl
          { UNSG32 u32;
            struct w32Perif_CAM_MDO7Cntl;
                 } T32Perif_CAM_MDO7Cntl;
    typedef union  T32Perif_CAM0_OLCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_OLCntl;
                 } T32Perif_CAM0_OLCntl;
    typedef union  T32Perif_CAM0_VCC_ENCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VCC_ENCntl;
                 } T32Perif_CAM0_VCC_ENCntl;
    typedef union  T32Perif_CAM0_VPP1_ENCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VPP1_ENCntl;
                 } T32Perif_CAM0_VPP1_ENCntl;
    typedef union  T32Perif_CAM0_VPP1_SELCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VPP1_SELCntl;
                 } T32Perif_CAM0_VPP1_SELCntl;
    typedef union  T32Perif_CAM0_VPP2_ENCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VPP2_ENCntl;
                 } T32Perif_CAM0_VPP2_ENCntl;
    typedef union  T32Perif_CAM0_VPP2_SELCntl
          { UNSG32 u32;
            struct w32Perif_CAM0_VPP2_SELCntl;
                 } T32Perif_CAM0_VPP2_SELCntl;
    typedef union  T32Perif_NAND_IO0Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO0Cntl;
                 } T32Perif_NAND_IO0Cntl;
    typedef union  T32Perif_NAND_IO1Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO1Cntl;
                 } T32Perif_NAND_IO1Cntl;
    typedef union  T32Perif_NAND_IO2Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO2Cntl;
                 } T32Perif_NAND_IO2Cntl;
    typedef union  T32Perif_NAND_IO3Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO3Cntl;
                 } T32Perif_NAND_IO3Cntl;
    typedef union  T32Perif_NAND_IO4Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO4Cntl;
                 } T32Perif_NAND_IO4Cntl;
    typedef union  T32Perif_NAND_IO5Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO5Cntl;
                 } T32Perif_NAND_IO5Cntl;
    typedef union  T32Perif_NAND_IO6Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO6Cntl;
                 } T32Perif_NAND_IO6Cntl;
    typedef union  T32Perif_NAND_IO7Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_IO7Cntl;
                 } T32Perif_NAND_IO7Cntl;
    typedef union  T32Perif_NAND_ALECntl
          { UNSG32 u32;
            struct w32Perif_NAND_ALECntl;
                 } T32Perif_NAND_ALECntl;
    typedef union  T32Perif_NAND_CLECntl
          { UNSG32 u32;
            struct w32Perif_NAND_CLECntl;
                 } T32Perif_NAND_CLECntl;
    typedef union  T32Perif_NAND_GPIO0Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_GPIO0Cntl;
                 } T32Perif_NAND_GPIO0Cntl;
    typedef union  T32Perif_NAND_GPIO1Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_GPIO1Cntl;
                 } T32Perif_NAND_GPIO1Cntl;
    typedef union  T32Perif_NAND_GPIO2Cntl
          { UNSG32 u32;
            struct w32Perif_NAND_GPIO2Cntl;
                 } T32Perif_NAND_GPIO2Cntl;
    typedef union  T32Perif_NAND_WEnCntl
          { UNSG32 u32;
            struct w32Perif_NAND_WEnCntl;
                 } T32Perif_NAND_WEnCntl;
    typedef union  T32Perif_NAND_REnCntl
          { UNSG32 u32;
            struct w32Perif_NAND_REnCntl;
                 } T32Perif_NAND_REnCntl;
    typedef union  T32Perif_NAND_WPnCntl
          { UNSG32 u32;
            struct w32Perif_NAND_WPnCntl;
                 } T32Perif_NAND_WPnCntl;
    typedef union  T32Perif_NAND_CEnCntl
          { UNSG32 u32;
            struct w32Perif_NAND_CEnCntl;
                 } T32Perif_NAND_CEnCntl;
    typedef union  T32Perif_VCLK_OUTCntl
          { UNSG32 u32;
            struct w32Perif_VCLK_OUTCntl;
                 } T32Perif_VCLK_OUTCntl;
    typedef union  T32Perif_I2S0_BCLKCntl
          { UNSG32 u32;
            struct w32Perif_I2S0_BCLKCntl;
                 } T32Perif_I2S0_BCLKCntl;
    typedef union  T32Perif_I2S0_LRCKCntl
          { UNSG32 u32;
            struct w32Perif_I2S0_LRCKCntl;
                 } T32Perif_I2S0_LRCKCntl;
    typedef union  T32Perif_I2S0_DO0Cntl
          { UNSG32 u32;
            struct w32Perif_I2S0_DO0Cntl;
                 } T32Perif_I2S0_DO0Cntl;
    typedef union  T32Perif_I2S0_DO1Cntl
          { UNSG32 u32;
            struct w32Perif_I2S0_DO1Cntl;
                 } T32Perif_I2S0_DO1Cntl;
    typedef union  T32Perif_I2S0_DO2Cntl
          { UNSG32 u32;
            struct w32Perif_I2S0_DO2Cntl;
                 } T32Perif_I2S0_DO2Cntl;
    typedef union  T32Perif_I2S0_DO3Cntl
          { UNSG32 u32;
            struct w32Perif_I2S0_DO3Cntl;
                 } T32Perif_I2S0_DO3Cntl;
    typedef union  T32Perif_I2S1_BCLKCntl
          { UNSG32 u32;
            struct w32Perif_I2S1_BCLKCntl;
                 } T32Perif_I2S1_BCLKCntl;
    typedef union  T32Perif_I2S1_LRCKCntl
          { UNSG32 u32;
            struct w32Perif_I2S1_LRCKCntl;
                 } T32Perif_I2S1_LRCKCntl;
    typedef union  T32Perif_I2S1_DOCntl
          { UNSG32 u32;
            struct w32Perif_I2S1_DOCntl;
                 } T32Perif_I2S1_DOCntl;
    typedef union  T32Perif_SPDIFOCntl
          { UNSG32 u32;
            struct w32Perif_SPDIFOCntl;
                 } T32Perif_SPDIFOCntl;
    typedef union  T32Perif_SPDIFICntl
          { UNSG32 u32;
            struct w32Perif_SPDIFICntl;
                 } T32Perif_SPDIFICntl;
    ///////////////////////////////////////////////////////////

    typedef union  TPerif_ID
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ID;
                   };
                 } TPerif_ID;
    typedef union  TPerif_bootStrap
          { UNSG32 u32[1];
            struct {
            struct w32Perif_bootStrap;
                   };
                 } TPerif_bootStrap;
    typedef union  TPerif_padEnable
          { UNSG32 u32[1];
            struct {
            struct w32Perif_padEnable;
                   };
                 } TPerif_padEnable;
    typedef union  TPerif_SIF_pinMux
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SIF_pinMux;
                   };
                 } TPerif_SIF_pinMux;
    typedef union  TPerif_GPO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_GPO0Cntl;
                   };
                 } TPerif_GPO0Cntl;
    typedef union  TPerif_GPO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_GPO1Cntl;
                   };
                 } TPerif_GPO1Cntl;
    typedef union  TPerif_GPO2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_GPO2Cntl;
                   };
                 } TPerif_GPO2Cntl;
    typedef union  TPerif_GPO3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_GPO3Cntl;
                   };
                 } TPerif_GPO3Cntl;
    typedef union  TPerif_SCRD0_RSTCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_RSTCntl;
                   };
                 } TPerif_SCRD0_RSTCntl;
    typedef union  TPerif_SCRD0_DCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_DCLKCntl;
                   };
                 } TPerif_SCRD0_DCLKCntl;
    typedef union  TPerif_SCRD0_DIOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_DIOCntl;
                   };
                 } TPerif_SCRD0_DIOCntl;
    typedef union  TPerif_SCRD0_VCC1P8_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_VCC1P8_ENCntl;
                   };
                 } TPerif_SCRD0_VCC1P8_ENCntl;
    typedef union  TPerif_SCRD0_VCC5_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_VCC5_ENCntl;
                   };
                 } TPerif_SCRD0_VCC5_ENCntl;
    typedef union  TPerif_SCRD0_VCC3P3_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_VCC3P3_ENCntl;
                   };
                 } TPerif_SCRD0_VCC3P3_ENCntl;
    typedef union  TPerif_SCRD0_GPIO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_GPIO0Cntl;
                   };
                 } TPerif_SCRD0_GPIO0Cntl;
    typedef union  TPerif_SCRD0_GPIO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD0_GPIO1Cntl;
                   };
                 } TPerif_SCRD0_GPIO1Cntl;
    typedef union  TPerif_SCRD1_RSTCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_RSTCntl;
                   };
                 } TPerif_SCRD1_RSTCntl;
    typedef union  TPerif_SCRD1_DCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_DCLKCntl;
                   };
                 } TPerif_SCRD1_DCLKCntl;
    typedef union  TPerif_SCRD1_DIOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_DIOCntl;
                   };
                 } TPerif_SCRD1_DIOCntl;
    typedef union  TPerif_SCRD1_VCC1P8_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_VCC1P8_ENCntl;
                   };
                 } TPerif_SCRD1_VCC1P8_ENCntl;
    typedef union  TPerif_SCRD1_VCC5_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_VCC5_ENCntl;
                   };
                 } TPerif_SCRD1_VCC5_ENCntl;
    typedef union  TPerif_SCRD1_VCC3P3_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_VCC3P3_ENCntl;
                   };
                 } TPerif_SCRD1_VCC3P3_ENCntl;
    typedef union  TPerif_SCRD1_GPIO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_GPIO0Cntl;
                   };
                 } TPerif_SCRD1_GPIO0Cntl;
    typedef union  TPerif_SCRD1_GPIO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SCRD1_GPIO1Cntl;
                   };
                 } TPerif_SCRD1_GPIO1Cntl;
    typedef union  TPerif_DAA_SCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_SCLKCntl;
                   };
                 } TPerif_DAA_SCLKCntl;
    typedef union  TPerif_DAA_FSYNCnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_FSYNCnCntl;
                   };
                 } TPerif_DAA_FSYNCnCntl;
    typedef union  TPerif_DAA_SDICntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_SDICntl;
                   };
                 } TPerif_DAA_SDICntl;
    typedef union  TPerif_DAA_SDOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_SDOCntl;
                   };
                 } TPerif_DAA_SDOCntl;
    typedef union  TPerif_DAA_MCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_MCLKCntl;
                   };
                 } TPerif_DAA_MCLKCntl;
    typedef union  TPerif_DAA_RSTnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_DAA_RSTnCntl;
                   };
                 } TPerif_DAA_RSTnCntl;
    typedef union  TPerif_ET_RCLKOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RCLKOCntl;
                   };
                 } TPerif_ET_RCLKOCntl;
    typedef union  TPerif_ET_TXCLKIOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXCLKIOCntl;
                   };
                 } TPerif_ET_TXCLKIOCntl;
    typedef union  TPerif_ET_TXD0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXD0Cntl;
                   };
                 } TPerif_ET_TXD0Cntl;
    typedef union  TPerif_ET_TXD1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXD1Cntl;
                   };
                 } TPerif_ET_TXD1Cntl;
    typedef union  TPerif_ET_TXD2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXD2Cntl;
                   };
                 } TPerif_ET_TXD2Cntl;
    typedef union  TPerif_ET_TXD3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXD3Cntl;
                   };
                 } TPerif_ET_TXD3Cntl;
    typedef union  TPerif_ET_TXENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_TXENCntl;
                   };
                 } TPerif_ET_TXENCntl;
    typedef union  TPerif_ET_RXCLKICntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXCLKICntl;
                   };
                 } TPerif_ET_RXCLKICntl;
    typedef union  TPerif_ET_RXD0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXD0Cntl;
                   };
                 } TPerif_ET_RXD0Cntl;
    typedef union  TPerif_ET_RXD1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXD1Cntl;
                   };
                 } TPerif_ET_RXD1Cntl;
    typedef union  TPerif_ET_RXD2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXD2Cntl;
                   };
                 } TPerif_ET_RXD2Cntl;
    typedef union  TPerif_ET_RXD3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXD3Cntl;
                   };
                 } TPerif_ET_RXD3Cntl;
    typedef union  TPerif_ET_RXDVCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_RXDVCntl;
                   };
                 } TPerif_ET_RXDVCntl;
    typedef union  TPerif_ET_MDCCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_MDCCntl;
                   };
                 } TPerif_ET_MDCCntl;
    typedef union  TPerif_ET_MDIOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_ET_MDIOCntl;
                   };
                 } TPerif_ET_MDIOCntl;
    typedef union  TPerif_STSI1_CLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI1_CLKCntl;
                   };
                 } TPerif_STSI1_CLKCntl;
    typedef union  TPerif_STSI1_ERRORCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI1_ERRORCntl;
                   };
                 } TPerif_STSI1_ERRORCntl;
    typedef union  TPerif_STSI1_SOPCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI1_SOPCntl;
                   };
                 } TPerif_STSI1_SOPCntl;
    typedef union  TPerif_STSI1_VALDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI1_VALDCntl;
                   };
                 } TPerif_STSI1_VALDCntl;
    typedef union  TPerif_STSI1_SDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI1_SDCntl;
                   };
                 } TPerif_STSI1_SDCntl;
    typedef union  TPerif_STSI2_CLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI2_CLKCntl;
                   };
                 } TPerif_STSI2_CLKCntl;
    typedef union  TPerif_STSI2_ERRORCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI2_ERRORCntl;
                   };
                 } TPerif_STSI2_ERRORCntl;
    typedef union  TPerif_STSI2_SOPCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI2_SOPCntl;
                   };
                 } TPerif_STSI2_SOPCntl;
    typedef union  TPerif_STSI2_VALDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI2_VALDCntl;
                   };
                 } TPerif_STSI2_VALDCntl;
    typedef union  TPerif_STSI2_SDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI2_SDCntl;
                   };
                 } TPerif_STSI2_SDCntl;
    typedef union  TPerif_STSI3_CLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI3_CLKCntl;
                   };
                 } TPerif_STSI3_CLKCntl;
    typedef union  TPerif_STSI3_ERRORCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI3_ERRORCntl;
                   };
                 } TPerif_STSI3_ERRORCntl;
    typedef union  TPerif_STSI3_SOPCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI3_SOPCntl;
                   };
                 } TPerif_STSI3_SOPCntl;
    typedef union  TPerif_STSI3_VALDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI3_VALDCntl;
                   };
                 } TPerif_STSI3_VALDCntl;
    typedef union  TPerif_STSI3_SDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI3_SDCntl;
                   };
                 } TPerif_STSI3_SDCntl;
    typedef union  TPerif_STSI4_CLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI4_CLKCntl;
                   };
                 } TPerif_STSI4_CLKCntl;
    typedef union  TPerif_STSI4_ERRORCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI4_ERRORCntl;
                   };
                 } TPerif_STSI4_ERRORCntl;
    typedef union  TPerif_STSI4_SOPCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI4_SOPCntl;
                   };
                 } TPerif_STSI4_SOPCntl;
    typedef union  TPerif_STSI4_VALDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI4_VALDCntl;
                   };
                 } TPerif_STSI4_VALDCntl;
    typedef union  TPerif_STSI4_SDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_STSI4_SDCntl;
                   };
                 } TPerif_STSI4_SDCntl;
    typedef union  TPerif_URT0_RXDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_URT0_RXDCntl;
                   };
                 } TPerif_URT0_RXDCntl;
    typedef union  TPerif_URT0_TXDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_URT0_TXDCntl;
                   };
                 } TPerif_URT0_TXDCntl;
    typedef union  TPerif_URT1_RXDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_URT1_RXDCntl;
                   };
                 } TPerif_URT1_RXDCntl;
    typedef union  TPerif_URT1_TXDCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_URT1_TXDCntl;
                   };
                 } TPerif_URT1_TXDCntl;
    typedef union  TPerif_CAM_D0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D0Cntl;
                   };
                 } TPerif_CAM_D0Cntl;
    typedef union  TPerif_CAM_D1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D1Cntl;
                   };
                 } TPerif_CAM_D1Cntl;
    typedef union  TPerif_CAM_D2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D2Cntl;
                   };
                 } TPerif_CAM_D2Cntl;
    typedef union  TPerif_CAM_D3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D3Cntl;
                   };
                 } TPerif_CAM_D3Cntl;
    typedef union  TPerif_CAM_D4Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D4Cntl;
                   };
                 } TPerif_CAM_D4Cntl;
    typedef union  TPerif_CAM_D5Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D5Cntl;
                   };
                 } TPerif_CAM_D5Cntl;
    typedef union  TPerif_CAM_D6Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D6Cntl;
                   };
                 } TPerif_CAM_D6Cntl;
    typedef union  TPerif_CAM_D7Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_D7Cntl;
                   };
                 } TPerif_CAM_D7Cntl;
    typedef union  TPerif_CAM_A0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A0Cntl;
                   };
                 } TPerif_CAM_A0Cntl;
    typedef union  TPerif_CAM_A1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A1Cntl;
                   };
                 } TPerif_CAM_A1Cntl;
    typedef union  TPerif_CAM_A2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A2Cntl;
                   };
                 } TPerif_CAM_A2Cntl;
    typedef union  TPerif_CAM_A3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A3Cntl;
                   };
                 } TPerif_CAM_A3Cntl;
    typedef union  TPerif_CAM_A4Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A4Cntl;
                   };
                 } TPerif_CAM_A4Cntl;
    typedef union  TPerif_CAM_A5Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A5Cntl;
                   };
                 } TPerif_CAM_A5Cntl;
    typedef union  TPerif_CAM_A6Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A6Cntl;
                   };
                 } TPerif_CAM_A6Cntl;
    typedef union  TPerif_CAM_A7Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A7Cntl;
                   };
                 } TPerif_CAM_A7Cntl;
    typedef union  TPerif_CAM_A8Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A8Cntl;
                   };
                 } TPerif_CAM_A8Cntl;
    typedef union  TPerif_CAM_A9Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A9Cntl;
                   };
                 } TPerif_CAM_A9Cntl;
    typedef union  TPerif_CAM_A10Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A10Cntl;
                   };
                 } TPerif_CAM_A10Cntl;
    typedef union  TPerif_CAM_A11Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A11Cntl;
                   };
                 } TPerif_CAM_A11Cntl;
    typedef union  TPerif_CAM_A12Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A12Cntl;
                   };
                 } TPerif_CAM_A12Cntl;
    typedef union  TPerif_CAM_A13Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A13Cntl;
                   };
                 } TPerif_CAM_A13Cntl;
    typedef union  TPerif_CAM_A14Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_A14Cntl;
                   };
                 } TPerif_CAM_A14Cntl;
    typedef union  TPerif_CAM0_WAITnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_WAITnCntl;
                   };
                 } TPerif_CAM0_WAITnCntl;
    typedef union  TPerif_CAM0_IREQnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_IREQnCntl;
                   };
                 } TPerif_CAM0_IREQnCntl;
    typedef union  TPerif_CAM0_CD1nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_CD1nCntl;
                   };
                 } TPerif_CAM0_CD1nCntl;
    typedef union  TPerif_CAM0_CD2nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_CD2nCntl;
                   };
                 } TPerif_CAM0_CD2nCntl;
    typedef union  TPerif_CAM0_VS1nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VS1nCntl;
                   };
                 } TPerif_CAM0_VS1nCntl;
    typedef union  TPerif_CAM0_MDETCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_MDETCntl;
                   };
                 } TPerif_CAM0_MDETCntl;
    typedef union  TPerif_CAM0_INPACKnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_INPACKnCntl;
                   };
                 } TPerif_CAM0_INPACKnCntl;
    typedef union  TPerif_CAM0_RESETCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_RESETCntl;
                   };
                 } TPerif_CAM0_RESETCntl;
    typedef union  TPerif_CAM0_CE1nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_CE1nCntl;
                   };
                 } TPerif_CAM0_CE1nCntl;
    typedef union  TPerif_CAM0_CE2nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_CE2nCntl;
                   };
                 } TPerif_CAM0_CE2nCntl;
    typedef union  TPerif_CAM0_VS2nCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VS2nCntl;
                   };
                 } TPerif_CAM0_VS2nCntl;
    typedef union  TPerif_CAM_OEnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_OEnCntl;
                   };
                 } TPerif_CAM_OEnCntl;
    typedef union  TPerif_CAM_WEnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_WEnCntl;
                   };
                 } TPerif_CAM_WEnCntl;
    typedef union  TPerif_CAM_REGnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_REGnCntl;
                   };
                 } TPerif_CAM_REGnCntl;
    typedef union  TPerif_CAM_IORDnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_IORDnCntl;
                   };
                 } TPerif_CAM_IORDnCntl;
    typedef union  TPerif_CAM_IOWRnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_IOWRnCntl;
                   };
                 } TPerif_CAM_IOWRnCntl;
    typedef union  TPerif_CAM_MIVALCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MIVALCntl;
                   };
                 } TPerif_CAM_MIVALCntl;
    typedef union  TPerif_CAM_MCLKICntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MCLKICntl;
                   };
                 } TPerif_CAM_MCLKICntl;
    typedef union  TPerif_CAM_MISTRTCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MISTRTCntl;
                   };
                 } TPerif_CAM_MISTRTCntl;
    typedef union  TPerif_CAM_MDI0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI0Cntl;
                   };
                 } TPerif_CAM_MDI0Cntl;
    typedef union  TPerif_CAM_MDI1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI1Cntl;
                   };
                 } TPerif_CAM_MDI1Cntl;
    typedef union  TPerif_CAM_MDI2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI2Cntl;
                   };
                 } TPerif_CAM_MDI2Cntl;
    typedef union  TPerif_CAM_MDI3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI3Cntl;
                   };
                 } TPerif_CAM_MDI3Cntl;
    typedef union  TPerif_CAM_MDI4Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI4Cntl;
                   };
                 } TPerif_CAM_MDI4Cntl;
    typedef union  TPerif_CAM_MDI5Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI5Cntl;
                   };
                 } TPerif_CAM_MDI5Cntl;
    typedef union  TPerif_CAM_MDI6Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI6Cntl;
                   };
                 } TPerif_CAM_MDI6Cntl;
    typedef union  TPerif_CAM_MDI7Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDI7Cntl;
                   };
                 } TPerif_CAM_MDI7Cntl;
    typedef union  TPerif_CAM_MOVALCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MOVALCntl;
                   };
                 } TPerif_CAM_MOVALCntl;
    typedef union  TPerif_CAM_MOSTRTCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MOSTRTCntl;
                   };
                 } TPerif_CAM_MOSTRTCntl;
    typedef union  TPerif_CAM_MDO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO0Cntl;
                   };
                 } TPerif_CAM_MDO0Cntl;
    typedef union  TPerif_CAM_MDO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO1Cntl;
                   };
                 } TPerif_CAM_MDO1Cntl;
    typedef union  TPerif_CAM_MDO2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO2Cntl;
                   };
                 } TPerif_CAM_MDO2Cntl;
    typedef union  TPerif_CAM_MDO3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO3Cntl;
                   };
                 } TPerif_CAM_MDO3Cntl;
    typedef union  TPerif_CAM_MDO4Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO4Cntl;
                   };
                 } TPerif_CAM_MDO4Cntl;
    typedef union  TPerif_CAM_MDO5Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO5Cntl;
                   };
                 } TPerif_CAM_MDO5Cntl;
    typedef union  TPerif_CAM_MDO6Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO6Cntl;
                   };
                 } TPerif_CAM_MDO6Cntl;
    typedef union  TPerif_CAM_MDO7Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM_MDO7Cntl;
                   };
                 } TPerif_CAM_MDO7Cntl;
    typedef union  TPerif_CAM0_OLCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_OLCntl;
                   };
                 } TPerif_CAM0_OLCntl;
    typedef union  TPerif_CAM0_VCC_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VCC_ENCntl;
                   };
                 } TPerif_CAM0_VCC_ENCntl;
    typedef union  TPerif_CAM0_VPP1_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VPP1_ENCntl;
                   };
                 } TPerif_CAM0_VPP1_ENCntl;
    typedef union  TPerif_CAM0_VPP1_SELCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VPP1_SELCntl;
                   };
                 } TPerif_CAM0_VPP1_SELCntl;
    typedef union  TPerif_CAM0_VPP2_ENCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VPP2_ENCntl;
                   };
                 } TPerif_CAM0_VPP2_ENCntl;
    typedef union  TPerif_CAM0_VPP2_SELCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_CAM0_VPP2_SELCntl;
                   };
                 } TPerif_CAM0_VPP2_SELCntl;
    typedef union  TPerif_NAND_IO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO0Cntl;
                   };
                 } TPerif_NAND_IO0Cntl;
    typedef union  TPerif_NAND_IO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO1Cntl;
                   };
                 } TPerif_NAND_IO1Cntl;
    typedef union  TPerif_NAND_IO2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO2Cntl;
                   };
                 } TPerif_NAND_IO2Cntl;
    typedef union  TPerif_NAND_IO3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO3Cntl;
                   };
                 } TPerif_NAND_IO3Cntl;
    typedef union  TPerif_NAND_IO4Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO4Cntl;
                   };
                 } TPerif_NAND_IO4Cntl;
    typedef union  TPerif_NAND_IO5Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO5Cntl;
                   };
                 } TPerif_NAND_IO5Cntl;
    typedef union  TPerif_NAND_IO6Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO6Cntl;
                   };
                 } TPerif_NAND_IO6Cntl;
    typedef union  TPerif_NAND_IO7Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_IO7Cntl;
                   };
                 } TPerif_NAND_IO7Cntl;
    typedef union  TPerif_NAND_ALECntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_ALECntl;
                   };
                 } TPerif_NAND_ALECntl;
    typedef union  TPerif_NAND_CLECntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_CLECntl;
                   };
                 } TPerif_NAND_CLECntl;
    typedef union  TPerif_NAND_GPIO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_GPIO0Cntl;
                   };
                 } TPerif_NAND_GPIO0Cntl;
    typedef union  TPerif_NAND_GPIO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_GPIO1Cntl;
                   };
                 } TPerif_NAND_GPIO1Cntl;
    typedef union  TPerif_NAND_GPIO2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_GPIO2Cntl;
                   };
                 } TPerif_NAND_GPIO2Cntl;
    typedef union  TPerif_NAND_WEnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_WEnCntl;
                   };
                 } TPerif_NAND_WEnCntl;
    typedef union  TPerif_NAND_REnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_REnCntl;
                   };
                 } TPerif_NAND_REnCntl;
    typedef union  TPerif_NAND_WPnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_WPnCntl;
                   };
                 } TPerif_NAND_WPnCntl;
    typedef union  TPerif_NAND_CEnCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_NAND_CEnCntl;
                   };
                 } TPerif_NAND_CEnCntl;
    typedef union  TPerif_VCLK_OUTCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_VCLK_OUTCntl;
                   };
                 } TPerif_VCLK_OUTCntl;
    typedef union  TPerif_I2S0_BCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_BCLKCntl;
                   };
                 } TPerif_I2S0_BCLKCntl;
    typedef union  TPerif_I2S0_LRCKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_LRCKCntl;
                   };
                 } TPerif_I2S0_LRCKCntl;
    typedef union  TPerif_I2S0_DO0Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_DO0Cntl;
                   };
                 } TPerif_I2S0_DO0Cntl;
    typedef union  TPerif_I2S0_DO1Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_DO1Cntl;
                   };
                 } TPerif_I2S0_DO1Cntl;
    typedef union  TPerif_I2S0_DO2Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_DO2Cntl;
                   };
                 } TPerif_I2S0_DO2Cntl;
    typedef union  TPerif_I2S0_DO3Cntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S0_DO3Cntl;
                   };
                 } TPerif_I2S0_DO3Cntl;
    typedef union  TPerif_I2S1_BCLKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S1_BCLKCntl;
                   };
                 } TPerif_I2S1_BCLKCntl;
    typedef union  TPerif_I2S1_LRCKCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S1_LRCKCntl;
                   };
                 } TPerif_I2S1_LRCKCntl;
    typedef union  TPerif_I2S1_DOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_I2S1_DOCntl;
                   };
                 } TPerif_I2S1_DOCntl;
    typedef union  TPerif_SPDIFOCntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SPDIFOCntl;
                   };
                 } TPerif_SPDIFOCntl;
    typedef union  TPerif_SPDIFICntl
          { UNSG32 u32[1];
            struct {
            struct w32Perif_SPDIFICntl;
                   };
                 } TPerif_SPDIFICntl;

    ///////////////////////////////////////////////////////////
     SIGN32 Perif_drvrd(SIE_Perif *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 Perif_drvwr(SIE_Perif *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void Perif_reset(SIE_Perif *p);
     SIGN32 Perif_cmp  (SIE_Perif *p, SIE_Perif *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define Perif_check(p,pie,pfx,hLOG) Perif_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define Perif_print(p,    pfx,hLOG) Perif_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: Perif
////////////////////////////////////////////////////////////



#ifdef __cplusplus
  }
#endif
#pragma  pack()

#endif
//////
/// ENDOFFILE: perif.h
////////////////////////////////////////////////////////////

