#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov  1 18:41:09 2020
# Process ID: 6168
# Current directory: Z:/Desktop/EECE2323/lab4proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent560 Z:\Desktop\EECE2323\lab4proj\lab4proj.xpr
# Log file: Z:/Desktop/EECE2323/lab4proj/vivado.log
# Journal file: Z:/Desktop/EECE2323/lab4proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Desktop/EECE2323/lab4proj/lab4proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 743.629 ; gain = 144.512
update_compile_order -fileset sources_1
elaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_tb_behav xil_defaultlib.alu_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'input1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'WriteData' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:28]
ERROR: [VRFC 10-3180] cannot find port 'WriteAddr' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:26]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:25]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:24]
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:42]
ERROR: [VRFC 10-3180] cannot find port 'ALUop' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:41]
ERROR: [VRFC 10-3180] cannot find port 'input_2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:40]
ERROR: [VRFC 10-3180] cannot find port 'input_1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_tb_behav xil_defaultlib.alu_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'input1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'WriteData' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:28]
ERROR: [VRFC 10-3180] cannot find port 'WriteAddr' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:26]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:25]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:24]
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:42]
ERROR: [VRFC 10-3180] cannot find port 'ALUop' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:41]
ERROR: [VRFC 10-3180] cannot find port 'input_2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:40]
ERROR: [VRFC 10-3180] cannot find port 'input_1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Nov  1 21:51:33 2020] Launched synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
[Sun Nov  1 21:51:33 2020] Launched impl_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 801.363 ; gain = 0.000
