# matrix_mul_opencl_intelFPGA
Hello every one
This is an Loop Tiling (loop nest optimization) based OpenCL Matrix Multiplication.
It contains host code and kernel code and can be implemented on IntelFPGA
