Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fixed_16_2_neurons_synapse_tb_behav xil_defaultlib.fixed_16_2_neurons_synapse_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IZ_pipeline_16
Compiling module xil_defaultlib.fixed_16_mul
Compiling module xil_defaultlib.fixed_16_synapse
Compiling module xil_defaultlib.fixed_16_2_neurons_synapse_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fixed_16_2_neurons_synapse_tb_behav
