//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23920284
// Cuda compilation tools, release 9.2, V9.2.88
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	_Z16computeHMAC_SHA1PcS_PjPtS0_iPh

.visible .entry _Z16computeHMAC_SHA1PcS_PjPtS0_iPh(
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_0,
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_1,
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_2,
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_3,
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_4,
	.param .u32 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_5,
	.param .u64 _Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_6
)
{
	.local .align 16 .b8 	__local_depot0[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<40>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<4943>;
	.reg .b64 	%rd<104>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd11, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_0];
	ld.param.u64 	%rd12, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_1];
	ld.param.u64 	%rd13, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_2];
	ld.param.u64 	%rd14, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_3];
	ld.param.u64 	%rd15, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_4];
	ld.param.u32 	%r193, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_5];
	mov.u32 	%r194, %ntid.x;
	mov.u32 	%r195, %ctaid.x;
	mov.u32 	%r196, %tid.x;
	mad.lo.s32 	%r1, %r194, %r195, %r196;
	setp.ge.s32	%p1, %r1, %r193;
	@%p1 bra 	BB0_55;

	cvta.to.global.u64 	%rd17, %rd12;
	cvt.s64.s32	%rd1, %r1;
	cvta.to.global.u64 	%rd18, %rd14;
	mul.wide.s32 	%rd19, %r1, 2;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u16 	%rs1, [%rd20];
	shl.b32 	%r197, %r1, 6;
	cvt.s64.s32	%rd21, %r197;
	add.s64 	%rd22, %rd17, %rd21;
	ld.global.u32 	%r198, [%rd22];
	xor.b32  	%r199, %r198, 909522486;
	ld.global.u32 	%r200, [%rd22+4];
	xor.b32  	%r201, %r200, 909522486;
	ld.global.u32 	%r202, [%rd22+8];
	xor.b32  	%r203, %r202, 909522486;
	ld.global.u32 	%r204, [%rd22+12];
	xor.b32  	%r205, %r204, 909522486;
	ld.global.u32 	%r206, [%rd22+16];
	xor.b32  	%r207, %r206, 909522486;
	ld.global.u32 	%r208, [%rd22+20];
	xor.b32  	%r209, %r208, 909522486;
	ld.global.u32 	%r210, [%rd22+24];
	xor.b32  	%r211, %r210, 909522486;
	ld.global.u32 	%r212, [%rd22+28];
	xor.b32  	%r213, %r212, 909522486;
	ld.global.u32 	%r214, [%rd22+32];
	xor.b32  	%r215, %r214, 909522486;
	ld.global.u32 	%r216, [%rd22+36];
	xor.b32  	%r217, %r216, 909522486;
	ld.global.u32 	%r218, [%rd22+40];
	xor.b32  	%r219, %r218, 909522486;
	ld.global.u32 	%r220, [%rd22+44];
	xor.b32  	%r221, %r220, 909522486;
	ld.global.u32 	%r222, [%rd22+48];
	xor.b32  	%r223, %r222, 909522486;
	ld.global.u32 	%r224, [%rd22+52];
	xor.b32  	%r225, %r224, 909522486;
	ld.global.u32 	%r226, [%rd22+56];
	xor.b32  	%r227, %r226, 909522486;
	ld.global.u32 	%r228, [%rd22+60];
	xor.b32  	%r229, %r228, 909522486;
	shr.u32 	%r230, %r199, 24;
	shr.u32 	%r231, %r199, 8;
	and.b32  	%r232, %r231, 65280;
	or.b32  	%r233, %r232, %r230;
	shl.b32 	%r234, %r199, 24;
	shl.b32 	%r235, %r199, 8;
	and.b32  	%r236, %r235, 16711680;
	or.b32  	%r237, %r234, %r236;
	or.b32  	%r238, %r237, %r233;
	shr.u32 	%r239, %r201, 24;
	shr.u32 	%r240, %r201, 8;
	and.b32  	%r241, %r240, 65280;
	or.b32  	%r242, %r241, %r239;
	shl.b32 	%r243, %r201, 24;
	shl.b32 	%r244, %r201, 8;
	and.b32  	%r245, %r244, 16711680;
	or.b32  	%r246, %r243, %r245;
	or.b32  	%r247, %r246, %r242;
	shr.u32 	%r248, %r203, 24;
	shr.u32 	%r249, %r203, 8;
	and.b32  	%r250, %r249, 65280;
	or.b32  	%r251, %r250, %r248;
	shl.b32 	%r252, %r203, 24;
	shl.b32 	%r253, %r203, 8;
	and.b32  	%r254, %r253, 16711680;
	or.b32  	%r255, %r252, %r254;
	or.b32  	%r256, %r255, %r251;
	shr.u32 	%r257, %r205, 24;
	shr.u32 	%r258, %r205, 8;
	and.b32  	%r259, %r258, 65280;
	or.b32  	%r260, %r259, %r257;
	shl.b32 	%r261, %r205, 24;
	shl.b32 	%r262, %r205, 8;
	and.b32  	%r263, %r262, 16711680;
	or.b32  	%r264, %r261, %r263;
	or.b32  	%r265, %r264, %r260;
	shr.u32 	%r266, %r207, 24;
	shr.u32 	%r267, %r207, 8;
	and.b32  	%r268, %r267, 65280;
	or.b32  	%r269, %r268, %r266;
	shl.b32 	%r270, %r207, 24;
	shl.b32 	%r271, %r207, 8;
	and.b32  	%r272, %r271, 16711680;
	or.b32  	%r273, %r270, %r272;
	or.b32  	%r274, %r273, %r269;
	shr.u32 	%r275, %r209, 24;
	shr.u32 	%r276, %r209, 8;
	and.b32  	%r277, %r276, 65280;
	or.b32  	%r278, %r277, %r275;
	shl.b32 	%r279, %r209, 24;
	shl.b32 	%r280, %r209, 8;
	and.b32  	%r281, %r280, 16711680;
	or.b32  	%r282, %r279, %r281;
	or.b32  	%r283, %r282, %r278;
	shr.u32 	%r284, %r211, 24;
	shr.u32 	%r285, %r211, 8;
	and.b32  	%r286, %r285, 65280;
	or.b32  	%r287, %r286, %r284;
	shl.b32 	%r288, %r211, 24;
	shl.b32 	%r289, %r211, 8;
	and.b32  	%r290, %r289, 16711680;
	or.b32  	%r291, %r288, %r290;
	or.b32  	%r292, %r291, %r287;
	shr.u32 	%r293, %r213, 24;
	shr.u32 	%r294, %r213, 8;
	and.b32  	%r295, %r294, 65280;
	or.b32  	%r296, %r295, %r293;
	shl.b32 	%r297, %r213, 24;
	shl.b32 	%r298, %r213, 8;
	and.b32  	%r299, %r298, 16711680;
	or.b32  	%r300, %r297, %r299;
	or.b32  	%r301, %r300, %r296;
	shr.u32 	%r302, %r215, 24;
	shr.u32 	%r303, %r215, 8;
	and.b32  	%r304, %r303, 65280;
	or.b32  	%r305, %r304, %r302;
	shl.b32 	%r306, %r215, 24;
	shl.b32 	%r307, %r215, 8;
	and.b32  	%r308, %r307, 16711680;
	or.b32  	%r309, %r306, %r308;
	or.b32  	%r310, %r309, %r305;
	shr.u32 	%r311, %r217, 24;
	shr.u32 	%r312, %r217, 8;
	and.b32  	%r313, %r312, 65280;
	or.b32  	%r314, %r313, %r311;
	shl.b32 	%r315, %r217, 24;
	shl.b32 	%r316, %r217, 8;
	and.b32  	%r317, %r316, 16711680;
	or.b32  	%r318, %r315, %r317;
	or.b32  	%r319, %r318, %r314;
	shr.u32 	%r320, %r219, 24;
	shr.u32 	%r321, %r219, 8;
	and.b32  	%r322, %r321, 65280;
	or.b32  	%r323, %r322, %r320;
	shl.b32 	%r324, %r219, 24;
	shl.b32 	%r325, %r219, 8;
	and.b32  	%r326, %r325, 16711680;
	or.b32  	%r327, %r324, %r326;
	or.b32  	%r328, %r327, %r323;
	shr.u32 	%r329, %r221, 24;
	shr.u32 	%r330, %r221, 8;
	and.b32  	%r331, %r330, 65280;
	or.b32  	%r332, %r331, %r329;
	shl.b32 	%r333, %r221, 24;
	shl.b32 	%r334, %r221, 8;
	and.b32  	%r335, %r334, 16711680;
	or.b32  	%r336, %r333, %r335;
	or.b32  	%r337, %r336, %r332;
	shr.u32 	%r338, %r223, 24;
	shr.u32 	%r339, %r223, 8;
	and.b32  	%r340, %r339, 65280;
	or.b32  	%r341, %r340, %r338;
	shl.b32 	%r342, %r223, 24;
	shl.b32 	%r343, %r223, 8;
	and.b32  	%r344, %r343, 16711680;
	or.b32  	%r345, %r342, %r344;
	or.b32  	%r346, %r345, %r341;
	shr.u32 	%r347, %r225, 24;
	shr.u32 	%r348, %r225, 8;
	and.b32  	%r349, %r348, 65280;
	or.b32  	%r350, %r349, %r347;
	shl.b32 	%r351, %r225, 24;
	shl.b32 	%r352, %r225, 8;
	and.b32  	%r353, %r352, 16711680;
	or.b32  	%r354, %r351, %r353;
	or.b32  	%r355, %r354, %r350;
	shr.u32 	%r356, %r227, 24;
	shr.u32 	%r357, %r227, 8;
	and.b32  	%r358, %r357, 65280;
	or.b32  	%r359, %r358, %r356;
	shl.b32 	%r360, %r227, 24;
	shl.b32 	%r361, %r227, 8;
	and.b32  	%r362, %r361, 16711680;
	or.b32  	%r363, %r360, %r362;
	or.b32  	%r364, %r363, %r359;
	shr.u32 	%r365, %r229, 24;
	shr.u32 	%r366, %r229, 8;
	and.b32  	%r367, %r366, 65280;
	or.b32  	%r368, %r367, %r365;
	shl.b32 	%r369, %r229, 24;
	shl.b32 	%r370, %r229, 8;
	and.b32  	%r371, %r370, 16711680;
	or.b32  	%r372, %r369, %r371;
	or.b32  	%r373, %r372, %r368;
	add.s32 	%r374, %r238, -1615554381;
	xor.b32  	%r375, %r310, %r355;
	xor.b32  	%r376, %r375, %r256;
	xor.b32  	%r377, %r376, %r238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 1;
	shr.b32 	%rhs, %r377, 31;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 5;
	shr.b32 	%rhs, %r374, 27;
	add.u32 	%r379, %lhs, %rhs;
	}
	add.s32 	%r380, %r379, %r247;
	add.s32 	%r381, %r380, 1722862861;
	xor.b32  	%r382, %r319, %r364;
	xor.b32  	%r383, %r382, %r265;
	xor.b32  	%r384, %r383, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 1;
	shr.b32 	%rhs, %r384, 31;
	add.u32 	%r385, %lhs, %rhs;
	}
	and.b32  	%r386, %r374, 1506887872;
	mov.u32 	%r387, 1615554380;
	sub.s32 	%r388, %r387, %r238;
	and.b32  	%r389, %r388, 2079550178;
	or.b32  	%r390, %r386, %r389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 5;
	shr.b32 	%rhs, %r381, 27;
	add.u32 	%r391, %lhs, %rhs;
	}
	add.s32 	%r392, %r390, %r391;
	add.s32 	%r393, %r392, %r256;
	add.s32 	%r394, %r393, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 30;
	shr.b32 	%rhs, %r374, 2;
	add.u32 	%r395, %lhs, %rhs;
	}
	xor.b32  	%r396, %r328, %r373;
	xor.b32  	%r397, %r396, %r274;
	xor.b32  	%r398, %r397, %r256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 1;
	shr.b32 	%rhs, %r398, 31;
	add.u32 	%r399, %lhs, %rhs;
	}
	and.b32  	%r400, %r381, %r395;
	not.b32 	%r401, %r381;
	and.b32  	%r402, %r401, 1506887872;
	or.b32  	%r403, %r400, %r402;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 5;
	shr.b32 	%rhs, %r394, 27;
	add.u32 	%r404, %lhs, %rhs;
	}
	add.s32 	%r405, %r403, %r404;
	add.s32 	%r406, %r405, %r265;
	add.s32 	%r407, %r406, -696916869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 30;
	shr.b32 	%rhs, %r381, 2;
	add.u32 	%r408, %lhs, %rhs;
	}
	xor.b32  	%r409, %r337, %r378;
	xor.b32  	%r410, %r409, %r283;
	xor.b32  	%r411, %r410, %r265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 1;
	shr.b32 	%rhs, %r411, 31;
	add.u32 	%r412, %lhs, %rhs;
	}
	and.b32  	%r413, %r394, %r408;
	not.b32 	%r414, %r394;
	and.b32  	%r415, %r395, %r414;
	or.b32  	%r416, %r413, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 5;
	shr.b32 	%rhs, %r407, 27;
	add.u32 	%r417, %lhs, %rhs;
	}
	add.s32 	%r418, %r416, %r417;
	add.s32 	%r419, %r418, %r274;
	add.s32 	%r420, %r419, -1269579175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 30;
	shr.b32 	%rhs, %r394, 2;
	add.u32 	%r421, %lhs, %rhs;
	}
	xor.b32  	%r422, %r346, %r385;
	xor.b32  	%r423, %r422, %r292;
	xor.b32  	%r424, %r423, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 1;
	shr.b32 	%rhs, %r424, 31;
	add.u32 	%r425, %lhs, %rhs;
	}
	and.b32  	%r426, %r407, %r421;
	not.b32 	%r427, %r407;
	and.b32  	%r428, %r408, %r427;
	or.b32  	%r429, %r426, %r428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 5;
	shr.b32 	%rhs, %r420, 27;
	add.u32 	%r430, %lhs, %rhs;
	}
	add.s32 	%r431, %r395, %r429;
	add.s32 	%r432, %r431, %r430;
	add.s32 	%r433, %r432, %r283;
	add.s32 	%r434, %r433, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r407, 30;
	shr.b32 	%rhs, %r407, 2;
	add.u32 	%r435, %lhs, %rhs;
	}
	xor.b32  	%r436, %r355, %r399;
	xor.b32  	%r437, %r436, %r301;
	xor.b32  	%r438, %r437, %r283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r438, 1;
	shr.b32 	%rhs, %r438, 31;
	add.u32 	%r439, %lhs, %rhs;
	}
	and.b32  	%r440, %r420, %r435;
	not.b32 	%r441, %r420;
	and.b32  	%r442, %r421, %r441;
	or.b32  	%r443, %r440, %r442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 5;
	shr.b32 	%rhs, %r434, 27;
	add.u32 	%r444, %lhs, %rhs;
	}
	add.s32 	%r445, %r408, %r443;
	add.s32 	%r446, %r445, %r444;
	add.s32 	%r447, %r446, %r292;
	add.s32 	%r448, %r447, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 30;
	shr.b32 	%rhs, %r420, 2;
	add.u32 	%r449, %lhs, %rhs;
	}
	xor.b32  	%r450, %r364, %r412;
	xor.b32  	%r451, %r450, %r310;
	xor.b32  	%r452, %r451, %r292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 1;
	shr.b32 	%rhs, %r452, 31;
	add.u32 	%r453, %lhs, %rhs;
	}
	and.b32  	%r454, %r434, %r449;
	not.b32 	%r455, %r434;
	and.b32  	%r456, %r435, %r455;
	or.b32  	%r457, %r454, %r456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 5;
	shr.b32 	%rhs, %r448, 27;
	add.u32 	%r458, %lhs, %rhs;
	}
	add.s32 	%r459, %r421, %r457;
	add.s32 	%r460, %r459, %r458;
	add.s32 	%r461, %r460, %r301;
	add.s32 	%r462, %r461, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 30;
	shr.b32 	%rhs, %r434, 2;
	add.u32 	%r463, %lhs, %rhs;
	}
	xor.b32  	%r464, %r373, %r425;
	xor.b32  	%r465, %r464, %r319;
	xor.b32  	%r466, %r465, %r301;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 1;
	shr.b32 	%rhs, %r466, 31;
	add.u32 	%r467, %lhs, %rhs;
	}
	and.b32  	%r468, %r448, %r463;
	not.b32 	%r469, %r448;
	and.b32  	%r470, %r449, %r469;
	or.b32  	%r471, %r468, %r470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 5;
	shr.b32 	%rhs, %r462, 27;
	add.u32 	%r472, %lhs, %rhs;
	}
	add.s32 	%r473, %r435, %r471;
	add.s32 	%r474, %r473, %r472;
	add.s32 	%r475, %r474, %r310;
	add.s32 	%r476, %r475, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r448, 30;
	shr.b32 	%rhs, %r448, 2;
	add.u32 	%r477, %lhs, %rhs;
	}
	xor.b32  	%r478, %r378, %r439;
	xor.b32  	%r479, %r478, %r328;
	xor.b32  	%r480, %r479, %r310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 1;
	shr.b32 	%rhs, %r480, 31;
	add.u32 	%r481, %lhs, %rhs;
	}
	and.b32  	%r482, %r462, %r477;
	not.b32 	%r483, %r462;
	and.b32  	%r484, %r463, %r483;
	or.b32  	%r485, %r482, %r484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 5;
	shr.b32 	%rhs, %r476, 27;
	add.u32 	%r486, %lhs, %rhs;
	}
	add.s32 	%r487, %r449, %r485;
	add.s32 	%r488, %r487, %r486;
	add.s32 	%r489, %r488, %r319;
	add.s32 	%r490, %r489, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 30;
	shr.b32 	%rhs, %r462, 2;
	add.u32 	%r491, %lhs, %rhs;
	}
	xor.b32  	%r492, %r385, %r453;
	xor.b32  	%r493, %r492, %r337;
	xor.b32  	%r494, %r493, %r319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 1;
	shr.b32 	%rhs, %r494, 31;
	add.u32 	%r495, %lhs, %rhs;
	}
	and.b32  	%r496, %r476, %r491;
	not.b32 	%r497, %r476;
	and.b32  	%r498, %r477, %r497;
	or.b32  	%r499, %r496, %r498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 5;
	shr.b32 	%rhs, %r490, 27;
	add.u32 	%r500, %lhs, %rhs;
	}
	add.s32 	%r501, %r463, %r499;
	add.s32 	%r502, %r501, %r500;
	add.s32 	%r503, %r502, %r328;
	add.s32 	%r504, %r503, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 30;
	shr.b32 	%rhs, %r476, 2;
	add.u32 	%r505, %lhs, %rhs;
	}
	xor.b32  	%r506, %r399, %r467;
	xor.b32  	%r507, %r506, %r346;
	xor.b32  	%r508, %r507, %r328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 1;
	shr.b32 	%rhs, %r508, 31;
	add.u32 	%r509, %lhs, %rhs;
	}
	and.b32  	%r510, %r490, %r505;
	not.b32 	%r511, %r490;
	and.b32  	%r512, %r491, %r511;
	or.b32  	%r513, %r510, %r512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 5;
	shr.b32 	%rhs, %r504, 27;
	add.u32 	%r514, %lhs, %rhs;
	}
	add.s32 	%r515, %r477, %r513;
	add.s32 	%r516, %r515, %r514;
	add.s32 	%r517, %r516, %r337;
	add.s32 	%r518, %r517, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r490, 30;
	shr.b32 	%rhs, %r490, 2;
	add.u32 	%r519, %lhs, %rhs;
	}
	xor.b32  	%r520, %r412, %r481;
	xor.b32  	%r521, %r520, %r355;
	xor.b32  	%r522, %r521, %r337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 1;
	shr.b32 	%rhs, %r522, 31;
	add.u32 	%r523, %lhs, %rhs;
	}
	and.b32  	%r524, %r504, %r519;
	not.b32 	%r525, %r504;
	and.b32  	%r526, %r505, %r525;
	or.b32  	%r527, %r524, %r526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 5;
	shr.b32 	%rhs, %r518, 27;
	add.u32 	%r528, %lhs, %rhs;
	}
	add.s32 	%r529, %r491, %r527;
	add.s32 	%r530, %r529, %r528;
	add.s32 	%r531, %r530, %r346;
	add.s32 	%r532, %r531, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 30;
	shr.b32 	%rhs, %r504, 2;
	add.u32 	%r533, %lhs, %rhs;
	}
	xor.b32  	%r534, %r425, %r495;
	xor.b32  	%r535, %r534, %r364;
	xor.b32  	%r536, %r535, %r346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 1;
	shr.b32 	%rhs, %r536, 31;
	add.u32 	%r537, %lhs, %rhs;
	}
	and.b32  	%r538, %r518, %r533;
	not.b32 	%r539, %r518;
	and.b32  	%r540, %r519, %r539;
	or.b32  	%r541, %r538, %r540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 5;
	shr.b32 	%rhs, %r532, 27;
	add.u32 	%r542, %lhs, %rhs;
	}
	add.s32 	%r543, %r505, %r541;
	add.s32 	%r544, %r543, %r542;
	add.s32 	%r545, %r544, %r355;
	add.s32 	%r546, %r545, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 30;
	shr.b32 	%rhs, %r518, 2;
	add.u32 	%r547, %lhs, %rhs;
	}
	xor.b32  	%r548, %r439, %r509;
	xor.b32  	%r549, %r548, %r373;
	xor.b32  	%r550, %r549, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 1;
	shr.b32 	%rhs, %r550, 31;
	add.u32 	%r551, %lhs, %rhs;
	}
	and.b32  	%r552, %r532, %r547;
	not.b32 	%r553, %r532;
	and.b32  	%r554, %r533, %r553;
	or.b32  	%r555, %r552, %r554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 5;
	shr.b32 	%rhs, %r546, 27;
	add.u32 	%r556, %lhs, %rhs;
	}
	add.s32 	%r557, %r519, %r555;
	add.s32 	%r558, %r557, %r556;
	add.s32 	%r559, %r558, %r364;
	add.s32 	%r560, %r559, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r532, 30;
	shr.b32 	%rhs, %r532, 2;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r453, %r523;
	xor.b32  	%r563, %r562, %r378;
	xor.b32  	%r564, %r563, %r364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 1;
	shr.b32 	%rhs, %r564, 31;
	add.u32 	%r565, %lhs, %rhs;
	}
	and.b32  	%r566, %r546, %r561;
	not.b32 	%r567, %r546;
	and.b32  	%r568, %r547, %r567;
	or.b32  	%r569, %r566, %r568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 5;
	shr.b32 	%rhs, %r560, 27;
	add.u32 	%r570, %lhs, %rhs;
	}
	add.s32 	%r571, %r533, %r569;
	add.s32 	%r572, %r571, %r570;
	add.s32 	%r573, %r572, %r373;
	add.s32 	%r574, %r573, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 30;
	shr.b32 	%rhs, %r546, 2;
	add.u32 	%r575, %lhs, %rhs;
	}
	xor.b32  	%r576, %r467, %r537;
	xor.b32  	%r577, %r576, %r385;
	xor.b32  	%r578, %r577, %r373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 1;
	shr.b32 	%rhs, %r578, 31;
	add.u32 	%r579, %lhs, %rhs;
	}
	and.b32  	%r580, %r560, %r575;
	not.b32 	%r581, %r560;
	and.b32  	%r582, %r561, %r581;
	or.b32  	%r583, %r580, %r582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 5;
	shr.b32 	%rhs, %r574, 27;
	add.u32 	%r584, %lhs, %rhs;
	}
	add.s32 	%r585, %r547, %r583;
	add.s32 	%r586, %r585, %r584;
	add.s32 	%r587, %r586, %r378;
	add.s32 	%r588, %r587, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 30;
	shr.b32 	%rhs, %r560, 2;
	add.u32 	%r589, %lhs, %rhs;
	}
	xor.b32  	%r590, %r481, %r551;
	xor.b32  	%r591, %r590, %r399;
	xor.b32  	%r592, %r591, %r378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r592, 1;
	shr.b32 	%rhs, %r592, 31;
	add.u32 	%r593, %lhs, %rhs;
	}
	and.b32  	%r594, %r574, %r589;
	not.b32 	%r595, %r574;
	and.b32  	%r596, %r575, %r595;
	or.b32  	%r597, %r594, %r596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 5;
	shr.b32 	%rhs, %r588, 27;
	add.u32 	%r598, %lhs, %rhs;
	}
	add.s32 	%r599, %r561, %r597;
	add.s32 	%r600, %r599, %r598;
	add.s32 	%r601, %r600, %r385;
	add.s32 	%r602, %r601, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 30;
	shr.b32 	%rhs, %r574, 2;
	add.u32 	%r603, %lhs, %rhs;
	}
	xor.b32  	%r604, %r495, %r565;
	xor.b32  	%r605, %r604, %r412;
	xor.b32  	%r606, %r605, %r385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 1;
	shr.b32 	%rhs, %r606, 31;
	add.u32 	%r607, %lhs, %rhs;
	}
	and.b32  	%r608, %r588, %r603;
	not.b32 	%r609, %r588;
	and.b32  	%r610, %r589, %r609;
	or.b32  	%r611, %r608, %r610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 5;
	shr.b32 	%rhs, %r602, 27;
	add.u32 	%r612, %lhs, %rhs;
	}
	add.s32 	%r613, %r575, %r611;
	add.s32 	%r614, %r613, %r612;
	add.s32 	%r615, %r614, %r399;
	add.s32 	%r616, %r615, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 30;
	shr.b32 	%rhs, %r588, 2;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r509, %r579;
	xor.b32  	%r619, %r618, %r425;
	xor.b32  	%r620, %r619, %r399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 1;
	shr.b32 	%rhs, %r620, 31;
	add.u32 	%r621, %lhs, %rhs;
	}
	and.b32  	%r622, %r602, %r617;
	not.b32 	%r623, %r602;
	and.b32  	%r624, %r603, %r623;
	or.b32  	%r625, %r622, %r624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 5;
	shr.b32 	%rhs, %r616, 27;
	add.u32 	%r626, %lhs, %rhs;
	}
	add.s32 	%r627, %r589, %r625;
	add.s32 	%r628, %r627, %r626;
	add.s32 	%r629, %r628, %r412;
	add.s32 	%r630, %r629, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 30;
	shr.b32 	%rhs, %r602, 2;
	add.u32 	%r631, %lhs, %rhs;
	}
	xor.b32  	%r632, %r523, %r593;
	xor.b32  	%r633, %r632, %r439;
	xor.b32  	%r634, %r633, %r412;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 1;
	shr.b32 	%rhs, %r634, 31;
	add.u32 	%r635, %lhs, %rhs;
	}
	xor.b32  	%r636, %r631, %r617;
	xor.b32  	%r637, %r636, %r616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 5;
	shr.b32 	%rhs, %r630, 27;
	add.u32 	%r638, %lhs, %rhs;
	}
	add.s32 	%r639, %r603, %r637;
	add.s32 	%r640, %r639, %r638;
	add.s32 	%r641, %r640, %r425;
	add.s32 	%r642, %r641, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r616, 30;
	shr.b32 	%rhs, %r616, 2;
	add.u32 	%r643, %lhs, %rhs;
	}
	xor.b32  	%r644, %r537, %r607;
	xor.b32  	%r645, %r644, %r453;
	xor.b32  	%r646, %r645, %r425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 1;
	shr.b32 	%rhs, %r646, 31;
	add.u32 	%r647, %lhs, %rhs;
	}
	xor.b32  	%r648, %r643, %r631;
	xor.b32  	%r649, %r648, %r630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 5;
	shr.b32 	%rhs, %r642, 27;
	add.u32 	%r650, %lhs, %rhs;
	}
	add.s32 	%r651, %r617, %r649;
	add.s32 	%r652, %r651, %r650;
	add.s32 	%r653, %r652, %r439;
	add.s32 	%r654, %r653, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 30;
	shr.b32 	%rhs, %r630, 2;
	add.u32 	%r655, %lhs, %rhs;
	}
	xor.b32  	%r656, %r551, %r621;
	xor.b32  	%r657, %r656, %r467;
	xor.b32  	%r658, %r657, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 1;
	shr.b32 	%rhs, %r658, 31;
	add.u32 	%r659, %lhs, %rhs;
	}
	xor.b32  	%r660, %r655, %r643;
	xor.b32  	%r661, %r660, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 5;
	shr.b32 	%rhs, %r654, 27;
	add.u32 	%r662, %lhs, %rhs;
	}
	add.s32 	%r663, %r631, %r661;
	add.s32 	%r664, %r663, %r662;
	add.s32 	%r665, %r664, %r453;
	add.s32 	%r666, %r665, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r642, 30;
	shr.b32 	%rhs, %r642, 2;
	add.u32 	%r667, %lhs, %rhs;
	}
	xor.b32  	%r668, %r565, %r635;
	xor.b32  	%r669, %r668, %r481;
	xor.b32  	%r670, %r669, %r453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r670, 1;
	shr.b32 	%rhs, %r670, 31;
	add.u32 	%r671, %lhs, %rhs;
	}
	xor.b32  	%r672, %r667, %r655;
	xor.b32  	%r673, %r672, %r654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 5;
	shr.b32 	%rhs, %r666, 27;
	add.u32 	%r674, %lhs, %rhs;
	}
	add.s32 	%r675, %r643, %r673;
	add.s32 	%r676, %r675, %r674;
	add.s32 	%r677, %r676, %r467;
	add.s32 	%r678, %r677, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r654, 30;
	shr.b32 	%rhs, %r654, 2;
	add.u32 	%r679, %lhs, %rhs;
	}
	xor.b32  	%r680, %r579, %r647;
	xor.b32  	%r681, %r680, %r495;
	xor.b32  	%r682, %r681, %r467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 1;
	shr.b32 	%rhs, %r682, 31;
	add.u32 	%r683, %lhs, %rhs;
	}
	xor.b32  	%r684, %r679, %r667;
	xor.b32  	%r685, %r684, %r666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 5;
	shr.b32 	%rhs, %r678, 27;
	add.u32 	%r686, %lhs, %rhs;
	}
	add.s32 	%r687, %r655, %r685;
	add.s32 	%r688, %r687, %r686;
	add.s32 	%r689, %r688, %r481;
	add.s32 	%r690, %r689, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 30;
	shr.b32 	%rhs, %r666, 2;
	add.u32 	%r691, %lhs, %rhs;
	}
	xor.b32  	%r692, %r593, %r659;
	xor.b32  	%r693, %r692, %r509;
	xor.b32  	%r694, %r693, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 1;
	shr.b32 	%rhs, %r694, 31;
	add.u32 	%r695, %lhs, %rhs;
	}
	xor.b32  	%r696, %r691, %r679;
	xor.b32  	%r697, %r696, %r678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 5;
	shr.b32 	%rhs, %r690, 27;
	add.u32 	%r698, %lhs, %rhs;
	}
	add.s32 	%r699, %r667, %r697;
	add.s32 	%r700, %r699, %r698;
	add.s32 	%r701, %r700, %r495;
	add.s32 	%r702, %r701, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 30;
	shr.b32 	%rhs, %r678, 2;
	add.u32 	%r703, %lhs, %rhs;
	}
	xor.b32  	%r704, %r607, %r671;
	xor.b32  	%r705, %r704, %r523;
	xor.b32  	%r706, %r705, %r495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 1;
	shr.b32 	%rhs, %r706, 31;
	add.u32 	%r707, %lhs, %rhs;
	}
	xor.b32  	%r708, %r703, %r691;
	xor.b32  	%r709, %r708, %r690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 5;
	shr.b32 	%rhs, %r702, 27;
	add.u32 	%r710, %lhs, %rhs;
	}
	add.s32 	%r711, %r679, %r709;
	add.s32 	%r712, %r711, %r710;
	add.s32 	%r713, %r712, %r509;
	add.s32 	%r714, %r713, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 30;
	shr.b32 	%rhs, %r690, 2;
	add.u32 	%r715, %lhs, %rhs;
	}
	xor.b32  	%r716, %r621, %r683;
	xor.b32  	%r717, %r716, %r537;
	xor.b32  	%r718, %r717, %r509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r718, 1;
	shr.b32 	%rhs, %r718, 31;
	add.u32 	%r719, %lhs, %rhs;
	}
	xor.b32  	%r720, %r715, %r703;
	xor.b32  	%r721, %r720, %r702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 5;
	shr.b32 	%rhs, %r714, 27;
	add.u32 	%r722, %lhs, %rhs;
	}
	add.s32 	%r723, %r691, %r721;
	add.s32 	%r724, %r723, %r722;
	add.s32 	%r725, %r724, %r523;
	add.s32 	%r726, %r725, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r702, 30;
	shr.b32 	%rhs, %r702, 2;
	add.u32 	%r727, %lhs, %rhs;
	}
	xor.b32  	%r728, %r635, %r695;
	xor.b32  	%r729, %r728, %r551;
	xor.b32  	%r730, %r729, %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 1;
	shr.b32 	%rhs, %r730, 31;
	add.u32 	%r731, %lhs, %rhs;
	}
	xor.b32  	%r732, %r727, %r715;
	xor.b32  	%r733, %r732, %r714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r726, 5;
	shr.b32 	%rhs, %r726, 27;
	add.u32 	%r734, %lhs, %rhs;
	}
	add.s32 	%r735, %r703, %r733;
	add.s32 	%r736, %r735, %r734;
	add.s32 	%r737, %r736, %r537;
	add.s32 	%r738, %r737, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 30;
	shr.b32 	%rhs, %r714, 2;
	add.u32 	%r739, %lhs, %rhs;
	}
	xor.b32  	%r740, %r647, %r707;
	xor.b32  	%r741, %r740, %r565;
	xor.b32  	%r742, %r741, %r537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 1;
	shr.b32 	%rhs, %r742, 31;
	add.u32 	%r743, %lhs, %rhs;
	}
	xor.b32  	%r744, %r739, %r727;
	xor.b32  	%r745, %r744, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 5;
	shr.b32 	%rhs, %r738, 27;
	add.u32 	%r746, %lhs, %rhs;
	}
	add.s32 	%r747, %r715, %r745;
	add.s32 	%r748, %r747, %r746;
	add.s32 	%r749, %r748, %r551;
	add.s32 	%r750, %r749, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r726, 30;
	shr.b32 	%rhs, %r726, 2;
	add.u32 	%r751, %lhs, %rhs;
	}
	xor.b32  	%r752, %r659, %r719;
	xor.b32  	%r753, %r752, %r579;
	xor.b32  	%r754, %r753, %r551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 1;
	shr.b32 	%rhs, %r754, 31;
	add.u32 	%r755, %lhs, %rhs;
	}
	xor.b32  	%r756, %r751, %r739;
	xor.b32  	%r757, %r756, %r738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r758, %lhs, %rhs;
	}
	add.s32 	%r759, %r727, %r757;
	add.s32 	%r760, %r759, %r758;
	add.s32 	%r761, %r760, %r565;
	add.s32 	%r762, %r761, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 30;
	shr.b32 	%rhs, %r738, 2;
	add.u32 	%r763, %lhs, %rhs;
	}
	xor.b32  	%r764, %r671, %r731;
	xor.b32  	%r765, %r764, %r593;
	xor.b32  	%r766, %r765, %r565;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r766, 1;
	shr.b32 	%rhs, %r766, 31;
	add.u32 	%r767, %lhs, %rhs;
	}
	xor.b32  	%r768, %r763, %r751;
	xor.b32  	%r769, %r768, %r750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 5;
	shr.b32 	%rhs, %r762, 27;
	add.u32 	%r770, %lhs, %rhs;
	}
	add.s32 	%r771, %r739, %r769;
	add.s32 	%r772, %r771, %r770;
	add.s32 	%r773, %r772, %r579;
	add.s32 	%r774, %r773, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 30;
	shr.b32 	%rhs, %r750, 2;
	add.u32 	%r775, %lhs, %rhs;
	}
	xor.b32  	%r776, %r683, %r743;
	xor.b32  	%r777, %r776, %r607;
	xor.b32  	%r778, %r777, %r579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 1;
	shr.b32 	%rhs, %r778, 31;
	add.u32 	%r779, %lhs, %rhs;
	}
	xor.b32  	%r780, %r775, %r763;
	xor.b32  	%r781, %r780, %r762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 5;
	shr.b32 	%rhs, %r774, 27;
	add.u32 	%r782, %lhs, %rhs;
	}
	add.s32 	%r783, %r751, %r781;
	add.s32 	%r784, %r783, %r782;
	add.s32 	%r785, %r784, %r593;
	add.s32 	%r786, %r785, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 30;
	shr.b32 	%rhs, %r762, 2;
	add.u32 	%r787, %lhs, %rhs;
	}
	xor.b32  	%r788, %r695, %r755;
	xor.b32  	%r789, %r788, %r621;
	xor.b32  	%r790, %r789, %r593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 1;
	shr.b32 	%rhs, %r790, 31;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r787, %r775;
	xor.b32  	%r793, %r792, %r774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r786, 5;
	shr.b32 	%rhs, %r786, 27;
	add.u32 	%r794, %lhs, %rhs;
	}
	add.s32 	%r795, %r763, %r793;
	add.s32 	%r796, %r795, %r794;
	add.s32 	%r797, %r796, %r607;
	add.s32 	%r798, %r797, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r774, 30;
	shr.b32 	%rhs, %r774, 2;
	add.u32 	%r799, %lhs, %rhs;
	}
	xor.b32  	%r800, %r707, %r767;
	xor.b32  	%r801, %r800, %r635;
	xor.b32  	%r802, %r801, %r607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 1;
	shr.b32 	%rhs, %r802, 31;
	add.u32 	%r803, %lhs, %rhs;
	}
	xor.b32  	%r804, %r799, %r787;
	xor.b32  	%r805, %r804, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 5;
	shr.b32 	%rhs, %r798, 27;
	add.u32 	%r806, %lhs, %rhs;
	}
	add.s32 	%r807, %r775, %r805;
	add.s32 	%r808, %r807, %r806;
	add.s32 	%r809, %r808, %r621;
	add.s32 	%r810, %r809, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r786, 30;
	shr.b32 	%rhs, %r786, 2;
	add.u32 	%r811, %lhs, %rhs;
	}
	xor.b32  	%r812, %r719, %r779;
	xor.b32  	%r813, %r812, %r647;
	xor.b32  	%r814, %r813, %r621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 1;
	shr.b32 	%rhs, %r814, 31;
	add.u32 	%r815, %lhs, %rhs;
	}
	xor.b32  	%r816, %r811, %r799;
	xor.b32  	%r817, %r816, %r798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 5;
	shr.b32 	%rhs, %r810, 27;
	add.u32 	%r818, %lhs, %rhs;
	}
	add.s32 	%r819, %r787, %r817;
	add.s32 	%r820, %r819, %r818;
	add.s32 	%r821, %r820, %r635;
	add.s32 	%r822, %r821, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 30;
	shr.b32 	%rhs, %r798, 2;
	add.u32 	%r823, %lhs, %rhs;
	}
	xor.b32  	%r824, %r731, %r791;
	xor.b32  	%r825, %r824, %r659;
	xor.b32  	%r826, %r825, %r635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 1;
	shr.b32 	%rhs, %r826, 31;
	add.u32 	%r827, %lhs, %rhs;
	}
	xor.b32  	%r828, %r823, %r811;
	xor.b32  	%r829, %r828, %r810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 5;
	shr.b32 	%rhs, %r822, 27;
	add.u32 	%r830, %lhs, %rhs;
	}
	add.s32 	%r831, %r799, %r829;
	add.s32 	%r832, %r831, %r830;
	add.s32 	%r833, %r832, %r647;
	add.s32 	%r834, %r833, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r810, 30;
	shr.b32 	%rhs, %r810, 2;
	add.u32 	%r835, %lhs, %rhs;
	}
	xor.b32  	%r836, %r743, %r803;
	xor.b32  	%r837, %r836, %r671;
	xor.b32  	%r838, %r837, %r647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r838, 1;
	shr.b32 	%rhs, %r838, 31;
	add.u32 	%r839, %lhs, %rhs;
	}
	xor.b32  	%r840, %r835, %r823;
	xor.b32  	%r841, %r840, %r822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 5;
	shr.b32 	%rhs, %r834, 27;
	add.u32 	%r842, %lhs, %rhs;
	}
	add.s32 	%r843, %r811, %r841;
	add.s32 	%r844, %r843, %r842;
	add.s32 	%r845, %r844, %r659;
	add.s32 	%r846, %r845, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r822, 30;
	shr.b32 	%rhs, %r822, 2;
	add.u32 	%r847, %lhs, %rhs;
	}
	xor.b32  	%r848, %r755, %r815;
	xor.b32  	%r849, %r848, %r683;
	xor.b32  	%r850, %r849, %r659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 1;
	shr.b32 	%rhs, %r850, 31;
	add.u32 	%r851, %lhs, %rhs;
	}
	xor.b32  	%r852, %r847, %r835;
	xor.b32  	%r853, %r852, %r834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 5;
	shr.b32 	%rhs, %r846, 27;
	add.u32 	%r854, %lhs, %rhs;
	}
	add.s32 	%r855, %r823, %r853;
	add.s32 	%r856, %r855, %r854;
	add.s32 	%r857, %r856, %r671;
	add.s32 	%r858, %r857, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 30;
	shr.b32 	%rhs, %r834, 2;
	add.u32 	%r859, %lhs, %rhs;
	}
	xor.b32  	%r860, %r767, %r827;
	xor.b32  	%r861, %r860, %r695;
	xor.b32  	%r862, %r861, %r671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 1;
	shr.b32 	%rhs, %r862, 31;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r859, %r847;
	xor.b32  	%r865, %r864, %r846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 5;
	shr.b32 	%rhs, %r858, 27;
	add.u32 	%r866, %lhs, %rhs;
	}
	add.s32 	%r867, %r835, %r865;
	add.s32 	%r868, %r867, %r866;
	add.s32 	%r869, %r868, %r683;
	add.s32 	%r870, %r869, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 30;
	shr.b32 	%rhs, %r846, 2;
	add.u32 	%r871, %lhs, %rhs;
	}
	xor.b32  	%r872, %r779, %r839;
	xor.b32  	%r873, %r872, %r707;
	xor.b32  	%r874, %r873, %r683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 1;
	shr.b32 	%rhs, %r874, 31;
	add.u32 	%r875, %lhs, %rhs;
	}
	or.b32  	%r876, %r871, %r859;
	and.b32  	%r877, %r858, %r876;
	and.b32  	%r878, %r871, %r859;
	or.b32  	%r879, %r877, %r878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 5;
	shr.b32 	%rhs, %r870, 27;
	add.u32 	%r880, %lhs, %rhs;
	}
	add.s32 	%r881, %r847, %r879;
	add.s32 	%r882, %r881, %r880;
	add.s32 	%r883, %r882, %r695;
	add.s32 	%r884, %r883, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 30;
	shr.b32 	%rhs, %r858, 2;
	add.u32 	%r885, %lhs, %rhs;
	}
	xor.b32  	%r886, %r791, %r851;
	xor.b32  	%r887, %r886, %r719;
	xor.b32  	%r888, %r887, %r695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 1;
	shr.b32 	%rhs, %r888, 31;
	add.u32 	%r889, %lhs, %rhs;
	}
	or.b32  	%r890, %r885, %r871;
	and.b32  	%r891, %r870, %r890;
	and.b32  	%r892, %r885, %r871;
	or.b32  	%r893, %r891, %r892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 5;
	shr.b32 	%rhs, %r884, 27;
	add.u32 	%r894, %lhs, %rhs;
	}
	add.s32 	%r895, %r859, %r893;
	add.s32 	%r896, %r895, %r894;
	add.s32 	%r897, %r896, %r707;
	add.s32 	%r898, %r897, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r870, 30;
	shr.b32 	%rhs, %r870, 2;
	add.u32 	%r899, %lhs, %rhs;
	}
	xor.b32  	%r900, %r803, %r863;
	xor.b32  	%r901, %r900, %r731;
	xor.b32  	%r902, %r901, %r707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 1;
	shr.b32 	%rhs, %r902, 31;
	add.u32 	%r903, %lhs, %rhs;
	}
	or.b32  	%r904, %r899, %r885;
	and.b32  	%r905, %r884, %r904;
	and.b32  	%r906, %r899, %r885;
	or.b32  	%r907, %r905, %r906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 5;
	shr.b32 	%rhs, %r898, 27;
	add.u32 	%r908, %lhs, %rhs;
	}
	add.s32 	%r909, %r871, %r907;
	add.s32 	%r910, %r909, %r908;
	add.s32 	%r911, %r910, %r719;
	add.s32 	%r912, %r911, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 30;
	shr.b32 	%rhs, %r884, 2;
	add.u32 	%r913, %lhs, %rhs;
	}
	xor.b32  	%r914, %r815, %r875;
	xor.b32  	%r915, %r914, %r743;
	xor.b32  	%r916, %r915, %r719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 1;
	shr.b32 	%rhs, %r916, 31;
	add.u32 	%r917, %lhs, %rhs;
	}
	or.b32  	%r918, %r913, %r899;
	and.b32  	%r919, %r898, %r918;
	and.b32  	%r920, %r913, %r899;
	or.b32  	%r921, %r919, %r920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 5;
	shr.b32 	%rhs, %r912, 27;
	add.u32 	%r922, %lhs, %rhs;
	}
	add.s32 	%r923, %r885, %r921;
	add.s32 	%r924, %r923, %r922;
	add.s32 	%r925, %r924, %r731;
	add.s32 	%r926, %r925, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 30;
	shr.b32 	%rhs, %r898, 2;
	add.u32 	%r927, %lhs, %rhs;
	}
	xor.b32  	%r928, %r827, %r889;
	xor.b32  	%r929, %r928, %r755;
	xor.b32  	%r930, %r929, %r731;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r930, 1;
	shr.b32 	%rhs, %r930, 31;
	add.u32 	%r931, %lhs, %rhs;
	}
	or.b32  	%r932, %r927, %r913;
	and.b32  	%r933, %r912, %r932;
	and.b32  	%r934, %r927, %r913;
	or.b32  	%r935, %r933, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 5;
	shr.b32 	%rhs, %r926, 27;
	add.u32 	%r936, %lhs, %rhs;
	}
	add.s32 	%r937, %r899, %r935;
	add.s32 	%r938, %r937, %r936;
	add.s32 	%r939, %r938, %r743;
	add.s32 	%r940, %r939, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 30;
	shr.b32 	%rhs, %r912, 2;
	add.u32 	%r941, %lhs, %rhs;
	}
	xor.b32  	%r942, %r839, %r903;
	xor.b32  	%r943, %r942, %r767;
	xor.b32  	%r944, %r943, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 1;
	shr.b32 	%rhs, %r944, 31;
	add.u32 	%r945, %lhs, %rhs;
	}
	or.b32  	%r946, %r941, %r927;
	and.b32  	%r947, %r926, %r946;
	and.b32  	%r948, %r941, %r927;
	or.b32  	%r949, %r947, %r948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 5;
	shr.b32 	%rhs, %r940, 27;
	add.u32 	%r950, %lhs, %rhs;
	}
	add.s32 	%r951, %r913, %r949;
	add.s32 	%r952, %r951, %r950;
	add.s32 	%r953, %r952, %r755;
	add.s32 	%r954, %r953, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 30;
	shr.b32 	%rhs, %r926, 2;
	add.u32 	%r955, %lhs, %rhs;
	}
	xor.b32  	%r956, %r851, %r917;
	xor.b32  	%r957, %r956, %r779;
	xor.b32  	%r958, %r957, %r755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 1;
	shr.b32 	%rhs, %r958, 31;
	add.u32 	%r959, %lhs, %rhs;
	}
	or.b32  	%r960, %r955, %r941;
	and.b32  	%r961, %r940, %r960;
	and.b32  	%r962, %r955, %r941;
	or.b32  	%r963, %r961, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 5;
	shr.b32 	%rhs, %r954, 27;
	add.u32 	%r964, %lhs, %rhs;
	}
	add.s32 	%r965, %r927, %r963;
	add.s32 	%r966, %r965, %r964;
	add.s32 	%r967, %r966, %r767;
	add.s32 	%r968, %r967, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 30;
	shr.b32 	%rhs, %r940, 2;
	add.u32 	%r969, %lhs, %rhs;
	}
	xor.b32  	%r970, %r863, %r931;
	xor.b32  	%r971, %r970, %r791;
	xor.b32  	%r972, %r971, %r767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 1;
	shr.b32 	%rhs, %r972, 31;
	add.u32 	%r973, %lhs, %rhs;
	}
	or.b32  	%r974, %r969, %r955;
	and.b32  	%r975, %r954, %r974;
	and.b32  	%r976, %r969, %r955;
	or.b32  	%r977, %r975, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 5;
	shr.b32 	%rhs, %r968, 27;
	add.u32 	%r978, %lhs, %rhs;
	}
	add.s32 	%r979, %r941, %r977;
	add.s32 	%r980, %r979, %r978;
	add.s32 	%r981, %r980, %r779;
	add.s32 	%r982, %r981, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 30;
	shr.b32 	%rhs, %r954, 2;
	add.u32 	%r983, %lhs, %rhs;
	}
	xor.b32  	%r984, %r875, %r945;
	xor.b32  	%r985, %r984, %r803;
	xor.b32  	%r986, %r985, %r779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r986, 1;
	shr.b32 	%rhs, %r986, 31;
	add.u32 	%r987, %lhs, %rhs;
	}
	or.b32  	%r988, %r983, %r969;
	and.b32  	%r989, %r968, %r988;
	and.b32  	%r990, %r983, %r969;
	or.b32  	%r991, %r989, %r990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 5;
	shr.b32 	%rhs, %r982, 27;
	add.u32 	%r992, %lhs, %rhs;
	}
	add.s32 	%r993, %r955, %r991;
	add.s32 	%r994, %r993, %r992;
	add.s32 	%r995, %r994, %r791;
	add.s32 	%r996, %r995, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 30;
	shr.b32 	%rhs, %r968, 2;
	add.u32 	%r997, %lhs, %rhs;
	}
	xor.b32  	%r998, %r889, %r959;
	xor.b32  	%r999, %r998, %r815;
	xor.b32  	%r1000, %r999, %r791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 1;
	shr.b32 	%rhs, %r1000, 31;
	add.u32 	%r4901, %lhs, %rhs;
	}
	or.b32  	%r1001, %r997, %r983;
	and.b32  	%r1002, %r982, %r1001;
	and.b32  	%r1003, %r997, %r983;
	or.b32  	%r1004, %r1002, %r1003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 5;
	shr.b32 	%rhs, %r996, 27;
	add.u32 	%r1005, %lhs, %rhs;
	}
	add.s32 	%r1006, %r969, %r1004;
	add.s32 	%r1007, %r1006, %r1005;
	add.s32 	%r1008, %r1007, %r803;
	add.s32 	%r1009, %r1008, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 30;
	shr.b32 	%rhs, %r982, 2;
	add.u32 	%r1010, %lhs, %rhs;
	}
	xor.b32  	%r1011, %r903, %r973;
	xor.b32  	%r1012, %r1011, %r827;
	xor.b32  	%r1013, %r1012, %r803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 1;
	shr.b32 	%rhs, %r1013, 31;
	add.u32 	%r4900, %lhs, %rhs;
	}
	or.b32  	%r1014, %r1010, %r997;
	and.b32  	%r1015, %r996, %r1014;
	and.b32  	%r1016, %r1010, %r997;
	or.b32  	%r1017, %r1015, %r1016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 5;
	shr.b32 	%rhs, %r1009, 27;
	add.u32 	%r1018, %lhs, %rhs;
	}
	add.s32 	%r1019, %r983, %r1017;
	add.s32 	%r1020, %r1019, %r1018;
	add.s32 	%r1021, %r1020, %r815;
	add.s32 	%r1022, %r1021, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 30;
	shr.b32 	%rhs, %r996, 2;
	add.u32 	%r1023, %lhs, %rhs;
	}
	xor.b32  	%r1024, %r917, %r987;
	xor.b32  	%r1025, %r1024, %r839;
	xor.b32  	%r1026, %r1025, %r815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 1;
	shr.b32 	%rhs, %r1026, 31;
	add.u32 	%r4899, %lhs, %rhs;
	}
	or.b32  	%r1027, %r1023, %r1010;
	and.b32  	%r1028, %r1009, %r1027;
	and.b32  	%r1029, %r1023, %r1010;
	or.b32  	%r1030, %r1028, %r1029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 5;
	shr.b32 	%rhs, %r1022, 27;
	add.u32 	%r1031, %lhs, %rhs;
	}
	add.s32 	%r1032, %r997, %r1030;
	add.s32 	%r1033, %r1032, %r1031;
	add.s32 	%r1034, %r1033, %r827;
	add.s32 	%r1035, %r1034, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1009, 30;
	shr.b32 	%rhs, %r1009, 2;
	add.u32 	%r1036, %lhs, %rhs;
	}
	xor.b32  	%r1037, %r931, %r4901;
	xor.b32  	%r1038, %r1037, %r851;
	xor.b32  	%r1039, %r1038, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 1;
	shr.b32 	%rhs, %r1039, 31;
	add.u32 	%r4898, %lhs, %rhs;
	}
	or.b32  	%r1040, %r1036, %r1023;
	and.b32  	%r1041, %r1022, %r1040;
	and.b32  	%r1042, %r1036, %r1023;
	or.b32  	%r1043, %r1041, %r1042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 5;
	shr.b32 	%rhs, %r1035, 27;
	add.u32 	%r1044, %lhs, %rhs;
	}
	add.s32 	%r1045, %r1010, %r1043;
	add.s32 	%r1046, %r1045, %r1044;
	add.s32 	%r1047, %r1046, %r839;
	add.s32 	%r1048, %r1047, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 30;
	shr.b32 	%rhs, %r1022, 2;
	add.u32 	%r1049, %lhs, %rhs;
	}
	xor.b32  	%r1050, %r945, %r4900;
	xor.b32  	%r1051, %r1050, %r863;
	xor.b32  	%r1052, %r1051, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 1;
	shr.b32 	%rhs, %r1052, 31;
	add.u32 	%r4897, %lhs, %rhs;
	}
	or.b32  	%r1053, %r1049, %r1036;
	and.b32  	%r1054, %r1035, %r1053;
	and.b32  	%r1055, %r1049, %r1036;
	or.b32  	%r1056, %r1054, %r1055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 5;
	shr.b32 	%rhs, %r1048, 27;
	add.u32 	%r1057, %lhs, %rhs;
	}
	add.s32 	%r1058, %r1023, %r1056;
	add.s32 	%r1059, %r1058, %r1057;
	add.s32 	%r1060, %r1059, %r851;
	add.s32 	%r1061, %r1060, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 30;
	shr.b32 	%rhs, %r1035, 2;
	add.u32 	%r1062, %lhs, %rhs;
	}
	xor.b32  	%r1063, %r959, %r4899;
	xor.b32  	%r1064, %r1063, %r875;
	xor.b32  	%r1065, %r1064, %r851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 1;
	shr.b32 	%rhs, %r1065, 31;
	add.u32 	%r4896, %lhs, %rhs;
	}
	or.b32  	%r1066, %r1062, %r1049;
	and.b32  	%r1067, %r1048, %r1066;
	and.b32  	%r1068, %r1062, %r1049;
	or.b32  	%r1069, %r1067, %r1068;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 5;
	shr.b32 	%rhs, %r1061, 27;
	add.u32 	%r1070, %lhs, %rhs;
	}
	add.s32 	%r1071, %r1036, %r1069;
	add.s32 	%r1072, %r1071, %r1070;
	add.s32 	%r1073, %r1072, %r863;
	add.s32 	%r1074, %r1073, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 30;
	shr.b32 	%rhs, %r1048, 2;
	add.u32 	%r1075, %lhs, %rhs;
	}
	xor.b32  	%r1076, %r973, %r4898;
	xor.b32  	%r1077, %r1076, %r889;
	xor.b32  	%r1078, %r1077, %r863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1078, 1;
	shr.b32 	%rhs, %r1078, 31;
	add.u32 	%r4895, %lhs, %rhs;
	}
	or.b32  	%r1079, %r1075, %r1062;
	and.b32  	%r1080, %r1061, %r1079;
	and.b32  	%r1081, %r1075, %r1062;
	or.b32  	%r1082, %r1080, %r1081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 5;
	shr.b32 	%rhs, %r1074, 27;
	add.u32 	%r1083, %lhs, %rhs;
	}
	add.s32 	%r1084, %r1049, %r1082;
	add.s32 	%r1085, %r1084, %r1083;
	add.s32 	%r1086, %r1085, %r875;
	add.s32 	%r1087, %r1086, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 30;
	shr.b32 	%rhs, %r1061, 2;
	add.u32 	%r1088, %lhs, %rhs;
	}
	xor.b32  	%r1089, %r987, %r4897;
	xor.b32  	%r1090, %r1089, %r903;
	xor.b32  	%r1091, %r1090, %r875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1091, 1;
	shr.b32 	%rhs, %r1091, 31;
	add.u32 	%r4894, %lhs, %rhs;
	}
	or.b32  	%r1092, %r1088, %r1075;
	and.b32  	%r1093, %r1074, %r1092;
	and.b32  	%r1094, %r1088, %r1075;
	or.b32  	%r1095, %r1093, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 5;
	shr.b32 	%rhs, %r1087, 27;
	add.u32 	%r1096, %lhs, %rhs;
	}
	add.s32 	%r1097, %r1062, %r1095;
	add.s32 	%r1098, %r1097, %r1096;
	add.s32 	%r1099, %r1098, %r889;
	add.s32 	%r1100, %r1099, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 30;
	shr.b32 	%rhs, %r1074, 2;
	add.u32 	%r1101, %lhs, %rhs;
	}
	xor.b32  	%r1102, %r4901, %r4896;
	xor.b32  	%r1103, %r1102, %r917;
	xor.b32  	%r1104, %r1103, %r889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 1;
	shr.b32 	%rhs, %r1104, 31;
	add.u32 	%r4893, %lhs, %rhs;
	}
	or.b32  	%r1105, %r1101, %r1088;
	and.b32  	%r1106, %r1087, %r1105;
	and.b32  	%r1107, %r1101, %r1088;
	or.b32  	%r1108, %r1106, %r1107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 5;
	shr.b32 	%rhs, %r1100, 27;
	add.u32 	%r1109, %lhs, %rhs;
	}
	add.s32 	%r1110, %r1075, %r1108;
	add.s32 	%r1111, %r1110, %r1109;
	add.s32 	%r1112, %r1111, %r903;
	add.s32 	%r1113, %r1112, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1087, 30;
	shr.b32 	%rhs, %r1087, 2;
	add.u32 	%r1114, %lhs, %rhs;
	}
	xor.b32  	%r1115, %r4900, %r4895;
	xor.b32  	%r1116, %r1115, %r931;
	xor.b32  	%r1117, %r1116, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 1;
	shr.b32 	%rhs, %r1117, 31;
	add.u32 	%r4892, %lhs, %rhs;
	}
	or.b32  	%r1118, %r1114, %r1101;
	and.b32  	%r1119, %r1100, %r1118;
	and.b32  	%r1120, %r1114, %r1101;
	or.b32  	%r1121, %r1119, %r1120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 5;
	shr.b32 	%rhs, %r1113, 27;
	add.u32 	%r1122, %lhs, %rhs;
	}
	add.s32 	%r1123, %r1088, %r1121;
	add.s32 	%r1124, %r1123, %r1122;
	add.s32 	%r1125, %r1124, %r917;
	add.s32 	%r1126, %r1125, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 30;
	shr.b32 	%rhs, %r1100, 2;
	add.u32 	%r1127, %lhs, %rhs;
	}
	xor.b32  	%r1128, %r4899, %r4894;
	xor.b32  	%r1129, %r1128, %r945;
	xor.b32  	%r1130, %r1129, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 1;
	shr.b32 	%rhs, %r1130, 31;
	add.u32 	%r4891, %lhs, %rhs;
	}
	or.b32  	%r1131, %r1127, %r1114;
	and.b32  	%r1132, %r1113, %r1131;
	and.b32  	%r1133, %r1127, %r1114;
	or.b32  	%r1134, %r1132, %r1133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 5;
	shr.b32 	%rhs, %r1126, 27;
	add.u32 	%r1135, %lhs, %rhs;
	}
	add.s32 	%r1136, %r1101, %r1134;
	add.s32 	%r1137, %r1136, %r1135;
	add.s32 	%r1138, %r1137, %r931;
	add.s32 	%r1139, %r1138, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 30;
	shr.b32 	%rhs, %r1113, 2;
	add.u32 	%r1140, %lhs, %rhs;
	}
	xor.b32  	%r1141, %r4898, %r4893;
	xor.b32  	%r1142, %r1141, %r959;
	xor.b32  	%r1143, %r1142, %r931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 1;
	shr.b32 	%rhs, %r1143, 31;
	add.u32 	%r4890, %lhs, %rhs;
	}
	xor.b32  	%r1144, %r1140, %r1127;
	xor.b32  	%r1145, %r1144, %r1126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 5;
	shr.b32 	%rhs, %r1139, 27;
	add.u32 	%r1146, %lhs, %rhs;
	}
	add.s32 	%r1147, %r1114, %r1145;
	add.s32 	%r1148, %r1147, %r1146;
	add.s32 	%r1149, %r1148, %r945;
	add.s32 	%r1150, %r1149, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 30;
	shr.b32 	%rhs, %r1126, 2;
	add.u32 	%r1151, %lhs, %rhs;
	}
	xor.b32  	%r1152, %r4897, %r4892;
	xor.b32  	%r1153, %r1152, %r973;
	xor.b32  	%r1154, %r1153, %r945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 1;
	shr.b32 	%rhs, %r1154, 31;
	add.u32 	%r4889, %lhs, %rhs;
	}
	xor.b32  	%r1155, %r1151, %r1140;
	xor.b32  	%r1156, %r1155, %r1139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 5;
	shr.b32 	%rhs, %r1150, 27;
	add.u32 	%r1157, %lhs, %rhs;
	}
	add.s32 	%r1158, %r1127, %r1156;
	add.s32 	%r1159, %r1158, %r1157;
	add.s32 	%r1160, %r1159, %r959;
	add.s32 	%r1161, %r1160, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 30;
	shr.b32 	%rhs, %r1139, 2;
	add.u32 	%r1162, %lhs, %rhs;
	}
	xor.b32  	%r1163, %r4896, %r4891;
	xor.b32  	%r1164, %r1163, %r987;
	xor.b32  	%r1165, %r1164, %r959;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 1;
	shr.b32 	%rhs, %r1165, 31;
	add.u32 	%r4888, %lhs, %rhs;
	}
	xor.b32  	%r1166, %r1162, %r1151;
	xor.b32  	%r1167, %r1166, %r1150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 5;
	shr.b32 	%rhs, %r1161, 27;
	add.u32 	%r1168, %lhs, %rhs;
	}
	add.s32 	%r1169, %r1140, %r1167;
	add.s32 	%r1170, %r1169, %r1168;
	add.s32 	%r1171, %r1170, %r973;
	add.s32 	%r1172, %r1171, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1150, 30;
	shr.b32 	%rhs, %r1150, 2;
	add.u32 	%r1173, %lhs, %rhs;
	}
	xor.b32  	%r1174, %r4895, %r4890;
	xor.b32  	%r1175, %r1174, %r4901;
	xor.b32  	%r1176, %r1175, %r973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 1;
	shr.b32 	%rhs, %r1176, 31;
	add.u32 	%r4887, %lhs, %rhs;
	}
	xor.b32  	%r1177, %r1173, %r1162;
	xor.b32  	%r1178, %r1177, %r1161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 5;
	shr.b32 	%rhs, %r1172, 27;
	add.u32 	%r1179, %lhs, %rhs;
	}
	add.s32 	%r1180, %r1151, %r1178;
	add.s32 	%r1181, %r1180, %r1179;
	add.s32 	%r1182, %r1181, %r987;
	add.s32 	%r1183, %r1182, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 30;
	shr.b32 	%rhs, %r1161, 2;
	add.u32 	%r1184, %lhs, %rhs;
	}
	xor.b32  	%r1185, %r4894, %r4889;
	xor.b32  	%r1186, %r1185, %r4900;
	xor.b32  	%r1187, %r1186, %r987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1187, 1;
	shr.b32 	%rhs, %r1187, 31;
	add.u32 	%r4886, %lhs, %rhs;
	}
	xor.b32  	%r1188, %r1184, %r1173;
	xor.b32  	%r1189, %r1188, %r1172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 5;
	shr.b32 	%rhs, %r1183, 27;
	add.u32 	%r1190, %lhs, %rhs;
	}
	add.s32 	%r1191, %r1162, %r1189;
	add.s32 	%r1192, %r1191, %r1190;
	add.s32 	%r1193, %r1192, %r4901;
	add.s32 	%r1194, %r1193, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 30;
	shr.b32 	%rhs, %r1172, 2;
	add.u32 	%r1195, %lhs, %rhs;
	}
	xor.b32  	%r1196, %r1195, %r1184;
	xor.b32  	%r1197, %r1196, %r1183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 5;
	shr.b32 	%rhs, %r1194, 27;
	add.u32 	%r1198, %lhs, %rhs;
	}
	add.s32 	%r1199, %r1173, %r1197;
	add.s32 	%r1200, %r1199, %r4900;
	add.s32 	%r1201, %r1200, %r1198;
	add.s32 	%r1202, %r1201, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 30;
	shr.b32 	%rhs, %r1183, 2;
	add.u32 	%r1203, %lhs, %rhs;
	}
	xor.b32  	%r1204, %r1203, %r1195;
	xor.b32  	%r1205, %r1204, %r1194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 5;
	shr.b32 	%rhs, %r1202, 27;
	add.u32 	%r1206, %lhs, %rhs;
	}
	add.s32 	%r1207, %r1184, %r1205;
	add.s32 	%r1208, %r1207, %r4899;
	add.s32 	%r1209, %r1208, %r1206;
	add.s32 	%r1210, %r1209, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 30;
	shr.b32 	%rhs, %r1194, 2;
	add.u32 	%r1211, %lhs, %rhs;
	}
	xor.b32  	%r1212, %r1211, %r1203;
	xor.b32  	%r1213, %r1212, %r1202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 5;
	shr.b32 	%rhs, %r1210, 27;
	add.u32 	%r1214, %lhs, %rhs;
	}
	add.s32 	%r1215, %r1195, %r4898;
	add.s32 	%r1216, %r1215, %r1213;
	add.s32 	%r1217, %r1216, %r1214;
	add.s32 	%r1218, %r1217, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 30;
	shr.b32 	%rhs, %r1202, 2;
	add.u32 	%r1219, %lhs, %rhs;
	}
	xor.b32  	%r1220, %r1219, %r1211;
	xor.b32  	%r1221, %r1220, %r1210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 5;
	shr.b32 	%rhs, %r1218, 27;
	add.u32 	%r1222, %lhs, %rhs;
	}
	add.s32 	%r1223, %r1203, %r4897;
	add.s32 	%r1224, %r1223, %r1221;
	add.s32 	%r1225, %r1224, %r1222;
	add.s32 	%r1226, %r1225, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1210, 30;
	shr.b32 	%rhs, %r1210, 2;
	add.u32 	%r1227, %lhs, %rhs;
	}
	xor.b32  	%r1228, %r1227, %r1219;
	xor.b32  	%r1229, %r1228, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 5;
	shr.b32 	%rhs, %r1226, 27;
	add.u32 	%r1230, %lhs, %rhs;
	}
	add.s32 	%r1231, %r1211, %r4896;
	add.s32 	%r1232, %r1231, %r1229;
	add.s32 	%r1233, %r1232, %r1230;
	add.s32 	%r1234, %r1233, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 30;
	shr.b32 	%rhs, %r1218, 2;
	add.u32 	%r1235, %lhs, %rhs;
	}
	xor.b32  	%r1236, %r1235, %r1227;
	xor.b32  	%r1237, %r1236, %r1226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 5;
	shr.b32 	%rhs, %r1234, 27;
	add.u32 	%r1238, %lhs, %rhs;
	}
	add.s32 	%r1239, %r1219, %r4895;
	add.s32 	%r1240, %r1239, %r1237;
	add.s32 	%r1241, %r1240, %r1238;
	add.s32 	%r1242, %r1241, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 30;
	shr.b32 	%rhs, %r1226, 2;
	add.u32 	%r1243, %lhs, %rhs;
	}
	xor.b32  	%r1244, %r1243, %r1235;
	xor.b32  	%r1245, %r1244, %r1234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 5;
	shr.b32 	%rhs, %r1242, 27;
	add.u32 	%r1246, %lhs, %rhs;
	}
	add.s32 	%r1247, %r4894, %r1227;
	add.s32 	%r1248, %r1247, %r1245;
	add.s32 	%r1249, %r1248, %r1246;
	add.s32 	%r1250, %r1249, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 30;
	shr.b32 	%rhs, %r1234, 2;
	add.u32 	%r1251, %lhs, %rhs;
	}
	xor.b32  	%r1252, %r1251, %r1243;
	xor.b32  	%r1253, %r1252, %r1242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 5;
	shr.b32 	%rhs, %r1250, 27;
	add.u32 	%r1254, %lhs, %rhs;
	}
	add.s32 	%r1255, %r4893, %r1235;
	add.s32 	%r1256, %r1255, %r1253;
	add.s32 	%r1257, %r1256, %r1254;
	add.s32 	%r1258, %r1257, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 30;
	shr.b32 	%rhs, %r1242, 2;
	add.u32 	%r1259, %lhs, %rhs;
	}
	xor.b32  	%r1260, %r1259, %r1251;
	xor.b32  	%r1261, %r1260, %r1250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 5;
	shr.b32 	%rhs, %r1258, 27;
	add.u32 	%r1262, %lhs, %rhs;
	}
	add.s32 	%r1263, %r4892, %r1243;
	add.s32 	%r1264, %r1263, %r1261;
	add.s32 	%r1265, %r1264, %r1262;
	add.s32 	%r1266, %r1265, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 30;
	shr.b32 	%rhs, %r1250, 2;
	add.u32 	%r1267, %lhs, %rhs;
	}
	xor.b32  	%r1268, %r1267, %r1259;
	xor.b32  	%r1269, %r1268, %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1266, 5;
	shr.b32 	%rhs, %r1266, 27;
	add.u32 	%r1270, %lhs, %rhs;
	}
	add.s32 	%r1271, %r4891, %r1251;
	add.s32 	%r1272, %r1271, %r1269;
	add.s32 	%r1273, %r1272, %r1270;
	add.s32 	%r1274, %r1273, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 30;
	shr.b32 	%rhs, %r1258, 2;
	add.u32 	%r1275, %lhs, %rhs;
	}
	xor.b32  	%r1276, %r1275, %r1267;
	xor.b32  	%r1277, %r1276, %r1266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 5;
	shr.b32 	%rhs, %r1274, 27;
	add.u32 	%r1278, %lhs, %rhs;
	}
	add.s32 	%r1279, %r4890, %r1259;
	add.s32 	%r1280, %r1279, %r1277;
	add.s32 	%r1281, %r1280, %r1278;
	add.s32 	%r1282, %r1281, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1266, 30;
	shr.b32 	%rhs, %r1266, 2;
	add.u32 	%r1283, %lhs, %rhs;
	}
	xor.b32  	%r1284, %r1283, %r1275;
	xor.b32  	%r1285, %r1284, %r1274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 5;
	shr.b32 	%rhs, %r1282, 27;
	add.u32 	%r1286, %lhs, %rhs;
	}
	add.s32 	%r1287, %r4889, %r1267;
	add.s32 	%r1288, %r1287, %r1285;
	add.s32 	%r1289, %r1288, %r1286;
	add.s32 	%r1290, %r1289, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 30;
	shr.b32 	%rhs, %r1274, 2;
	add.u32 	%r1291, %lhs, %rhs;
	}
	xor.b32  	%r1292, %r1291, %r1283;
	xor.b32  	%r1293, %r1292, %r1282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 5;
	shr.b32 	%rhs, %r1290, 27;
	add.u32 	%r1294, %lhs, %rhs;
	}
	add.s32 	%r1295, %r4888, %r1275;
	add.s32 	%r1296, %r1295, %r1293;
	add.s32 	%r1297, %r1296, %r1294;
	add.s32 	%r1298, %r1297, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 30;
	shr.b32 	%rhs, %r1282, 2;
	add.u32 	%r1299, %lhs, %rhs;
	}
	xor.b32  	%r1300, %r1299, %r1291;
	xor.b32  	%r1301, %r1300, %r1290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 5;
	shr.b32 	%rhs, %r1298, 27;
	add.u32 	%r1302, %lhs, %rhs;
	}
	add.s32 	%r1303, %r4887, %r1283;
	add.s32 	%r1304, %r1303, %r1301;
	add.s32 	%r1305, %r1304, %r1302;
	add.s32 	%r1306, %r1305, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1290, 30;
	shr.b32 	%rhs, %r1290, 2;
	add.u32 	%r1307, %lhs, %rhs;
	}
	xor.b32  	%r1308, %r1307, %r1299;
	xor.b32  	%r1309, %r1308, %r1298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 5;
	shr.b32 	%rhs, %r1306, 27;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 30;
	shr.b32 	%rhs, %r1298, 2;
	add.u32 	%r1311, %lhs, %rhs;
	}
	add.s32 	%r1312, %r4886, %r1291;
	add.s32 	%r1313, %r1312, %r1309;
	add.s32 	%r1314, %r1313, %r1310;
	add.s32 	%r4938, %r1314, 833086679;
	add.s32 	%r4939, %r1305, -1171231393;
	add.s32 	%r4940, %r1311, -1732584194;
	add.s32 	%r4941, %r1307, 271733878;
	add.s32 	%r4942, %r1299, -1009589776;
	cvt.u32.u16	%r23, %rs1;
	add.s32 	%r1315, %r23, 72;
	shr.u32 	%r1316, %r1315, 6;
	setp.eq.s32	%p2, %r1316, 0;
	@%p2 bra 	BB0_54;

	cvta.to.global.u64 	%rd23, %rd13;
	shl.b64 	%rd24, %rd1, 2;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u32 	%r24, [%rd25];
	and.b16  	%rs2, %rs1, 3;
	cvt.u32.u16	%r25, %rs2;
	mov.u32 	%r4902, 0;
	cvta.to.global.u64 	%rd29, %rd11;

BB0_3:
	shl.b32 	%r48, %r4902, 6;
	cvt.s64.s32	%rd26, %r48;
	cvt.u64.u32	%rd27, %r24;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd2, %rd29, %rd28;
	add.s32 	%r1318, %r48, 64;
	setp.gt.s32	%p3, %r1318, %r23;
	@%p3 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_5:
	setp.gt.s32	%p4, %r23, %r48;
	sub.s32 	%r65, %r23, %r48;
	setp.lt.s32	%p5, %r65, 56;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB0_31;
	bra.uni 	BB0_6;

BB0_31:
	shr.s32 	%r1604, %r65, 31;
	shr.u32 	%r1605, %r1604, 30;
	add.s32 	%r1606, %r65, %r1605;
	shr.s32 	%r117, %r1606, 2;
	add.s32 	%r1607, %r65, 3;
	mov.u32 	%r127, 0;
	setp.lt.u32	%p25, %r1607, 7;
	@%p25 bra 	BB0_40;

	mov.u32 	%r1609, 1;
	max.u32 	%r118, %r117, %r1609;
	and.b32  	%r119, %r118, 3;
	setp.eq.s32	%p26, %r119, 0;
	mov.u32 	%r127, 0;
	@%p26 bra 	BB0_38;

	setp.eq.s32	%p27, %r119, 1;
	mov.u32 	%r4916, 0;
	@%p27 bra 	BB0_37;

	setp.eq.s32	%p28, %r119, 2;
	mov.u32 	%r4915, 0;
	@%p28 bra 	BB0_36;

	ld.global.u32 	%r1613, [%rd2];
	shr.u32 	%r1614, %r1613, 24;
	shr.u32 	%r1615, %r1613, 8;
	and.b32  	%r1616, %r1615, 65280;
	or.b32  	%r1617, %r1616, %r1614;
	shl.b32 	%r1618, %r1613, 24;
	shl.b32 	%r1619, %r1613, 8;
	and.b32  	%r1620, %r1619, 16711680;
	or.b32  	%r1621, %r1618, %r1620;
	or.b32  	%r1622, %r1621, %r1617;
	add.u64 	%rd61, %SP, 0;
	cvta.to.local.u64 	%rd62, %rd61;
	st.local.u32 	[%rd62], %r1622;
	mov.u32 	%r4915, %r1609;

BB0_36:
	mul.wide.u32 	%rd63, %r4915, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.u32 	%r1623, [%rd64];
	shr.u32 	%r1624, %r1623, 24;
	shr.u32 	%r1625, %r1623, 8;
	and.b32  	%r1626, %r1625, 65280;
	or.b32  	%r1627, %r1626, %r1624;
	shl.b32 	%r1628, %r1623, 24;
	shl.b32 	%r1629, %r1623, 8;
	and.b32  	%r1630, %r1629, 16711680;
	or.b32  	%r1631, %r1628, %r1630;
	or.b32  	%r1632, %r1631, %r1627;
	add.u64 	%rd65, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd65;
	add.s64 	%rd67, %rd66, %rd63;
	st.local.u32 	[%rd67], %r1632;
	add.s32 	%r4916, %r4915, 1;

BB0_37:
	mul.wide.u32 	%rd68, %r4916, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.u32 	%r1633, [%rd69];
	shr.u32 	%r1634, %r1633, 24;
	shr.u32 	%r1635, %r1633, 8;
	and.b32  	%r1636, %r1635, 65280;
	or.b32  	%r1637, %r1636, %r1634;
	shl.b32 	%r1638, %r1633, 24;
	shl.b32 	%r1639, %r1633, 8;
	and.b32  	%r1640, %r1639, 16711680;
	or.b32  	%r1641, %r1638, %r1640;
	or.b32  	%r1642, %r1641, %r1637;
	add.u64 	%rd70, %SP, 0;
	cvta.to.local.u64 	%rd71, %rd70;
	add.s64 	%rd72, %rd71, %rd68;
	st.local.u32 	[%rd72], %r1642;
	add.s32 	%r127, %r4916, 1;

BB0_38:
	add.u64 	%rd73, %SP, 0;
	cvta.to.local.u64 	%rd7, %rd73;
	setp.lt.u32	%p29, %r118, 4;
	@%p29 bra 	BB0_40;

BB0_39:
	mul.wide.u32 	%rd74, %r127, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.u32 	%r1643, [%rd75];
	shr.u32 	%r1644, %r1643, 24;
	shr.u32 	%r1645, %r1643, 8;
	and.b32  	%r1646, %r1645, 65280;
	or.b32  	%r1647, %r1646, %r1644;
	shl.b32 	%r1648, %r1643, 24;
	shl.b32 	%r1649, %r1643, 8;
	and.b32  	%r1650, %r1649, 16711680;
	or.b32  	%r1651, %r1648, %r1650;
	or.b32  	%r1652, %r1651, %r1647;
	add.s64 	%rd76, %rd7, %rd74;
	st.local.u32 	[%rd76], %r1652;
	add.s32 	%r1653, %r127, 1;
	mul.wide.u32 	%rd77, %r1653, 4;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.u32 	%r1654, [%rd78];
	shr.u32 	%r1655, %r1654, 24;
	shr.u32 	%r1656, %r1654, 8;
	and.b32  	%r1657, %r1656, 65280;
	or.b32  	%r1658, %r1657, %r1655;
	shl.b32 	%r1659, %r1654, 24;
	shl.b32 	%r1660, %r1654, 8;
	and.b32  	%r1661, %r1660, 16711680;
	or.b32  	%r1662, %r1659, %r1661;
	or.b32  	%r1663, %r1662, %r1658;
	add.s64 	%rd79, %rd7, %rd77;
	st.local.u32 	[%rd79], %r1663;
	add.s32 	%r1664, %r127, 2;
	mul.wide.u32 	%rd80, %r1664, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.u32 	%r1665, [%rd81];
	shr.u32 	%r1666, %r1665, 24;
	shr.u32 	%r1667, %r1665, 8;
	and.b32  	%r1668, %r1667, 65280;
	or.b32  	%r1669, %r1668, %r1666;
	shl.b32 	%r1670, %r1665, 24;
	shl.b32 	%r1671, %r1665, 8;
	and.b32  	%r1672, %r1671, 16711680;
	or.b32  	%r1673, %r1670, %r1672;
	or.b32  	%r1674, %r1673, %r1669;
	add.s64 	%rd82, %rd7, %rd80;
	st.local.u32 	[%rd82], %r1674;
	add.s32 	%r1675, %r127, 3;
	mul.wide.u32 	%rd83, %r1675, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.u32 	%r1676, [%rd84];
	shr.u32 	%r1677, %r1676, 24;
	shr.u32 	%r1678, %r1676, 8;
	and.b32  	%r1679, %r1678, 65280;
	or.b32  	%r1680, %r1679, %r1677;
	shl.b32 	%r1681, %r1676, 24;
	shl.b32 	%r1682, %r1676, 8;
	and.b32  	%r1683, %r1682, 16711680;
	or.b32  	%r1684, %r1681, %r1683;
	or.b32  	%r1685, %r1684, %r1680;
	add.s64 	%rd85, %rd7, %rd83;
	st.local.u32 	[%rd85], %r1685;
	add.s32 	%r127, %r127, 4;
	setp.lt.u32	%p30, %r127, %r117;
	@%p30 bra 	BB0_39;

BB0_40:
	mul.wide.u32 	%rd86, %r127, 4;
	add.s64 	%rd8, %rd2, %rd86;
	add.u64 	%rd87, %SP, 0;
	cvta.to.local.u64 	%rd9, %rd87;
	add.s64 	%rd10, %rd9, %rd86;
	setp.gt.s32	%p31, %r25, 1;
	@%p31 bra 	BB0_44;

	setp.eq.s32	%p34, %r25, 0;
	@%p34 bra 	BB0_48;
	bra.uni 	BB0_42;

BB0_48:
	mov.u32 	%r1707, -2147483648;
	st.local.u32 	[%rd10], %r1707;
	bra.uni 	BB0_49;

BB0_4:
	ld.global.u32 	%r1319, [%rd2];
	shr.u32 	%r1320, %r1319, 24;
	shr.u32 	%r1321, %r1319, 8;
	and.b32  	%r1322, %r1321, 65280;
	or.b32  	%r1323, %r1322, %r1320;
	shl.b32 	%r1324, %r1319, 24;
	shl.b32 	%r1325, %r1319, 8;
	and.b32  	%r1326, %r1325, 16711680;
	or.b32  	%r1327, %r1324, %r1326;
	or.b32  	%r4937, %r1327, %r1323;
	ld.global.u32 	%r1328, [%rd2+4];
	shr.u32 	%r1329, %r1328, 24;
	shr.u32 	%r1330, %r1328, 8;
	and.b32  	%r1331, %r1330, 65280;
	or.b32  	%r1332, %r1331, %r1329;
	shl.b32 	%r1333, %r1328, 24;
	shl.b32 	%r1334, %r1328, 8;
	and.b32  	%r1335, %r1334, 16711680;
	or.b32  	%r1336, %r1333, %r1335;
	or.b32  	%r4936, %r1336, %r1332;
	ld.global.u32 	%r1337, [%rd2+8];
	shr.u32 	%r1338, %r1337, 24;
	shr.u32 	%r1339, %r1337, 8;
	and.b32  	%r1340, %r1339, 65280;
	or.b32  	%r1341, %r1340, %r1338;
	shl.b32 	%r1342, %r1337, 24;
	shl.b32 	%r1343, %r1337, 8;
	and.b32  	%r1344, %r1343, 16711680;
	or.b32  	%r1345, %r1342, %r1344;
	or.b32  	%r4935, %r1345, %r1341;
	ld.global.u32 	%r1346, [%rd2+12];
	shr.u32 	%r1347, %r1346, 24;
	shr.u32 	%r1348, %r1346, 8;
	and.b32  	%r1349, %r1348, 65280;
	or.b32  	%r1350, %r1349, %r1347;
	shl.b32 	%r1351, %r1346, 24;
	shl.b32 	%r1352, %r1346, 8;
	and.b32  	%r1353, %r1352, 16711680;
	or.b32  	%r1354, %r1351, %r1353;
	or.b32  	%r4934, %r1354, %r1350;
	ld.global.u32 	%r1355, [%rd2+16];
	shr.u32 	%r1356, %r1355, 24;
	shr.u32 	%r1357, %r1355, 8;
	and.b32  	%r1358, %r1357, 65280;
	or.b32  	%r1359, %r1358, %r1356;
	shl.b32 	%r1360, %r1355, 24;
	shl.b32 	%r1361, %r1355, 8;
	and.b32  	%r1362, %r1361, 16711680;
	or.b32  	%r1363, %r1360, %r1362;
	or.b32  	%r4933, %r1363, %r1359;
	ld.global.u32 	%r1364, [%rd2+20];
	shr.u32 	%r1365, %r1364, 24;
	shr.u32 	%r1366, %r1364, 8;
	and.b32  	%r1367, %r1366, 65280;
	or.b32  	%r1368, %r1367, %r1365;
	shl.b32 	%r1369, %r1364, 24;
	shl.b32 	%r1370, %r1364, 8;
	and.b32  	%r1371, %r1370, 16711680;
	or.b32  	%r1372, %r1369, %r1371;
	or.b32  	%r4932, %r1372, %r1368;
	ld.global.u32 	%r1373, [%rd2+24];
	shr.u32 	%r1374, %r1373, 24;
	shr.u32 	%r1375, %r1373, 8;
	and.b32  	%r1376, %r1375, 65280;
	or.b32  	%r1377, %r1376, %r1374;
	shl.b32 	%r1378, %r1373, 24;
	shl.b32 	%r1379, %r1373, 8;
	and.b32  	%r1380, %r1379, 16711680;
	or.b32  	%r1381, %r1378, %r1380;
	or.b32  	%r4931, %r1381, %r1377;
	ld.global.u32 	%r1382, [%rd2+28];
	shr.u32 	%r1383, %r1382, 24;
	shr.u32 	%r1384, %r1382, 8;
	and.b32  	%r1385, %r1384, 65280;
	or.b32  	%r1386, %r1385, %r1383;
	shl.b32 	%r1387, %r1382, 24;
	shl.b32 	%r1388, %r1382, 8;
	and.b32  	%r1389, %r1388, 16711680;
	or.b32  	%r1390, %r1387, %r1389;
	or.b32  	%r4930, %r1390, %r1386;
	ld.global.u32 	%r1391, [%rd2+32];
	shr.u32 	%r1392, %r1391, 24;
	shr.u32 	%r1393, %r1391, 8;
	and.b32  	%r1394, %r1393, 65280;
	or.b32  	%r1395, %r1394, %r1392;
	shl.b32 	%r1396, %r1391, 24;
	shl.b32 	%r1397, %r1391, 8;
	and.b32  	%r1398, %r1397, 16711680;
	or.b32  	%r1399, %r1396, %r1398;
	or.b32  	%r4929, %r1399, %r1395;
	ld.global.u32 	%r1400, [%rd2+36];
	shr.u32 	%r1401, %r1400, 24;
	shr.u32 	%r1402, %r1400, 8;
	and.b32  	%r1403, %r1402, 65280;
	or.b32  	%r1404, %r1403, %r1401;
	shl.b32 	%r1405, %r1400, 24;
	shl.b32 	%r1406, %r1400, 8;
	and.b32  	%r1407, %r1406, 16711680;
	or.b32  	%r1408, %r1405, %r1407;
	or.b32  	%r4928, %r1408, %r1404;
	ld.global.u32 	%r1409, [%rd2+40];
	shr.u32 	%r1410, %r1409, 24;
	shr.u32 	%r1411, %r1409, 8;
	and.b32  	%r1412, %r1411, 65280;
	or.b32  	%r1413, %r1412, %r1410;
	shl.b32 	%r1414, %r1409, 24;
	shl.b32 	%r1415, %r1409, 8;
	and.b32  	%r1416, %r1415, 16711680;
	or.b32  	%r1417, %r1414, %r1416;
	or.b32  	%r4927, %r1417, %r1413;
	ld.global.u32 	%r1418, [%rd2+44];
	shr.u32 	%r1419, %r1418, 24;
	shr.u32 	%r1420, %r1418, 8;
	and.b32  	%r1421, %r1420, 65280;
	or.b32  	%r1422, %r1421, %r1419;
	shl.b32 	%r1423, %r1418, 24;
	shl.b32 	%r1424, %r1418, 8;
	and.b32  	%r1425, %r1424, 16711680;
	or.b32  	%r1426, %r1423, %r1425;
	or.b32  	%r4926, %r1426, %r1422;
	ld.global.u32 	%r1427, [%rd2+48];
	shr.u32 	%r1428, %r1427, 24;
	shr.u32 	%r1429, %r1427, 8;
	and.b32  	%r1430, %r1429, 65280;
	or.b32  	%r1431, %r1430, %r1428;
	shl.b32 	%r1432, %r1427, 24;
	shl.b32 	%r1433, %r1427, 8;
	and.b32  	%r1434, %r1433, 16711680;
	or.b32  	%r1435, %r1432, %r1434;
	or.b32  	%r4925, %r1435, %r1431;
	ld.global.u32 	%r1436, [%rd2+52];
	shr.u32 	%r1437, %r1436, 24;
	shr.u32 	%r1438, %r1436, 8;
	and.b32  	%r1439, %r1438, 65280;
	or.b32  	%r1440, %r1439, %r1437;
	shl.b32 	%r1441, %r1436, 24;
	shl.b32 	%r1442, %r1436, 8;
	and.b32  	%r1443, %r1442, 16711680;
	or.b32  	%r1444, %r1441, %r1443;
	or.b32  	%r4924, %r1444, %r1440;
	ld.global.u32 	%r1445, [%rd2+56];
	shr.u32 	%r1446, %r1445, 24;
	shr.u32 	%r1447, %r1445, 8;
	and.b32  	%r1448, %r1447, 65280;
	or.b32  	%r1449, %r1448, %r1446;
	shl.b32 	%r1450, %r1445, 24;
	shl.b32 	%r1451, %r1445, 8;
	and.b32  	%r1452, %r1451, 16711680;
	or.b32  	%r1453, %r1450, %r1452;
	or.b32  	%r4923, %r1453, %r1449;
	ld.global.u32 	%r1454, [%rd2+60];
	shr.u32 	%r1455, %r1454, 24;
	shr.u32 	%r1456, %r1454, 8;
	and.b32  	%r1457, %r1456, 65280;
	or.b32  	%r1458, %r1457, %r1455;
	shl.b32 	%r1459, %r1454, 24;
	shl.b32 	%r1460, %r1454, 8;
	and.b32  	%r1461, %r1460, 16711680;
	or.b32  	%r1462, %r1459, %r1461;
	or.b32  	%r4922, %r1462, %r1458;
	bra.uni 	BB0_53;

BB0_6:
	setp.gt.s32	%p8, %r65, 55;
	and.pred  	%p9, %p4, %p8;
	@%p9 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_9:
	shr.s32 	%r1482, %r65, 31;
	shr.u32 	%r1483, %r1482, 30;
	add.s32 	%r1484, %r65, %r1483;
	shr.s32 	%r83, %r1484, 2;
	add.s32 	%r1485, %r65, 3;
	mov.u32 	%r93, 0;
	setp.lt.u32	%p12, %r1485, 7;
	@%p12 bra 	BB0_18;

	mov.u32 	%r1487, 1;
	max.u32 	%r84, %r83, %r1487;
	and.b32  	%r85, %r84, 3;
	setp.eq.s32	%p13, %r85, 0;
	mov.u32 	%r93, 0;
	@%p13 bra 	BB0_16;

	setp.eq.s32	%p14, %r85, 1;
	mov.u32 	%r4909, 0;
	@%p14 bra 	BB0_15;

	setp.eq.s32	%p15, %r85, 2;
	mov.u32 	%r4908, 0;
	@%p15 bra 	BB0_14;

	ld.global.u32 	%r1491, [%rd2];
	shr.u32 	%r1492, %r1491, 24;
	shr.u32 	%r1493, %r1491, 8;
	and.b32  	%r1494, %r1493, 65280;
	or.b32  	%r1495, %r1494, %r1492;
	shl.b32 	%r1496, %r1491, 24;
	shl.b32 	%r1497, %r1491, 8;
	and.b32  	%r1498, %r1497, 16711680;
	or.b32  	%r1499, %r1496, %r1498;
	or.b32  	%r1500, %r1499, %r1495;
	add.u64 	%rd30, %SP, 0;
	cvta.to.local.u64 	%rd31, %rd30;
	st.local.u32 	[%rd31], %r1500;
	mov.u32 	%r4908, %r1487;

BB0_14:
	mul.wide.u32 	%rd32, %r4908, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.u32 	%r1501, [%rd33];
	shr.u32 	%r1502, %r1501, 24;
	shr.u32 	%r1503, %r1501, 8;
	and.b32  	%r1504, %r1503, 65280;
	or.b32  	%r1505, %r1504, %r1502;
	shl.b32 	%r1506, %r1501, 24;
	shl.b32 	%r1507, %r1501, 8;
	and.b32  	%r1508, %r1507, 16711680;
	or.b32  	%r1509, %r1506, %r1508;
	or.b32  	%r1510, %r1509, %r1505;
	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd35, %rd34;
	add.s64 	%rd36, %rd35, %rd32;
	st.local.u32 	[%rd36], %r1510;
	add.s32 	%r4909, %r4908, 1;

BB0_15:
	mul.wide.u32 	%rd37, %r4909, 4;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.u32 	%r1511, [%rd38];
	shr.u32 	%r1512, %r1511, 24;
	shr.u32 	%r1513, %r1511, 8;
	and.b32  	%r1514, %r1513, 65280;
	or.b32  	%r1515, %r1514, %r1512;
	shl.b32 	%r1516, %r1511, 24;
	shl.b32 	%r1517, %r1511, 8;
	and.b32  	%r1518, %r1517, 16711680;
	or.b32  	%r1519, %r1516, %r1518;
	or.b32  	%r1520, %r1519, %r1515;
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	add.s64 	%rd41, %rd40, %rd37;
	st.local.u32 	[%rd41], %r1520;
	add.s32 	%r93, %r4909, 1;

BB0_16:
	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd42;
	setp.lt.u32	%p16, %r84, 4;
	@%p16 bra 	BB0_18;

BB0_17:
	mul.wide.u32 	%rd43, %r93, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.u32 	%r1521, [%rd44];
	shr.u32 	%r1522, %r1521, 24;
	shr.u32 	%r1523, %r1521, 8;
	and.b32  	%r1524, %r1523, 65280;
	or.b32  	%r1525, %r1524, %r1522;
	shl.b32 	%r1526, %r1521, 24;
	shl.b32 	%r1527, %r1521, 8;
	and.b32  	%r1528, %r1527, 16711680;
	or.b32  	%r1529, %r1526, %r1528;
	or.b32  	%r1530, %r1529, %r1525;
	add.s64 	%rd45, %rd3, %rd43;
	st.local.u32 	[%rd45], %r1530;
	add.s32 	%r1531, %r93, 1;
	mul.wide.u32 	%rd46, %r1531, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.u32 	%r1532, [%rd47];
	shr.u32 	%r1533, %r1532, 24;
	shr.u32 	%r1534, %r1532, 8;
	and.b32  	%r1535, %r1534, 65280;
	or.b32  	%r1536, %r1535, %r1533;
	shl.b32 	%r1537, %r1532, 24;
	shl.b32 	%r1538, %r1532, 8;
	and.b32  	%r1539, %r1538, 16711680;
	or.b32  	%r1540, %r1537, %r1539;
	or.b32  	%r1541, %r1540, %r1536;
	add.s64 	%rd48, %rd3, %rd46;
	st.local.u32 	[%rd48], %r1541;
	add.s32 	%r1542, %r93, 2;
	mul.wide.u32 	%rd49, %r1542, 4;
	add.s64 	%rd50, %rd2, %rd49;
	ld.global.u32 	%r1543, [%rd50];
	shr.u32 	%r1544, %r1543, 24;
	shr.u32 	%r1545, %r1543, 8;
	and.b32  	%r1546, %r1545, 65280;
	or.b32  	%r1547, %r1546, %r1544;
	shl.b32 	%r1548, %r1543, 24;
	shl.b32 	%r1549, %r1543, 8;
	and.b32  	%r1550, %r1549, 16711680;
	or.b32  	%r1551, %r1548, %r1550;
	or.b32  	%r1552, %r1551, %r1547;
	add.s64 	%rd51, %rd3, %rd49;
	st.local.u32 	[%rd51], %r1552;
	add.s32 	%r1553, %r93, 3;
	mul.wide.u32 	%rd52, %r1553, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.u32 	%r1554, [%rd53];
	shr.u32 	%r1555, %r1554, 24;
	shr.u32 	%r1556, %r1554, 8;
	and.b32  	%r1557, %r1556, 65280;
	or.b32  	%r1558, %r1557, %r1555;
	shl.b32 	%r1559, %r1554, 24;
	shl.b32 	%r1560, %r1554, 8;
	and.b32  	%r1561, %r1560, 16711680;
	or.b32  	%r1562, %r1559, %r1561;
	or.b32  	%r1563, %r1562, %r1558;
	add.s64 	%rd54, %rd3, %rd52;
	st.local.u32 	[%rd54], %r1563;
	add.s32 	%r93, %r93, 4;
	setp.lt.u32	%p17, %r93, %r83;
	@%p17 bra 	BB0_17;

BB0_18:
	mul.wide.u32 	%rd55, %r93, 4;
	add.s64 	%rd4, %rd2, %rd55;
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd5, %rd56;
	add.s64 	%rd6, %rd5, %rd55;
	setp.gt.s32	%p18, %r25, 1;
	@%p18 bra 	BB0_22;

	setp.eq.s32	%p21, %r25, 0;
	@%p21 bra 	BB0_26;
	bra.uni 	BB0_20;

BB0_26:
	mov.u32 	%r1585, -2147483648;
	st.local.u32 	[%rd6], %r1585;
	bra.uni 	BB0_27;

BB0_44:
	setp.eq.s32	%p32, %r25, 2;
	@%p32 bra 	BB0_47;
	bra.uni 	BB0_45;

BB0_47:
	ld.global.u16 	%r1697, [%rd8];
	or.b32  	%r1698, %r1697, 8388608;
	shl.b32 	%r1699, %r1698, 24;
	shl.b32 	%r1700, %r1698, 8;
	and.b32  	%r1701, %r1700, 16711680;
	or.b32  	%r1702, %r1699, %r1701;
	or.b32  	%r1703, %r1702, 32768;
	st.local.u32 	[%rd10], %r1703;
	bra.uni 	BB0_49;

BB0_7:
	setp.eq.s32	%p10, %r23, %r48;
	add.s32 	%r1478, %r23, 64;
	shl.b32 	%r4922, %r1478, 3;
	mov.u32 	%r4937, -2147483648;
	mov.u32 	%r4923, 0;
	mov.u32 	%r4924, %r4923;
	mov.u32 	%r4925, %r4923;
	mov.u32 	%r4926, %r4923;
	mov.u32 	%r4927, %r4923;
	mov.u32 	%r4928, %r4923;
	mov.u32 	%r4929, %r4923;
	mov.u32 	%r4930, %r4923;
	mov.u32 	%r4931, %r4923;
	mov.u32 	%r4932, %r4923;
	mov.u32 	%r4933, %r4923;
	mov.u32 	%r4934, %r4923;
	mov.u32 	%r4935, %r4923;
	mov.u32 	%r4936, %r4923;
	@%p10 bra 	BB0_53;

	setp.lt.s32	%p11, %r23, %r48;
	shl.b32 	%r1480, %r1478, 3;
	selp.b32	%r4922, %r1480, %r4886, %p11;
	selp.b32	%r4923, 0, %r4887, %p11;
	selp.b32	%r4924, 0, %r4888, %p11;
	selp.b32	%r4925, 0, %r4889, %p11;
	selp.b32	%r4926, 0, %r4890, %p11;
	selp.b32	%r4927, 0, %r4891, %p11;
	selp.b32	%r4928, 0, %r4892, %p11;
	selp.b32	%r4929, 0, %r4893, %p11;
	selp.b32	%r4930, 0, %r4894, %p11;
	selp.b32	%r4931, 0, %r4895, %p11;
	selp.b32	%r4932, 0, %r4896, %p11;
	selp.b32	%r4933, 0, %r4897, %p11;
	selp.b32	%r4934, 0, %r4898, %p11;
	selp.b32	%r4935, 0, %r4899, %p11;
	selp.b32	%r4936, 0, %r4900, %p11;
	selp.b32	%r4937, 0, %r4901, %p11;
	bra.uni 	BB0_53;

BB0_42:
	setp.eq.s32	%p35, %r25, 1;
	@%p35 bra 	BB0_43;
	bra.uni 	BB0_50;

BB0_43:
	ld.global.u8 	%r1704, [%rd8];
	shl.b32 	%r1705, %r1704, 24;
	or.b32  	%r1706, %r1705, 8388608;
	st.local.u32 	[%rd10], %r1706;
	bra.uni 	BB0_49;

BB0_22:
	setp.eq.s32	%p19, %r25, 2;
	@%p19 bra 	BB0_25;
	bra.uni 	BB0_23;

BB0_25:
	ld.global.u16 	%r1575, [%rd4];
	or.b32  	%r1576, %r1575, 8388608;
	shl.b32 	%r1577, %r1576, 24;
	shl.b32 	%r1578, %r1576, 8;
	and.b32  	%r1579, %r1578, 16711680;
	or.b32  	%r1580, %r1577, %r1579;
	or.b32  	%r1581, %r1580, 32768;
	st.local.u32 	[%rd6], %r1581;
	bra.uni 	BB0_27;

BB0_45:
	setp.ne.s32	%p33, %r25, 3;
	@%p33 bra 	BB0_50;

	ld.global.u32 	%r1686, [%rd8];
	and.b32  	%r1687, %r1686, 16777215;
	or.b32  	%r1688, %r1687, -2147483648;
	shl.b32 	%r1689, %r1688, 24;
	shl.b32 	%r1690, %r1688, 8;
	and.b32  	%r1691, %r1690, 16711680;
	or.b32  	%r1692, %r1689, %r1691;
	shr.u32 	%r1693, %r1688, 8;
	and.b32  	%r1694, %r1693, 65280;
	or.b32  	%r1695, %r1694, %r1692;
	or.b32  	%r1696, %r1695, 128;
	st.local.u32 	[%rd10], %r1696;

BB0_49:
	add.s32 	%r127, %r127, 1;

BB0_50:
	setp.gt.u32	%p36, %r127, 13;
	@%p36 bra 	BB0_52;

BB0_51:
	mul.wide.u32 	%rd88, %r127, 4;
	add.s64 	%rd89, %rd9, %rd88;
	mov.u32 	%r1708, 0;
	st.local.u32 	[%rd89], %r1708;
	add.s32 	%r127, %r127, 1;
	setp.lt.u32	%p37, %r127, 14;
	@%p37 bra 	BB0_51;

BB0_52:
	ld.local.v4.u32 	{%r4937, %r4936, %r4935, %r4934}, [%rd9];
	ld.local.v4.u32 	{%r4933, %r4932, %r4931, %r4930}, [%rd9+16];
	ld.local.v4.u32 	{%r4929, %r4928, %r4927, %r4926}, [%rd9+32];
	ld.local.v2.u32 	{%r4925, %r4924}, [%rd9+48];
	add.s32 	%r1724, %r23, 64;
	shl.b32 	%r4922, %r1724, 3;
	mov.u32 	%r4923, 0;
	bra.uni 	BB0_53;

BB0_20:
	setp.eq.s32	%p22, %r25, 1;
	@%p22 bra 	BB0_21;
	bra.uni 	BB0_28;

BB0_21:
	ld.global.u8 	%r1582, [%rd4];
	shl.b32 	%r1583, %r1582, 24;
	or.b32  	%r1584, %r1583, 8388608;
	st.local.u32 	[%rd6], %r1584;
	bra.uni 	BB0_27;

BB0_23:
	setp.ne.s32	%p20, %r25, 3;
	@%p20 bra 	BB0_28;

	ld.global.u32 	%r1564, [%rd4];
	and.b32  	%r1565, %r1564, 16777215;
	or.b32  	%r1566, %r1565, -2147483648;
	shl.b32 	%r1567, %r1566, 24;
	shl.b32 	%r1568, %r1566, 8;
	and.b32  	%r1569, %r1568, 16711680;
	or.b32  	%r1570, %r1567, %r1569;
	shr.u32 	%r1571, %r1566, 8;
	and.b32  	%r1572, %r1571, 65280;
	or.b32  	%r1573, %r1572, %r1570;
	or.b32  	%r1574, %r1573, 128;
	st.local.u32 	[%rd6], %r1574;

BB0_27:
	add.s32 	%r93, %r93, 1;

BB0_28:
	setp.gt.u32	%p23, %r93, 15;
	@%p23 bra 	BB0_30;

BB0_29:
	mul.wide.u32 	%rd57, %r93, 4;
	add.s64 	%rd58, %rd5, %rd57;
	mov.u32 	%r1586, 0;
	st.local.u32 	[%rd58], %r1586;
	add.s32 	%r93, %r93, 1;
	setp.lt.u32	%p24, %r93, 16;
	@%p24 bra 	BB0_29;

BB0_30:
	ld.local.v4.u32 	{%r4937, %r4936, %r4935, %r4934}, [%rd5];
	ld.local.v4.u32 	{%r4933, %r4932, %r4931, %r4930}, [%rd5+16];
	ld.local.v4.u32 	{%r4929, %r4928, %r4927, %r4926}, [%rd5+32];
	ld.local.v4.u32 	{%r4925, %r4924, %r4923, %r4922}, [%rd5+48];

BB0_53:
	not.b32 	%r1725, %r4939;
	and.b32  	%r1726, %r4941, %r1725;
	and.b32  	%r1727, %r4939, %r4940;
	or.b32  	%r1728, %r1727, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4938, 5;
	shr.b32 	%rhs, %r4938, 27;
	add.u32 	%r1729, %lhs, %rhs;
	}
	add.s32 	%r1730, %r4942, %r1728;
	add.s32 	%r1731, %r1730, %r1729;
	add.s32 	%r1732, %r1731, %r4937;
	add.s32 	%r1733, %r1732, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4939, 30;
	shr.b32 	%rhs, %r4939, 2;
	add.u32 	%r1734, %lhs, %rhs;
	}
	xor.b32  	%r1735, %r4929, %r4924;
	xor.b32  	%r1736, %r1735, %r4935;
	xor.b32  	%r1737, %r1736, %r4937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1737, 1;
	shr.b32 	%rhs, %r1737, 31;
	add.u32 	%r1738, %lhs, %rhs;
	}
	and.b32  	%r1739, %r1734, %r4938;
	not.b32 	%r1740, %r4938;
	and.b32  	%r1741, %r4940, %r1740;
	or.b32  	%r1742, %r1739, %r1741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 5;
	shr.b32 	%rhs, %r1733, 27;
	add.u32 	%r1743, %lhs, %rhs;
	}
	add.s32 	%r1744, %r4941, %r1742;
	add.s32 	%r1745, %r1744, %r1743;
	add.s32 	%r1746, %r1745, %r4936;
	add.s32 	%r1747, %r1746, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4938, 30;
	shr.b32 	%rhs, %r4938, 2;
	add.u32 	%r1748, %lhs, %rhs;
	}
	xor.b32  	%r1749, %r4928, %r4923;
	xor.b32  	%r1750, %r1749, %r4934;
	xor.b32  	%r1751, %r1750, %r4936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1751, 1;
	shr.b32 	%rhs, %r1751, 31;
	add.u32 	%r1752, %lhs, %rhs;
	}
	and.b32  	%r1753, %r1733, %r1748;
	not.b32 	%r1754, %r1733;
	and.b32  	%r1755, %r1734, %r1754;
	or.b32  	%r1756, %r1753, %r1755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 5;
	shr.b32 	%rhs, %r1747, 27;
	add.u32 	%r1757, %lhs, %rhs;
	}
	add.s32 	%r1758, %r4940, %r1756;
	add.s32 	%r1759, %r1758, %r1757;
	add.s32 	%r1760, %r1759, %r4935;
	add.s32 	%r1761, %r1760, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1733, 30;
	shr.b32 	%rhs, %r1733, 2;
	add.u32 	%r1762, %lhs, %rhs;
	}
	xor.b32  	%r1763, %r4927, %r4922;
	xor.b32  	%r1764, %r1763, %r4933;
	xor.b32  	%r1765, %r1764, %r4935;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 1;
	shr.b32 	%rhs, %r1765, 31;
	add.u32 	%r1766, %lhs, %rhs;
	}
	and.b32  	%r1767, %r1747, %r1762;
	not.b32 	%r1768, %r1747;
	and.b32  	%r1769, %r1748, %r1768;
	or.b32  	%r1770, %r1767, %r1769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1761, 5;
	shr.b32 	%rhs, %r1761, 27;
	add.u32 	%r1771, %lhs, %rhs;
	}
	add.s32 	%r1772, %r1734, %r1770;
	add.s32 	%r1773, %r1772, %r1771;
	add.s32 	%r1774, %r1773, %r4934;
	add.s32 	%r1775, %r1774, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 30;
	shr.b32 	%rhs, %r1747, 2;
	add.u32 	%r1776, %lhs, %rhs;
	}
	xor.b32  	%r1777, %r4926, %r1738;
	xor.b32  	%r1778, %r1777, %r4932;
	xor.b32  	%r1779, %r1778, %r4934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 1;
	shr.b32 	%rhs, %r1779, 31;
	add.u32 	%r1780, %lhs, %rhs;
	}
	and.b32  	%r1781, %r1761, %r1776;
	not.b32 	%r1782, %r1761;
	and.b32  	%r1783, %r1762, %r1782;
	or.b32  	%r1784, %r1781, %r1783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1775, 5;
	shr.b32 	%rhs, %r1775, 27;
	add.u32 	%r1785, %lhs, %rhs;
	}
	add.s32 	%r1786, %r1748, %r1784;
	add.s32 	%r1787, %r1786, %r1785;
	add.s32 	%r1788, %r1787, %r4933;
	add.s32 	%r1789, %r1788, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1761, 30;
	shr.b32 	%rhs, %r1761, 2;
	add.u32 	%r1790, %lhs, %rhs;
	}
	xor.b32  	%r1791, %r4925, %r1752;
	xor.b32  	%r1792, %r1791, %r4931;
	xor.b32  	%r1793, %r1792, %r4933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 1;
	shr.b32 	%rhs, %r1793, 31;
	add.u32 	%r1794, %lhs, %rhs;
	}
	and.b32  	%r1795, %r1775, %r1790;
	not.b32 	%r1796, %r1775;
	and.b32  	%r1797, %r1776, %r1796;
	or.b32  	%r1798, %r1795, %r1797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1789, 5;
	shr.b32 	%rhs, %r1789, 27;
	add.u32 	%r1799, %lhs, %rhs;
	}
	add.s32 	%r1800, %r1762, %r1798;
	add.s32 	%r1801, %r1800, %r1799;
	add.s32 	%r1802, %r1801, %r4932;
	add.s32 	%r1803, %r1802, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1775, 30;
	shr.b32 	%rhs, %r1775, 2;
	add.u32 	%r1804, %lhs, %rhs;
	}
	xor.b32  	%r1805, %r4924, %r1766;
	xor.b32  	%r1806, %r1805, %r4930;
	xor.b32  	%r1807, %r1806, %r4932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1807, 1;
	shr.b32 	%rhs, %r1807, 31;
	add.u32 	%r1808, %lhs, %rhs;
	}
	and.b32  	%r1809, %r1789, %r1804;
	not.b32 	%r1810, %r1789;
	and.b32  	%r1811, %r1790, %r1810;
	or.b32  	%r1812, %r1809, %r1811;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1803, 5;
	shr.b32 	%rhs, %r1803, 27;
	add.u32 	%r1813, %lhs, %rhs;
	}
	add.s32 	%r1814, %r1776, %r1812;
	add.s32 	%r1815, %r1814, %r1813;
	add.s32 	%r1816, %r1815, %r4931;
	add.s32 	%r1817, %r1816, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1789, 30;
	shr.b32 	%rhs, %r1789, 2;
	add.u32 	%r1818, %lhs, %rhs;
	}
	xor.b32  	%r1819, %r4923, %r1780;
	xor.b32  	%r1820, %r1819, %r4929;
	xor.b32  	%r1821, %r1820, %r4931;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 1;
	shr.b32 	%rhs, %r1821, 31;
	add.u32 	%r1822, %lhs, %rhs;
	}
	and.b32  	%r1823, %r1803, %r1818;
	not.b32 	%r1824, %r1803;
	and.b32  	%r1825, %r1804, %r1824;
	or.b32  	%r1826, %r1823, %r1825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 5;
	shr.b32 	%rhs, %r1817, 27;
	add.u32 	%r1827, %lhs, %rhs;
	}
	add.s32 	%r1828, %r1790, %r1826;
	add.s32 	%r1829, %r1828, %r1827;
	add.s32 	%r1830, %r1829, %r4930;
	add.s32 	%r1831, %r1830, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1803, 30;
	shr.b32 	%rhs, %r1803, 2;
	add.u32 	%r1832, %lhs, %rhs;
	}
	xor.b32  	%r1833, %r4922, %r1794;
	xor.b32  	%r1834, %r1833, %r4928;
	xor.b32  	%r1835, %r1834, %r4930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1835, 1;
	shr.b32 	%rhs, %r1835, 31;
	add.u32 	%r1836, %lhs, %rhs;
	}
	and.b32  	%r1837, %r1817, %r1832;
	not.b32 	%r1838, %r1817;
	and.b32  	%r1839, %r1818, %r1838;
	or.b32  	%r1840, %r1837, %r1839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1831, 5;
	shr.b32 	%rhs, %r1831, 27;
	add.u32 	%r1841, %lhs, %rhs;
	}
	add.s32 	%r1842, %r1804, %r1840;
	add.s32 	%r1843, %r1842, %r1841;
	add.s32 	%r1844, %r1843, %r4929;
	add.s32 	%r1845, %r1844, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1817, 30;
	shr.b32 	%rhs, %r1817, 2;
	add.u32 	%r1846, %lhs, %rhs;
	}
	xor.b32  	%r1847, %r1738, %r1808;
	xor.b32  	%r1848, %r1847, %r4927;
	xor.b32  	%r1849, %r1848, %r4929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1849, 1;
	shr.b32 	%rhs, %r1849, 31;
	add.u32 	%r1850, %lhs, %rhs;
	}
	and.b32  	%r1851, %r1831, %r1846;
	not.b32 	%r1852, %r1831;
	and.b32  	%r1853, %r1832, %r1852;
	or.b32  	%r1854, %r1851, %r1853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1845, 5;
	shr.b32 	%rhs, %r1845, 27;
	add.u32 	%r1855, %lhs, %rhs;
	}
	add.s32 	%r1856, %r1818, %r1854;
	add.s32 	%r1857, %r1856, %r1855;
	add.s32 	%r1858, %r1857, %r4928;
	add.s32 	%r1859, %r1858, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1831, 30;
	shr.b32 	%rhs, %r1831, 2;
	add.u32 	%r1860, %lhs, %rhs;
	}
	xor.b32  	%r1861, %r1752, %r1822;
	xor.b32  	%r1862, %r1861, %r4926;
	xor.b32  	%r1863, %r1862, %r4928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1863, 1;
	shr.b32 	%rhs, %r1863, 31;
	add.u32 	%r1864, %lhs, %rhs;
	}
	and.b32  	%r1865, %r1845, %r1860;
	not.b32 	%r1866, %r1845;
	and.b32  	%r1867, %r1846, %r1866;
	or.b32  	%r1868, %r1865, %r1867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 5;
	shr.b32 	%rhs, %r1859, 27;
	add.u32 	%r1869, %lhs, %rhs;
	}
	add.s32 	%r1870, %r1832, %r1868;
	add.s32 	%r1871, %r1870, %r1869;
	add.s32 	%r1872, %r1871, %r4927;
	add.s32 	%r1873, %r1872, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1845, 30;
	shr.b32 	%rhs, %r1845, 2;
	add.u32 	%r1874, %lhs, %rhs;
	}
	xor.b32  	%r1875, %r1766, %r1836;
	xor.b32  	%r1876, %r1875, %r4925;
	xor.b32  	%r1877, %r1876, %r4927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1877, 1;
	shr.b32 	%rhs, %r1877, 31;
	add.u32 	%r1878, %lhs, %rhs;
	}
	and.b32  	%r1879, %r1859, %r1874;
	not.b32 	%r1880, %r1859;
	and.b32  	%r1881, %r1860, %r1880;
	or.b32  	%r1882, %r1879, %r1881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1873, 5;
	shr.b32 	%rhs, %r1873, 27;
	add.u32 	%r1883, %lhs, %rhs;
	}
	add.s32 	%r1884, %r1846, %r1882;
	add.s32 	%r1885, %r1884, %r1883;
	add.s32 	%r1886, %r1885, %r4926;
	add.s32 	%r1887, %r1886, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 30;
	shr.b32 	%rhs, %r1859, 2;
	add.u32 	%r1888, %lhs, %rhs;
	}
	xor.b32  	%r1889, %r1780, %r1850;
	xor.b32  	%r1890, %r1889, %r4924;
	xor.b32  	%r1891, %r1890, %r4926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1891, 1;
	shr.b32 	%rhs, %r1891, 31;
	add.u32 	%r1892, %lhs, %rhs;
	}
	and.b32  	%r1893, %r1873, %r1888;
	not.b32 	%r1894, %r1873;
	and.b32  	%r1895, %r1874, %r1894;
	or.b32  	%r1896, %r1893, %r1895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1887, 5;
	shr.b32 	%rhs, %r1887, 27;
	add.u32 	%r1897, %lhs, %rhs;
	}
	add.s32 	%r1898, %r1860, %r1896;
	add.s32 	%r1899, %r1898, %r1897;
	add.s32 	%r1900, %r1899, %r4925;
	add.s32 	%r1901, %r1900, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1873, 30;
	shr.b32 	%rhs, %r1873, 2;
	add.u32 	%r1902, %lhs, %rhs;
	}
	xor.b32  	%r1903, %r1794, %r1864;
	xor.b32  	%r1904, %r1903, %r4923;
	xor.b32  	%r1905, %r1904, %r4925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1905, 1;
	shr.b32 	%rhs, %r1905, 31;
	add.u32 	%r1906, %lhs, %rhs;
	}
	and.b32  	%r1907, %r1887, %r1902;
	not.b32 	%r1908, %r1887;
	and.b32  	%r1909, %r1888, %r1908;
	or.b32  	%r1910, %r1907, %r1909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 5;
	shr.b32 	%rhs, %r1901, 27;
	add.u32 	%r1911, %lhs, %rhs;
	}
	add.s32 	%r1912, %r1874, %r1910;
	add.s32 	%r1913, %r1912, %r1911;
	add.s32 	%r1914, %r1913, %r4924;
	add.s32 	%r1915, %r1914, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1887, 30;
	shr.b32 	%rhs, %r1887, 2;
	add.u32 	%r1916, %lhs, %rhs;
	}
	xor.b32  	%r1917, %r1808, %r1878;
	xor.b32  	%r1918, %r1917, %r4922;
	xor.b32  	%r1919, %r1918, %r4924;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1919, 1;
	shr.b32 	%rhs, %r1919, 31;
	add.u32 	%r1920, %lhs, %rhs;
	}
	and.b32  	%r1921, %r1901, %r1916;
	not.b32 	%r1922, %r1901;
	and.b32  	%r1923, %r1902, %r1922;
	or.b32  	%r1924, %r1921, %r1923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 5;
	shr.b32 	%rhs, %r1915, 27;
	add.u32 	%r1925, %lhs, %rhs;
	}
	add.s32 	%r1926, %r1888, %r1924;
	add.s32 	%r1927, %r1926, %r1925;
	add.s32 	%r1928, %r1927, %r4923;
	add.s32 	%r1929, %r1928, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 30;
	shr.b32 	%rhs, %r1901, 2;
	add.u32 	%r1930, %lhs, %rhs;
	}
	xor.b32  	%r1931, %r1822, %r1892;
	xor.b32  	%r1932, %r1931, %r1738;
	xor.b32  	%r1933, %r1932, %r4923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1933, 1;
	shr.b32 	%rhs, %r1933, 31;
	add.u32 	%r1934, %lhs, %rhs;
	}
	and.b32  	%r1935, %r1915, %r1930;
	not.b32 	%r1936, %r1915;
	and.b32  	%r1937, %r1916, %r1936;
	or.b32  	%r1938, %r1935, %r1937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 5;
	shr.b32 	%rhs, %r1929, 27;
	add.u32 	%r1939, %lhs, %rhs;
	}
	add.s32 	%r1940, %r1902, %r1938;
	add.s32 	%r1941, %r1940, %r1939;
	add.s32 	%r1942, %r1941, %r4922;
	add.s32 	%r1943, %r1942, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 30;
	shr.b32 	%rhs, %r1915, 2;
	add.u32 	%r1944, %lhs, %rhs;
	}
	xor.b32  	%r1945, %r1836, %r1906;
	xor.b32  	%r1946, %r1945, %r1752;
	xor.b32  	%r1947, %r1946, %r4922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 1;
	shr.b32 	%rhs, %r1947, 31;
	add.u32 	%r1948, %lhs, %rhs;
	}
	and.b32  	%r1949, %r1929, %r1944;
	not.b32 	%r1950, %r1929;
	and.b32  	%r1951, %r1930, %r1950;
	or.b32  	%r1952, %r1949, %r1951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1943, 5;
	shr.b32 	%rhs, %r1943, 27;
	add.u32 	%r1953, %lhs, %rhs;
	}
	add.s32 	%r1954, %r1916, %r1952;
	add.s32 	%r1955, %r1954, %r1953;
	add.s32 	%r1956, %r1955, %r1738;
	add.s32 	%r1957, %r1956, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 30;
	shr.b32 	%rhs, %r1929, 2;
	add.u32 	%r1958, %lhs, %rhs;
	}
	xor.b32  	%r1959, %r1850, %r1920;
	xor.b32  	%r1960, %r1959, %r1766;
	xor.b32  	%r1961, %r1960, %r1738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1961, 1;
	shr.b32 	%rhs, %r1961, 31;
	add.u32 	%r1962, %lhs, %rhs;
	}
	and.b32  	%r1963, %r1943, %r1958;
	not.b32 	%r1964, %r1943;
	and.b32  	%r1965, %r1944, %r1964;
	or.b32  	%r1966, %r1963, %r1965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 5;
	shr.b32 	%rhs, %r1957, 27;
	add.u32 	%r1967, %lhs, %rhs;
	}
	add.s32 	%r1968, %r1930, %r1966;
	add.s32 	%r1969, %r1968, %r1967;
	add.s32 	%r1970, %r1969, %r1752;
	add.s32 	%r1971, %r1970, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1943, 30;
	shr.b32 	%rhs, %r1943, 2;
	add.u32 	%r1972, %lhs, %rhs;
	}
	xor.b32  	%r1973, %r1864, %r1934;
	xor.b32  	%r1974, %r1973, %r1780;
	xor.b32  	%r1975, %r1974, %r1752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 1;
	shr.b32 	%rhs, %r1975, 31;
	add.u32 	%r1976, %lhs, %rhs;
	}
	and.b32  	%r1977, %r1957, %r1972;
	not.b32 	%r1978, %r1957;
	and.b32  	%r1979, %r1958, %r1978;
	or.b32  	%r1980, %r1977, %r1979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 5;
	shr.b32 	%rhs, %r1971, 27;
	add.u32 	%r1981, %lhs, %rhs;
	}
	add.s32 	%r1982, %r1944, %r1980;
	add.s32 	%r1983, %r1982, %r1981;
	add.s32 	%r1984, %r1983, %r1766;
	add.s32 	%r1985, %r1984, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1957, 30;
	shr.b32 	%rhs, %r1957, 2;
	add.u32 	%r1986, %lhs, %rhs;
	}
	xor.b32  	%r1987, %r1878, %r1948;
	xor.b32  	%r1988, %r1987, %r1794;
	xor.b32  	%r1989, %r1988, %r1766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 1;
	shr.b32 	%rhs, %r1989, 31;
	add.u32 	%r1990, %lhs, %rhs;
	}
	and.b32  	%r1991, %r1971, %r1986;
	not.b32 	%r1992, %r1971;
	and.b32  	%r1993, %r1972, %r1992;
	or.b32  	%r1994, %r1991, %r1993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 5;
	shr.b32 	%rhs, %r1985, 27;
	add.u32 	%r1995, %lhs, %rhs;
	}
	add.s32 	%r1996, %r1958, %r1994;
	add.s32 	%r1997, %r1996, %r1995;
	add.s32 	%r1998, %r1997, %r1780;
	add.s32 	%r1999, %r1998, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1971, 30;
	shr.b32 	%rhs, %r1971, 2;
	add.u32 	%r2000, %lhs, %rhs;
	}
	xor.b32  	%r2001, %r1892, %r1962;
	xor.b32  	%r2002, %r2001, %r1808;
	xor.b32  	%r2003, %r2002, %r1780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 1;
	shr.b32 	%rhs, %r2003, 31;
	add.u32 	%r2004, %lhs, %rhs;
	}
	xor.b32  	%r2005, %r2000, %r1986;
	xor.b32  	%r2006, %r2005, %r1985;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 5;
	shr.b32 	%rhs, %r1999, 27;
	add.u32 	%r2007, %lhs, %rhs;
	}
	add.s32 	%r2008, %r1972, %r2006;
	add.s32 	%r2009, %r2008, %r2007;
	add.s32 	%r2010, %r2009, %r1794;
	add.s32 	%r2011, %r2010, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1985, 30;
	shr.b32 	%rhs, %r1985, 2;
	add.u32 	%r2012, %lhs, %rhs;
	}
	xor.b32  	%r2013, %r1906, %r1976;
	xor.b32  	%r2014, %r2013, %r1822;
	xor.b32  	%r2015, %r2014, %r1794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 1;
	shr.b32 	%rhs, %r2015, 31;
	add.u32 	%r2016, %lhs, %rhs;
	}
	xor.b32  	%r2017, %r2012, %r2000;
	xor.b32  	%r2018, %r2017, %r1999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 5;
	shr.b32 	%rhs, %r2011, 27;
	add.u32 	%r2019, %lhs, %rhs;
	}
	add.s32 	%r2020, %r1986, %r2018;
	add.s32 	%r2021, %r2020, %r2019;
	add.s32 	%r2022, %r2021, %r1808;
	add.s32 	%r2023, %r2022, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 30;
	shr.b32 	%rhs, %r1999, 2;
	add.u32 	%r2024, %lhs, %rhs;
	}
	xor.b32  	%r2025, %r1920, %r1990;
	xor.b32  	%r2026, %r2025, %r1836;
	xor.b32  	%r2027, %r2026, %r1808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2027, 1;
	shr.b32 	%rhs, %r2027, 31;
	add.u32 	%r2028, %lhs, %rhs;
	}
	xor.b32  	%r2029, %r2024, %r2012;
	xor.b32  	%r2030, %r2029, %r2011;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 5;
	shr.b32 	%rhs, %r2023, 27;
	add.u32 	%r2031, %lhs, %rhs;
	}
	add.s32 	%r2032, %r2000, %r2030;
	add.s32 	%r2033, %r2032, %r2031;
	add.s32 	%r2034, %r2033, %r1822;
	add.s32 	%r2035, %r2034, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2011, 30;
	shr.b32 	%rhs, %r2011, 2;
	add.u32 	%r2036, %lhs, %rhs;
	}
	xor.b32  	%r2037, %r1934, %r2004;
	xor.b32  	%r2038, %r2037, %r1850;
	xor.b32  	%r2039, %r2038, %r1822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2039, 1;
	shr.b32 	%rhs, %r2039, 31;
	add.u32 	%r2040, %lhs, %rhs;
	}
	xor.b32  	%r2041, %r2036, %r2024;
	xor.b32  	%r2042, %r2041, %r2023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2035, 5;
	shr.b32 	%rhs, %r2035, 27;
	add.u32 	%r2043, %lhs, %rhs;
	}
	add.s32 	%r2044, %r2012, %r2042;
	add.s32 	%r2045, %r2044, %r2043;
	add.s32 	%r2046, %r2045, %r1836;
	add.s32 	%r2047, %r2046, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2023, 30;
	shr.b32 	%rhs, %r2023, 2;
	add.u32 	%r2048, %lhs, %rhs;
	}
	xor.b32  	%r2049, %r1948, %r2016;
	xor.b32  	%r2050, %r2049, %r1864;
	xor.b32  	%r2051, %r2050, %r1836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2051, 1;
	shr.b32 	%rhs, %r2051, 31;
	add.u32 	%r2052, %lhs, %rhs;
	}
	xor.b32  	%r2053, %r2048, %r2036;
	xor.b32  	%r2054, %r2053, %r2035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2047, 5;
	shr.b32 	%rhs, %r2047, 27;
	add.u32 	%r2055, %lhs, %rhs;
	}
	add.s32 	%r2056, %r2024, %r2054;
	add.s32 	%r2057, %r2056, %r2055;
	add.s32 	%r2058, %r2057, %r1850;
	add.s32 	%r2059, %r2058, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2035, 30;
	shr.b32 	%rhs, %r2035, 2;
	add.u32 	%r2060, %lhs, %rhs;
	}
	xor.b32  	%r2061, %r1962, %r2028;
	xor.b32  	%r2062, %r2061, %r1878;
	xor.b32  	%r2063, %r2062, %r1850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2063, 1;
	shr.b32 	%rhs, %r2063, 31;
	add.u32 	%r2064, %lhs, %rhs;
	}
	xor.b32  	%r2065, %r2060, %r2048;
	xor.b32  	%r2066, %r2065, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 5;
	shr.b32 	%rhs, %r2059, 27;
	add.u32 	%r2067, %lhs, %rhs;
	}
	add.s32 	%r2068, %r2036, %r2066;
	add.s32 	%r2069, %r2068, %r2067;
	add.s32 	%r2070, %r2069, %r1864;
	add.s32 	%r2071, %r2070, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2047, 30;
	shr.b32 	%rhs, %r2047, 2;
	add.u32 	%r2072, %lhs, %rhs;
	}
	xor.b32  	%r2073, %r1976, %r2040;
	xor.b32  	%r2074, %r2073, %r1892;
	xor.b32  	%r2075, %r2074, %r1864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2075, 1;
	shr.b32 	%rhs, %r2075, 31;
	add.u32 	%r2076, %lhs, %rhs;
	}
	xor.b32  	%r2077, %r2072, %r2060;
	xor.b32  	%r2078, %r2077, %r2059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2071, 5;
	shr.b32 	%rhs, %r2071, 27;
	add.u32 	%r2079, %lhs, %rhs;
	}
	add.s32 	%r2080, %r2048, %r2078;
	add.s32 	%r2081, %r2080, %r2079;
	add.s32 	%r2082, %r2081, %r1878;
	add.s32 	%r2083, %r2082, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2059, 30;
	shr.b32 	%rhs, %r2059, 2;
	add.u32 	%r2084, %lhs, %rhs;
	}
	xor.b32  	%r2085, %r1990, %r2052;
	xor.b32  	%r2086, %r2085, %r1906;
	xor.b32  	%r2087, %r2086, %r1878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2087, 1;
	shr.b32 	%rhs, %r2087, 31;
	add.u32 	%r2088, %lhs, %rhs;
	}
	xor.b32  	%r2089, %r2084, %r2072;
	xor.b32  	%r2090, %r2089, %r2071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2083, 5;
	shr.b32 	%rhs, %r2083, 27;
	add.u32 	%r2091, %lhs, %rhs;
	}
	add.s32 	%r2092, %r2060, %r2090;
	add.s32 	%r2093, %r2092, %r2091;
	add.s32 	%r2094, %r2093, %r1892;
	add.s32 	%r2095, %r2094, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2071, 30;
	shr.b32 	%rhs, %r2071, 2;
	add.u32 	%r2096, %lhs, %rhs;
	}
	xor.b32  	%r2097, %r2004, %r2064;
	xor.b32  	%r2098, %r2097, %r1920;
	xor.b32  	%r2099, %r2098, %r1892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2099, 1;
	shr.b32 	%rhs, %r2099, 31;
	add.u32 	%r2100, %lhs, %rhs;
	}
	xor.b32  	%r2101, %r2096, %r2084;
	xor.b32  	%r2102, %r2101, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 5;
	shr.b32 	%rhs, %r2095, 27;
	add.u32 	%r2103, %lhs, %rhs;
	}
	add.s32 	%r2104, %r2072, %r2102;
	add.s32 	%r2105, %r2104, %r2103;
	add.s32 	%r2106, %r2105, %r1906;
	add.s32 	%r2107, %r2106, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2083, 30;
	shr.b32 	%rhs, %r2083, 2;
	add.u32 	%r2108, %lhs, %rhs;
	}
	xor.b32  	%r2109, %r2016, %r2076;
	xor.b32  	%r2110, %r2109, %r1934;
	xor.b32  	%r2111, %r2110, %r1906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 1;
	shr.b32 	%rhs, %r2111, 31;
	add.u32 	%r2112, %lhs, %rhs;
	}
	xor.b32  	%r2113, %r2108, %r2096;
	xor.b32  	%r2114, %r2113, %r2095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 5;
	shr.b32 	%rhs, %r2107, 27;
	add.u32 	%r2115, %lhs, %rhs;
	}
	add.s32 	%r2116, %r2084, %r2114;
	add.s32 	%r2117, %r2116, %r2115;
	add.s32 	%r2118, %r2117, %r1920;
	add.s32 	%r2119, %r2118, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 30;
	shr.b32 	%rhs, %r2095, 2;
	add.u32 	%r2120, %lhs, %rhs;
	}
	xor.b32  	%r2121, %r2028, %r2088;
	xor.b32  	%r2122, %r2121, %r1948;
	xor.b32  	%r2123, %r2122, %r1920;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2123, 1;
	shr.b32 	%rhs, %r2123, 31;
	add.u32 	%r2124, %lhs, %rhs;
	}
	xor.b32  	%r2125, %r2120, %r2108;
	xor.b32  	%r2126, %r2125, %r2107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2119, 5;
	shr.b32 	%rhs, %r2119, 27;
	add.u32 	%r2127, %lhs, %rhs;
	}
	add.s32 	%r2128, %r2096, %r2126;
	add.s32 	%r2129, %r2128, %r2127;
	add.s32 	%r2130, %r2129, %r1934;
	add.s32 	%r2131, %r2130, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2107, 30;
	shr.b32 	%rhs, %r2107, 2;
	add.u32 	%r2132, %lhs, %rhs;
	}
	xor.b32  	%r2133, %r2040, %r2100;
	xor.b32  	%r2134, %r2133, %r1962;
	xor.b32  	%r2135, %r2134, %r1934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 1;
	shr.b32 	%rhs, %r2135, 31;
	add.u32 	%r2136, %lhs, %rhs;
	}
	xor.b32  	%r2137, %r2132, %r2120;
	xor.b32  	%r2138, %r2137, %r2119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2131, 5;
	shr.b32 	%rhs, %r2131, 27;
	add.u32 	%r2139, %lhs, %rhs;
	}
	add.s32 	%r2140, %r2108, %r2138;
	add.s32 	%r2141, %r2140, %r2139;
	add.s32 	%r2142, %r2141, %r1948;
	add.s32 	%r2143, %r2142, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2119, 30;
	shr.b32 	%rhs, %r2119, 2;
	add.u32 	%r2144, %lhs, %rhs;
	}
	xor.b32  	%r2145, %r2052, %r2112;
	xor.b32  	%r2146, %r2145, %r1976;
	xor.b32  	%r2147, %r2146, %r1948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 1;
	shr.b32 	%rhs, %r2147, 31;
	add.u32 	%r2148, %lhs, %rhs;
	}
	xor.b32  	%r2149, %r2144, %r2132;
	xor.b32  	%r2150, %r2149, %r2131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2143, 5;
	shr.b32 	%rhs, %r2143, 27;
	add.u32 	%r2151, %lhs, %rhs;
	}
	add.s32 	%r2152, %r2120, %r2150;
	add.s32 	%r2153, %r2152, %r2151;
	add.s32 	%r2154, %r2153, %r1962;
	add.s32 	%r2155, %r2154, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2131, 30;
	shr.b32 	%rhs, %r2131, 2;
	add.u32 	%r2156, %lhs, %rhs;
	}
	xor.b32  	%r2157, %r2064, %r2124;
	xor.b32  	%r2158, %r2157, %r1990;
	xor.b32  	%r2159, %r2158, %r1962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2159, 1;
	shr.b32 	%rhs, %r2159, 31;
	add.u32 	%r2160, %lhs, %rhs;
	}
	xor.b32  	%r2161, %r2156, %r2144;
	xor.b32  	%r2162, %r2161, %r2143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2155, 5;
	shr.b32 	%rhs, %r2155, 27;
	add.u32 	%r2163, %lhs, %rhs;
	}
	add.s32 	%r2164, %r2132, %r2162;
	add.s32 	%r2165, %r2164, %r2163;
	add.s32 	%r2166, %r2165, %r1976;
	add.s32 	%r2167, %r2166, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2143, 30;
	shr.b32 	%rhs, %r2143, 2;
	add.u32 	%r2168, %lhs, %rhs;
	}
	xor.b32  	%r2169, %r2076, %r2136;
	xor.b32  	%r2170, %r2169, %r2004;
	xor.b32  	%r2171, %r2170, %r1976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2171, 1;
	shr.b32 	%rhs, %r2171, 31;
	add.u32 	%r2172, %lhs, %rhs;
	}
	xor.b32  	%r2173, %r2168, %r2156;
	xor.b32  	%r2174, %r2173, %r2155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2167, 5;
	shr.b32 	%rhs, %r2167, 27;
	add.u32 	%r2175, %lhs, %rhs;
	}
	add.s32 	%r2176, %r2144, %r2174;
	add.s32 	%r2177, %r2176, %r2175;
	add.s32 	%r2178, %r2177, %r1990;
	add.s32 	%r2179, %r2178, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2155, 30;
	shr.b32 	%rhs, %r2155, 2;
	add.u32 	%r2180, %lhs, %rhs;
	}
	xor.b32  	%r2181, %r2088, %r2148;
	xor.b32  	%r2182, %r2181, %r2016;
	xor.b32  	%r2183, %r2182, %r1990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2183, 1;
	shr.b32 	%rhs, %r2183, 31;
	add.u32 	%r2184, %lhs, %rhs;
	}
	xor.b32  	%r2185, %r2180, %r2168;
	xor.b32  	%r2186, %r2185, %r2167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 5;
	shr.b32 	%rhs, %r2179, 27;
	add.u32 	%r2187, %lhs, %rhs;
	}
	add.s32 	%r2188, %r2156, %r2186;
	add.s32 	%r2189, %r2188, %r2187;
	add.s32 	%r2190, %r2189, %r2004;
	add.s32 	%r2191, %r2190, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2167, 30;
	shr.b32 	%rhs, %r2167, 2;
	add.u32 	%r2192, %lhs, %rhs;
	}
	xor.b32  	%r2193, %r2100, %r2160;
	xor.b32  	%r2194, %r2193, %r2028;
	xor.b32  	%r2195, %r2194, %r2004;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2195, 1;
	shr.b32 	%rhs, %r2195, 31;
	add.u32 	%r2196, %lhs, %rhs;
	}
	xor.b32  	%r2197, %r2192, %r2180;
	xor.b32  	%r2198, %r2197, %r2179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 5;
	shr.b32 	%rhs, %r2191, 27;
	add.u32 	%r2199, %lhs, %rhs;
	}
	add.s32 	%r2200, %r2168, %r2198;
	add.s32 	%r2201, %r2200, %r2199;
	add.s32 	%r2202, %r2201, %r2016;
	add.s32 	%r2203, %r2202, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2179, 30;
	shr.b32 	%rhs, %r2179, 2;
	add.u32 	%r2204, %lhs, %rhs;
	}
	xor.b32  	%r2205, %r2112, %r2172;
	xor.b32  	%r2206, %r2205, %r2040;
	xor.b32  	%r2207, %r2206, %r2016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2207, 1;
	shr.b32 	%rhs, %r2207, 31;
	add.u32 	%r2208, %lhs, %rhs;
	}
	xor.b32  	%r2209, %r2204, %r2192;
	xor.b32  	%r2210, %r2209, %r2191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 5;
	shr.b32 	%rhs, %r2203, 27;
	add.u32 	%r2211, %lhs, %rhs;
	}
	add.s32 	%r2212, %r2180, %r2210;
	add.s32 	%r2213, %r2212, %r2211;
	add.s32 	%r2214, %r2213, %r2028;
	add.s32 	%r2215, %r2214, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2191, 30;
	shr.b32 	%rhs, %r2191, 2;
	add.u32 	%r2216, %lhs, %rhs;
	}
	xor.b32  	%r2217, %r2124, %r2184;
	xor.b32  	%r2218, %r2217, %r2052;
	xor.b32  	%r2219, %r2218, %r2028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2219, 1;
	shr.b32 	%rhs, %r2219, 31;
	add.u32 	%r2220, %lhs, %rhs;
	}
	xor.b32  	%r2221, %r2216, %r2204;
	xor.b32  	%r2222, %r2221, %r2203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2215, 5;
	shr.b32 	%rhs, %r2215, 27;
	add.u32 	%r2223, %lhs, %rhs;
	}
	add.s32 	%r2224, %r2192, %r2222;
	add.s32 	%r2225, %r2224, %r2223;
	add.s32 	%r2226, %r2225, %r2040;
	add.s32 	%r2227, %r2226, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2203, 30;
	shr.b32 	%rhs, %r2203, 2;
	add.u32 	%r2228, %lhs, %rhs;
	}
	xor.b32  	%r2229, %r2136, %r2196;
	xor.b32  	%r2230, %r2229, %r2064;
	xor.b32  	%r2231, %r2230, %r2040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 1;
	shr.b32 	%rhs, %r2231, 31;
	add.u32 	%r2232, %lhs, %rhs;
	}
	xor.b32  	%r2233, %r2228, %r2216;
	xor.b32  	%r2234, %r2233, %r2215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 5;
	shr.b32 	%rhs, %r2227, 27;
	add.u32 	%r2235, %lhs, %rhs;
	}
	add.s32 	%r2236, %r2204, %r2234;
	add.s32 	%r2237, %r2236, %r2235;
	add.s32 	%r2238, %r2237, %r2052;
	add.s32 	%r2239, %r2238, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2215, 30;
	shr.b32 	%rhs, %r2215, 2;
	add.u32 	%r2240, %lhs, %rhs;
	}
	xor.b32  	%r2241, %r2148, %r2208;
	xor.b32  	%r2242, %r2241, %r2076;
	xor.b32  	%r2243, %r2242, %r2052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2243, 1;
	shr.b32 	%rhs, %r2243, 31;
	add.u32 	%r2244, %lhs, %rhs;
	}
	or.b32  	%r2245, %r2240, %r2228;
	and.b32  	%r2246, %r2227, %r2245;
	and.b32  	%r2247, %r2240, %r2228;
	or.b32  	%r2248, %r2246, %r2247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 5;
	shr.b32 	%rhs, %r2239, 27;
	add.u32 	%r2249, %lhs, %rhs;
	}
	add.s32 	%r2250, %r2216, %r2248;
	add.s32 	%r2251, %r2250, %r2249;
	add.s32 	%r2252, %r2251, %r2064;
	add.s32 	%r2253, %r2252, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2227, 30;
	shr.b32 	%rhs, %r2227, 2;
	add.u32 	%r2254, %lhs, %rhs;
	}
	xor.b32  	%r2255, %r2160, %r2220;
	xor.b32  	%r2256, %r2255, %r2088;
	xor.b32  	%r2257, %r2256, %r2064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 1;
	shr.b32 	%rhs, %r2257, 31;
	add.u32 	%r2258, %lhs, %rhs;
	}
	or.b32  	%r2259, %r2254, %r2240;
	and.b32  	%r2260, %r2239, %r2259;
	and.b32  	%r2261, %r2254, %r2240;
	or.b32  	%r2262, %r2260, %r2261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 5;
	shr.b32 	%rhs, %r2253, 27;
	add.u32 	%r2263, %lhs, %rhs;
	}
	add.s32 	%r2264, %r2228, %r2262;
	add.s32 	%r2265, %r2264, %r2263;
	add.s32 	%r2266, %r2265, %r2076;
	add.s32 	%r2267, %r2266, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 30;
	shr.b32 	%rhs, %r2239, 2;
	add.u32 	%r2268, %lhs, %rhs;
	}
	xor.b32  	%r2269, %r2172, %r2232;
	xor.b32  	%r2270, %r2269, %r2100;
	xor.b32  	%r2271, %r2270, %r2076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2271, 1;
	shr.b32 	%rhs, %r2271, 31;
	add.u32 	%r2272, %lhs, %rhs;
	}
	or.b32  	%r2273, %r2268, %r2254;
	and.b32  	%r2274, %r2253, %r2273;
	and.b32  	%r2275, %r2268, %r2254;
	or.b32  	%r2276, %r2274, %r2275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2267, 5;
	shr.b32 	%rhs, %r2267, 27;
	add.u32 	%r2277, %lhs, %rhs;
	}
	add.s32 	%r2278, %r2240, %r2276;
	add.s32 	%r2279, %r2278, %r2277;
	add.s32 	%r2280, %r2279, %r2088;
	add.s32 	%r2281, %r2280, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2253, 30;
	shr.b32 	%rhs, %r2253, 2;
	add.u32 	%r2282, %lhs, %rhs;
	}
	xor.b32  	%r2283, %r2184, %r2244;
	xor.b32  	%r2284, %r2283, %r2112;
	xor.b32  	%r2285, %r2284, %r2088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 1;
	shr.b32 	%rhs, %r2285, 31;
	add.u32 	%r2286, %lhs, %rhs;
	}
	or.b32  	%r2287, %r2282, %r2268;
	and.b32  	%r2288, %r2267, %r2287;
	and.b32  	%r2289, %r2282, %r2268;
	or.b32  	%r2290, %r2288, %r2289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2281, 5;
	shr.b32 	%rhs, %r2281, 27;
	add.u32 	%r2291, %lhs, %rhs;
	}
	add.s32 	%r2292, %r2254, %r2290;
	add.s32 	%r2293, %r2292, %r2291;
	add.s32 	%r2294, %r2293, %r2100;
	add.s32 	%r2295, %r2294, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2267, 30;
	shr.b32 	%rhs, %r2267, 2;
	add.u32 	%r2296, %lhs, %rhs;
	}
	xor.b32  	%r2297, %r2196, %r2258;
	xor.b32  	%r2298, %r2297, %r2124;
	xor.b32  	%r2299, %r2298, %r2100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 1;
	shr.b32 	%rhs, %r2299, 31;
	add.u32 	%r2300, %lhs, %rhs;
	}
	or.b32  	%r2301, %r2296, %r2282;
	and.b32  	%r2302, %r2281, %r2301;
	and.b32  	%r2303, %r2296, %r2282;
	or.b32  	%r2304, %r2302, %r2303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2295, 5;
	shr.b32 	%rhs, %r2295, 27;
	add.u32 	%r2305, %lhs, %rhs;
	}
	add.s32 	%r2306, %r2268, %r2304;
	add.s32 	%r2307, %r2306, %r2305;
	add.s32 	%r2308, %r2307, %r2112;
	add.s32 	%r2309, %r2308, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2281, 30;
	shr.b32 	%rhs, %r2281, 2;
	add.u32 	%r2310, %lhs, %rhs;
	}
	xor.b32  	%r2311, %r2208, %r2272;
	xor.b32  	%r2312, %r2311, %r2136;
	xor.b32  	%r2313, %r2312, %r2112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2313, 1;
	shr.b32 	%rhs, %r2313, 31;
	add.u32 	%r2314, %lhs, %rhs;
	}
	or.b32  	%r2315, %r2310, %r2296;
	and.b32  	%r2316, %r2295, %r2315;
	and.b32  	%r2317, %r2310, %r2296;
	or.b32  	%r2318, %r2316, %r2317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 5;
	shr.b32 	%rhs, %r2309, 27;
	add.u32 	%r2319, %lhs, %rhs;
	}
	add.s32 	%r2320, %r2282, %r2318;
	add.s32 	%r2321, %r2320, %r2319;
	add.s32 	%r2322, %r2321, %r2124;
	add.s32 	%r2323, %r2322, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2295, 30;
	shr.b32 	%rhs, %r2295, 2;
	add.u32 	%r2324, %lhs, %rhs;
	}
	xor.b32  	%r2325, %r2220, %r2286;
	xor.b32  	%r2326, %r2325, %r2148;
	xor.b32  	%r2327, %r2326, %r2124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2327, 1;
	shr.b32 	%rhs, %r2327, 31;
	add.u32 	%r2328, %lhs, %rhs;
	}
	or.b32  	%r2329, %r2324, %r2310;
	and.b32  	%r2330, %r2309, %r2329;
	and.b32  	%r2331, %r2324, %r2310;
	or.b32  	%r2332, %r2330, %r2331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 5;
	shr.b32 	%rhs, %r2323, 27;
	add.u32 	%r2333, %lhs, %rhs;
	}
	add.s32 	%r2334, %r2296, %r2332;
	add.s32 	%r2335, %r2334, %r2333;
	add.s32 	%r2336, %r2335, %r2136;
	add.s32 	%r2337, %r2336, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 30;
	shr.b32 	%rhs, %r2309, 2;
	add.u32 	%r2338, %lhs, %rhs;
	}
	xor.b32  	%r2339, %r2232, %r2300;
	xor.b32  	%r2340, %r2339, %r2160;
	xor.b32  	%r2341, %r2340, %r2136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 1;
	shr.b32 	%rhs, %r2341, 31;
	add.u32 	%r2342, %lhs, %rhs;
	}
	or.b32  	%r2343, %r2338, %r2324;
	and.b32  	%r2344, %r2323, %r2343;
	and.b32  	%r2345, %r2338, %r2324;
	or.b32  	%r2346, %r2344, %r2345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2337, 5;
	shr.b32 	%rhs, %r2337, 27;
	add.u32 	%r2347, %lhs, %rhs;
	}
	add.s32 	%r2348, %r2310, %r2346;
	add.s32 	%r2349, %r2348, %r2347;
	add.s32 	%r2350, %r2349, %r2148;
	add.s32 	%r2351, %r2350, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2323, 30;
	shr.b32 	%rhs, %r2323, 2;
	add.u32 	%r2352, %lhs, %rhs;
	}
	xor.b32  	%r2353, %r2244, %r2314;
	xor.b32  	%r2354, %r2353, %r2172;
	xor.b32  	%r2355, %r2354, %r2148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2355, 1;
	shr.b32 	%rhs, %r2355, 31;
	add.u32 	%r2356, %lhs, %rhs;
	}
	or.b32  	%r2357, %r2352, %r2338;
	and.b32  	%r2358, %r2337, %r2357;
	and.b32  	%r2359, %r2352, %r2338;
	or.b32  	%r2360, %r2358, %r2359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2351, 5;
	shr.b32 	%rhs, %r2351, 27;
	add.u32 	%r2361, %lhs, %rhs;
	}
	add.s32 	%r2362, %r2324, %r2360;
	add.s32 	%r2363, %r2362, %r2361;
	add.s32 	%r2364, %r2363, %r2160;
	add.s32 	%r2365, %r2364, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2337, 30;
	shr.b32 	%rhs, %r2337, 2;
	add.u32 	%r2366, %lhs, %rhs;
	}
	xor.b32  	%r2367, %r2258, %r2328;
	xor.b32  	%r2368, %r2367, %r2184;
	xor.b32  	%r2369, %r2368, %r2160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 1;
	shr.b32 	%rhs, %r2369, 31;
	add.u32 	%r4901, %lhs, %rhs;
	}
	or.b32  	%r2370, %r2366, %r2352;
	and.b32  	%r2371, %r2351, %r2370;
	and.b32  	%r2372, %r2366, %r2352;
	or.b32  	%r2373, %r2371, %r2372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2365, 5;
	shr.b32 	%rhs, %r2365, 27;
	add.u32 	%r2374, %lhs, %rhs;
	}
	add.s32 	%r2375, %r2338, %r2373;
	add.s32 	%r2376, %r2375, %r2374;
	add.s32 	%r2377, %r2376, %r2172;
	add.s32 	%r2378, %r2377, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2351, 30;
	shr.b32 	%rhs, %r2351, 2;
	add.u32 	%r2379, %lhs, %rhs;
	}
	xor.b32  	%r2380, %r2272, %r2342;
	xor.b32  	%r2381, %r2380, %r2196;
	xor.b32  	%r2382, %r2381, %r2172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 1;
	shr.b32 	%rhs, %r2382, 31;
	add.u32 	%r4900, %lhs, %rhs;
	}
	or.b32  	%r2383, %r2379, %r2366;
	and.b32  	%r2384, %r2365, %r2383;
	and.b32  	%r2385, %r2379, %r2366;
	or.b32  	%r2386, %r2384, %r2385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2378, 5;
	shr.b32 	%rhs, %r2378, 27;
	add.u32 	%r2387, %lhs, %rhs;
	}
	add.s32 	%r2388, %r2352, %r2386;
	add.s32 	%r2389, %r2388, %r2387;
	add.s32 	%r2390, %r2389, %r2184;
	add.s32 	%r2391, %r2390, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2365, 30;
	shr.b32 	%rhs, %r2365, 2;
	add.u32 	%r2392, %lhs, %rhs;
	}
	xor.b32  	%r2393, %r2286, %r2356;
	xor.b32  	%r2394, %r2393, %r2208;
	xor.b32  	%r2395, %r2394, %r2184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2395, 1;
	shr.b32 	%rhs, %r2395, 31;
	add.u32 	%r4899, %lhs, %rhs;
	}
	or.b32  	%r2396, %r2392, %r2379;
	and.b32  	%r2397, %r2378, %r2396;
	and.b32  	%r2398, %r2392, %r2379;
	or.b32  	%r2399, %r2397, %r2398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 5;
	shr.b32 	%rhs, %r2391, 27;
	add.u32 	%r2400, %lhs, %rhs;
	}
	add.s32 	%r2401, %r2366, %r2399;
	add.s32 	%r2402, %r2401, %r2400;
	add.s32 	%r2403, %r2402, %r2196;
	add.s32 	%r2404, %r2403, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2378, 30;
	shr.b32 	%rhs, %r2378, 2;
	add.u32 	%r2405, %lhs, %rhs;
	}
	xor.b32  	%r2406, %r2300, %r4901;
	xor.b32  	%r2407, %r2406, %r2220;
	xor.b32  	%r2408, %r2407, %r2196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 1;
	shr.b32 	%rhs, %r2408, 31;
	add.u32 	%r4898, %lhs, %rhs;
	}
	or.b32  	%r2409, %r2405, %r2392;
	and.b32  	%r2410, %r2391, %r2409;
	and.b32  	%r2411, %r2405, %r2392;
	or.b32  	%r2412, %r2410, %r2411;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 5;
	shr.b32 	%rhs, %r2404, 27;
	add.u32 	%r2413, %lhs, %rhs;
	}
	add.s32 	%r2414, %r2379, %r2412;
	add.s32 	%r2415, %r2414, %r2413;
	add.s32 	%r2416, %r2415, %r2208;
	add.s32 	%r2417, %r2416, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2391, 30;
	shr.b32 	%rhs, %r2391, 2;
	add.u32 	%r2418, %lhs, %rhs;
	}
	xor.b32  	%r2419, %r2314, %r4900;
	xor.b32  	%r2420, %r2419, %r2232;
	xor.b32  	%r2421, %r2420, %r2208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2421, 1;
	shr.b32 	%rhs, %r2421, 31;
	add.u32 	%r4897, %lhs, %rhs;
	}
	or.b32  	%r2422, %r2418, %r2405;
	and.b32  	%r2423, %r2404, %r2422;
	and.b32  	%r2424, %r2418, %r2405;
	or.b32  	%r2425, %r2423, %r2424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2417, 5;
	shr.b32 	%rhs, %r2417, 27;
	add.u32 	%r2426, %lhs, %rhs;
	}
	add.s32 	%r2427, %r2392, %r2425;
	add.s32 	%r2428, %r2427, %r2426;
	add.s32 	%r2429, %r2428, %r2220;
	add.s32 	%r2430, %r2429, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2404, 30;
	shr.b32 	%rhs, %r2404, 2;
	add.u32 	%r2431, %lhs, %rhs;
	}
	xor.b32  	%r2432, %r2328, %r4899;
	xor.b32  	%r2433, %r2432, %r2244;
	xor.b32  	%r2434, %r2433, %r2220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2434, 1;
	shr.b32 	%rhs, %r2434, 31;
	add.u32 	%r4896, %lhs, %rhs;
	}
	or.b32  	%r2435, %r2431, %r2418;
	and.b32  	%r2436, %r2417, %r2435;
	and.b32  	%r2437, %r2431, %r2418;
	or.b32  	%r2438, %r2436, %r2437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2430, 5;
	shr.b32 	%rhs, %r2430, 27;
	add.u32 	%r2439, %lhs, %rhs;
	}
	add.s32 	%r2440, %r2405, %r2438;
	add.s32 	%r2441, %r2440, %r2439;
	add.s32 	%r2442, %r2441, %r2232;
	add.s32 	%r2443, %r2442, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2417, 30;
	shr.b32 	%rhs, %r2417, 2;
	add.u32 	%r2444, %lhs, %rhs;
	}
	xor.b32  	%r2445, %r2342, %r4898;
	xor.b32  	%r2446, %r2445, %r2258;
	xor.b32  	%r2447, %r2446, %r2232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2447, 1;
	shr.b32 	%rhs, %r2447, 31;
	add.u32 	%r4895, %lhs, %rhs;
	}
	or.b32  	%r2448, %r2444, %r2431;
	and.b32  	%r2449, %r2430, %r2448;
	and.b32  	%r2450, %r2444, %r2431;
	or.b32  	%r2451, %r2449, %r2450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 5;
	shr.b32 	%rhs, %r2443, 27;
	add.u32 	%r2452, %lhs, %rhs;
	}
	add.s32 	%r2453, %r2418, %r2451;
	add.s32 	%r2454, %r2453, %r2452;
	add.s32 	%r2455, %r2454, %r2244;
	add.s32 	%r2456, %r2455, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2430, 30;
	shr.b32 	%rhs, %r2430, 2;
	add.u32 	%r2457, %lhs, %rhs;
	}
	xor.b32  	%r2458, %r2356, %r4897;
	xor.b32  	%r2459, %r2458, %r2272;
	xor.b32  	%r2460, %r2459, %r2244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2460, 1;
	shr.b32 	%rhs, %r2460, 31;
	add.u32 	%r4894, %lhs, %rhs;
	}
	or.b32  	%r2461, %r2457, %r2444;
	and.b32  	%r2462, %r2443, %r2461;
	and.b32  	%r2463, %r2457, %r2444;
	or.b32  	%r2464, %r2462, %r2463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2456, 5;
	shr.b32 	%rhs, %r2456, 27;
	add.u32 	%r2465, %lhs, %rhs;
	}
	add.s32 	%r2466, %r2431, %r2464;
	add.s32 	%r2467, %r2466, %r2465;
	add.s32 	%r2468, %r2467, %r2258;
	add.s32 	%r2469, %r2468, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 30;
	shr.b32 	%rhs, %r2443, 2;
	add.u32 	%r2470, %lhs, %rhs;
	}
	xor.b32  	%r2471, %r4901, %r4896;
	xor.b32  	%r2472, %r2471, %r2286;
	xor.b32  	%r2473, %r2472, %r2258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2473, 1;
	shr.b32 	%rhs, %r2473, 31;
	add.u32 	%r4893, %lhs, %rhs;
	}
	or.b32  	%r2474, %r2470, %r2457;
	and.b32  	%r2475, %r2456, %r2474;
	and.b32  	%r2476, %r2470, %r2457;
	or.b32  	%r2477, %r2475, %r2476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 5;
	shr.b32 	%rhs, %r2469, 27;
	add.u32 	%r2478, %lhs, %rhs;
	}
	add.s32 	%r2479, %r2444, %r2477;
	add.s32 	%r2480, %r2479, %r2478;
	add.s32 	%r2481, %r2480, %r2272;
	add.s32 	%r2482, %r2481, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2456, 30;
	shr.b32 	%rhs, %r2456, 2;
	add.u32 	%r2483, %lhs, %rhs;
	}
	xor.b32  	%r2484, %r4900, %r4895;
	xor.b32  	%r2485, %r2484, %r2300;
	xor.b32  	%r2486, %r2485, %r2272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2486, 1;
	shr.b32 	%rhs, %r2486, 31;
	add.u32 	%r4892, %lhs, %rhs;
	}
	or.b32  	%r2487, %r2483, %r2470;
	and.b32  	%r2488, %r2469, %r2487;
	and.b32  	%r2489, %r2483, %r2470;
	or.b32  	%r2490, %r2488, %r2489;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 5;
	shr.b32 	%rhs, %r2482, 27;
	add.u32 	%r2491, %lhs, %rhs;
	}
	add.s32 	%r2492, %r2457, %r2490;
	add.s32 	%r2493, %r2492, %r2491;
	add.s32 	%r2494, %r2493, %r2286;
	add.s32 	%r2495, %r2494, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 30;
	shr.b32 	%rhs, %r2469, 2;
	add.u32 	%r2496, %lhs, %rhs;
	}
	xor.b32  	%r2497, %r4899, %r4894;
	xor.b32  	%r2498, %r2497, %r2314;
	xor.b32  	%r2499, %r2498, %r2286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2499, 1;
	shr.b32 	%rhs, %r2499, 31;
	add.u32 	%r4891, %lhs, %rhs;
	}
	or.b32  	%r2500, %r2496, %r2483;
	and.b32  	%r2501, %r2482, %r2500;
	and.b32  	%r2502, %r2496, %r2483;
	or.b32  	%r2503, %r2501, %r2502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 5;
	shr.b32 	%rhs, %r2495, 27;
	add.u32 	%r2504, %lhs, %rhs;
	}
	add.s32 	%r2505, %r2470, %r2503;
	add.s32 	%r2506, %r2505, %r2504;
	add.s32 	%r2507, %r2506, %r2300;
	add.s32 	%r2508, %r2507, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 30;
	shr.b32 	%rhs, %r2482, 2;
	add.u32 	%r2509, %lhs, %rhs;
	}
	xor.b32  	%r2510, %r4898, %r4893;
	xor.b32  	%r2511, %r2510, %r2328;
	xor.b32  	%r2512, %r2511, %r2300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2512, 1;
	shr.b32 	%rhs, %r2512, 31;
	add.u32 	%r4890, %lhs, %rhs;
	}
	xor.b32  	%r2513, %r2509, %r2496;
	xor.b32  	%r2514, %r2513, %r2495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 5;
	shr.b32 	%rhs, %r2508, 27;
	add.u32 	%r2515, %lhs, %rhs;
	}
	add.s32 	%r2516, %r2483, %r2514;
	add.s32 	%r2517, %r2516, %r2515;
	add.s32 	%r2518, %r2517, %r2314;
	add.s32 	%r2519, %r2518, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 30;
	shr.b32 	%rhs, %r2495, 2;
	add.u32 	%r2520, %lhs, %rhs;
	}
	xor.b32  	%r2521, %r4897, %r4892;
	xor.b32  	%r2522, %r2521, %r2342;
	xor.b32  	%r2523, %r2522, %r2314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2523, 1;
	shr.b32 	%rhs, %r2523, 31;
	add.u32 	%r4889, %lhs, %rhs;
	}
	xor.b32  	%r2524, %r2520, %r2509;
	xor.b32  	%r2525, %r2524, %r2508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 5;
	shr.b32 	%rhs, %r2519, 27;
	add.u32 	%r2526, %lhs, %rhs;
	}
	add.s32 	%r2527, %r2496, %r2525;
	add.s32 	%r2528, %r2527, %r2526;
	add.s32 	%r2529, %r2528, %r2328;
	add.s32 	%r2530, %r2529, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2508, 30;
	shr.b32 	%rhs, %r2508, 2;
	add.u32 	%r2531, %lhs, %rhs;
	}
	xor.b32  	%r2532, %r4896, %r4891;
	xor.b32  	%r2533, %r2532, %r2356;
	xor.b32  	%r2534, %r2533, %r2328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2534, 1;
	shr.b32 	%rhs, %r2534, 31;
	add.u32 	%r4888, %lhs, %rhs;
	}
	xor.b32  	%r2535, %r2531, %r2520;
	xor.b32  	%r2536, %r2535, %r2519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 5;
	shr.b32 	%rhs, %r2530, 27;
	add.u32 	%r2537, %lhs, %rhs;
	}
	add.s32 	%r2538, %r2509, %r2536;
	add.s32 	%r2539, %r2538, %r2537;
	add.s32 	%r2540, %r2539, %r2342;
	add.s32 	%r2541, %r2540, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 30;
	shr.b32 	%rhs, %r2519, 2;
	add.u32 	%r2542, %lhs, %rhs;
	}
	xor.b32  	%r2543, %r4895, %r4890;
	xor.b32  	%r2544, %r2543, %r4901;
	xor.b32  	%r2545, %r2544, %r2342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2545, 1;
	shr.b32 	%rhs, %r2545, 31;
	add.u32 	%r4887, %lhs, %rhs;
	}
	xor.b32  	%r2546, %r2542, %r2531;
	xor.b32  	%r2547, %r2546, %r2530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2541, 5;
	shr.b32 	%rhs, %r2541, 27;
	add.u32 	%r2548, %lhs, %rhs;
	}
	add.s32 	%r2549, %r2520, %r2547;
	add.s32 	%r2550, %r2549, %r2548;
	add.s32 	%r2551, %r2550, %r2356;
	add.s32 	%r2552, %r2551, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 30;
	shr.b32 	%rhs, %r2530, 2;
	add.u32 	%r2553, %lhs, %rhs;
	}
	xor.b32  	%r2554, %r4894, %r4889;
	xor.b32  	%r2555, %r2554, %r4900;
	xor.b32  	%r2556, %r2555, %r2356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 1;
	shr.b32 	%rhs, %r2556, 31;
	add.u32 	%r4886, %lhs, %rhs;
	}
	xor.b32  	%r2557, %r2553, %r2542;
	xor.b32  	%r2558, %r2557, %r2541;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 5;
	shr.b32 	%rhs, %r2552, 27;
	add.u32 	%r2559, %lhs, %rhs;
	}
	add.s32 	%r2560, %r2531, %r2558;
	add.s32 	%r2561, %r2560, %r2559;
	add.s32 	%r2562, %r2561, %r4901;
	add.s32 	%r2563, %r2562, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2541, 30;
	shr.b32 	%rhs, %r2541, 2;
	add.u32 	%r2564, %lhs, %rhs;
	}
	xor.b32  	%r2565, %r2564, %r2553;
	xor.b32  	%r2566, %r2565, %r2552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2563, 5;
	shr.b32 	%rhs, %r2563, 27;
	add.u32 	%r2567, %lhs, %rhs;
	}
	add.s32 	%r2568, %r2542, %r2566;
	add.s32 	%r2569, %r2568, %r4900;
	add.s32 	%r2570, %r2569, %r2567;
	add.s32 	%r2571, %r2570, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 30;
	shr.b32 	%rhs, %r2552, 2;
	add.u32 	%r2572, %lhs, %rhs;
	}
	xor.b32  	%r2573, %r2572, %r2564;
	xor.b32  	%r2574, %r2573, %r2563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2571, 5;
	shr.b32 	%rhs, %r2571, 27;
	add.u32 	%r2575, %lhs, %rhs;
	}
	add.s32 	%r2576, %r2553, %r2574;
	add.s32 	%r2577, %r2576, %r4899;
	add.s32 	%r2578, %r2577, %r2575;
	add.s32 	%r2579, %r2578, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2563, 30;
	shr.b32 	%rhs, %r2563, 2;
	add.u32 	%r2580, %lhs, %rhs;
	}
	xor.b32  	%r2581, %r2580, %r2572;
	xor.b32  	%r2582, %r2581, %r2571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 5;
	shr.b32 	%rhs, %r2579, 27;
	add.u32 	%r2583, %lhs, %rhs;
	}
	add.s32 	%r2584, %r2564, %r4898;
	add.s32 	%r2585, %r2584, %r2582;
	add.s32 	%r2586, %r2585, %r2583;
	add.s32 	%r2587, %r2586, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2571, 30;
	shr.b32 	%rhs, %r2571, 2;
	add.u32 	%r2588, %lhs, %rhs;
	}
	xor.b32  	%r2589, %r2588, %r2580;
	xor.b32  	%r2590, %r2589, %r2579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 5;
	shr.b32 	%rhs, %r2587, 27;
	add.u32 	%r2591, %lhs, %rhs;
	}
	add.s32 	%r2592, %r2572, %r4897;
	add.s32 	%r2593, %r2592, %r2590;
	add.s32 	%r2594, %r2593, %r2591;
	add.s32 	%r2595, %r2594, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2579, 30;
	shr.b32 	%rhs, %r2579, 2;
	add.u32 	%r2596, %lhs, %rhs;
	}
	xor.b32  	%r2597, %r2596, %r2588;
	xor.b32  	%r2598, %r2597, %r2587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 5;
	shr.b32 	%rhs, %r2595, 27;
	add.u32 	%r2599, %lhs, %rhs;
	}
	add.s32 	%r2600, %r2580, %r4896;
	add.s32 	%r2601, %r2600, %r2598;
	add.s32 	%r2602, %r2601, %r2599;
	add.s32 	%r2603, %r2602, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 30;
	shr.b32 	%rhs, %r2587, 2;
	add.u32 	%r2604, %lhs, %rhs;
	}
	xor.b32  	%r2605, %r2604, %r2596;
	xor.b32  	%r2606, %r2605, %r2595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 5;
	shr.b32 	%rhs, %r2603, 27;
	add.u32 	%r2607, %lhs, %rhs;
	}
	add.s32 	%r2608, %r2588, %r4895;
	add.s32 	%r2609, %r2608, %r2606;
	add.s32 	%r2610, %r2609, %r2607;
	add.s32 	%r2611, %r2610, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 30;
	shr.b32 	%rhs, %r2595, 2;
	add.u32 	%r2612, %lhs, %rhs;
	}
	xor.b32  	%r2613, %r2612, %r2604;
	xor.b32  	%r2614, %r2613, %r2603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 5;
	shr.b32 	%rhs, %r2611, 27;
	add.u32 	%r2615, %lhs, %rhs;
	}
	add.s32 	%r2616, %r4894, %r2596;
	add.s32 	%r2617, %r2616, %r2614;
	add.s32 	%r2618, %r2617, %r2615;
	add.s32 	%r2619, %r2618, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2603, 30;
	shr.b32 	%rhs, %r2603, 2;
	add.u32 	%r2620, %lhs, %rhs;
	}
	xor.b32  	%r2621, %r2620, %r2612;
	xor.b32  	%r2622, %r2621, %r2611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 5;
	shr.b32 	%rhs, %r2619, 27;
	add.u32 	%r2623, %lhs, %rhs;
	}
	add.s32 	%r2624, %r4893, %r2604;
	add.s32 	%r2625, %r2624, %r2622;
	add.s32 	%r2626, %r2625, %r2623;
	add.s32 	%r2627, %r2626, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 30;
	shr.b32 	%rhs, %r2611, 2;
	add.u32 	%r2628, %lhs, %rhs;
	}
	xor.b32  	%r2629, %r2628, %r2620;
	xor.b32  	%r2630, %r2629, %r2619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 5;
	shr.b32 	%rhs, %r2627, 27;
	add.u32 	%r2631, %lhs, %rhs;
	}
	add.s32 	%r2632, %r4892, %r2612;
	add.s32 	%r2633, %r2632, %r2630;
	add.s32 	%r2634, %r2633, %r2631;
	add.s32 	%r2635, %r2634, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 30;
	shr.b32 	%rhs, %r2619, 2;
	add.u32 	%r2636, %lhs, %rhs;
	}
	xor.b32  	%r2637, %r2636, %r2628;
	xor.b32  	%r2638, %r2637, %r2627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2635, 5;
	shr.b32 	%rhs, %r2635, 27;
	add.u32 	%r2639, %lhs, %rhs;
	}
	add.s32 	%r2640, %r4891, %r2620;
	add.s32 	%r2641, %r2640, %r2638;
	add.s32 	%r2642, %r2641, %r2639;
	add.s32 	%r2643, %r2642, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 30;
	shr.b32 	%rhs, %r2627, 2;
	add.u32 	%r2644, %lhs, %rhs;
	}
	xor.b32  	%r2645, %r2644, %r2636;
	xor.b32  	%r2646, %r2645, %r2635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 5;
	shr.b32 	%rhs, %r2643, 27;
	add.u32 	%r2647, %lhs, %rhs;
	}
	add.s32 	%r2648, %r4890, %r2628;
	add.s32 	%r2649, %r2648, %r2646;
	add.s32 	%r2650, %r2649, %r2647;
	add.s32 	%r2651, %r2650, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2635, 30;
	shr.b32 	%rhs, %r2635, 2;
	add.u32 	%r2652, %lhs, %rhs;
	}
	xor.b32  	%r2653, %r2652, %r2644;
	xor.b32  	%r2654, %r2653, %r2643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 5;
	shr.b32 	%rhs, %r2651, 27;
	add.u32 	%r2655, %lhs, %rhs;
	}
	add.s32 	%r2656, %r4889, %r2636;
	add.s32 	%r2657, %r2656, %r2654;
	add.s32 	%r2658, %r2657, %r2655;
	add.s32 	%r2659, %r2658, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2643, 30;
	shr.b32 	%rhs, %r2643, 2;
	add.u32 	%r2660, %lhs, %rhs;
	}
	xor.b32  	%r2661, %r2660, %r2652;
	xor.b32  	%r2662, %r2661, %r2651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2659, 5;
	shr.b32 	%rhs, %r2659, 27;
	add.u32 	%r2663, %lhs, %rhs;
	}
	add.s32 	%r2664, %r4888, %r2644;
	add.s32 	%r2665, %r2664, %r2662;
	add.s32 	%r2666, %r2665, %r2663;
	add.s32 	%r2667, %r2666, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 30;
	shr.b32 	%rhs, %r2651, 2;
	add.u32 	%r2668, %lhs, %rhs;
	}
	xor.b32  	%r2669, %r2668, %r2660;
	xor.b32  	%r2670, %r2669, %r2659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2667, 5;
	shr.b32 	%rhs, %r2667, 27;
	add.u32 	%r2671, %lhs, %rhs;
	}
	add.s32 	%r2672, %r4887, %r2652;
	add.s32 	%r2673, %r2672, %r2670;
	add.s32 	%r2674, %r2673, %r2671;
	add.s32 	%r2675, %r2674, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2659, 30;
	shr.b32 	%rhs, %r2659, 2;
	add.u32 	%r2676, %lhs, %rhs;
	}
	xor.b32  	%r2677, %r2676, %r2668;
	xor.b32  	%r2678, %r2677, %r2667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 5;
	shr.b32 	%rhs, %r2675, 27;
	add.u32 	%r2679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2667, 30;
	shr.b32 	%rhs, %r2667, 2;
	add.u32 	%r2680, %lhs, %rhs;
	}
	add.s32 	%r2681, %r4938, %r4886;
	add.s32 	%r2682, %r2681, %r2660;
	add.s32 	%r2683, %r2682, %r2678;
	add.s32 	%r2684, %r2683, %r2679;
	add.s32 	%r4938, %r2684, -899497514;
	add.s32 	%r4939, %r2675, %r4939;
	add.s32 	%r4940, %r2680, %r4940;
	add.s32 	%r4941, %r2676, %r4941;
	add.s32 	%r4942, %r2668, %r4942;
	add.s32 	%r4902, %r4902, 1;
	setp.lt.u32	%p38, %r4902, %r1316;
	@%p38 bra 	BB0_3;

BB0_54:
	mul.lo.s32 	%r2691, %r1, 5;
	cvta.to.global.u64 	%rd92, %rd15;
	mul.wide.s32 	%rd93, %r2691, 4;
	add.s64 	%rd94, %rd92, %rd93;
	shr.u32 	%r2692, %r4938, 24;
	shr.u32 	%r2693, %r4938, 8;
	and.b32  	%r2694, %r2693, 65280;
	or.b32  	%r2695, %r2694, %r2692;
	shl.b32 	%r2696, %r4938, 24;
	shl.b32 	%r2697, %r4938, 8;
	and.b32  	%r2698, %r2697, 16711680;
	or.b32  	%r2699, %r2696, %r2698;
	or.b32  	%r2700, %r2699, %r2695;
	st.global.u32 	[%rd94], %r2700;
	shr.u32 	%r2701, %r4939, 24;
	shr.u32 	%r2702, %r4939, 8;
	and.b32  	%r2703, %r2702, 65280;
	or.b32  	%r2704, %r2703, %r2701;
	shl.b32 	%r2705, %r4939, 24;
	shl.b32 	%r2706, %r4939, 8;
	and.b32  	%r2707, %r2706, 16711680;
	or.b32  	%r2708, %r2705, %r2707;
	or.b32  	%r2709, %r2708, %r2704;
	st.global.u32 	[%rd94+4], %r2709;
	shr.u32 	%r2710, %r4940, 24;
	shr.u32 	%r2711, %r4940, 8;
	and.b32  	%r2712, %r2711, 65280;
	or.b32  	%r2713, %r2712, %r2710;
	shl.b32 	%r2714, %r4940, 24;
	shl.b32 	%r2715, %r4940, 8;
	and.b32  	%r2716, %r2715, 16711680;
	or.b32  	%r2717, %r2714, %r2716;
	or.b32  	%r2718, %r2717, %r2713;
	st.global.u32 	[%rd94+8], %r2718;
	shr.u32 	%r2719, %r4941, 24;
	shr.u32 	%r2720, %r4941, 8;
	and.b32  	%r2721, %r2720, 65280;
	or.b32  	%r2722, %r2721, %r2719;
	shl.b32 	%r2723, %r4941, 24;
	shl.b32 	%r2724, %r4941, 8;
	and.b32  	%r2725, %r2724, 16711680;
	or.b32  	%r2726, %r2723, %r2725;
	or.b32  	%r2727, %r2726, %r2722;
	st.global.u32 	[%rd94+12], %r2727;
	shr.u32 	%r2728, %r4942, 24;
	shr.u32 	%r2729, %r4942, 8;
	and.b32  	%r2730, %r2729, 65280;
	or.b32  	%r2731, %r2730, %r2728;
	shl.b32 	%r2732, %r4942, 24;
	shl.b32 	%r2733, %r4942, 8;
	and.b32  	%r2734, %r2733, 16711680;
	or.b32  	%r2735, %r2732, %r2734;
	or.b32  	%r2736, %r2735, %r2731;
	st.global.u32 	[%rd94+16], %r2736;
	ld.global.u32 	%r2738, [%rd22];
	xor.b32  	%r2739, %r2738, 1549556828;
	ld.global.u32 	%r2740, [%rd22+4];
	xor.b32  	%r2741, %r2740, 1549556828;
	ld.global.u32 	%r2742, [%rd22+8];
	xor.b32  	%r2743, %r2742, 1549556828;
	ld.global.u32 	%r2744, [%rd22+12];
	xor.b32  	%r2745, %r2744, 1549556828;
	ld.global.u32 	%r2746, [%rd22+16];
	xor.b32  	%r2747, %r2746, 1549556828;
	ld.global.u32 	%r2748, [%rd22+20];
	xor.b32  	%r2749, %r2748, 1549556828;
	ld.global.u32 	%r2750, [%rd22+24];
	xor.b32  	%r2751, %r2750, 1549556828;
	ld.global.u32 	%r2752, [%rd22+28];
	xor.b32  	%r2753, %r2752, 1549556828;
	ld.global.u32 	%r2754, [%rd22+32];
	xor.b32  	%r2755, %r2754, 1549556828;
	ld.global.u32 	%r2756, [%rd22+36];
	xor.b32  	%r2757, %r2756, 1549556828;
	ld.global.u32 	%r2758, [%rd22+40];
	xor.b32  	%r2759, %r2758, 1549556828;
	ld.global.u32 	%r2760, [%rd22+44];
	xor.b32  	%r2761, %r2760, 1549556828;
	ld.global.u32 	%r2762, [%rd22+48];
	xor.b32  	%r2763, %r2762, 1549556828;
	ld.global.u32 	%r2764, [%rd22+52];
	xor.b32  	%r2765, %r2764, 1549556828;
	ld.global.u32 	%r2766, [%rd22+56];
	xor.b32  	%r2767, %r2766, 1549556828;
	ld.global.u32 	%r2768, [%rd22+60];
	xor.b32  	%r2769, %r2768, 1549556828;
	shr.u32 	%r2770, %r2739, 24;
	shr.u32 	%r2771, %r2739, 8;
	and.b32  	%r2772, %r2771, 65280;
	or.b32  	%r2773, %r2772, %r2770;
	shl.b32 	%r2774, %r2739, 24;
	shl.b32 	%r2775, %r2739, 8;
	and.b32  	%r2776, %r2775, 16711680;
	or.b32  	%r2777, %r2774, %r2776;
	or.b32  	%r2778, %r2777, %r2773;
	shr.u32 	%r2779, %r2741, 24;
	shr.u32 	%r2780, %r2741, 8;
	and.b32  	%r2781, %r2780, 65280;
	or.b32  	%r2782, %r2781, %r2779;
	shl.b32 	%r2783, %r2741, 24;
	shl.b32 	%r2784, %r2741, 8;
	and.b32  	%r2785, %r2784, 16711680;
	or.b32  	%r2786, %r2783, %r2785;
	or.b32  	%r2787, %r2786, %r2782;
	shr.u32 	%r2788, %r2743, 24;
	shr.u32 	%r2789, %r2743, 8;
	and.b32  	%r2790, %r2789, 65280;
	or.b32  	%r2791, %r2790, %r2788;
	shl.b32 	%r2792, %r2743, 24;
	shl.b32 	%r2793, %r2743, 8;
	and.b32  	%r2794, %r2793, 16711680;
	or.b32  	%r2795, %r2792, %r2794;
	or.b32  	%r2796, %r2795, %r2791;
	shr.u32 	%r2797, %r2745, 24;
	shr.u32 	%r2798, %r2745, 8;
	and.b32  	%r2799, %r2798, 65280;
	or.b32  	%r2800, %r2799, %r2797;
	shl.b32 	%r2801, %r2745, 24;
	shl.b32 	%r2802, %r2745, 8;
	and.b32  	%r2803, %r2802, 16711680;
	or.b32  	%r2804, %r2801, %r2803;
	or.b32  	%r2805, %r2804, %r2800;
	shr.u32 	%r2806, %r2747, 24;
	shr.u32 	%r2807, %r2747, 8;
	and.b32  	%r2808, %r2807, 65280;
	or.b32  	%r2809, %r2808, %r2806;
	shl.b32 	%r2810, %r2747, 24;
	shl.b32 	%r2811, %r2747, 8;
	and.b32  	%r2812, %r2811, 16711680;
	or.b32  	%r2813, %r2810, %r2812;
	or.b32  	%r2814, %r2813, %r2809;
	shr.u32 	%r2815, %r2749, 24;
	shr.u32 	%r2816, %r2749, 8;
	and.b32  	%r2817, %r2816, 65280;
	or.b32  	%r2818, %r2817, %r2815;
	shl.b32 	%r2819, %r2749, 24;
	shl.b32 	%r2820, %r2749, 8;
	and.b32  	%r2821, %r2820, 16711680;
	or.b32  	%r2822, %r2819, %r2821;
	or.b32  	%r2823, %r2822, %r2818;
	shr.u32 	%r2824, %r2751, 24;
	shr.u32 	%r2825, %r2751, 8;
	and.b32  	%r2826, %r2825, 65280;
	or.b32  	%r2827, %r2826, %r2824;
	shl.b32 	%r2828, %r2751, 24;
	shl.b32 	%r2829, %r2751, 8;
	and.b32  	%r2830, %r2829, 16711680;
	or.b32  	%r2831, %r2828, %r2830;
	or.b32  	%r2832, %r2831, %r2827;
	shr.u32 	%r2833, %r2753, 24;
	shr.u32 	%r2834, %r2753, 8;
	and.b32  	%r2835, %r2834, 65280;
	or.b32  	%r2836, %r2835, %r2833;
	shl.b32 	%r2837, %r2753, 24;
	shl.b32 	%r2838, %r2753, 8;
	and.b32  	%r2839, %r2838, 16711680;
	or.b32  	%r2840, %r2837, %r2839;
	or.b32  	%r2841, %r2840, %r2836;
	shr.u32 	%r2842, %r2755, 24;
	shr.u32 	%r2843, %r2755, 8;
	and.b32  	%r2844, %r2843, 65280;
	or.b32  	%r2845, %r2844, %r2842;
	shl.b32 	%r2846, %r2755, 24;
	shl.b32 	%r2847, %r2755, 8;
	and.b32  	%r2848, %r2847, 16711680;
	or.b32  	%r2849, %r2846, %r2848;
	or.b32  	%r2850, %r2849, %r2845;
	shr.u32 	%r2851, %r2757, 24;
	shr.u32 	%r2852, %r2757, 8;
	and.b32  	%r2853, %r2852, 65280;
	or.b32  	%r2854, %r2853, %r2851;
	shl.b32 	%r2855, %r2757, 24;
	shl.b32 	%r2856, %r2757, 8;
	and.b32  	%r2857, %r2856, 16711680;
	or.b32  	%r2858, %r2855, %r2857;
	or.b32  	%r2859, %r2858, %r2854;
	shr.u32 	%r2860, %r2759, 24;
	shr.u32 	%r2861, %r2759, 8;
	and.b32  	%r2862, %r2861, 65280;
	or.b32  	%r2863, %r2862, %r2860;
	shl.b32 	%r2864, %r2759, 24;
	shl.b32 	%r2865, %r2759, 8;
	and.b32  	%r2866, %r2865, 16711680;
	or.b32  	%r2867, %r2864, %r2866;
	or.b32  	%r2868, %r2867, %r2863;
	shr.u32 	%r2869, %r2761, 24;
	shr.u32 	%r2870, %r2761, 8;
	and.b32  	%r2871, %r2870, 65280;
	or.b32  	%r2872, %r2871, %r2869;
	shl.b32 	%r2873, %r2761, 24;
	shl.b32 	%r2874, %r2761, 8;
	and.b32  	%r2875, %r2874, 16711680;
	or.b32  	%r2876, %r2873, %r2875;
	or.b32  	%r2877, %r2876, %r2872;
	shr.u32 	%r2878, %r2763, 24;
	shr.u32 	%r2879, %r2763, 8;
	and.b32  	%r2880, %r2879, 65280;
	or.b32  	%r2881, %r2880, %r2878;
	shl.b32 	%r2882, %r2763, 24;
	shl.b32 	%r2883, %r2763, 8;
	and.b32  	%r2884, %r2883, 16711680;
	or.b32  	%r2885, %r2882, %r2884;
	or.b32  	%r2886, %r2885, %r2881;
	shr.u32 	%r2887, %r2765, 24;
	shr.u32 	%r2888, %r2765, 8;
	and.b32  	%r2889, %r2888, 65280;
	or.b32  	%r2890, %r2889, %r2887;
	shl.b32 	%r2891, %r2765, 24;
	shl.b32 	%r2892, %r2765, 8;
	and.b32  	%r2893, %r2892, 16711680;
	or.b32  	%r2894, %r2891, %r2893;
	or.b32  	%r2895, %r2894, %r2890;
	shr.u32 	%r2896, %r2767, 24;
	shr.u32 	%r2897, %r2767, 8;
	and.b32  	%r2898, %r2897, 65280;
	or.b32  	%r2899, %r2898, %r2896;
	shl.b32 	%r2900, %r2767, 24;
	shl.b32 	%r2901, %r2767, 8;
	and.b32  	%r2902, %r2901, 16711680;
	or.b32  	%r2903, %r2900, %r2902;
	or.b32  	%r2904, %r2903, %r2899;
	shr.u32 	%r2905, %r2769, 24;
	shr.u32 	%r2906, %r2769, 8;
	and.b32  	%r2907, %r2906, 65280;
	or.b32  	%r2908, %r2907, %r2905;
	shl.b32 	%r2909, %r2769, 24;
	shl.b32 	%r2910, %r2769, 8;
	and.b32  	%r2911, %r2910, 16711680;
	or.b32  	%r2912, %r2909, %r2911;
	or.b32  	%r2913, %r2912, %r2908;
	add.s32 	%r2914, %r2778, -1615554381;
	xor.b32  	%r2915, %r2850, %r2895;
	xor.b32  	%r2916, %r2915, %r2796;
	xor.b32  	%r2917, %r2916, %r2778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2917, 1;
	shr.b32 	%rhs, %r2917, 31;
	add.u32 	%r2918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2914, 5;
	shr.b32 	%rhs, %r2914, 27;
	add.u32 	%r2919, %lhs, %rhs;
	}
	add.s32 	%r2920, %r2919, %r2787;
	add.s32 	%r2921, %r2920, 1722862861;
	xor.b32  	%r2922, %r2859, %r2904;
	xor.b32  	%r2923, %r2922, %r2805;
	xor.b32  	%r2924, %r2923, %r2787;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2924, 1;
	shr.b32 	%rhs, %r2924, 31;
	add.u32 	%r2925, %lhs, %rhs;
	}
	and.b32  	%r2926, %r2914, 1506887872;
	sub.s32 	%r2928, %r387, %r2778;
	and.b32  	%r2929, %r2928, 2079550178;
	or.b32  	%r2930, %r2926, %r2929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2921, 5;
	shr.b32 	%rhs, %r2921, 27;
	add.u32 	%r2931, %lhs, %rhs;
	}
	add.s32 	%r2932, %r2930, %r2931;
	add.s32 	%r2933, %r2932, %r2796;
	add.s32 	%r2934, %r2933, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2914, 30;
	shr.b32 	%rhs, %r2914, 2;
	add.u32 	%r2935, %lhs, %rhs;
	}
	xor.b32  	%r2936, %r2868, %r2913;
	xor.b32  	%r2937, %r2936, %r2814;
	xor.b32  	%r2938, %r2937, %r2796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2938, 1;
	shr.b32 	%rhs, %r2938, 31;
	add.u32 	%r2939, %lhs, %rhs;
	}
	and.b32  	%r2940, %r2921, %r2935;
	not.b32 	%r2941, %r2921;
	and.b32  	%r2942, %r2941, 1506887872;
	or.b32  	%r2943, %r2940, %r2942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 5;
	shr.b32 	%rhs, %r2934, 27;
	add.u32 	%r2944, %lhs, %rhs;
	}
	add.s32 	%r2945, %r2943, %r2944;
	add.s32 	%r2946, %r2945, %r2805;
	add.s32 	%r2947, %r2946, -696916869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2921, 30;
	shr.b32 	%rhs, %r2921, 2;
	add.u32 	%r2948, %lhs, %rhs;
	}
	xor.b32  	%r2949, %r2877, %r2918;
	xor.b32  	%r2950, %r2949, %r2823;
	xor.b32  	%r2951, %r2950, %r2805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2951, 1;
	shr.b32 	%rhs, %r2951, 31;
	add.u32 	%r2952, %lhs, %rhs;
	}
	and.b32  	%r2953, %r2934, %r2948;
	not.b32 	%r2954, %r2934;
	and.b32  	%r2955, %r2935, %r2954;
	or.b32  	%r2956, %r2953, %r2955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2947, 5;
	shr.b32 	%rhs, %r2947, 27;
	add.u32 	%r2957, %lhs, %rhs;
	}
	add.s32 	%r2958, %r2956, %r2957;
	add.s32 	%r2959, %r2958, %r2814;
	add.s32 	%r2960, %r2959, -1269579175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2934, 30;
	shr.b32 	%rhs, %r2934, 2;
	add.u32 	%r2961, %lhs, %rhs;
	}
	xor.b32  	%r2962, %r2886, %r2925;
	xor.b32  	%r2963, %r2962, %r2832;
	xor.b32  	%r2964, %r2963, %r2814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2964, 1;
	shr.b32 	%rhs, %r2964, 31;
	add.u32 	%r2965, %lhs, %rhs;
	}
	and.b32  	%r2966, %r2947, %r2961;
	not.b32 	%r2967, %r2947;
	and.b32  	%r2968, %r2948, %r2967;
	or.b32  	%r2969, %r2966, %r2968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2960, 5;
	shr.b32 	%rhs, %r2960, 27;
	add.u32 	%r2970, %lhs, %rhs;
	}
	add.s32 	%r2971, %r2935, %r2969;
	add.s32 	%r2972, %r2971, %r2970;
	add.s32 	%r2973, %r2972, %r2823;
	add.s32 	%r2974, %r2973, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2947, 30;
	shr.b32 	%rhs, %r2947, 2;
	add.u32 	%r2975, %lhs, %rhs;
	}
	xor.b32  	%r2976, %r2895, %r2939;
	xor.b32  	%r2977, %r2976, %r2841;
	xor.b32  	%r2978, %r2977, %r2823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2978, 1;
	shr.b32 	%rhs, %r2978, 31;
	add.u32 	%r2979, %lhs, %rhs;
	}
	and.b32  	%r2980, %r2960, %r2975;
	not.b32 	%r2981, %r2960;
	and.b32  	%r2982, %r2961, %r2981;
	or.b32  	%r2983, %r2980, %r2982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 5;
	shr.b32 	%rhs, %r2974, 27;
	add.u32 	%r2984, %lhs, %rhs;
	}
	add.s32 	%r2985, %r2948, %r2983;
	add.s32 	%r2986, %r2985, %r2984;
	add.s32 	%r2987, %r2986, %r2832;
	add.s32 	%r2988, %r2987, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2960, 30;
	shr.b32 	%rhs, %r2960, 2;
	add.u32 	%r2989, %lhs, %rhs;
	}
	xor.b32  	%r2990, %r2904, %r2952;
	xor.b32  	%r2991, %r2990, %r2850;
	xor.b32  	%r2992, %r2991, %r2832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2992, 1;
	shr.b32 	%rhs, %r2992, 31;
	add.u32 	%r2993, %lhs, %rhs;
	}
	and.b32  	%r2994, %r2974, %r2989;
	not.b32 	%r2995, %r2974;
	and.b32  	%r2996, %r2975, %r2995;
	or.b32  	%r2997, %r2994, %r2996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 5;
	shr.b32 	%rhs, %r2988, 27;
	add.u32 	%r2998, %lhs, %rhs;
	}
	add.s32 	%r2999, %r2961, %r2997;
	add.s32 	%r3000, %r2999, %r2998;
	add.s32 	%r3001, %r3000, %r2841;
	add.s32 	%r3002, %r3001, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2974, 30;
	shr.b32 	%rhs, %r2974, 2;
	add.u32 	%r3003, %lhs, %rhs;
	}
	xor.b32  	%r3004, %r2913, %r2965;
	xor.b32  	%r3005, %r3004, %r2859;
	xor.b32  	%r3006, %r3005, %r2841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3006, 1;
	shr.b32 	%rhs, %r3006, 31;
	add.u32 	%r3007, %lhs, %rhs;
	}
	and.b32  	%r3008, %r2988, %r3003;
	not.b32 	%r3009, %r2988;
	and.b32  	%r3010, %r2989, %r3009;
	or.b32  	%r3011, %r3008, %r3010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3002, 5;
	shr.b32 	%rhs, %r3002, 27;
	add.u32 	%r3012, %lhs, %rhs;
	}
	add.s32 	%r3013, %r2975, %r3011;
	add.s32 	%r3014, %r3013, %r3012;
	add.s32 	%r3015, %r3014, %r2850;
	add.s32 	%r3016, %r3015, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2988, 30;
	shr.b32 	%rhs, %r2988, 2;
	add.u32 	%r3017, %lhs, %rhs;
	}
	xor.b32  	%r3018, %r2918, %r2979;
	xor.b32  	%r3019, %r3018, %r2868;
	xor.b32  	%r3020, %r3019, %r2850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3020, 1;
	shr.b32 	%rhs, %r3020, 31;
	add.u32 	%r3021, %lhs, %rhs;
	}
	and.b32  	%r3022, %r3002, %r3017;
	not.b32 	%r3023, %r3002;
	and.b32  	%r3024, %r3003, %r3023;
	or.b32  	%r3025, %r3022, %r3024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 5;
	shr.b32 	%rhs, %r3016, 27;
	add.u32 	%r3026, %lhs, %rhs;
	}
	add.s32 	%r3027, %r2989, %r3025;
	add.s32 	%r3028, %r3027, %r3026;
	add.s32 	%r3029, %r3028, %r2859;
	add.s32 	%r3030, %r3029, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3002, 30;
	shr.b32 	%rhs, %r3002, 2;
	add.u32 	%r3031, %lhs, %rhs;
	}
	xor.b32  	%r3032, %r2925, %r2993;
	xor.b32  	%r3033, %r3032, %r2877;
	xor.b32  	%r3034, %r3033, %r2859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3034, 1;
	shr.b32 	%rhs, %r3034, 31;
	add.u32 	%r3035, %lhs, %rhs;
	}
	and.b32  	%r3036, %r3016, %r3031;
	not.b32 	%r3037, %r3016;
	and.b32  	%r3038, %r3017, %r3037;
	or.b32  	%r3039, %r3036, %r3038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 5;
	shr.b32 	%rhs, %r3030, 27;
	add.u32 	%r3040, %lhs, %rhs;
	}
	add.s32 	%r3041, %r3003, %r3039;
	add.s32 	%r3042, %r3041, %r3040;
	add.s32 	%r3043, %r3042, %r2868;
	add.s32 	%r3044, %r3043, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 30;
	shr.b32 	%rhs, %r3016, 2;
	add.u32 	%r3045, %lhs, %rhs;
	}
	xor.b32  	%r3046, %r2939, %r3007;
	xor.b32  	%r3047, %r3046, %r2886;
	xor.b32  	%r3048, %r3047, %r2868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3048, 1;
	shr.b32 	%rhs, %r3048, 31;
	add.u32 	%r3049, %lhs, %rhs;
	}
	and.b32  	%r3050, %r3030, %r3045;
	not.b32 	%r3051, %r3030;
	and.b32  	%r3052, %r3031, %r3051;
	or.b32  	%r3053, %r3050, %r3052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 5;
	shr.b32 	%rhs, %r3044, 27;
	add.u32 	%r3054, %lhs, %rhs;
	}
	add.s32 	%r3055, %r3017, %r3053;
	add.s32 	%r3056, %r3055, %r3054;
	add.s32 	%r3057, %r3056, %r2877;
	add.s32 	%r3058, %r3057, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 30;
	shr.b32 	%rhs, %r3030, 2;
	add.u32 	%r3059, %lhs, %rhs;
	}
	xor.b32  	%r3060, %r2952, %r3021;
	xor.b32  	%r3061, %r3060, %r2895;
	xor.b32  	%r3062, %r3061, %r2877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3062, 1;
	shr.b32 	%rhs, %r3062, 31;
	add.u32 	%r3063, %lhs, %rhs;
	}
	and.b32  	%r3064, %r3044, %r3059;
	not.b32 	%r3065, %r3044;
	and.b32  	%r3066, %r3045, %r3065;
	or.b32  	%r3067, %r3064, %r3066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 5;
	shr.b32 	%rhs, %r3058, 27;
	add.u32 	%r3068, %lhs, %rhs;
	}
	add.s32 	%r3069, %r3031, %r3067;
	add.s32 	%r3070, %r3069, %r3068;
	add.s32 	%r3071, %r3070, %r2886;
	add.s32 	%r3072, %r3071, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 30;
	shr.b32 	%rhs, %r3044, 2;
	add.u32 	%r3073, %lhs, %rhs;
	}
	xor.b32  	%r3074, %r2965, %r3035;
	xor.b32  	%r3075, %r3074, %r2904;
	xor.b32  	%r3076, %r3075, %r2886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3076, 1;
	shr.b32 	%rhs, %r3076, 31;
	add.u32 	%r3077, %lhs, %rhs;
	}
	and.b32  	%r3078, %r3058, %r3073;
	not.b32 	%r3079, %r3058;
	and.b32  	%r3080, %r3059, %r3079;
	or.b32  	%r3081, %r3078, %r3080;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3072, 5;
	shr.b32 	%rhs, %r3072, 27;
	add.u32 	%r3082, %lhs, %rhs;
	}
	add.s32 	%r3083, %r3045, %r3081;
	add.s32 	%r3084, %r3083, %r3082;
	add.s32 	%r3085, %r3084, %r2895;
	add.s32 	%r3086, %r3085, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3058, 30;
	shr.b32 	%rhs, %r3058, 2;
	add.u32 	%r3087, %lhs, %rhs;
	}
	xor.b32  	%r3088, %r2979, %r3049;
	xor.b32  	%r3089, %r3088, %r2913;
	xor.b32  	%r3090, %r3089, %r2895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3090, 1;
	shr.b32 	%rhs, %r3090, 31;
	add.u32 	%r3091, %lhs, %rhs;
	}
	and.b32  	%r3092, %r3072, %r3087;
	not.b32 	%r3093, %r3072;
	and.b32  	%r3094, %r3073, %r3093;
	or.b32  	%r3095, %r3092, %r3094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3086, 5;
	shr.b32 	%rhs, %r3086, 27;
	add.u32 	%r3096, %lhs, %rhs;
	}
	add.s32 	%r3097, %r3059, %r3095;
	add.s32 	%r3098, %r3097, %r3096;
	add.s32 	%r3099, %r3098, %r2904;
	add.s32 	%r3100, %r3099, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3072, 30;
	shr.b32 	%rhs, %r3072, 2;
	add.u32 	%r3101, %lhs, %rhs;
	}
	xor.b32  	%r3102, %r2993, %r3063;
	xor.b32  	%r3103, %r3102, %r2918;
	xor.b32  	%r3104, %r3103, %r2904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 1;
	shr.b32 	%rhs, %r3104, 31;
	add.u32 	%r3105, %lhs, %rhs;
	}
	and.b32  	%r3106, %r3086, %r3101;
	not.b32 	%r3107, %r3086;
	and.b32  	%r3108, %r3087, %r3107;
	or.b32  	%r3109, %r3106, %r3108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 5;
	shr.b32 	%rhs, %r3100, 27;
	add.u32 	%r3110, %lhs, %rhs;
	}
	add.s32 	%r3111, %r3073, %r3109;
	add.s32 	%r3112, %r3111, %r3110;
	add.s32 	%r3113, %r3112, %r2913;
	add.s32 	%r3114, %r3113, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3086, 30;
	shr.b32 	%rhs, %r3086, 2;
	add.u32 	%r3115, %lhs, %rhs;
	}
	xor.b32  	%r3116, %r3007, %r3077;
	xor.b32  	%r3117, %r3116, %r2925;
	xor.b32  	%r3118, %r3117, %r2913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 1;
	shr.b32 	%rhs, %r3118, 31;
	add.u32 	%r3119, %lhs, %rhs;
	}
	and.b32  	%r3120, %r3100, %r3115;
	not.b32 	%r3121, %r3100;
	and.b32  	%r3122, %r3101, %r3121;
	or.b32  	%r3123, %r3120, %r3122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3114, 5;
	shr.b32 	%rhs, %r3114, 27;
	add.u32 	%r3124, %lhs, %rhs;
	}
	add.s32 	%r3125, %r3087, %r3123;
	add.s32 	%r3126, %r3125, %r3124;
	add.s32 	%r3127, %r3126, %r2918;
	add.s32 	%r3128, %r3127, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3100, 30;
	shr.b32 	%rhs, %r3100, 2;
	add.u32 	%r3129, %lhs, %rhs;
	}
	xor.b32  	%r3130, %r3021, %r3091;
	xor.b32  	%r3131, %r3130, %r2939;
	xor.b32  	%r3132, %r3131, %r2918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3132, 1;
	shr.b32 	%rhs, %r3132, 31;
	add.u32 	%r3133, %lhs, %rhs;
	}
	and.b32  	%r3134, %r3114, %r3129;
	not.b32 	%r3135, %r3114;
	and.b32  	%r3136, %r3115, %r3135;
	or.b32  	%r3137, %r3134, %r3136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3128, 5;
	shr.b32 	%rhs, %r3128, 27;
	add.u32 	%r3138, %lhs, %rhs;
	}
	add.s32 	%r3139, %r3101, %r3137;
	add.s32 	%r3140, %r3139, %r3138;
	add.s32 	%r3141, %r3140, %r2925;
	add.s32 	%r3142, %r3141, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3114, 30;
	shr.b32 	%rhs, %r3114, 2;
	add.u32 	%r3143, %lhs, %rhs;
	}
	xor.b32  	%r3144, %r3035, %r3105;
	xor.b32  	%r3145, %r3144, %r2952;
	xor.b32  	%r3146, %r3145, %r2925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 1;
	shr.b32 	%rhs, %r3146, 31;
	add.u32 	%r3147, %lhs, %rhs;
	}
	and.b32  	%r3148, %r3128, %r3143;
	not.b32 	%r3149, %r3128;
	and.b32  	%r3150, %r3129, %r3149;
	or.b32  	%r3151, %r3148, %r3150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3142, 5;
	shr.b32 	%rhs, %r3142, 27;
	add.u32 	%r3152, %lhs, %rhs;
	}
	add.s32 	%r3153, %r3115, %r3151;
	add.s32 	%r3154, %r3153, %r3152;
	add.s32 	%r3155, %r3154, %r2939;
	add.s32 	%r3156, %r3155, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3128, 30;
	shr.b32 	%rhs, %r3128, 2;
	add.u32 	%r3157, %lhs, %rhs;
	}
	xor.b32  	%r3158, %r3049, %r3119;
	xor.b32  	%r3159, %r3158, %r2965;
	xor.b32  	%r3160, %r3159, %r2939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3160, 1;
	shr.b32 	%rhs, %r3160, 31;
	add.u32 	%r3161, %lhs, %rhs;
	}
	and.b32  	%r3162, %r3142, %r3157;
	not.b32 	%r3163, %r3142;
	and.b32  	%r3164, %r3143, %r3163;
	or.b32  	%r3165, %r3162, %r3164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 5;
	shr.b32 	%rhs, %r3156, 27;
	add.u32 	%r3166, %lhs, %rhs;
	}
	add.s32 	%r3167, %r3129, %r3165;
	add.s32 	%r3168, %r3167, %r3166;
	add.s32 	%r3169, %r3168, %r2952;
	add.s32 	%r3170, %r3169, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3142, 30;
	shr.b32 	%rhs, %r3142, 2;
	add.u32 	%r3171, %lhs, %rhs;
	}
	xor.b32  	%r3172, %r3063, %r3133;
	xor.b32  	%r3173, %r3172, %r2979;
	xor.b32  	%r3174, %r3173, %r2952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3174, 1;
	shr.b32 	%rhs, %r3174, 31;
	add.u32 	%r3175, %lhs, %rhs;
	}
	xor.b32  	%r3176, %r3171, %r3157;
	xor.b32  	%r3177, %r3176, %r3156;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 5;
	shr.b32 	%rhs, %r3170, 27;
	add.u32 	%r3178, %lhs, %rhs;
	}
	add.s32 	%r3179, %r3143, %r3177;
	add.s32 	%r3180, %r3179, %r3178;
	add.s32 	%r3181, %r3180, %r2965;
	add.s32 	%r3182, %r3181, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3156, 30;
	shr.b32 	%rhs, %r3156, 2;
	add.u32 	%r3183, %lhs, %rhs;
	}
	xor.b32  	%r3184, %r3077, %r3147;
	xor.b32  	%r3185, %r3184, %r2993;
	xor.b32  	%r3186, %r3185, %r2965;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3186, 1;
	shr.b32 	%rhs, %r3186, 31;
	add.u32 	%r3187, %lhs, %rhs;
	}
	xor.b32  	%r3188, %r3183, %r3171;
	xor.b32  	%r3189, %r3188, %r3170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 5;
	shr.b32 	%rhs, %r3182, 27;
	add.u32 	%r3190, %lhs, %rhs;
	}
	add.s32 	%r3191, %r3157, %r3189;
	add.s32 	%r3192, %r3191, %r3190;
	add.s32 	%r3193, %r3192, %r2979;
	add.s32 	%r3194, %r3193, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 30;
	shr.b32 	%rhs, %r3170, 2;
	add.u32 	%r3195, %lhs, %rhs;
	}
	xor.b32  	%r3196, %r3091, %r3161;
	xor.b32  	%r3197, %r3196, %r3007;
	xor.b32  	%r3198, %r3197, %r2979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3198, 1;
	shr.b32 	%rhs, %r3198, 31;
	add.u32 	%r3199, %lhs, %rhs;
	}
	xor.b32  	%r3200, %r3195, %r3183;
	xor.b32  	%r3201, %r3200, %r3182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 5;
	shr.b32 	%rhs, %r3194, 27;
	add.u32 	%r3202, %lhs, %rhs;
	}
	add.s32 	%r3203, %r3171, %r3201;
	add.s32 	%r3204, %r3203, %r3202;
	add.s32 	%r3205, %r3204, %r2993;
	add.s32 	%r3206, %r3205, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3182, 30;
	shr.b32 	%rhs, %r3182, 2;
	add.u32 	%r3207, %lhs, %rhs;
	}
	xor.b32  	%r3208, %r3105, %r3175;
	xor.b32  	%r3209, %r3208, %r3021;
	xor.b32  	%r3210, %r3209, %r2993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3210, 1;
	shr.b32 	%rhs, %r3210, 31;
	add.u32 	%r3211, %lhs, %rhs;
	}
	xor.b32  	%r3212, %r3207, %r3195;
	xor.b32  	%r3213, %r3212, %r3194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 5;
	shr.b32 	%rhs, %r3206, 27;
	add.u32 	%r3214, %lhs, %rhs;
	}
	add.s32 	%r3215, %r3183, %r3213;
	add.s32 	%r3216, %r3215, %r3214;
	add.s32 	%r3217, %r3216, %r3007;
	add.s32 	%r3218, %r3217, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 30;
	shr.b32 	%rhs, %r3194, 2;
	add.u32 	%r3219, %lhs, %rhs;
	}
	xor.b32  	%r3220, %r3119, %r3187;
	xor.b32  	%r3221, %r3220, %r3035;
	xor.b32  	%r3222, %r3221, %r3007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 1;
	shr.b32 	%rhs, %r3222, 31;
	add.u32 	%r3223, %lhs, %rhs;
	}
	xor.b32  	%r3224, %r3219, %r3207;
	xor.b32  	%r3225, %r3224, %r3206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 5;
	shr.b32 	%rhs, %r3218, 27;
	add.u32 	%r3226, %lhs, %rhs;
	}
	add.s32 	%r3227, %r3195, %r3225;
	add.s32 	%r3228, %r3227, %r3226;
	add.s32 	%r3229, %r3228, %r3021;
	add.s32 	%r3230, %r3229, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3206, 30;
	shr.b32 	%rhs, %r3206, 2;
	add.u32 	%r3231, %lhs, %rhs;
	}
	xor.b32  	%r3232, %r3133, %r3199;
	xor.b32  	%r3233, %r3232, %r3049;
	xor.b32  	%r3234, %r3233, %r3021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3234, 1;
	shr.b32 	%rhs, %r3234, 31;
	add.u32 	%r3235, %lhs, %rhs;
	}
	xor.b32  	%r3236, %r3231, %r3219;
	xor.b32  	%r3237, %r3236, %r3218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3230, 5;
	shr.b32 	%rhs, %r3230, 27;
	add.u32 	%r3238, %lhs, %rhs;
	}
	add.s32 	%r3239, %r3207, %r3237;
	add.s32 	%r3240, %r3239, %r3238;
	add.s32 	%r3241, %r3240, %r3035;
	add.s32 	%r3242, %r3241, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3218, 30;
	shr.b32 	%rhs, %r3218, 2;
	add.u32 	%r3243, %lhs, %rhs;
	}
	xor.b32  	%r3244, %r3147, %r3211;
	xor.b32  	%r3245, %r3244, %r3063;
	xor.b32  	%r3246, %r3245, %r3035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3246, 1;
	shr.b32 	%rhs, %r3246, 31;
	add.u32 	%r3247, %lhs, %rhs;
	}
	xor.b32  	%r3248, %r3243, %r3231;
	xor.b32  	%r3249, %r3248, %r3230;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 5;
	shr.b32 	%rhs, %r3242, 27;
	add.u32 	%r3250, %lhs, %rhs;
	}
	add.s32 	%r3251, %r3219, %r3249;
	add.s32 	%r3252, %r3251, %r3250;
	add.s32 	%r3253, %r3252, %r3049;
	add.s32 	%r3254, %r3253, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3230, 30;
	shr.b32 	%rhs, %r3230, 2;
	add.u32 	%r3255, %lhs, %rhs;
	}
	xor.b32  	%r3256, %r3161, %r3223;
	xor.b32  	%r3257, %r3256, %r3077;
	xor.b32  	%r3258, %r3257, %r3049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3258, 1;
	shr.b32 	%rhs, %r3258, 31;
	add.u32 	%r3259, %lhs, %rhs;
	}
	xor.b32  	%r3260, %r3255, %r3243;
	xor.b32  	%r3261, %r3260, %r3242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3254, 5;
	shr.b32 	%rhs, %r3254, 27;
	add.u32 	%r3262, %lhs, %rhs;
	}
	add.s32 	%r3263, %r3231, %r3261;
	add.s32 	%r3264, %r3263, %r3262;
	add.s32 	%r3265, %r3264, %r3063;
	add.s32 	%r3266, %r3265, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3242, 30;
	shr.b32 	%rhs, %r3242, 2;
	add.u32 	%r3267, %lhs, %rhs;
	}
	xor.b32  	%r3268, %r3175, %r3235;
	xor.b32  	%r3269, %r3268, %r3091;
	xor.b32  	%r3270, %r3269, %r3063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3270, 1;
	shr.b32 	%rhs, %r3270, 31;
	add.u32 	%r3271, %lhs, %rhs;
	}
	xor.b32  	%r3272, %r3267, %r3255;
	xor.b32  	%r3273, %r3272, %r3254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 5;
	shr.b32 	%rhs, %r3266, 27;
	add.u32 	%r3274, %lhs, %rhs;
	}
	add.s32 	%r3275, %r3243, %r3273;
	add.s32 	%r3276, %r3275, %r3274;
	add.s32 	%r3277, %r3276, %r3077;
	add.s32 	%r3278, %r3277, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3254, 30;
	shr.b32 	%rhs, %r3254, 2;
	add.u32 	%r3279, %lhs, %rhs;
	}
	xor.b32  	%r3280, %r3187, %r3247;
	xor.b32  	%r3281, %r3280, %r3105;
	xor.b32  	%r3282, %r3281, %r3077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3282, 1;
	shr.b32 	%rhs, %r3282, 31;
	add.u32 	%r3283, %lhs, %rhs;
	}
	xor.b32  	%r3284, %r3279, %r3267;
	xor.b32  	%r3285, %r3284, %r3266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 5;
	shr.b32 	%rhs, %r3278, 27;
	add.u32 	%r3286, %lhs, %rhs;
	}
	add.s32 	%r3287, %r3255, %r3285;
	add.s32 	%r3288, %r3287, %r3286;
	add.s32 	%r3289, %r3288, %r3091;
	add.s32 	%r3290, %r3289, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 30;
	shr.b32 	%rhs, %r3266, 2;
	add.u32 	%r3291, %lhs, %rhs;
	}
	xor.b32  	%r3292, %r3199, %r3259;
	xor.b32  	%r3293, %r3292, %r3119;
	xor.b32  	%r3294, %r3293, %r3091;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3294, 1;
	shr.b32 	%rhs, %r3294, 31;
	add.u32 	%r3295, %lhs, %rhs;
	}
	xor.b32  	%r3296, %r3291, %r3279;
	xor.b32  	%r3297, %r3296, %r3278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 5;
	shr.b32 	%rhs, %r3290, 27;
	add.u32 	%r3298, %lhs, %rhs;
	}
	add.s32 	%r3299, %r3267, %r3297;
	add.s32 	%r3300, %r3299, %r3298;
	add.s32 	%r3301, %r3300, %r3105;
	add.s32 	%r3302, %r3301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3278, 30;
	shr.b32 	%rhs, %r3278, 2;
	add.u32 	%r3303, %lhs, %rhs;
	}
	xor.b32  	%r3304, %r3211, %r3271;
	xor.b32  	%r3305, %r3304, %r3133;
	xor.b32  	%r3306, %r3305, %r3105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3306, 1;
	shr.b32 	%rhs, %r3306, 31;
	add.u32 	%r3307, %lhs, %rhs;
	}
	xor.b32  	%r3308, %r3303, %r3291;
	xor.b32  	%r3309, %r3308, %r3290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 5;
	shr.b32 	%rhs, %r3302, 27;
	add.u32 	%r3310, %lhs, %rhs;
	}
	add.s32 	%r3311, %r3279, %r3309;
	add.s32 	%r3312, %r3311, %r3310;
	add.s32 	%r3313, %r3312, %r3119;
	add.s32 	%r3314, %r3313, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 30;
	shr.b32 	%rhs, %r3290, 2;
	add.u32 	%r3315, %lhs, %rhs;
	}
	xor.b32  	%r3316, %r3223, %r3283;
	xor.b32  	%r3317, %r3316, %r3147;
	xor.b32  	%r3318, %r3317, %r3119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3318, 1;
	shr.b32 	%rhs, %r3318, 31;
	add.u32 	%r3319, %lhs, %rhs;
	}
	xor.b32  	%r3320, %r3315, %r3303;
	xor.b32  	%r3321, %r3320, %r3302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 5;
	shr.b32 	%rhs, %r3314, 27;
	add.u32 	%r3322, %lhs, %rhs;
	}
	add.s32 	%r3323, %r3291, %r3321;
	add.s32 	%r3324, %r3323, %r3322;
	add.s32 	%r3325, %r3324, %r3133;
	add.s32 	%r3326, %r3325, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 30;
	shr.b32 	%rhs, %r3302, 2;
	add.u32 	%r3327, %lhs, %rhs;
	}
	xor.b32  	%r3328, %r3235, %r3295;
	xor.b32  	%r3329, %r3328, %r3161;
	xor.b32  	%r3330, %r3329, %r3133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3330, 1;
	shr.b32 	%rhs, %r3330, 31;
	add.u32 	%r3331, %lhs, %rhs;
	}
	xor.b32  	%r3332, %r3327, %r3315;
	xor.b32  	%r3333, %r3332, %r3314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 5;
	shr.b32 	%rhs, %r3326, 27;
	add.u32 	%r3334, %lhs, %rhs;
	}
	add.s32 	%r3335, %r3303, %r3333;
	add.s32 	%r3336, %r3335, %r3334;
	add.s32 	%r3337, %r3336, %r3147;
	add.s32 	%r3338, %r3337, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r3339, %lhs, %rhs;
	}
	xor.b32  	%r3340, %r3247, %r3307;
	xor.b32  	%r3341, %r3340, %r3175;
	xor.b32  	%r3342, %r3341, %r3147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 1;
	shr.b32 	%rhs, %r3342, 31;
	add.u32 	%r3343, %lhs, %rhs;
	}
	xor.b32  	%r3344, %r3339, %r3327;
	xor.b32  	%r3345, %r3344, %r3326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 5;
	shr.b32 	%rhs, %r3338, 27;
	add.u32 	%r3346, %lhs, %rhs;
	}
	add.s32 	%r3347, %r3315, %r3345;
	add.s32 	%r3348, %r3347, %r3346;
	add.s32 	%r3349, %r3348, %r3161;
	add.s32 	%r3350, %r3349, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 30;
	shr.b32 	%rhs, %r3326, 2;
	add.u32 	%r3351, %lhs, %rhs;
	}
	xor.b32  	%r3352, %r3259, %r3319;
	xor.b32  	%r3353, %r3352, %r3187;
	xor.b32  	%r3354, %r3353, %r3161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3354, 1;
	shr.b32 	%rhs, %r3354, 31;
	add.u32 	%r3355, %lhs, %rhs;
	}
	xor.b32  	%r3356, %r3351, %r3339;
	xor.b32  	%r3357, %r3356, %r3338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 5;
	shr.b32 	%rhs, %r3350, 27;
	add.u32 	%r3358, %lhs, %rhs;
	}
	add.s32 	%r3359, %r3327, %r3357;
	add.s32 	%r3360, %r3359, %r3358;
	add.s32 	%r3361, %r3360, %r3175;
	add.s32 	%r3362, %r3361, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 30;
	shr.b32 	%rhs, %r3338, 2;
	add.u32 	%r3363, %lhs, %rhs;
	}
	xor.b32  	%r3364, %r3271, %r3331;
	xor.b32  	%r3365, %r3364, %r3199;
	xor.b32  	%r3366, %r3365, %r3175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3366, 1;
	shr.b32 	%rhs, %r3366, 31;
	add.u32 	%r3367, %lhs, %rhs;
	}
	xor.b32  	%r3368, %r3363, %r3351;
	xor.b32  	%r3369, %r3368, %r3350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3362, 5;
	shr.b32 	%rhs, %r3362, 27;
	add.u32 	%r3370, %lhs, %rhs;
	}
	add.s32 	%r3371, %r3339, %r3369;
	add.s32 	%r3372, %r3371, %r3370;
	add.s32 	%r3373, %r3372, %r3187;
	add.s32 	%r3374, %r3373, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3350, 30;
	shr.b32 	%rhs, %r3350, 2;
	add.u32 	%r3375, %lhs, %rhs;
	}
	xor.b32  	%r3376, %r3283, %r3343;
	xor.b32  	%r3377, %r3376, %r3211;
	xor.b32  	%r3378, %r3377, %r3187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 1;
	shr.b32 	%rhs, %r3378, 31;
	add.u32 	%r3379, %lhs, %rhs;
	}
	xor.b32  	%r3380, %r3375, %r3363;
	xor.b32  	%r3381, %r3380, %r3362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3374, 5;
	shr.b32 	%rhs, %r3374, 27;
	add.u32 	%r3382, %lhs, %rhs;
	}
	add.s32 	%r3383, %r3351, %r3381;
	add.s32 	%r3384, %r3383, %r3382;
	add.s32 	%r3385, %r3384, %r3199;
	add.s32 	%r3386, %r3385, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3362, 30;
	shr.b32 	%rhs, %r3362, 2;
	add.u32 	%r3387, %lhs, %rhs;
	}
	xor.b32  	%r3388, %r3295, %r3355;
	xor.b32  	%r3389, %r3388, %r3223;
	xor.b32  	%r3390, %r3389, %r3199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3390, 1;
	shr.b32 	%rhs, %r3390, 31;
	add.u32 	%r3391, %lhs, %rhs;
	}
	xor.b32  	%r3392, %r3387, %r3375;
	xor.b32  	%r3393, %r3392, %r3374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 5;
	shr.b32 	%rhs, %r3386, 27;
	add.u32 	%r3394, %lhs, %rhs;
	}
	add.s32 	%r3395, %r3363, %r3393;
	add.s32 	%r3396, %r3395, %r3394;
	add.s32 	%r3397, %r3396, %r3211;
	add.s32 	%r3398, %r3397, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3374, 30;
	shr.b32 	%rhs, %r3374, 2;
	add.u32 	%r3399, %lhs, %rhs;
	}
	xor.b32  	%r3400, %r3307, %r3367;
	xor.b32  	%r3401, %r3400, %r3235;
	xor.b32  	%r3402, %r3401, %r3211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 1;
	shr.b32 	%rhs, %r3402, 31;
	add.u32 	%r3403, %lhs, %rhs;
	}
	xor.b32  	%r3404, %r3399, %r3387;
	xor.b32  	%r3405, %r3404, %r3386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3398, 5;
	shr.b32 	%rhs, %r3398, 27;
	add.u32 	%r3406, %lhs, %rhs;
	}
	add.s32 	%r3407, %r3375, %r3405;
	add.s32 	%r3408, %r3407, %r3406;
	add.s32 	%r3409, %r3408, %r3223;
	add.s32 	%r3410, %r3409, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 30;
	shr.b32 	%rhs, %r3386, 2;
	add.u32 	%r3411, %lhs, %rhs;
	}
	xor.b32  	%r3412, %r3319, %r3379;
	xor.b32  	%r3413, %r3412, %r3247;
	xor.b32  	%r3414, %r3413, %r3223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 1;
	shr.b32 	%rhs, %r3414, 31;
	add.u32 	%r3415, %lhs, %rhs;
	}
	or.b32  	%r3416, %r3411, %r3399;
	and.b32  	%r3417, %r3398, %r3416;
	and.b32  	%r3418, %r3411, %r3399;
	or.b32  	%r3419, %r3417, %r3418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 5;
	shr.b32 	%rhs, %r3410, 27;
	add.u32 	%r3420, %lhs, %rhs;
	}
	add.s32 	%r3421, %r3387, %r3419;
	add.s32 	%r3422, %r3421, %r3420;
	add.s32 	%r3423, %r3422, %r3235;
	add.s32 	%r3424, %r3423, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3398, 30;
	shr.b32 	%rhs, %r3398, 2;
	add.u32 	%r3425, %lhs, %rhs;
	}
	xor.b32  	%r3426, %r3331, %r3391;
	xor.b32  	%r3427, %r3426, %r3259;
	xor.b32  	%r3428, %r3427, %r3235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3428, 1;
	shr.b32 	%rhs, %r3428, 31;
	add.u32 	%r3429, %lhs, %rhs;
	}
	or.b32  	%r3430, %r3425, %r3411;
	and.b32  	%r3431, %r3410, %r3430;
	and.b32  	%r3432, %r3425, %r3411;
	or.b32  	%r3433, %r3431, %r3432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 5;
	shr.b32 	%rhs, %r3424, 27;
	add.u32 	%r3434, %lhs, %rhs;
	}
	add.s32 	%r3435, %r3399, %r3433;
	add.s32 	%r3436, %r3435, %r3434;
	add.s32 	%r3437, %r3436, %r3247;
	add.s32 	%r3438, %r3437, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 30;
	shr.b32 	%rhs, %r3410, 2;
	add.u32 	%r3439, %lhs, %rhs;
	}
	xor.b32  	%r3440, %r3343, %r3403;
	xor.b32  	%r3441, %r3440, %r3271;
	xor.b32  	%r3442, %r3441, %r3247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3442, 1;
	shr.b32 	%rhs, %r3442, 31;
	add.u32 	%r3443, %lhs, %rhs;
	}
	or.b32  	%r3444, %r3439, %r3425;
	and.b32  	%r3445, %r3424, %r3444;
	and.b32  	%r3446, %r3439, %r3425;
	or.b32  	%r3447, %r3445, %r3446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3438, 5;
	shr.b32 	%rhs, %r3438, 27;
	add.u32 	%r3448, %lhs, %rhs;
	}
	add.s32 	%r3449, %r3411, %r3447;
	add.s32 	%r3450, %r3449, %r3448;
	add.s32 	%r3451, %r3450, %r3259;
	add.s32 	%r3452, %r3451, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3424, 30;
	shr.b32 	%rhs, %r3424, 2;
	add.u32 	%r3453, %lhs, %rhs;
	}
	xor.b32  	%r3454, %r3355, %r3415;
	xor.b32  	%r3455, %r3454, %r3283;
	xor.b32  	%r3456, %r3455, %r3259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 1;
	shr.b32 	%rhs, %r3456, 31;
	add.u32 	%r3457, %lhs, %rhs;
	}
	or.b32  	%r3458, %r3453, %r3439;
	and.b32  	%r3459, %r3438, %r3458;
	and.b32  	%r3460, %r3453, %r3439;
	or.b32  	%r3461, %r3459, %r3460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3452, 5;
	shr.b32 	%rhs, %r3452, 27;
	add.u32 	%r3462, %lhs, %rhs;
	}
	add.s32 	%r3463, %r3425, %r3461;
	add.s32 	%r3464, %r3463, %r3462;
	add.s32 	%r3465, %r3464, %r3271;
	add.s32 	%r3466, %r3465, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3438, 30;
	shr.b32 	%rhs, %r3438, 2;
	add.u32 	%r3467, %lhs, %rhs;
	}
	xor.b32  	%r3468, %r3367, %r3429;
	xor.b32  	%r3469, %r3468, %r3295;
	xor.b32  	%r3470, %r3469, %r3271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3470, 1;
	shr.b32 	%rhs, %r3470, 31;
	add.u32 	%r3471, %lhs, %rhs;
	}
	or.b32  	%r3472, %r3467, %r3453;
	and.b32  	%r3473, %r3452, %r3472;
	and.b32  	%r3474, %r3467, %r3453;
	or.b32  	%r3475, %r3473, %r3474;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 5;
	shr.b32 	%rhs, %r3466, 27;
	add.u32 	%r3476, %lhs, %rhs;
	}
	add.s32 	%r3477, %r3439, %r3475;
	add.s32 	%r3478, %r3477, %r3476;
	add.s32 	%r3479, %r3478, %r3283;
	add.s32 	%r3480, %r3479, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3452, 30;
	shr.b32 	%rhs, %r3452, 2;
	add.u32 	%r3481, %lhs, %rhs;
	}
	xor.b32  	%r3482, %r3379, %r3443;
	xor.b32  	%r3483, %r3482, %r3307;
	xor.b32  	%r3484, %r3483, %r3283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 1;
	shr.b32 	%rhs, %r3484, 31;
	add.u32 	%r3485, %lhs, %rhs;
	}
	or.b32  	%r3486, %r3481, %r3467;
	and.b32  	%r3487, %r3466, %r3486;
	and.b32  	%r3488, %r3481, %r3467;
	or.b32  	%r3489, %r3487, %r3488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 5;
	shr.b32 	%rhs, %r3480, 27;
	add.u32 	%r3490, %lhs, %rhs;
	}
	add.s32 	%r3491, %r3453, %r3489;
	add.s32 	%r3492, %r3491, %r3490;
	add.s32 	%r3493, %r3492, %r3295;
	add.s32 	%r3494, %r3493, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 30;
	shr.b32 	%rhs, %r3466, 2;
	add.u32 	%r3495, %lhs, %rhs;
	}
	xor.b32  	%r3496, %r3391, %r3457;
	xor.b32  	%r3497, %r3496, %r3319;
	xor.b32  	%r3498, %r3497, %r3295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 1;
	shr.b32 	%rhs, %r3498, 31;
	add.u32 	%r3499, %lhs, %rhs;
	}
	or.b32  	%r3500, %r3495, %r3481;
	and.b32  	%r3501, %r3480, %r3500;
	and.b32  	%r3502, %r3495, %r3481;
	or.b32  	%r3503, %r3501, %r3502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3494, 5;
	shr.b32 	%rhs, %r3494, 27;
	add.u32 	%r3504, %lhs, %rhs;
	}
	add.s32 	%r3505, %r3467, %r3503;
	add.s32 	%r3506, %r3505, %r3504;
	add.s32 	%r3507, %r3506, %r3307;
	add.s32 	%r3508, %r3507, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 30;
	shr.b32 	%rhs, %r3480, 2;
	add.u32 	%r3509, %lhs, %rhs;
	}
	xor.b32  	%r3510, %r3403, %r3471;
	xor.b32  	%r3511, %r3510, %r3331;
	xor.b32  	%r3512, %r3511, %r3307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3512, 1;
	shr.b32 	%rhs, %r3512, 31;
	add.u32 	%r3513, %lhs, %rhs;
	}
	or.b32  	%r3514, %r3509, %r3495;
	and.b32  	%r3515, %r3494, %r3514;
	and.b32  	%r3516, %r3509, %r3495;
	or.b32  	%r3517, %r3515, %r3516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3508, 5;
	shr.b32 	%rhs, %r3508, 27;
	add.u32 	%r3518, %lhs, %rhs;
	}
	add.s32 	%r3519, %r3481, %r3517;
	add.s32 	%r3520, %r3519, %r3518;
	add.s32 	%r3521, %r3520, %r3319;
	add.s32 	%r3522, %r3521, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3494, 30;
	shr.b32 	%rhs, %r3494, 2;
	add.u32 	%r3523, %lhs, %rhs;
	}
	xor.b32  	%r3524, %r3415, %r3485;
	xor.b32  	%r3525, %r3524, %r3343;
	xor.b32  	%r3526, %r3525, %r3319;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3526, 1;
	shr.b32 	%rhs, %r3526, 31;
	add.u32 	%r3527, %lhs, %rhs;
	}
	or.b32  	%r3528, %r3523, %r3509;
	and.b32  	%r3529, %r3508, %r3528;
	and.b32  	%r3530, %r3523, %r3509;
	or.b32  	%r3531, %r3529, %r3530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 5;
	shr.b32 	%rhs, %r3522, 27;
	add.u32 	%r3532, %lhs, %rhs;
	}
	add.s32 	%r3533, %r3495, %r3531;
	add.s32 	%r3534, %r3533, %r3532;
	add.s32 	%r3535, %r3534, %r3331;
	add.s32 	%r3536, %r3535, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3508, 30;
	shr.b32 	%rhs, %r3508, 2;
	add.u32 	%r3537, %lhs, %rhs;
	}
	xor.b32  	%r3538, %r3429, %r3499;
	xor.b32  	%r3539, %r3538, %r3355;
	xor.b32  	%r3540, %r3539, %r3331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3540, 1;
	shr.b32 	%rhs, %r3540, 31;
	add.u32 	%r3541, %lhs, %rhs;
	}
	or.b32  	%r3542, %r3537, %r3523;
	and.b32  	%r3543, %r3522, %r3542;
	and.b32  	%r3544, %r3537, %r3523;
	or.b32  	%r3545, %r3543, %r3544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 5;
	shr.b32 	%rhs, %r3536, 27;
	add.u32 	%r3546, %lhs, %rhs;
	}
	add.s32 	%r3547, %r3509, %r3545;
	add.s32 	%r3548, %r3547, %r3546;
	add.s32 	%r3549, %r3548, %r3343;
	add.s32 	%r3550, %r3549, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 30;
	shr.b32 	%rhs, %r3522, 2;
	add.u32 	%r3551, %lhs, %rhs;
	}
	xor.b32  	%r3552, %r3443, %r3513;
	xor.b32  	%r3553, %r3552, %r3367;
	xor.b32  	%r3554, %r3553, %r3343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3554, 1;
	shr.b32 	%rhs, %r3554, 31;
	add.u32 	%r3555, %lhs, %rhs;
	}
	or.b32  	%r3556, %r3551, %r3537;
	and.b32  	%r3557, %r3536, %r3556;
	and.b32  	%r3558, %r3551, %r3537;
	or.b32  	%r3559, %r3557, %r3558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 5;
	shr.b32 	%rhs, %r3550, 27;
	add.u32 	%r3560, %lhs, %rhs;
	}
	add.s32 	%r3561, %r3523, %r3559;
	add.s32 	%r3562, %r3561, %r3560;
	add.s32 	%r3563, %r3562, %r3355;
	add.s32 	%r3564, %r3563, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 30;
	shr.b32 	%rhs, %r3536, 2;
	add.u32 	%r3565, %lhs, %rhs;
	}
	xor.b32  	%r3566, %r3457, %r3527;
	xor.b32  	%r3567, %r3566, %r3379;
	xor.b32  	%r3568, %r3567, %r3355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3568, 1;
	shr.b32 	%rhs, %r3568, 31;
	add.u32 	%r3569, %lhs, %rhs;
	}
	or.b32  	%r3570, %r3565, %r3551;
	and.b32  	%r3571, %r3550, %r3570;
	and.b32  	%r3572, %r3565, %r3551;
	or.b32  	%r3573, %r3571, %r3572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 5;
	shr.b32 	%rhs, %r3564, 27;
	add.u32 	%r3574, %lhs, %rhs;
	}
	add.s32 	%r3575, %r3537, %r3573;
	add.s32 	%r3576, %r3575, %r3574;
	add.s32 	%r3577, %r3576, %r3367;
	add.s32 	%r3578, %r3577, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 30;
	shr.b32 	%rhs, %r3550, 2;
	add.u32 	%r3579, %lhs, %rhs;
	}
	xor.b32  	%r3580, %r3471, %r3541;
	xor.b32  	%r3581, %r3580, %r3391;
	xor.b32  	%r3582, %r3581, %r3367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3582, 1;
	shr.b32 	%rhs, %r3582, 31;
	add.u32 	%r3583, %lhs, %rhs;
	}
	or.b32  	%r3584, %r3579, %r3565;
	and.b32  	%r3585, %r3564, %r3584;
	and.b32  	%r3586, %r3579, %r3565;
	or.b32  	%r3587, %r3585, %r3586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 5;
	shr.b32 	%rhs, %r3578, 27;
	add.u32 	%r3588, %lhs, %rhs;
	}
	add.s32 	%r3589, %r3551, %r3587;
	add.s32 	%r3590, %r3589, %r3588;
	add.s32 	%r3591, %r3590, %r3379;
	add.s32 	%r3592, %r3591, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 30;
	shr.b32 	%rhs, %r3564, 2;
	add.u32 	%r3593, %lhs, %rhs;
	}
	xor.b32  	%r3594, %r3485, %r3555;
	xor.b32  	%r3595, %r3594, %r3403;
	xor.b32  	%r3596, %r3595, %r3379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3596, 1;
	shr.b32 	%rhs, %r3596, 31;
	add.u32 	%r3597, %lhs, %rhs;
	}
	or.b32  	%r3598, %r3593, %r3579;
	and.b32  	%r3599, %r3578, %r3598;
	and.b32  	%r3600, %r3593, %r3579;
	or.b32  	%r3601, %r3599, %r3600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3592, 5;
	shr.b32 	%rhs, %r3592, 27;
	add.u32 	%r3602, %lhs, %rhs;
	}
	add.s32 	%r3603, %r3565, %r3601;
	add.s32 	%r3604, %r3603, %r3602;
	add.s32 	%r3605, %r3604, %r3391;
	add.s32 	%r3606, %r3605, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 30;
	shr.b32 	%rhs, %r3578, 2;
	add.u32 	%r3607, %lhs, %rhs;
	}
	xor.b32  	%r3608, %r3499, %r3569;
	xor.b32  	%r3609, %r3608, %r3415;
	xor.b32  	%r3610, %r3609, %r3391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3610, 1;
	shr.b32 	%rhs, %r3610, 31;
	add.u32 	%r3611, %lhs, %rhs;
	}
	or.b32  	%r3612, %r3607, %r3593;
	and.b32  	%r3613, %r3592, %r3612;
	and.b32  	%r3614, %r3607, %r3593;
	or.b32  	%r3615, %r3613, %r3614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3606, 5;
	shr.b32 	%rhs, %r3606, 27;
	add.u32 	%r3616, %lhs, %rhs;
	}
	add.s32 	%r3617, %r3579, %r3615;
	add.s32 	%r3618, %r3617, %r3616;
	add.s32 	%r3619, %r3618, %r3403;
	add.s32 	%r3620, %r3619, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3592, 30;
	shr.b32 	%rhs, %r3592, 2;
	add.u32 	%r3621, %lhs, %rhs;
	}
	xor.b32  	%r3622, %r3513, %r3583;
	xor.b32  	%r3623, %r3622, %r3429;
	xor.b32  	%r3624, %r3623, %r3403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3624, 1;
	shr.b32 	%rhs, %r3624, 31;
	add.u32 	%r3625, %lhs, %rhs;
	}
	or.b32  	%r3626, %r3621, %r3607;
	and.b32  	%r3627, %r3606, %r3626;
	and.b32  	%r3628, %r3621, %r3607;
	or.b32  	%r3629, %r3627, %r3628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3620, 5;
	shr.b32 	%rhs, %r3620, 27;
	add.u32 	%r3630, %lhs, %rhs;
	}
	add.s32 	%r3631, %r3593, %r3629;
	add.s32 	%r3632, %r3631, %r3630;
	add.s32 	%r3633, %r3632, %r3415;
	add.s32 	%r3634, %r3633, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3606, 30;
	shr.b32 	%rhs, %r3606, 2;
	add.u32 	%r3635, %lhs, %rhs;
	}
	xor.b32  	%r3636, %r3527, %r3597;
	xor.b32  	%r3637, %r3636, %r3443;
	xor.b32  	%r3638, %r3637, %r3415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 1;
	shr.b32 	%rhs, %r3638, 31;
	add.u32 	%r3639, %lhs, %rhs;
	}
	or.b32  	%r3640, %r3635, %r3621;
	and.b32  	%r3641, %r3620, %r3640;
	and.b32  	%r3642, %r3635, %r3621;
	or.b32  	%r3643, %r3641, %r3642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3634, 5;
	shr.b32 	%rhs, %r3634, 27;
	add.u32 	%r3644, %lhs, %rhs;
	}
	add.s32 	%r3645, %r3607, %r3643;
	add.s32 	%r3646, %r3645, %r3644;
	add.s32 	%r3647, %r3646, %r3429;
	add.s32 	%r3648, %r3647, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3620, 30;
	shr.b32 	%rhs, %r3620, 2;
	add.u32 	%r3649, %lhs, %rhs;
	}
	xor.b32  	%r3650, %r3541, %r3611;
	xor.b32  	%r3651, %r3650, %r3457;
	xor.b32  	%r3652, %r3651, %r3429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3652, 1;
	shr.b32 	%rhs, %r3652, 31;
	add.u32 	%r3653, %lhs, %rhs;
	}
	or.b32  	%r3654, %r3649, %r3635;
	and.b32  	%r3655, %r3634, %r3654;
	and.b32  	%r3656, %r3649, %r3635;
	or.b32  	%r3657, %r3655, %r3656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 5;
	shr.b32 	%rhs, %r3648, 27;
	add.u32 	%r3658, %lhs, %rhs;
	}
	add.s32 	%r3659, %r3621, %r3657;
	add.s32 	%r3660, %r3659, %r3658;
	add.s32 	%r3661, %r3660, %r3443;
	add.s32 	%r3662, %r3661, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3634, 30;
	shr.b32 	%rhs, %r3634, 2;
	add.u32 	%r3663, %lhs, %rhs;
	}
	xor.b32  	%r3664, %r3555, %r3625;
	xor.b32  	%r3665, %r3664, %r3471;
	xor.b32  	%r3666, %r3665, %r3443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3666, 1;
	shr.b32 	%rhs, %r3666, 31;
	add.u32 	%r3667, %lhs, %rhs;
	}
	or.b32  	%r3668, %r3663, %r3649;
	and.b32  	%r3669, %r3648, %r3668;
	and.b32  	%r3670, %r3663, %r3649;
	or.b32  	%r3671, %r3669, %r3670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 5;
	shr.b32 	%rhs, %r3662, 27;
	add.u32 	%r3672, %lhs, %rhs;
	}
	add.s32 	%r3673, %r3635, %r3671;
	add.s32 	%r3674, %r3673, %r3672;
	add.s32 	%r3675, %r3674, %r3457;
	add.s32 	%r3676, %r3675, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3648, 30;
	shr.b32 	%rhs, %r3648, 2;
	add.u32 	%r3677, %lhs, %rhs;
	}
	xor.b32  	%r3678, %r3569, %r3639;
	xor.b32  	%r3679, %r3678, %r3485;
	xor.b32  	%r3680, %r3679, %r3457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3680, 1;
	shr.b32 	%rhs, %r3680, 31;
	add.u32 	%r3681, %lhs, %rhs;
	}
	or.b32  	%r3682, %r3677, %r3663;
	and.b32  	%r3683, %r3662, %r3682;
	and.b32  	%r3684, %r3677, %r3663;
	or.b32  	%r3685, %r3683, %r3684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3676, 5;
	shr.b32 	%rhs, %r3676, 27;
	add.u32 	%r3686, %lhs, %rhs;
	}
	add.s32 	%r3687, %r3649, %r3685;
	add.s32 	%r3688, %r3687, %r3686;
	add.s32 	%r3689, %r3688, %r3471;
	add.s32 	%r3690, %r3689, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3662, 30;
	shr.b32 	%rhs, %r3662, 2;
	add.u32 	%r3691, %lhs, %rhs;
	}
	xor.b32  	%r3692, %r3583, %r3653;
	xor.b32  	%r3693, %r3692, %r3499;
	xor.b32  	%r3694, %r3693, %r3471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3694, 1;
	shr.b32 	%rhs, %r3694, 31;
	add.u32 	%r3695, %lhs, %rhs;
	}
	xor.b32  	%r3696, %r3691, %r3677;
	xor.b32  	%r3697, %r3696, %r3676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 5;
	shr.b32 	%rhs, %r3690, 27;
	add.u32 	%r3698, %lhs, %rhs;
	}
	add.s32 	%r3699, %r3663, %r3697;
	add.s32 	%r3700, %r3699, %r3698;
	add.s32 	%r3701, %r3700, %r3485;
	add.s32 	%r3702, %r3701, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3676, 30;
	shr.b32 	%rhs, %r3676, 2;
	add.u32 	%r3703, %lhs, %rhs;
	}
	xor.b32  	%r3704, %r3597, %r3667;
	xor.b32  	%r3705, %r3704, %r3513;
	xor.b32  	%r3706, %r3705, %r3485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3706, 1;
	shr.b32 	%rhs, %r3706, 31;
	add.u32 	%r3707, %lhs, %rhs;
	}
	xor.b32  	%r3708, %r3703, %r3691;
	xor.b32  	%r3709, %r3708, %r3690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3702, 5;
	shr.b32 	%rhs, %r3702, 27;
	add.u32 	%r3710, %lhs, %rhs;
	}
	add.s32 	%r3711, %r3677, %r3709;
	add.s32 	%r3712, %r3711, %r3710;
	add.s32 	%r3713, %r3712, %r3499;
	add.s32 	%r3714, %r3713, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 30;
	shr.b32 	%rhs, %r3690, 2;
	add.u32 	%r3715, %lhs, %rhs;
	}
	xor.b32  	%r3716, %r3611, %r3681;
	xor.b32  	%r3717, %r3716, %r3527;
	xor.b32  	%r3718, %r3717, %r3499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3718, 1;
	shr.b32 	%rhs, %r3718, 31;
	add.u32 	%r3719, %lhs, %rhs;
	}
	xor.b32  	%r3720, %r3715, %r3703;
	xor.b32  	%r3721, %r3720, %r3702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 5;
	shr.b32 	%rhs, %r3714, 27;
	add.u32 	%r3722, %lhs, %rhs;
	}
	add.s32 	%r3723, %r3691, %r3721;
	add.s32 	%r3724, %r3723, %r3722;
	add.s32 	%r3725, %r3724, %r3513;
	add.s32 	%r3726, %r3725, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3702, 30;
	shr.b32 	%rhs, %r3702, 2;
	add.u32 	%r3727, %lhs, %rhs;
	}
	xor.b32  	%r3728, %r3625, %r3695;
	xor.b32  	%r3729, %r3728, %r3541;
	xor.b32  	%r3730, %r3729, %r3513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 1;
	shr.b32 	%rhs, %r3730, 31;
	add.u32 	%r3731, %lhs, %rhs;
	}
	xor.b32  	%r3732, %r3727, %r3715;
	xor.b32  	%r3733, %r3732, %r3714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3726, 5;
	shr.b32 	%rhs, %r3726, 27;
	add.u32 	%r3734, %lhs, %rhs;
	}
	add.s32 	%r3735, %r3703, %r3733;
	add.s32 	%r3736, %r3735, %r3734;
	add.s32 	%r3737, %r3736, %r3527;
	add.s32 	%r3738, %r3737, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 30;
	shr.b32 	%rhs, %r3714, 2;
	add.u32 	%r3739, %lhs, %rhs;
	}
	xor.b32  	%r3740, %r3639, %r3707;
	xor.b32  	%r3741, %r3740, %r3555;
	xor.b32  	%r3742, %r3741, %r3527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3742, 1;
	shr.b32 	%rhs, %r3742, 31;
	add.u32 	%r3743, %lhs, %rhs;
	}
	xor.b32  	%r3744, %r3739, %r3727;
	xor.b32  	%r3745, %r3744, %r3726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 5;
	shr.b32 	%rhs, %r3738, 27;
	add.u32 	%r3746, %lhs, %rhs;
	}
	add.s32 	%r3747, %r3715, %r3745;
	add.s32 	%r3748, %r3747, %r3746;
	add.s32 	%r3749, %r3748, %r3541;
	add.s32 	%r3750, %r3749, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3726, 30;
	shr.b32 	%rhs, %r3726, 2;
	add.u32 	%r3751, %lhs, %rhs;
	}
	xor.b32  	%r3752, %r3751, %r3739;
	xor.b32  	%r3753, %r3752, %r3738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3750, 5;
	shr.b32 	%rhs, %r3750, 27;
	add.u32 	%r3754, %lhs, %rhs;
	}
	add.s32 	%r3755, %r3727, %r3753;
	add.s32 	%r3756, %r3755, %r3555;
	add.s32 	%r3757, %r3756, %r3754;
	add.s32 	%r3758, %r3757, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 30;
	shr.b32 	%rhs, %r3738, 2;
	add.u32 	%r3759, %lhs, %rhs;
	}
	xor.b32  	%r3760, %r3759, %r3751;
	xor.b32  	%r3761, %r3760, %r3750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3758, 5;
	shr.b32 	%rhs, %r3758, 27;
	add.u32 	%r3762, %lhs, %rhs;
	}
	add.s32 	%r3763, %r3739, %r3761;
	add.s32 	%r3764, %r3763, %r3569;
	add.s32 	%r3765, %r3764, %r3762;
	add.s32 	%r3766, %r3765, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3750, 30;
	shr.b32 	%rhs, %r3750, 2;
	add.u32 	%r3767, %lhs, %rhs;
	}
	xor.b32  	%r3768, %r3767, %r3759;
	xor.b32  	%r3769, %r3768, %r3758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3766, 5;
	shr.b32 	%rhs, %r3766, 27;
	add.u32 	%r3770, %lhs, %rhs;
	}
	add.s32 	%r3771, %r3751, %r3583;
	add.s32 	%r3772, %r3771, %r3769;
	add.s32 	%r3773, %r3772, %r3770;
	add.s32 	%r3774, %r3773, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3758, 30;
	shr.b32 	%rhs, %r3758, 2;
	add.u32 	%r3775, %lhs, %rhs;
	}
	xor.b32  	%r3776, %r3775, %r3767;
	xor.b32  	%r3777, %r3776, %r3766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3774, 5;
	shr.b32 	%rhs, %r3774, 27;
	add.u32 	%r3778, %lhs, %rhs;
	}
	add.s32 	%r3779, %r3759, %r3597;
	add.s32 	%r3780, %r3779, %r3777;
	add.s32 	%r3781, %r3780, %r3778;
	add.s32 	%r3782, %r3781, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3766, 30;
	shr.b32 	%rhs, %r3766, 2;
	add.u32 	%r3783, %lhs, %rhs;
	}
	xor.b32  	%r3784, %r3783, %r3775;
	xor.b32  	%r3785, %r3784, %r3774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 5;
	shr.b32 	%rhs, %r3782, 27;
	add.u32 	%r3786, %lhs, %rhs;
	}
	add.s32 	%r3787, %r3767, %r3611;
	add.s32 	%r3788, %r3787, %r3785;
	add.s32 	%r3789, %r3788, %r3786;
	add.s32 	%r3790, %r3789, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3774, 30;
	shr.b32 	%rhs, %r3774, 2;
	add.u32 	%r3791, %lhs, %rhs;
	}
	xor.b32  	%r3792, %r3791, %r3783;
	xor.b32  	%r3793, %r3792, %r3782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3790, 5;
	shr.b32 	%rhs, %r3790, 27;
	add.u32 	%r3794, %lhs, %rhs;
	}
	add.s32 	%r3795, %r3775, %r3625;
	add.s32 	%r3796, %r3795, %r3793;
	add.s32 	%r3797, %r3796, %r3794;
	add.s32 	%r3798, %r3797, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 30;
	shr.b32 	%rhs, %r3782, 2;
	add.u32 	%r3799, %lhs, %rhs;
	}
	xor.b32  	%r3800, %r3799, %r3791;
	xor.b32  	%r3801, %r3800, %r3790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 5;
	shr.b32 	%rhs, %r3798, 27;
	add.u32 	%r3802, %lhs, %rhs;
	}
	add.s32 	%r3803, %r3639, %r3783;
	add.s32 	%r3804, %r3803, %r3801;
	add.s32 	%r3805, %r3804, %r3802;
	add.s32 	%r3806, %r3805, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3790, 30;
	shr.b32 	%rhs, %r3790, 2;
	add.u32 	%r3807, %lhs, %rhs;
	}
	xor.b32  	%r3808, %r3807, %r3799;
	xor.b32  	%r3809, %r3808, %r3798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3806, 5;
	shr.b32 	%rhs, %r3806, 27;
	add.u32 	%r3810, %lhs, %rhs;
	}
	add.s32 	%r3811, %r3653, %r3791;
	add.s32 	%r3812, %r3811, %r3809;
	add.s32 	%r3813, %r3812, %r3810;
	add.s32 	%r3814, %r3813, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 30;
	shr.b32 	%rhs, %r3798, 2;
	add.u32 	%r3815, %lhs, %rhs;
	}
	xor.b32  	%r3816, %r3815, %r3807;
	xor.b32  	%r3817, %r3816, %r3806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3814, 5;
	shr.b32 	%rhs, %r3814, 27;
	add.u32 	%r3818, %lhs, %rhs;
	}
	add.s32 	%r3819, %r3667, %r3799;
	add.s32 	%r3820, %r3819, %r3817;
	add.s32 	%r3821, %r3820, %r3818;
	add.s32 	%r3822, %r3821, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3806, 30;
	shr.b32 	%rhs, %r3806, 2;
	add.u32 	%r3823, %lhs, %rhs;
	}
	xor.b32  	%r3824, %r3823, %r3815;
	xor.b32  	%r3825, %r3824, %r3814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3822, 5;
	shr.b32 	%rhs, %r3822, 27;
	add.u32 	%r3826, %lhs, %rhs;
	}
	add.s32 	%r3827, %r3681, %r3807;
	add.s32 	%r3828, %r3827, %r3825;
	add.s32 	%r3829, %r3828, %r3826;
	add.s32 	%r3830, %r3829, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3814, 30;
	shr.b32 	%rhs, %r3814, 2;
	add.u32 	%r3831, %lhs, %rhs;
	}
	xor.b32  	%r3832, %r3831, %r3823;
	xor.b32  	%r3833, %r3832, %r3822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3830, 5;
	shr.b32 	%rhs, %r3830, 27;
	add.u32 	%r3834, %lhs, %rhs;
	}
	add.s32 	%r3835, %r3695, %r3815;
	add.s32 	%r3836, %r3835, %r3833;
	add.s32 	%r3837, %r3836, %r3834;
	add.s32 	%r3838, %r3837, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3822, 30;
	shr.b32 	%rhs, %r3822, 2;
	add.u32 	%r3839, %lhs, %rhs;
	}
	xor.b32  	%r3840, %r3839, %r3831;
	xor.b32  	%r3841, %r3840, %r3830;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3838, 5;
	shr.b32 	%rhs, %r3838, 27;
	add.u32 	%r3842, %lhs, %rhs;
	}
	add.s32 	%r3843, %r3707, %r3823;
	add.s32 	%r3844, %r3843, %r3841;
	add.s32 	%r3845, %r3844, %r3842;
	add.s32 	%r3846, %r3845, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3830, 30;
	shr.b32 	%rhs, %r3830, 2;
	add.u32 	%r3847, %lhs, %rhs;
	}
	xor.b32  	%r3848, %r3847, %r3839;
	xor.b32  	%r3849, %r3848, %r3838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 5;
	shr.b32 	%rhs, %r3846, 27;
	add.u32 	%r3850, %lhs, %rhs;
	}
	add.s32 	%r3851, %r3719, %r3831;
	add.s32 	%r3852, %r3851, %r3849;
	add.s32 	%r3853, %r3852, %r3850;
	add.s32 	%r3854, %r3853, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3838, 30;
	shr.b32 	%rhs, %r3838, 2;
	add.u32 	%r3855, %lhs, %rhs;
	}
	xor.b32  	%r3856, %r3855, %r3847;
	xor.b32  	%r3857, %r3856, %r3846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3854, 5;
	shr.b32 	%rhs, %r3854, 27;
	add.u32 	%r3858, %lhs, %rhs;
	}
	add.s32 	%r3859, %r3731, %r3839;
	add.s32 	%r3860, %r3859, %r3857;
	add.s32 	%r3861, %r3860, %r3858;
	add.s32 	%r3862, %r3861, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 30;
	shr.b32 	%rhs, %r3846, 2;
	add.u32 	%r3863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3854, 30;
	shr.b32 	%rhs, %r3854, 2;
	add.u32 	%r3864, %lhs, %rhs;
	}
	add.s32 	%r3865, %r3861, -1171231393;
	add.s32 	%r3866, %r3863, 271733878;
	add.u64 	%rd98, %SP, 0;
	cvta.to.local.u64 	%rd99, %rd98;
	st.local.u32 	[%rd99+4], %r4939;
	st.local.v2.u32 	[%rd99+8], {%r4940, %r4941};
	mov.u32 	%r3867, -2147483648;
	xor.b32  	%r3868, %r3863, %r3855;
	xor.b32  	%r3869, %r3868, %r3854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3862, 5;
	shr.b32 	%rhs, %r3862, 27;
	add.u32 	%r3870, %lhs, %rhs;
	}
	add.s32 	%r3871, %r3743, %r3847;
	add.s32 	%r3872, %r3871, %r3869;
	add.s32 	%r3873, %r3872, %r3870;
	xor.b32  	%r3874, %r4940, %r4938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3874, 1;
	shr.b32 	%rhs, %r3874, 31;
	add.u32 	%r3875, %lhs, %rhs;
	}
	xor.b32  	%r3876, %r4941, %r4939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3876, 1;
	shr.b32 	%rhs, %r3876, 31;
	add.u32 	%r3877, %lhs, %rhs;
	}
	xor.b32  	%r3878, %r4942, %r4940;
	xor.b32  	%r3879, %r3878, 672;
	bfe.u32 	%r3880, %r3879, 30, 1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3879, 1;
	shr.b32 	%rhs, %r3879, 31;
	add.u32 	%r3881, %lhs, %rhs;
	}
	xor.b32  	%r3882, %r3875, %r4941;
	xor.b32  	%r3883, %r3882, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3883, 1;
	shr.b32 	%rhs, %r3883, 31;
	add.u32 	%r3884, %lhs, %rhs;
	}
	xor.b32  	%r3885, %r3877, %r4942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3885, 1;
	shr.b32 	%rhs, %r3885, 31;
	add.u32 	%r3886, %lhs, %rhs;
	}
	shl.b32 	%r3887, %r3881, 1;
	xor.b32  	%r3888, %r3880, 1;
	or.b32  	%r3889, %r3887, %r3888;
	bfe.u32 	%r3890, %r3883, 30, 1;
	bfi.b32 	%r3891, %r3884, %r3890, 1, 31;
	xor.b32  	%r3892, %r3886, 672;
	bfe.u32 	%r3893, %r3885, 30, 1;
	bfi.b32 	%r3894, %r3892, %r3893, 1, 31;
	xor.b32  	%r3895, %r3875, %r3889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3895, 1;
	shr.b32 	%rhs, %r3895, 31;
	add.u32 	%r3896, %lhs, %rhs;
	}
	xor.b32  	%r3897, %r3877, %r3891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 1;
	shr.b32 	%rhs, %r3897, 31;
	add.u32 	%r3898, %lhs, %rhs;
	}
	xor.b32  	%r3899, %r3881, %r3894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 1;
	shr.b32 	%rhs, %r3899, 31;
	add.u32 	%r3900, %lhs, %rhs;
	}
	xor.b32  	%r3901, %r3884, %r3896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3901, 1;
	shr.b32 	%rhs, %r3901, 31;
	add.u32 	%r3902, %lhs, %rhs;
	}
	xor.b32  	%r3903, %r3886, %r3898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3903, 1;
	shr.b32 	%rhs, %r3903, 31;
	add.u32 	%r3904, %lhs, %rhs;
	}
	xor.b32  	%r3905, %r3889, %r3900;
	xor.b32  	%r3906, %r3905, 672;
	shl.b32 	%r3907, %r3906, 1;
	shr.u32 	%r3908, %r3905, 31;
	or.b32  	%r3909, %r3907, %r3908;
	xor.b32  	%r3910, %r3891, %r3902;
	xor.b32  	%r3911, %r3910, %r3875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 1;
	shr.b32 	%rhs, %r3911, 31;
	add.u32 	%r3912, %lhs, %rhs;
	}
	xor.b32  	%r3913, %r3894, %r3904;
	xor.b32  	%r3914, %r3913, %r3877;
	xor.b32  	%r3915, %r3914, 672;
	shl.b32 	%r3916, %r3915, 1;
	shr.u32 	%r3917, %r3914, 31;
	or.b32  	%r3918, %r3916, %r3917;
	xor.b32  	%r3919, %r3896, %r3909;
	xor.b32  	%r3920, %r3919, %r3881;
	xor.b32  	%r3921, %r3920, %r3875;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 1;
	shr.b32 	%rhs, %r3921, 31;
	add.u32 	%r3922, %lhs, %rhs;
	}
	xor.b32  	%r3923, %r3898, %r3912;
	xor.b32  	%r3924, %r3923, %r3884;
	xor.b32  	%r3925, %r3924, %r3877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3925, 1;
	shr.b32 	%rhs, %r3925, 31;
	add.u32 	%r3926, %lhs, %rhs;
	}
	xor.b32  	%r3927, %r3900, %r3918;
	xor.b32  	%r3928, %r3927, %r3886;
	xor.b32  	%r3929, %r3928, %r3881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3929, 1;
	shr.b32 	%rhs, %r3929, 31;
	add.u32 	%r3930, %lhs, %rhs;
	}
	xor.b32  	%r3931, %r3902, %r3922;
	xor.b32  	%r3932, %r3931, %r3889;
	xor.b32  	%r3933, %r3932, %r3884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3933, 1;
	shr.b32 	%rhs, %r3933, 31;
	add.u32 	%r3934, %lhs, %rhs;
	}
	xor.b32  	%r3935, %r3904, %r3926;
	xor.b32  	%r3936, %r3935, %r3891;
	xor.b32  	%r3937, %r3936, %r3886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3937, 1;
	shr.b32 	%rhs, %r3937, 31;
	add.u32 	%r3938, %lhs, %rhs;
	}
	xor.b32  	%r3939, %r3909, %r3930;
	xor.b32  	%r3940, %r3939, %r3894;
	xor.b32  	%r3941, %r3940, %r3889;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3941, 1;
	shr.b32 	%rhs, %r3941, 31;
	add.u32 	%r3942, %lhs, %rhs;
	}
	xor.b32  	%r3943, %r3912, %r3934;
	xor.b32  	%r3944, %r3943, %r3896;
	xor.b32  	%r3945, %r3944, %r3891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3945, 1;
	shr.b32 	%rhs, %r3945, 31;
	add.u32 	%r3946, %lhs, %rhs;
	}
	xor.b32  	%r3947, %r3918, %r3938;
	xor.b32  	%r3948, %r3947, %r3898;
	xor.b32  	%r3949, %r3948, %r3894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3949, 1;
	shr.b32 	%rhs, %r3949, 31;
	add.u32 	%r3950, %lhs, %rhs;
	}
	xor.b32  	%r3951, %r3922, %r3942;
	xor.b32  	%r3952, %r3951, %r3900;
	xor.b32  	%r3953, %r3952, %r3896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3953, 1;
	shr.b32 	%rhs, %r3953, 31;
	add.u32 	%r3954, %lhs, %rhs;
	}
	xor.b32  	%r3955, %r3926, %r3946;
	xor.b32  	%r3956, %r3955, %r3902;
	xor.b32  	%r3957, %r3956, %r3898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3957, 1;
	shr.b32 	%rhs, %r3957, 31;
	add.u32 	%r3958, %lhs, %rhs;
	}
	xor.b32  	%r3959, %r3930, %r3950;
	xor.b32  	%r3960, %r3959, %r3904;
	xor.b32  	%r3961, %r3960, %r3900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3961, 1;
	shr.b32 	%rhs, %r3961, 31;
	add.u32 	%r3962, %lhs, %rhs;
	}
	xor.b32  	%r3963, %r3934, %r3954;
	xor.b32  	%r3964, %r3963, %r3909;
	xor.b32  	%r3965, %r3964, %r3902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3965, 1;
	shr.b32 	%rhs, %r3965, 31;
	add.u32 	%r3966, %lhs, %rhs;
	}
	xor.b32  	%r3967, %r3938, %r3958;
	xor.b32  	%r3968, %r3967, %r3912;
	xor.b32  	%r3969, %r3968, %r3904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 1;
	shr.b32 	%rhs, %r3969, 31;
	add.u32 	%r3970, %lhs, %rhs;
	}
	xor.b32  	%r3971, %r3942, %r3962;
	xor.b32  	%r3972, %r3971, %r3918;
	xor.b32  	%r3973, %r3972, %r3909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3973, 1;
	shr.b32 	%rhs, %r3973, 31;
	add.u32 	%r3974, %lhs, %rhs;
	}
	xor.b32  	%r3975, %r3946, %r3966;
	xor.b32  	%r3976, %r3975, %r3922;
	xor.b32  	%r3977, %r3976, %r3912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3977, 1;
	shr.b32 	%rhs, %r3977, 31;
	add.u32 	%r3978, %lhs, %rhs;
	}
	xor.b32  	%r3979, %r3950, %r3970;
	xor.b32  	%r3980, %r3979, %r3926;
	xor.b32  	%r3981, %r3980, %r3918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3981, 1;
	shr.b32 	%rhs, %r3981, 31;
	add.u32 	%r3982, %lhs, %rhs;
	}
	xor.b32  	%r3983, %r3954, %r3974;
	xor.b32  	%r3984, %r3983, %r3930;
	xor.b32  	%r3985, %r3984, %r3922;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3985, 1;
	shr.b32 	%rhs, %r3985, 31;
	add.u32 	%r3986, %lhs, %rhs;
	}
	xor.b32  	%r3987, %r3958, %r3978;
	xor.b32  	%r3988, %r3987, %r3934;
	xor.b32  	%r3989, %r3988, %r3926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 1;
	shr.b32 	%rhs, %r3989, 31;
	add.u32 	%r3990, %lhs, %rhs;
	}
	xor.b32  	%r3991, %r3962, %r3982;
	xor.b32  	%r3992, %r3991, %r3938;
	xor.b32  	%r3993, %r3992, %r3930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3993, 1;
	shr.b32 	%rhs, %r3993, 31;
	add.u32 	%r3994, %lhs, %rhs;
	}
	xor.b32  	%r3995, %r3966, %r3986;
	xor.b32  	%r3996, %r3995, %r3942;
	xor.b32  	%r3997, %r3996, %r3934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3997, 1;
	shr.b32 	%rhs, %r3997, 31;
	add.u32 	%r3998, %lhs, %rhs;
	}
	xor.b32  	%r3999, %r3970, %r3990;
	xor.b32  	%r4000, %r3999, %r3946;
	xor.b32  	%r4001, %r4000, %r3938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4001, 1;
	shr.b32 	%rhs, %r4001, 31;
	add.u32 	%r4002, %lhs, %rhs;
	}
	xor.b32  	%r4003, %r3974, %r3994;
	xor.b32  	%r4004, %r4003, %r3950;
	xor.b32  	%r4005, %r4004, %r3942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4005, 1;
	shr.b32 	%rhs, %r4005, 31;
	add.u32 	%r4006, %lhs, %rhs;
	}
	xor.b32  	%r4007, %r3978, %r3998;
	xor.b32  	%r4008, %r4007, %r3954;
	xor.b32  	%r4009, %r4008, %r3946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4009, 1;
	shr.b32 	%rhs, %r4009, 31;
	add.u32 	%r4010, %lhs, %rhs;
	}
	xor.b32  	%r4011, %r3982, %r4002;
	xor.b32  	%r4012, %r4011, %r3958;
	xor.b32  	%r4013, %r4012, %r3950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4013, 1;
	shr.b32 	%rhs, %r4013, 31;
	add.u32 	%r4014, %lhs, %rhs;
	}
	xor.b32  	%r4015, %r3986, %r4006;
	xor.b32  	%r4016, %r4015, %r3962;
	xor.b32  	%r4017, %r4016, %r3954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4017, 1;
	shr.b32 	%rhs, %r4017, 31;
	add.u32 	%r4018, %lhs, %rhs;
	}
	xor.b32  	%r4019, %r3990, %r4010;
	xor.b32  	%r4020, %r4019, %r3966;
	xor.b32  	%r4021, %r4020, %r3958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4021, 1;
	shr.b32 	%rhs, %r4021, 31;
	add.u32 	%r4022, %lhs, %rhs;
	}
	xor.b32  	%r4023, %r3994, %r4014;
	xor.b32  	%r4024, %r4023, %r3970;
	xor.b32  	%r4025, %r4024, %r3962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4025, 1;
	shr.b32 	%rhs, %r4025, 31;
	add.u32 	%r4026, %lhs, %rhs;
	}
	xor.b32  	%r4027, %r3998, %r4018;
	xor.b32  	%r4028, %r4027, %r3974;
	xor.b32  	%r4029, %r4028, %r3966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4029, 1;
	shr.b32 	%rhs, %r4029, 31;
	add.u32 	%r4030, %lhs, %rhs;
	}
	xor.b32  	%r4031, %r4002, %r4022;
	xor.b32  	%r4032, %r4031, %r3978;
	xor.b32  	%r4033, %r4032, %r3970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4033, 1;
	shr.b32 	%rhs, %r4033, 31;
	add.u32 	%r4034, %lhs, %rhs;
	}
	xor.b32  	%r4035, %r4006, %r4026;
	xor.b32  	%r4036, %r4035, %r3982;
	xor.b32  	%r4037, %r4036, %r3974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4037, 1;
	shr.b32 	%rhs, %r4037, 31;
	add.u32 	%r4038, %lhs, %rhs;
	}
	xor.b32  	%r4039, %r4010, %r4030;
	xor.b32  	%r4040, %r4039, %r3986;
	xor.b32  	%r4041, %r4040, %r3978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4041, 1;
	shr.b32 	%rhs, %r4041, 31;
	add.u32 	%r4042, %lhs, %rhs;
	}
	xor.b32  	%r4043, %r4014, %r4034;
	xor.b32  	%r4044, %r4043, %r3990;
	xor.b32  	%r4045, %r4044, %r3982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4045, 1;
	shr.b32 	%rhs, %r4045, 31;
	add.u32 	%r4046, %lhs, %rhs;
	}
	xor.b32  	%r4047, %r4018, %r4038;
	xor.b32  	%r4048, %r4047, %r3994;
	xor.b32  	%r4049, %r4048, %r3986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4049, 1;
	shr.b32 	%rhs, %r4049, 31;
	add.u32 	%r4050, %lhs, %rhs;
	}
	xor.b32  	%r4051, %r4022, %r4042;
	xor.b32  	%r4052, %r4051, %r3998;
	xor.b32  	%r4053, %r4052, %r3990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4053, 1;
	shr.b32 	%rhs, %r4053, 31;
	add.u32 	%r4054, %lhs, %rhs;
	}
	xor.b32  	%r4055, %r4030, %r4050;
	xor.b32  	%r4056, %r4055, %r4006;
	xor.b32  	%r4057, %r4056, %r3998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4057, 1;
	shr.b32 	%rhs, %r4057, 31;
	add.u32 	%r4058, %lhs, %rhs;
	}
	xor.b32  	%r4059, %r4034, %r4054;
	xor.b32  	%r4060, %r4059, %r4010;
	xor.b32  	%r4061, %r4060, %r4002;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4061, 1;
	shr.b32 	%rhs, %r4061, 31;
	add.u32 	%r4062, %lhs, %rhs;
	}
	xor.b32  	%r4063, %r4042, %r4058;
	xor.b32  	%r4064, %r4063, %r4018;
	xor.b32  	%r4065, %r4064, %r4010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4065, 1;
	shr.b32 	%rhs, %r4065, 31;
	add.u32 	%r4066, %lhs, %rhs;
	}
	xor.b32  	%r4067, %r4046, %r4062;
	xor.b32  	%r4068, %r4067, %r4022;
	xor.b32  	%r4069, %r4068, %r4014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 1;
	shr.b32 	%rhs, %r4069, 31;
	add.u32 	%r4070, %lhs, %rhs;
	}
	xor.b32  	%r4071, %r4054, %r4066;
	xor.b32  	%r4072, %r4071, %r4030;
	xor.b32  	%r4073, %r4072, %r4022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4073, 1;
	shr.b32 	%rhs, %r4073, 31;
	add.u32 	%r4074, %lhs, %rhs;
	}
	xor.b32  	%r4075, %r4062, %r4074;
	xor.b32  	%r4076, %r4075, %r4042;
	xor.b32  	%r4077, %r4076, %r4034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4077, 1;
	shr.b32 	%rhs, %r4077, 31;
	add.u32 	%r4078, %lhs, %rhs;
	}
	xor.b32  	%r4079, %r4070, %r4078;
	xor.b32  	%r4080, %r4079, %r4054;
	xor.b32  	%r4081, %r4080, %r4046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4081, 1;
	shr.b32 	%rhs, %r4081, 31;
	add.u32 	%r4082, %lhs, %rhs;
	}
	add.s32 	%r4083, %r3873, %r4082;
	add.s32 	%r4084, %r3873, 833086679;
	add.s32 	%r4085, %r3864, -1732584194;
	and.b32  	%r4086, %r3865, %r4085;
	mov.u32 	%r4087, 1171231392;
	sub.s32 	%r4088, %r4087, %r3861;
	and.b32  	%r4089, %r4088, %r3866;
	or.b32  	%r4090, %r4086, %r4089;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 5;
	shr.b32 	%rhs, %r4084, 27;
	add.u32 	%r4091, %lhs, %rhs;
	}
	add.s32 	%r4092, %r3855, %r4090;
	add.s32 	%r4093, %r4092, %r4091;
	add.s32 	%r4094, %r4093, %r4938;
	add.s32 	%r4095, %r4094, 508910473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3865, 30;
	shr.b32 	%rhs, %r3865, 2;
	add.u32 	%r4096, %lhs, %rhs;
	}
	and.b32  	%r4097, %r4084, %r4096;
	mov.u32 	%r4098, -833086680;
	sub.s32 	%r4099, %r4098, %r3873;
	and.b32  	%r4100, %r4099, %r4085;
	or.b32  	%r4101, %r4097, %r4100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4095, 5;
	shr.b32 	%rhs, %r4095, 27;
	add.u32 	%r4102, %lhs, %rhs;
	}
	add.s32 	%r4103, %r3863, %r4101;
	add.s32 	%r4104, %r4103, %r4102;
	add.s32 	%r4105, %r4104, %r4939;
	add.s32 	%r4106, %r4105, 1790234127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 30;
	shr.b32 	%rhs, %r4084, 2;
	add.u32 	%r4107, %lhs, %rhs;
	}
	and.b32  	%r4108, %r4095, %r4107;
	not.b32 	%r4109, %r4095;
	and.b32  	%r4110, %r4096, %r4109;
	or.b32  	%r4111, %r4108, %r4110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4106, 5;
	shr.b32 	%rhs, %r4106, 27;
	add.u32 	%r4112, %lhs, %rhs;
	}
	add.s32 	%r4113, %r3864, %r4111;
	add.s32 	%r4114, %r4113, %r4112;
	add.s32 	%r4115, %r4114, %r4940;
	add.s32 	%r4116, %r4115, -214083945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4095, 30;
	shr.b32 	%rhs, %r4095, 2;
	add.u32 	%r4117, %lhs, %rhs;
	}
	and.b32  	%r4118, %r4106, %r4117;
	not.b32 	%r4119, %r4106;
	and.b32  	%r4120, %r4107, %r4119;
	or.b32  	%r4121, %r4118, %r4120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4116, 5;
	shr.b32 	%rhs, %r4116, 27;
	add.u32 	%r4122, %lhs, %rhs;
	}
	add.s32 	%r4123, %r4096, %r4121;
	add.s32 	%r4124, %r4123, %r4122;
	add.s32 	%r4125, %r4124, %r4941;
	add.s32 	%r4126, %r4125, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4106, 30;
	shr.b32 	%rhs, %r4106, 2;
	add.u32 	%r4127, %lhs, %rhs;
	}
	and.b32  	%r4128, %r4116, %r4127;
	not.b32 	%r4129, %r4116;
	and.b32  	%r4130, %r4117, %r4129;
	or.b32  	%r4131, %r4128, %r4130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 5;
	shr.b32 	%rhs, %r4126, 27;
	add.u32 	%r4132, %lhs, %rhs;
	}
	add.s32 	%r4133, %r4107, %r4131;
	add.s32 	%r4134, %r4133, %r4132;
	add.s32 	%r4135, %r4134, %r4942;
	add.s32 	%r4136, %r4135, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4116, 30;
	shr.b32 	%rhs, %r4116, 2;
	add.u32 	%r4137, %lhs, %rhs;
	}
	and.b32  	%r4138, %r4126, %r4137;
	not.b32 	%r4139, %r4126;
	and.b32  	%r4140, %r4127, %r4139;
	or.b32  	%r4141, %r4138, %r4140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 5;
	shr.b32 	%rhs, %r4136, 27;
	add.u32 	%r4142, %lhs, %rhs;
	}
	add.s32 	%r4143, %r4117, %r4141;
	add.s32 	%r4144, %r4143, %r4142;
	add.s32 	%r4145, %r4144, 1518500249;
	xor.b32  	%r4146, %r4145, -2147483648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 30;
	shr.b32 	%rhs, %r4126, 2;
	add.u32 	%r4147, %lhs, %rhs;
	}
	and.b32  	%r4148, %r4136, %r4147;
	not.b32 	%r4149, %r4136;
	and.b32  	%r4150, %r4137, %r4149;
	or.b32  	%r4151, %r4148, %r4150;
	shl.b32 	%r4152, %r4145, 5;
	shr.u32 	%r4153, %r4146, 27;
	or.b32  	%r4154, %r4152, %r4153;
	add.s32 	%r4155, %r4127, %r4151;
	add.s32 	%r4156, %r4155, %r4154;
	add.s32 	%r4157, %r4156, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 30;
	shr.b32 	%rhs, %r4136, 2;
	add.u32 	%r4158, %lhs, %rhs;
	}
	and.b32  	%r4159, %r4146, %r4158;
	xor.b32  	%r4160, %r4145, 2147483647;
	and.b32  	%r4161, %r4147, %r4160;
	or.b32  	%r4162, %r4159, %r4161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4157, 5;
	shr.b32 	%rhs, %r4157, 27;
	add.u32 	%r4163, %lhs, %rhs;
	}
	add.s32 	%r4164, %r4137, %r4162;
	add.s32 	%r4165, %r4164, %r4163;
	add.s32 	%r4166, %r4165, 1518500249;
	shl.b32 	%r4167, %r4145, 30;
	shr.u32 	%r4168, %r4146, 2;
	or.b32  	%r4169, %r4167, %r4168;
	and.b32  	%r4170, %r4157, %r4169;
	not.b32 	%r4171, %r4157;
	and.b32  	%r4172, %r4158, %r4171;
	or.b32  	%r4173, %r4170, %r4172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4166, 5;
	shr.b32 	%rhs, %r4166, 27;
	add.u32 	%r4174, %lhs, %rhs;
	}
	add.s32 	%r4175, %r4147, %r4173;
	add.s32 	%r4176, %r4175, %r4174;
	add.s32 	%r4177, %r4176, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4157, 30;
	shr.b32 	%rhs, %r4157, 2;
	add.u32 	%r4178, %lhs, %rhs;
	}
	and.b32  	%r4179, %r4166, %r4178;
	not.b32 	%r4180, %r4166;
	and.b32  	%r4181, %r4169, %r4180;
	or.b32  	%r4182, %r4179, %r4181;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4177, 5;
	shr.b32 	%rhs, %r4177, 27;
	add.u32 	%r4183, %lhs, %rhs;
	}
	add.s32 	%r4184, %r4158, %r4182;
	add.s32 	%r4185, %r4184, %r4183;
	add.s32 	%r4186, %r4185, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4166, 30;
	shr.b32 	%rhs, %r4166, 2;
	add.u32 	%r4187, %lhs, %rhs;
	}
	and.b32  	%r4188, %r4177, %r4187;
	not.b32 	%r4189, %r4177;
	and.b32  	%r4190, %r4178, %r4189;
	or.b32  	%r4191, %r4188, %r4190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4186, 5;
	shr.b32 	%rhs, %r4186, 27;
	add.u32 	%r4192, %lhs, %rhs;
	}
	add.s32 	%r4193, %r4169, %r4191;
	add.s32 	%r4194, %r4193, %r4192;
	add.s32 	%r4195, %r4194, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4177, 30;
	shr.b32 	%rhs, %r4177, 2;
	add.u32 	%r4196, %lhs, %rhs;
	}
	and.b32  	%r4197, %r4186, %r4196;
	not.b32 	%r4198, %r4186;
	and.b32  	%r4199, %r4187, %r4198;
	or.b32  	%r4200, %r4197, %r4199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4195, 5;
	shr.b32 	%rhs, %r4195, 27;
	add.u32 	%r4201, %lhs, %rhs;
	}
	add.s32 	%r4202, %r4178, %r4200;
	add.s32 	%r4203, %r4202, %r4201;
	add.s32 	%r4204, %r4203, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4186, 30;
	shr.b32 	%rhs, %r4186, 2;
	add.u32 	%r4205, %lhs, %rhs;
	}
	and.b32  	%r4206, %r4195, %r4205;
	not.b32 	%r4207, %r4195;
	and.b32  	%r4208, %r4196, %r4207;
	or.b32  	%r4209, %r4206, %r4208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4204, 5;
	shr.b32 	%rhs, %r4204, 27;
	add.u32 	%r4210, %lhs, %rhs;
	}
	add.s32 	%r4211, %r4187, %r4209;
	add.s32 	%r4212, %r4211, %r4210;
	add.s32 	%r4213, %r4212, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4195, 30;
	shr.b32 	%rhs, %r4195, 2;
	add.u32 	%r4214, %lhs, %rhs;
	}
	and.b32  	%r4215, %r4204, %r4214;
	not.b32 	%r4216, %r4204;
	and.b32  	%r4217, %r4205, %r4216;
	or.b32  	%r4218, %r4215, %r4217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4213, 5;
	shr.b32 	%rhs, %r4213, 27;
	add.u32 	%r4219, %lhs, %rhs;
	}
	add.s32 	%r4220, %r4196, %r4218;
	add.s32 	%r4221, %r4220, %r4219;
	add.s32 	%r4222, %r4221, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4204, 30;
	shr.b32 	%rhs, %r4204, 2;
	add.u32 	%r4223, %lhs, %rhs;
	}
	and.b32  	%r4224, %r4213, %r4223;
	not.b32 	%r4225, %r4213;
	and.b32  	%r4226, %r4214, %r4225;
	or.b32  	%r4227, %r4224, %r4226;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 5;
	shr.b32 	%rhs, %r4222, 27;
	add.u32 	%r4228, %lhs, %rhs;
	}
	add.s32 	%r4229, %r4205, %r4227;
	add.s32 	%r4230, %r4229, %r4228;
	add.s32 	%r4231, %r4230, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4213, 30;
	shr.b32 	%rhs, %r4213, 2;
	add.u32 	%r4232, %lhs, %rhs;
	}
	and.b32  	%r4233, %r4222, %r4232;
	not.b32 	%r4234, %r4222;
	and.b32  	%r4235, %r4223, %r4234;
	or.b32  	%r4236, %r4233, %r4235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4231, 5;
	shr.b32 	%rhs, %r4231, 27;
	add.u32 	%r4237, %lhs, %rhs;
	}
	add.s32 	%r4238, %r4214, %r4236;
	add.s32 	%r4239, %r4238, %r4237;
	add.s32 	%r4240, %r4239, 1518500921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 30;
	shr.b32 	%rhs, %r4222, 2;
	add.u32 	%r4241, %lhs, %rhs;
	}
	and.b32  	%r4242, %r4231, %r4241;
	not.b32 	%r4243, %r4231;
	and.b32  	%r4244, %r4232, %r4243;
	or.b32  	%r4245, %r4242, %r4244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4240, 5;
	shr.b32 	%rhs, %r4240, 27;
	add.u32 	%r4246, %lhs, %rhs;
	}
	add.s32 	%r4247, %r4223, %r4245;
	add.s32 	%r4248, %r4247, %r4246;
	add.s32 	%r4249, %r4248, %r3875;
	add.s32 	%r4250, %r4249, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4231, 30;
	shr.b32 	%rhs, %r4231, 2;
	add.u32 	%r4251, %lhs, %rhs;
	}
	and.b32  	%r4252, %r4240, %r4251;
	mov.u32 	%r4253, -1518500922;
	sub.s32 	%r4254, %r4253, %r4239;
	and.b32  	%r4255, %r4241, %r4254;
	or.b32  	%r4256, %r4252, %r4255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4250, 5;
	shr.b32 	%rhs, %r4250, 27;
	add.u32 	%r4257, %lhs, %rhs;
	}
	add.s32 	%r4258, %r4232, %r4256;
	add.s32 	%r4259, %r4258, %r4257;
	add.s32 	%r4260, %r4259, %r3877;
	add.s32 	%r4261, %r4260, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4240, 30;
	shr.b32 	%rhs, %r4240, 2;
	add.u32 	%r4262, %lhs, %rhs;
	}
	and.b32  	%r4263, %r4250, %r4262;
	not.b32 	%r4264, %r4250;
	and.b32  	%r4265, %r4251, %r4264;
	or.b32  	%r4266, %r4263, %r4265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4261, 5;
	shr.b32 	%rhs, %r4261, 27;
	add.u32 	%r4267, %lhs, %rhs;
	}
	add.s32 	%r4268, %r4241, %r4266;
	add.s32 	%r4269, %r4268, %r4267;
	add.s32 	%r4270, %r4269, %r3881;
	add.s32 	%r4271, %r4270, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4250, 30;
	shr.b32 	%rhs, %r4250, 2;
	add.u32 	%r4272, %lhs, %rhs;
	}
	and.b32  	%r4273, %r4261, %r4272;
	not.b32 	%r4274, %r4261;
	and.b32  	%r4275, %r4262, %r4274;
	or.b32  	%r4276, %r4273, %r4275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4271, 5;
	shr.b32 	%rhs, %r4271, 27;
	add.u32 	%r4277, %lhs, %rhs;
	}
	add.s32 	%r4278, %r4251, %r4276;
	add.s32 	%r4279, %r4278, %r4277;
	add.s32 	%r4280, %r4279, %r3884;
	add.s32 	%r4281, %r4280, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4261, 30;
	shr.b32 	%rhs, %r4261, 2;
	add.u32 	%r4282, %lhs, %rhs;
	}
	xor.b32  	%r4283, %r4282, %r4272;
	xor.b32  	%r4284, %r4283, %r4271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4281, 5;
	shr.b32 	%rhs, %r4281, 27;
	add.u32 	%r4285, %lhs, %rhs;
	}
	add.s32 	%r4286, %r4262, %r4284;
	add.s32 	%r4287, %r4286, %r4285;
	add.s32 	%r4288, %r4287, %r3886;
	add.s32 	%r4289, %r4288, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4271, 30;
	shr.b32 	%rhs, %r4271, 2;
	add.u32 	%r4290, %lhs, %rhs;
	}
	xor.b32  	%r4291, %r4290, %r4282;
	xor.b32  	%r4292, %r4291, %r4281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4289, 5;
	shr.b32 	%rhs, %r4289, 27;
	add.u32 	%r4293, %lhs, %rhs;
	}
	add.s32 	%r4294, %r4272, %r4292;
	add.s32 	%r4295, %r4294, %r4293;
	add.s32 	%r4296, %r4295, %r3889;
	add.s32 	%r4297, %r4296, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4281, 30;
	shr.b32 	%rhs, %r4281, 2;
	add.u32 	%r4298, %lhs, %rhs;
	}
	xor.b32  	%r4299, %r4298, %r4290;
	xor.b32  	%r4300, %r4299, %r4289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4297, 5;
	shr.b32 	%rhs, %r4297, 27;
	add.u32 	%r4301, %lhs, %rhs;
	}
	add.s32 	%r4302, %r4282, %r4300;
	add.s32 	%r4303, %r4302, %r4301;
	add.s32 	%r4304, %r4303, %r3891;
	add.s32 	%r4305, %r4304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4289, 30;
	shr.b32 	%rhs, %r4289, 2;
	add.u32 	%r4306, %lhs, %rhs;
	}
	xor.b32  	%r4307, %r4306, %r4298;
	xor.b32  	%r4308, %r4307, %r4297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4305, 5;
	shr.b32 	%rhs, %r4305, 27;
	add.u32 	%r4309, %lhs, %rhs;
	}
	add.s32 	%r4310, %r4290, %r4308;
	add.s32 	%r4311, %r4310, %r4309;
	add.s32 	%r4312, %r4311, %r3894;
	add.s32 	%r4313, %r4312, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4297, 30;
	shr.b32 	%rhs, %r4297, 2;
	add.u32 	%r4314, %lhs, %rhs;
	}
	xor.b32  	%r4315, %r4314, %r4306;
	xor.b32  	%r4316, %r4315, %r4305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4313, 5;
	shr.b32 	%rhs, %r4313, 27;
	add.u32 	%r4317, %lhs, %rhs;
	}
	add.s32 	%r4318, %r4298, %r4316;
	add.s32 	%r4319, %r4318, %r4317;
	add.s32 	%r4320, %r4319, %r3896;
	add.s32 	%r4321, %r4320, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4305, 30;
	shr.b32 	%rhs, %r4305, 2;
	add.u32 	%r4322, %lhs, %rhs;
	}
	xor.b32  	%r4323, %r4322, %r4314;
	xor.b32  	%r4324, %r4323, %r4313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4321, 5;
	shr.b32 	%rhs, %r4321, 27;
	add.u32 	%r4325, %lhs, %rhs;
	}
	add.s32 	%r4326, %r4306, %r4324;
	add.s32 	%r4327, %r4326, %r4325;
	add.s32 	%r4328, %r4327, %r3898;
	add.s32 	%r4329, %r4328, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4313, 30;
	shr.b32 	%rhs, %r4313, 2;
	add.u32 	%r4330, %lhs, %rhs;
	}
	xor.b32  	%r4331, %r4330, %r4322;
	xor.b32  	%r4332, %r4331, %r4321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4329, 5;
	shr.b32 	%rhs, %r4329, 27;
	add.u32 	%r4333, %lhs, %rhs;
	}
	add.s32 	%r4334, %r4314, %r4332;
	add.s32 	%r4335, %r4334, %r4333;
	add.s32 	%r4336, %r4335, %r3900;
	add.s32 	%r4337, %r4336, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4321, 30;
	shr.b32 	%rhs, %r4321, 2;
	add.u32 	%r4338, %lhs, %rhs;
	}
	xor.b32  	%r4339, %r4338, %r4330;
	xor.b32  	%r4340, %r4339, %r4329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4337, 5;
	shr.b32 	%rhs, %r4337, 27;
	add.u32 	%r4341, %lhs, %rhs;
	}
	add.s32 	%r4342, %r4322, %r4340;
	add.s32 	%r4343, %r4342, %r4341;
	add.s32 	%r4344, %r4343, %r3902;
	add.s32 	%r4345, %r4344, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4329, 30;
	shr.b32 	%rhs, %r4329, 2;
	add.u32 	%r4346, %lhs, %rhs;
	}
	xor.b32  	%r4347, %r4346, %r4338;
	xor.b32  	%r4348, %r4347, %r4337;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4345, 5;
	shr.b32 	%rhs, %r4345, 27;
	add.u32 	%r4349, %lhs, %rhs;
	}
	add.s32 	%r4350, %r4330, %r4348;
	add.s32 	%r4351, %r4350, %r4349;
	add.s32 	%r4352, %r4351, %r3904;
	add.s32 	%r4353, %r4352, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4337, 30;
	shr.b32 	%rhs, %r4337, 2;
	add.u32 	%r4354, %lhs, %rhs;
	}
	xor.b32  	%r4355, %r4354, %r4346;
	xor.b32  	%r4356, %r4355, %r4345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4353, 5;
	shr.b32 	%rhs, %r4353, 27;
	add.u32 	%r4357, %lhs, %rhs;
	}
	add.s32 	%r4358, %r4338, %r4356;
	add.s32 	%r4359, %r4358, %r4357;
	add.s32 	%r4360, %r4359, %r3909;
	add.s32 	%r4361, %r4360, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4345, 30;
	shr.b32 	%rhs, %r4345, 2;
	add.u32 	%r4362, %lhs, %rhs;
	}
	xor.b32  	%r4363, %r4362, %r4354;
	xor.b32  	%r4364, %r4363, %r4353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4361, 5;
	shr.b32 	%rhs, %r4361, 27;
	add.u32 	%r4365, %lhs, %rhs;
	}
	add.s32 	%r4366, %r4346, %r4364;
	add.s32 	%r4367, %r4366, %r4365;
	add.s32 	%r4368, %r4367, %r3912;
	add.s32 	%r4369, %r4368, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4353, 30;
	shr.b32 	%rhs, %r4353, 2;
	add.u32 	%r4370, %lhs, %rhs;
	}
	xor.b32  	%r4371, %r4370, %r4362;
	xor.b32  	%r4372, %r4371, %r4361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4369, 5;
	shr.b32 	%rhs, %r4369, 27;
	add.u32 	%r4373, %lhs, %rhs;
	}
	add.s32 	%r4374, %r4354, %r4372;
	add.s32 	%r4375, %r4374, %r4373;
	add.s32 	%r4376, %r4375, %r3918;
	add.s32 	%r4377, %r4376, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4361, 30;
	shr.b32 	%rhs, %r4361, 2;
	add.u32 	%r4378, %lhs, %rhs;
	}
	xor.b32  	%r4379, %r4378, %r4370;
	xor.b32  	%r4380, %r4379, %r4369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4377, 5;
	shr.b32 	%rhs, %r4377, 27;
	add.u32 	%r4381, %lhs, %rhs;
	}
	add.s32 	%r4382, %r4362, %r4380;
	add.s32 	%r4383, %r4382, %r4381;
	add.s32 	%r4384, %r4383, %r3922;
	add.s32 	%r4385, %r4384, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4369, 30;
	shr.b32 	%rhs, %r4369, 2;
	add.u32 	%r4386, %lhs, %rhs;
	}
	xor.b32  	%r4387, %r4386, %r4378;
	xor.b32  	%r4388, %r4387, %r4377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4385, 5;
	shr.b32 	%rhs, %r4385, 27;
	add.u32 	%r4389, %lhs, %rhs;
	}
	add.s32 	%r4390, %r4370, %r4388;
	add.s32 	%r4391, %r4390, %r4389;
	add.s32 	%r4392, %r4391, %r3926;
	add.s32 	%r4393, %r4392, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4377, 30;
	shr.b32 	%rhs, %r4377, 2;
	add.u32 	%r4394, %lhs, %rhs;
	}
	xor.b32  	%r4395, %r4394, %r4386;
	xor.b32  	%r4396, %r4395, %r4385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4393, 5;
	shr.b32 	%rhs, %r4393, 27;
	add.u32 	%r4397, %lhs, %rhs;
	}
	add.s32 	%r4398, %r4378, %r4396;
	add.s32 	%r4399, %r4398, %r4397;
	add.s32 	%r4400, %r4399, %r3930;
	add.s32 	%r4401, %r4400, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4385, 30;
	shr.b32 	%rhs, %r4385, 2;
	add.u32 	%r4402, %lhs, %rhs;
	}
	xor.b32  	%r4403, %r4402, %r4394;
	xor.b32  	%r4404, %r4403, %r4393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4401, 5;
	shr.b32 	%rhs, %r4401, 27;
	add.u32 	%r4405, %lhs, %rhs;
	}
	add.s32 	%r4406, %r4386, %r4404;
	add.s32 	%r4407, %r4406, %r4405;
	add.s32 	%r4408, %r4407, %r3934;
	add.s32 	%r4409, %r4408, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4393, 30;
	shr.b32 	%rhs, %r4393, 2;
	add.u32 	%r4410, %lhs, %rhs;
	}
	xor.b32  	%r4411, %r4410, %r4402;
	xor.b32  	%r4412, %r4411, %r4401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4409, 5;
	shr.b32 	%rhs, %r4409, 27;
	add.u32 	%r4413, %lhs, %rhs;
	}
	add.s32 	%r4414, %r4394, %r4412;
	add.s32 	%r4415, %r4414, %r4413;
	add.s32 	%r4416, %r4415, %r3938;
	add.s32 	%r4417, %r4416, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4401, 30;
	shr.b32 	%rhs, %r4401, 2;
	add.u32 	%r4418, %lhs, %rhs;
	}
	xor.b32  	%r4419, %r4418, %r4410;
	xor.b32  	%r4420, %r4419, %r4409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4417, 5;
	shr.b32 	%rhs, %r4417, 27;
	add.u32 	%r4421, %lhs, %rhs;
	}
	add.s32 	%r4422, %r4402, %r4420;
	add.s32 	%r4423, %r4422, %r4421;
	add.s32 	%r4424, %r4423, %r3942;
	add.s32 	%r4425, %r4424, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4409, 30;
	shr.b32 	%rhs, %r4409, 2;
	add.u32 	%r4426, %lhs, %rhs;
	}
	xor.b32  	%r4427, %r4426, %r4418;
	xor.b32  	%r4428, %r4427, %r4417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4425, 5;
	shr.b32 	%rhs, %r4425, 27;
	add.u32 	%r4429, %lhs, %rhs;
	}
	add.s32 	%r4430, %r4410, %r4428;
	add.s32 	%r4431, %r4430, %r4429;
	add.s32 	%r4432, %r4431, %r3946;
	add.s32 	%r4433, %r4432, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4417, 30;
	shr.b32 	%rhs, %r4417, 2;
	add.u32 	%r4434, %lhs, %rhs;
	}
	xor.b32  	%r4435, %r4434, %r4426;
	xor.b32  	%r4436, %r4435, %r4425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4433, 5;
	shr.b32 	%rhs, %r4433, 27;
	add.u32 	%r4437, %lhs, %rhs;
	}
	add.s32 	%r4438, %r4418, %r4436;
	add.s32 	%r4439, %r4438, %r4437;
	add.s32 	%r4440, %r4439, %r3950;
	add.s32 	%r4441, %r4440, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4425, 30;
	shr.b32 	%rhs, %r4425, 2;
	add.u32 	%r4442, %lhs, %rhs;
	}
	or.b32  	%r4443, %r4442, %r4434;
	and.b32  	%r4444, %r4433, %r4443;
	and.b32  	%r4445, %r4442, %r4434;
	or.b32  	%r4446, %r4444, %r4445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4441, 5;
	shr.b32 	%rhs, %r4441, 27;
	add.u32 	%r4447, %lhs, %rhs;
	}
	add.s32 	%r4448, %r4426, %r4446;
	add.s32 	%r4449, %r4448, %r4447;
	add.s32 	%r4450, %r4449, %r3954;
	add.s32 	%r4451, %r4450, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4433, 30;
	shr.b32 	%rhs, %r4433, 2;
	add.u32 	%r4452, %lhs, %rhs;
	}
	or.b32  	%r4453, %r4452, %r4442;
	and.b32  	%r4454, %r4441, %r4453;
	and.b32  	%r4455, %r4452, %r4442;
	or.b32  	%r4456, %r4454, %r4455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4451, 5;
	shr.b32 	%rhs, %r4451, 27;
	add.u32 	%r4457, %lhs, %rhs;
	}
	add.s32 	%r4458, %r4434, %r4456;
	add.s32 	%r4459, %r4458, %r4457;
	add.s32 	%r4460, %r4459, %r3958;
	add.s32 	%r4461, %r4460, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4441, 30;
	shr.b32 	%rhs, %r4441, 2;
	add.u32 	%r4462, %lhs, %rhs;
	}
	or.b32  	%r4463, %r4462, %r4452;
	and.b32  	%r4464, %r4451, %r4463;
	and.b32  	%r4465, %r4462, %r4452;
	or.b32  	%r4466, %r4464, %r4465;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4461, 5;
	shr.b32 	%rhs, %r4461, 27;
	add.u32 	%r4467, %lhs, %rhs;
	}
	add.s32 	%r4468, %r4442, %r4466;
	add.s32 	%r4469, %r4468, %r4467;
	add.s32 	%r4470, %r4469, %r3962;
	add.s32 	%r4471, %r4470, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4451, 30;
	shr.b32 	%rhs, %r4451, 2;
	add.u32 	%r4472, %lhs, %rhs;
	}
	or.b32  	%r4473, %r4472, %r4462;
	and.b32  	%r4474, %r4461, %r4473;
	and.b32  	%r4475, %r4472, %r4462;
	or.b32  	%r4476, %r4474, %r4475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4471, 5;
	shr.b32 	%rhs, %r4471, 27;
	add.u32 	%r4477, %lhs, %rhs;
	}
	add.s32 	%r4478, %r4452, %r4476;
	add.s32 	%r4479, %r4478, %r4477;
	add.s32 	%r4480, %r4479, %r3966;
	add.s32 	%r4481, %r4480, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4461, 30;
	shr.b32 	%rhs, %r4461, 2;
	add.u32 	%r4482, %lhs, %rhs;
	}
	or.b32  	%r4483, %r4482, %r4472;
	and.b32  	%r4484, %r4471, %r4483;
	and.b32  	%r4485, %r4482, %r4472;
	or.b32  	%r4486, %r4484, %r4485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 5;
	shr.b32 	%rhs, %r4481, 27;
	add.u32 	%r4487, %lhs, %rhs;
	}
	add.s32 	%r4488, %r4462, %r4486;
	add.s32 	%r4489, %r4488, %r4487;
	add.s32 	%r4490, %r4489, %r3970;
	add.s32 	%r4491, %r4490, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4471, 30;
	shr.b32 	%rhs, %r4471, 2;
	add.u32 	%r4492, %lhs, %rhs;
	}
	or.b32  	%r4493, %r4492, %r4482;
	and.b32  	%r4494, %r4481, %r4493;
	and.b32  	%r4495, %r4492, %r4482;
	or.b32  	%r4496, %r4494, %r4495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4491, 5;
	shr.b32 	%rhs, %r4491, 27;
	add.u32 	%r4497, %lhs, %rhs;
	}
	add.s32 	%r4498, %r4472, %r4496;
	add.s32 	%r4499, %r4498, %r4497;
	add.s32 	%r4500, %r4499, %r3974;
	add.s32 	%r4501, %r4500, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 30;
	shr.b32 	%rhs, %r4481, 2;
	add.u32 	%r4502, %lhs, %rhs;
	}
	or.b32  	%r4503, %r4502, %r4492;
	and.b32  	%r4504, %r4491, %r4503;
	and.b32  	%r4505, %r4502, %r4492;
	or.b32  	%r4506, %r4504, %r4505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4501, 5;
	shr.b32 	%rhs, %r4501, 27;
	add.u32 	%r4507, %lhs, %rhs;
	}
	add.s32 	%r4508, %r4482, %r4506;
	add.s32 	%r4509, %r4508, %r4507;
	add.s32 	%r4510, %r4509, %r3978;
	add.s32 	%r4511, %r4510, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4491, 30;
	shr.b32 	%rhs, %r4491, 2;
	add.u32 	%r4512, %lhs, %rhs;
	}
	or.b32  	%r4513, %r4512, %r4502;
	and.b32  	%r4514, %r4501, %r4513;
	and.b32  	%r4515, %r4512, %r4502;
	or.b32  	%r4516, %r4514, %r4515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4511, 5;
	shr.b32 	%rhs, %r4511, 27;
	add.u32 	%r4517, %lhs, %rhs;
	}
	add.s32 	%r4518, %r4492, %r4516;
	add.s32 	%r4519, %r4518, %r4517;
	add.s32 	%r4520, %r4519, %r3982;
	add.s32 	%r4521, %r4520, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4501, 30;
	shr.b32 	%rhs, %r4501, 2;
	add.u32 	%r4522, %lhs, %rhs;
	}
	or.b32  	%r4523, %r4522, %r4512;
	and.b32  	%r4524, %r4511, %r4523;
	and.b32  	%r4525, %r4522, %r4512;
	or.b32  	%r4526, %r4524, %r4525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4521, 5;
	shr.b32 	%rhs, %r4521, 27;
	add.u32 	%r4527, %lhs, %rhs;
	}
	add.s32 	%r4528, %r4502, %r4526;
	add.s32 	%r4529, %r4528, %r4527;
	add.s32 	%r4530, %r4529, %r3986;
	add.s32 	%r4531, %r4530, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4511, 30;
	shr.b32 	%rhs, %r4511, 2;
	add.u32 	%r4532, %lhs, %rhs;
	}
	or.b32  	%r4533, %r4532, %r4522;
	and.b32  	%r4534, %r4521, %r4533;
	and.b32  	%r4535, %r4532, %r4522;
	or.b32  	%r4536, %r4534, %r4535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4531, 5;
	shr.b32 	%rhs, %r4531, 27;
	add.u32 	%r4537, %lhs, %rhs;
	}
	add.s32 	%r4538, %r4512, %r4536;
	add.s32 	%r4539, %r4538, %r4537;
	add.s32 	%r4540, %r4539, %r3990;
	add.s32 	%r4541, %r4540, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4521, 30;
	shr.b32 	%rhs, %r4521, 2;
	add.u32 	%r4542, %lhs, %rhs;
	}
	or.b32  	%r4543, %r4542, %r4532;
	and.b32  	%r4544, %r4531, %r4543;
	and.b32  	%r4545, %r4542, %r4532;
	or.b32  	%r4546, %r4544, %r4545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4541, 5;
	shr.b32 	%rhs, %r4541, 27;
	add.u32 	%r4547, %lhs, %rhs;
	}
	add.s32 	%r4548, %r4522, %r4546;
	add.s32 	%r4549, %r4548, %r4547;
	add.s32 	%r4550, %r4549, %r3994;
	add.s32 	%r4551, %r4550, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4531, 30;
	shr.b32 	%rhs, %r4531, 2;
	add.u32 	%r4552, %lhs, %rhs;
	}
	xor.b32  	%r4553, %r4026, %r4046;
	xor.b32  	%r4554, %r4553, %r4002;
	xor.b32  	%r4555, %r4554, %r3994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4555, 1;
	shr.b32 	%rhs, %r4555, 31;
	add.u32 	%r4556, %lhs, %rhs;
	}
	or.b32  	%r4557, %r4552, %r4542;
	and.b32  	%r4558, %r4541, %r4557;
	and.b32  	%r4559, %r4552, %r4542;
	or.b32  	%r4560, %r4558, %r4559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4551, 5;
	shr.b32 	%rhs, %r4551, 27;
	add.u32 	%r4561, %lhs, %rhs;
	}
	add.s32 	%r4562, %r4532, %r4560;
	add.s32 	%r4563, %r4562, %r4561;
	add.s32 	%r4564, %r4563, %r3998;
	add.s32 	%r4565, %r4564, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4541, 30;
	shr.b32 	%rhs, %r4541, 2;
	add.u32 	%r4566, %lhs, %rhs;
	}
	or.b32  	%r4567, %r4566, %r4552;
	and.b32  	%r4568, %r4551, %r4567;
	and.b32  	%r4569, %r4566, %r4552;
	or.b32  	%r4570, %r4568, %r4569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4565, 5;
	shr.b32 	%rhs, %r4565, 27;
	add.u32 	%r4571, %lhs, %rhs;
	}
	add.s32 	%r4572, %r4542, %r4570;
	add.s32 	%r4573, %r4572, %r4571;
	add.s32 	%r4574, %r4573, %r4002;
	add.s32 	%r4575, %r4574, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4551, 30;
	shr.b32 	%rhs, %r4551, 2;
	add.u32 	%r4576, %lhs, %rhs;
	}
	or.b32  	%r4577, %r4576, %r4566;
	and.b32  	%r4578, %r4565, %r4577;
	and.b32  	%r4579, %r4576, %r4566;
	or.b32  	%r4580, %r4578, %r4579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4575, 5;
	shr.b32 	%rhs, %r4575, 27;
	add.u32 	%r4581, %lhs, %rhs;
	}
	add.s32 	%r4582, %r4552, %r4580;
	add.s32 	%r4583, %r4582, %r4581;
	add.s32 	%r4584, %r4583, %r4006;
	add.s32 	%r4585, %r4584, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4565, 30;
	shr.b32 	%rhs, %r4565, 2;
	add.u32 	%r4586, %lhs, %rhs;
	}
	xor.b32  	%r4587, %r4038, %r4556;
	xor.b32  	%r4588, %r4587, %r4014;
	xor.b32  	%r4589, %r4588, %r4006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4589, 1;
	shr.b32 	%rhs, %r4589, 31;
	add.u32 	%r4590, %lhs, %rhs;
	}
	or.b32  	%r4591, %r4586, %r4576;
	and.b32  	%r4592, %r4575, %r4591;
	and.b32  	%r4593, %r4586, %r4576;
	or.b32  	%r4594, %r4592, %r4593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4585, 5;
	shr.b32 	%rhs, %r4585, 27;
	add.u32 	%r4595, %lhs, %rhs;
	}
	add.s32 	%r4596, %r4566, %r4594;
	add.s32 	%r4597, %r4596, %r4595;
	add.s32 	%r4598, %r4597, %r4010;
	add.s32 	%r4599, %r4598, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4575, 30;
	shr.b32 	%rhs, %r4575, 2;
	add.u32 	%r4600, %lhs, %rhs;
	}
	or.b32  	%r4601, %r4600, %r4586;
	and.b32  	%r4602, %r4585, %r4601;
	and.b32  	%r4603, %r4600, %r4586;
	or.b32  	%r4604, %r4602, %r4603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4599, 5;
	shr.b32 	%rhs, %r4599, 27;
	add.u32 	%r4605, %lhs, %rhs;
	}
	add.s32 	%r4606, %r4576, %r4604;
	add.s32 	%r4607, %r4606, %r4605;
	add.s32 	%r4608, %r4607, %r4014;
	add.s32 	%r4609, %r4608, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4585, 30;
	shr.b32 	%rhs, %r4585, 2;
	add.u32 	%r4610, %lhs, %rhs;
	}
	or.b32  	%r4611, %r4610, %r4600;
	and.b32  	%r4612, %r4599, %r4611;
	and.b32  	%r4613, %r4610, %r4600;
	or.b32  	%r4614, %r4612, %r4613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4609, 5;
	shr.b32 	%rhs, %r4609, 27;
	add.u32 	%r4615, %lhs, %rhs;
	}
	add.s32 	%r4616, %r4586, %r4614;
	add.s32 	%r4617, %r4616, %r4615;
	add.s32 	%r4618, %r4617, %r4018;
	add.s32 	%r4619, %r4618, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4599, 30;
	shr.b32 	%rhs, %r4599, 2;
	add.u32 	%r4620, %lhs, %rhs;
	}
	xor.b32  	%r4621, %r4050, %r4590;
	xor.b32  	%r4622, %r4621, %r4026;
	xor.b32  	%r4623, %r4622, %r4018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4623, 1;
	shr.b32 	%rhs, %r4623, 31;
	add.u32 	%r4624, %lhs, %rhs;
	}
	or.b32  	%r4625, %r4620, %r4610;
	and.b32  	%r4626, %r4609, %r4625;
	and.b32  	%r4627, %r4620, %r4610;
	or.b32  	%r4628, %r4626, %r4627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4619, 5;
	shr.b32 	%rhs, %r4619, 27;
	add.u32 	%r4629, %lhs, %rhs;
	}
	add.s32 	%r4630, %r4600, %r4628;
	add.s32 	%r4631, %r4630, %r4629;
	add.s32 	%r4632, %r4631, %r4022;
	add.s32 	%r4633, %r4632, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4609, 30;
	shr.b32 	%rhs, %r4609, 2;
	add.u32 	%r4634, %lhs, %rhs;
	}
	or.b32  	%r4635, %r4634, %r4620;
	and.b32  	%r4636, %r4619, %r4635;
	and.b32  	%r4637, %r4634, %r4620;
	or.b32  	%r4638, %r4636, %r4637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 5;
	shr.b32 	%rhs, %r4633, 27;
	add.u32 	%r4639, %lhs, %rhs;
	}
	add.s32 	%r4640, %r4610, %r4638;
	add.s32 	%r4641, %r4640, %r4639;
	add.s32 	%r4642, %r4641, %r4026;
	add.s32 	%r4643, %r4642, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4619, 30;
	shr.b32 	%rhs, %r4619, 2;
	add.u32 	%r4644, %lhs, %rhs;
	}
	xor.b32  	%r4645, %r4556, %r4070;
	xor.b32  	%r4646, %r4645, %r4034;
	xor.b32  	%r4647, %r4646, %r4026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 1;
	shr.b32 	%rhs, %r4647, 31;
	add.u32 	%r4648, %lhs, %rhs;
	}
	or.b32  	%r4649, %r4644, %r4634;
	and.b32  	%r4650, %r4633, %r4649;
	and.b32  	%r4651, %r4644, %r4634;
	or.b32  	%r4652, %r4650, %r4651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4643, 5;
	shr.b32 	%rhs, %r4643, 27;
	add.u32 	%r4653, %lhs, %rhs;
	}
	add.s32 	%r4654, %r4620, %r4652;
	add.s32 	%r4655, %r4654, %r4653;
	add.s32 	%r4656, %r4655, %r4030;
	add.s32 	%r4657, %r4656, -1894007588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 30;
	shr.b32 	%rhs, %r4633, 2;
	add.u32 	%r4658, %lhs, %rhs;
	}
	xor.b32  	%r4659, %r4058, %r4624;
	xor.b32  	%r4660, %r4659, %r4038;
	xor.b32  	%r4661, %r4660, %r4030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4661, 1;
	shr.b32 	%rhs, %r4661, 31;
	add.u32 	%r4662, %lhs, %rhs;
	}
	xor.b32  	%r4663, %r4658, %r4644;
	xor.b32  	%r4664, %r4663, %r4643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4657, 5;
	shr.b32 	%rhs, %r4657, 27;
	add.u32 	%r4665, %lhs, %rhs;
	}
	add.s32 	%r4666, %r4634, %r4664;
	add.s32 	%r4667, %r4666, %r4665;
	add.s32 	%r4668, %r4667, %r4034;
	add.s32 	%r4669, %r4668, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4643, 30;
	shr.b32 	%rhs, %r4643, 2;
	add.u32 	%r4670, %lhs, %rhs;
	}
	xor.b32  	%r4671, %r4670, %r4658;
	xor.b32  	%r4672, %r4671, %r4657;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4669, 5;
	shr.b32 	%rhs, %r4669, 27;
	add.u32 	%r4673, %lhs, %rhs;
	}
	add.s32 	%r4674, %r4644, %r4672;
	add.s32 	%r4675, %r4674, %r4673;
	add.s32 	%r4676, %r4675, %r4038;
	add.s32 	%r4677, %r4676, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4657, 30;
	shr.b32 	%rhs, %r4657, 2;
	add.u32 	%r4678, %lhs, %rhs;
	}
	xor.b32  	%r4679, %r4678, %r4670;
	xor.b32  	%r4680, %r4679, %r4669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 5;
	shr.b32 	%rhs, %r4677, 27;
	add.u32 	%r4681, %lhs, %rhs;
	}
	add.s32 	%r4682, %r4658, %r4680;
	add.s32 	%r4683, %r4682, %r4681;
	add.s32 	%r4684, %r4683, %r4042;
	add.s32 	%r4685, %r4684, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4669, 30;
	shr.b32 	%rhs, %r4669, 2;
	add.u32 	%r4686, %lhs, %rhs;
	}
	xor.b32  	%r4687, %r4686, %r4678;
	xor.b32  	%r4688, %r4687, %r4677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4685, 5;
	shr.b32 	%rhs, %r4685, 27;
	add.u32 	%r4689, %lhs, %rhs;
	}
	add.s32 	%r4690, %r4670, %r4688;
	add.s32 	%r4691, %r4690, %r4689;
	add.s32 	%r4692, %r4691, %r4046;
	add.s32 	%r4693, %r4692, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 30;
	shr.b32 	%rhs, %r4677, 2;
	add.u32 	%r4694, %lhs, %rhs;
	}
	xor.b32  	%r4695, %r4694, %r4686;
	xor.b32  	%r4696, %r4695, %r4685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4693, 5;
	shr.b32 	%rhs, %r4693, 27;
	add.u32 	%r4697, %lhs, %rhs;
	}
	add.s32 	%r4698, %r4678, %r4696;
	add.s32 	%r4699, %r4698, %r4697;
	add.s32 	%r4700, %r4699, %r4050;
	add.s32 	%r4701, %r4700, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4685, 30;
	shr.b32 	%rhs, %r4685, 2;
	add.u32 	%r4702, %lhs, %rhs;
	}
	xor.b32  	%r4703, %r4702, %r4694;
	xor.b32  	%r4704, %r4703, %r4693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4701, 5;
	shr.b32 	%rhs, %r4701, 27;
	add.u32 	%r4705, %lhs, %rhs;
	}
	add.s32 	%r4706, %r4686, %r4704;
	add.s32 	%r4707, %r4706, %r4054;
	add.s32 	%r4708, %r4707, %r4705;
	add.s32 	%r4709, %r4708, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4693, 30;
	shr.b32 	%rhs, %r4693, 2;
	add.u32 	%r4710, %lhs, %rhs;
	}
	xor.b32  	%r4711, %r4710, %r4702;
	xor.b32  	%r4712, %r4711, %r4701;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4709, 5;
	shr.b32 	%rhs, %r4709, 27;
	add.u32 	%r4713, %lhs, %rhs;
	}
	add.s32 	%r4714, %r4694, %r4712;
	add.s32 	%r4715, %r4714, %r4556;
	add.s32 	%r4716, %r4715, %r4713;
	add.s32 	%r4717, %r4716, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4701, 30;
	shr.b32 	%rhs, %r4701, 2;
	add.u32 	%r4718, %lhs, %rhs;
	}
	xor.b32  	%r4719, %r4718, %r4710;
	xor.b32  	%r4720, %r4719, %r4709;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4717, 5;
	shr.b32 	%rhs, %r4717, 27;
	add.u32 	%r4721, %lhs, %rhs;
	}
	add.s32 	%r4722, %r4702, %r4058;
	add.s32 	%r4723, %r4722, %r4720;
	add.s32 	%r4724, %r4723, %r4721;
	add.s32 	%r4725, %r4724, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4709, 30;
	shr.b32 	%rhs, %r4709, 2;
	add.u32 	%r4726, %lhs, %rhs;
	}
	xor.b32  	%r4727, %r4726, %r4718;
	xor.b32  	%r4728, %r4727, %r4717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4725, 5;
	shr.b32 	%rhs, %r4725, 27;
	add.u32 	%r4729, %lhs, %rhs;
	}
	add.s32 	%r4730, %r4710, %r4062;
	add.s32 	%r4731, %r4730, %r4728;
	add.s32 	%r4732, %r4731, %r4729;
	add.s32 	%r4733, %r4732, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4717, 30;
	shr.b32 	%rhs, %r4717, 2;
	add.u32 	%r4734, %lhs, %rhs;
	}
	xor.b32  	%r4735, %r4734, %r4726;
	xor.b32  	%r4736, %r4735, %r4725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4733, 5;
	shr.b32 	%rhs, %r4733, 27;
	add.u32 	%r4737, %lhs, %rhs;
	}
	add.s32 	%r4738, %r4718, %r4590;
	add.s32 	%r4739, %r4738, %r4736;
	add.s32 	%r4740, %r4739, %r4737;
	add.s32 	%r4741, %r4740, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4725, 30;
	shr.b32 	%rhs, %r4725, 2;
	add.u32 	%r4742, %lhs, %rhs;
	}
	xor.b32  	%r4743, %r4742, %r4734;
	xor.b32  	%r4744, %r4743, %r4733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4741, 5;
	shr.b32 	%rhs, %r4741, 27;
	add.u32 	%r4745, %lhs, %rhs;
	}
	add.s32 	%r4746, %r4726, %r4066;
	add.s32 	%r4747, %r4746, %r4744;
	add.s32 	%r4748, %r4747, %r4745;
	add.s32 	%r4749, %r4748, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4733, 30;
	shr.b32 	%rhs, %r4733, 2;
	add.u32 	%r4750, %lhs, %rhs;
	}
	xor.b32  	%r4751, %r4750, %r4742;
	xor.b32  	%r4752, %r4751, %r4741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4749, 5;
	shr.b32 	%rhs, %r4749, 27;
	add.u32 	%r4753, %lhs, %rhs;
	}
	add.s32 	%r4754, %r4070, %r4734;
	add.s32 	%r4755, %r4754, %r4752;
	add.s32 	%r4756, %r4755, %r4753;
	add.s32 	%r4757, %r4756, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4741, 30;
	shr.b32 	%rhs, %r4741, 2;
	add.u32 	%r4758, %lhs, %rhs;
	}
	xor.b32  	%r4759, %r4758, %r4750;
	xor.b32  	%r4760, %r4759, %r4749;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4757, 5;
	shr.b32 	%rhs, %r4757, 27;
	add.u32 	%r4761, %lhs, %rhs;
	}
	add.s32 	%r4762, %r4624, %r4742;
	add.s32 	%r4763, %r4762, %r4760;
	add.s32 	%r4764, %r4763, %r4761;
	add.s32 	%r4765, %r4764, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4749, 30;
	shr.b32 	%rhs, %r4749, 2;
	add.u32 	%r4766, %lhs, %rhs;
	}
	xor.b32  	%r4767, %r4766, %r4758;
	xor.b32  	%r4768, %r4767, %r4757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4765, 5;
	shr.b32 	%rhs, %r4765, 27;
	add.u32 	%r4769, %lhs, %rhs;
	}
	add.s32 	%r4770, %r4074, %r4750;
	add.s32 	%r4771, %r4770, %r4768;
	add.s32 	%r4772, %r4771, %r4769;
	add.s32 	%r4773, %r4772, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4757, 30;
	shr.b32 	%rhs, %r4757, 2;
	add.u32 	%r4774, %lhs, %rhs;
	}
	xor.b32  	%r4775, %r4774, %r4766;
	xor.b32  	%r4776, %r4775, %r4765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4773, 5;
	shr.b32 	%rhs, %r4773, 27;
	add.u32 	%r4777, %lhs, %rhs;
	}
	add.s32 	%r4778, %r4648, %r4758;
	add.s32 	%r4779, %r4778, %r4776;
	add.s32 	%r4780, %r4779, %r4777;
	add.s32 	%r4781, %r4780, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4765, 30;
	shr.b32 	%rhs, %r4765, 2;
	add.u32 	%r4782, %lhs, %rhs;
	}
	xor.b32  	%r4783, %r4782, %r4774;
	xor.b32  	%r4784, %r4783, %r4773;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 5;
	shr.b32 	%rhs, %r4781, 27;
	add.u32 	%r4785, %lhs, %rhs;
	}
	add.s32 	%r4786, %r4662, %r4766;
	add.s32 	%r4787, %r4786, %r4784;
	add.s32 	%r4788, %r4787, %r4785;
	add.s32 	%r4789, %r4788, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4789, 30;
	shr.b32 	%rhs, %r4789, 2;
	add.u32 	%r4790, %lhs, %rhs;
	}
	add.s32 	%r4791, %r3855, %r4790;
	mov.u32 	%r4792, 0;
	st.local.v4.u32 	[%rd99+16], {%r4942, %r3867, %r4792, %r4792};
	st.local.v4.u32 	[%rd99+32], {%r4792, %r4792, %r4792, %r4792};
	st.local.v2.u32 	[%rd99+48], {%r4792, %r4792};
	xor.b32  	%r4793, %r4590, %r4648;
	xor.b32  	%r4794, %r4793, %r4046;
	xor.b32  	%r4795, %r4794, %r4038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4795, 1;
	shr.b32 	%rhs, %r4795, 31;
	add.u32 	%r4796, %lhs, %rhs;
	}
	xor.b32  	%r4797, %r4066, %r4662;
	xor.b32  	%r4798, %r4797, %r4050;
	xor.b32  	%r4799, %r4798, %r4042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4799, 1;
	shr.b32 	%rhs, %r4799, 31;
	add.u32 	%r4800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4773, 30;
	shr.b32 	%rhs, %r4773, 2;
	add.u32 	%r4801, %lhs, %rhs;
	}
	xor.b32  	%r4802, %r4801, %r4782;
	xor.b32  	%r4803, %r4802, %r4781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4789, 5;
	shr.b32 	%rhs, %r4789, 27;
	add.u32 	%r4804, %lhs, %rhs;
	}
	add.s32 	%r4805, %r4078, %r4774;
	add.s32 	%r4806, %r4805, %r4803;
	add.s32 	%r4807, %r4806, %r4804;
	add.s32 	%r4808, %r4807, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 30;
	shr.b32 	%rhs, %r4781, 2;
	add.u32 	%r4809, %lhs, %rhs;
	}
	xor.b32  	%r4810, %r4809, %r4801;
	xor.b32  	%r4811, %r4810, %r4789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4808, 5;
	shr.b32 	%rhs, %r4808, 27;
	add.u32 	%r4812, %lhs, %rhs;
	}
	add.s32 	%r4813, %r4796, %r4782;
	add.s32 	%r4814, %r4813, %r4811;
	add.s32 	%r4815, %r4814, %r4812;
	add.s32 	%r4816, %r4815, -899497514;
	xor.b32  	%r4817, %r4790, %r4809;
	xor.b32  	%r4818, %r4817, %r4808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 5;
	shr.b32 	%rhs, %r4816, 27;
	add.u32 	%r4819, %lhs, %rhs;
	}
	add.s32 	%r4820, %r4800, %r4801;
	add.s32 	%r4821, %r4820, %r4818;
	add.s32 	%r4822, %r4821, %r4819;
	add.s32 	%r4823, %r4822, -899497514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4808, 30;
	shr.b32 	%rhs, %r4808, 2;
	add.u32 	%r4824, %lhs, %rhs;
	}
	xor.b32  	%r4825, %r4824, %r4790;
	xor.b32  	%r4826, %r4825, %r4816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4823, 5;
	shr.b32 	%rhs, %r4823, 27;
	add.u32 	%r4827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 30;
	shr.b32 	%rhs, %r4816, 2;
	add.u32 	%r4828, %lhs, %rhs;
	}
	add.s32 	%r4829, %r4083, %r4809;
	add.s32 	%r4830, %r4829, %r4826;
	add.s32 	%r4831, %r4830, %r4827;
	add.s32 	%r4832, %r4831, -66410835;
	add.s32 	%r4833, %r4823, %r3865;
	add.s32 	%r4834, %r4828, %r4085;
	add.s32 	%r4835, %r4824, %r3866;
	add.s32 	%r4836, %r4791, -1009589776;
	shr.u32 	%r4837, %r4832, 24;
	shr.u32 	%r4838, %r4832, 8;
	and.b32  	%r4839, %r4838, 65280;
	or.b32  	%r4840, %r4839, %r4837;
	shl.b32 	%r4841, %r4832, 24;
	shl.b32 	%r4842, %r4832, 8;
	and.b32  	%r4843, %r4842, 16711680;
	or.b32  	%r4844, %r4841, %r4843;
	or.b32  	%r4845, %r4844, %r4840;
	st.global.u32 	[%rd94], %r4845;
	shr.u32 	%r4846, %r4833, 24;
	shr.u32 	%r4847, %r4833, 8;
	and.b32  	%r4848, %r4847, 65280;
	or.b32  	%r4849, %r4848, %r4846;
	shl.b32 	%r4850, %r4833, 24;
	shl.b32 	%r4851, %r4833, 8;
	and.b32  	%r4852, %r4851, 16711680;
	or.b32  	%r4853, %r4850, %r4852;
	or.b32  	%r4854, %r4853, %r4849;
	st.global.u32 	[%rd94+4], %r4854;
	shr.u32 	%r4855, %r4834, 24;
	shr.u32 	%r4856, %r4834, 8;
	and.b32  	%r4857, %r4856, 65280;
	or.b32  	%r4858, %r4857, %r4855;
	shl.b32 	%r4859, %r4834, 24;
	shl.b32 	%r4860, %r4834, 8;
	and.b32  	%r4861, %r4860, 16711680;
	or.b32  	%r4862, %r4859, %r4861;
	or.b32  	%r4863, %r4862, %r4858;
	st.global.u32 	[%rd94+8], %r4863;
	shr.u32 	%r4864, %r4835, 24;
	shr.u32 	%r4865, %r4835, 8;
	and.b32  	%r4866, %r4865, 65280;
	or.b32  	%r4867, %r4866, %r4864;
	shl.b32 	%r4868, %r4835, 24;
	shl.b32 	%r4869, %r4835, 8;
	and.b32  	%r4870, %r4869, 16711680;
	or.b32  	%r4871, %r4868, %r4870;
	or.b32  	%r4872, %r4871, %r4867;
	st.global.u32 	[%rd94+12], %r4872;
	shr.u32 	%r4873, %r4836, 24;
	shr.u32 	%r4874, %r4836, 8;
	and.b32  	%r4875, %r4874, 65280;
	or.b32  	%r4876, %r4875, %r4873;
	shl.b32 	%r4877, %r4836, 24;
	shl.b32 	%r4878, %r4836, 8;
	and.b32  	%r4879, %r4878, 16711680;
	or.b32  	%r4880, %r4877, %r4879;
	or.b32  	%r4881, %r4880, %r4876;
	st.global.u32 	[%rd94+16], %r4881;

BB0_55:
	bar.sync 	0;
	mov.u32 	%r4884, %tid.x;
	setp.ne.s32	%p39, %r4884, 0;
	@%p39 bra 	BB0_57;

	ld.param.u64 	%rd103, [_Z16computeHMAC_SHA1PcS_PjPtS0_iPh_param_6];
	mov.u32 	%r4885, %ctaid.x;
	cvt.u64.u32	%rd100, %r4885;
	cvta.to.global.u64 	%rd101, %rd103;
	add.s64 	%rd102, %rd101, %rd100;
	mov.u16 	%rs3, 1;
	st.global.u8 	[%rd102], %rs3;

BB0_57:
	ret;
}


