set tool_name "QuestaSim (Verilog)"
set corner_file_list {
    {{"Slow Model"} {MAXII.vo MAXII_v.sdo}}
}
