// Seed: 2402085753
module module_0 #(
    parameter id_1 = 32'd64
);
  reg _id_1, id_2, id_3, id_4;
  assign id_1 = id_2#(
      .id_3(1),
      .id_2(1),
      .id_1(1),
      .id_3((1 || (1))),
      .id_1(1)
  );
  this id_5;
  ;
  logic [id_1 : ""] id_6;
  ;
  always id_2 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3[-1'b0 : id_7];
  module_0 modCall_1 ();
  wire id_8, id_9;
  wire [-1 : 1  <<  1 'b0] id_10;
endmodule
