<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本文主要记录在Verilog学习的过程中容易出错、容易遗忘的知识点，会不定期更新">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog之易错易忘知识点">
<meta property="og:url" content="http://ssy的小天地.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本文主要记录在Verilog学习的过程中容易出错、容易遗忘的知识点，会不定期更新">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240517164526920.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240527110056644.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604111607659.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604114309065.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604120117359.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240624134811042.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240624134844215.png">
<meta property="article:published_time" content="2024-05-17T02:07:12.000Z">
<meta property="article:modified_time" content="2024-10-08T09:33:20.950Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240517164526920.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>Verilog之易错易忘知识点 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog之易错易忘知识点
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-05-17 10:07:12" itemprop="dateCreated datePublished" datetime="2024-05-17T10:07:12+08:00">2024-05-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-10-08 17:33:20" itemprop="dateModified" datetime="2024-10-08T17:33:20+08:00">2024-10-08</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本文主要记录在Verilog学习的过程中容易出错、容易遗忘的知识点，会不定期更新</p>
<span id="more"></span>

<h1 id="组合逻辑易错点"><a href="#组合逻辑易错点" class="headerlink" title="组合逻辑易错点"></a>组合逻辑易错点</h1><h2 id="1-always块语句"><a href="#1-always块语句" class="headerlink" title="1.always块语句"></a>1.always块语句</h2><ul>
<li><p>在Verilog中可以使用两种方法描述组合逻辑：使用always组合块或assign语句</p>
<ul>
<li>当使用<strong>always</strong>组合块描述时，变量需声明为<strong>reg</strong>类型（此时必须用 <code>=</code> 赋值，否则综合后可能会出错）</li>
<li>当使用<strong>assign</strong>语句描述时，变量需声明为<strong>wire</strong>类型</li>
</ul>
</li>
<li><p><strong>在always块内部开始时为变量分配默认值，可以确保综合后不会生成锁存器</strong></p>
<ul>
<li><p>以if_else为例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">1</span> : <span class="number">0</span>] cnter, cnter_nxt;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">//put all default values here</span></span><br><span class="line">    cnter_nxt = cnter;</span><br><span class="line">    <span class="comment">//describe the equation in an algorithmic manner</span></span><br><span class="line">    <span class="keyword">if</span>(reset_cnter) </span><br><span class="line">        cnter_nxt = <span class="number">&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(cnter == <span class="number">2&#x27;b11</span>) </span><br><span class="line">        cnter_nxt = <span class="number">&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        cnter_nxt = cnter + <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>以case为例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    state_nxt = state;	<span class="comment">//declare the default value in the beginning</span></span><br><span class="line">    <span class="keyword">case</span>(state) </span><br><span class="line">        IDLE: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(start_write)</span><br><span class="line">                start_nxt = WRITE;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(start_read)</span><br><span class="line">                start_nxt = READ；</span><br><span class="line">            <span class="comment">//else start_nxt = state; already covered in beginning</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        WRITE: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(end_write)</span><br><span class="line">                state_nxt = IDLE;</span><br><span class="line">            <span class="comment">//else start_nxt = state; already covered in beginning</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        READ: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(end_read)</span><br><span class="line">                state_nxt = IDLE;</span><br><span class="line">            <span class="comment">//else start_nxt = state; already covered in beginning</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

</li>
</ul>
</li>
</ul>
<h2 id="2-移位操作符"><a href="#2-移位操作符" class="headerlink" title="2.移位操作符"></a>2.移位操作符</h2><ul>
<li><p>算数左移<code>&lt;&lt;</code>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span> : <span class="number">0</span>] a, b, c;</span><br><span class="line"><span class="keyword">assign</span> c = a &lt;&lt; b;	<span class="comment">//将a向左移b位，低位用0填充</span></span><br></pre></td></tr></table></figure>

<ul>
<li><strong>在不发生溢出时，左移可以用来进行某些乘法运算</strong>，这里的溢出，指的是a最大能表示的范围，如果a左移后的值超过a能表示的最大范围，还用左移来代替乘法运算，就会出错！！！</li>
<li>例如a = 8’b11000011（195），将a左移2位后（就是乘以4），c = 8’b00001100，最高两位就丢失了（因为195*4后是780，而8bit无符号数最多表示255，故会发生溢出）</li>
</ul>
</li>
<li><p>算数右移<code>&gt;&gt;</code>：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">7</span> : <span class="number">0</span>] a, b, c;</span><br><span class="line"><span class="keyword">assign</span> c = a &gt;&gt; b;	<span class="comment">//将a向右移b位，高位用0填充</span></span><br></pre></td></tr></table></figure>



</li>
</ul>
<hr>
<h1 id="函数与任务"><a href="#函数与任务" class="headerlink" title="函数与任务"></a>函数与任务</h1><ul>
<li>函数<code>function</code>：<ul>
<li><strong>函数可以用来生成可综合的组合逻辑</strong>。当同一逻辑功能在多处使用时，可以采用Verilog函数来描述其功能，上层电路可以调用该函数，这样有利于提高代码的可读性和电路的可重用性</li>
<li>函数内部所描述的逻辑功能是可综合的，综合后得到的是组合逻辑，<strong>其内部不能出现与时间控制相关的语句，如wait，@或 #</strong>；</li>
</ul>
</li>
</ul>
<hr>
<h1 id="Verilog中的-ifdef"><a href="#Verilog中的-ifdef" class="headerlink" title="Verilog中的`ifdef"></a>Verilog中的`ifdef</h1><ul>
<li><p>在模块内部，设计者可以在ifdef和对应的else后面插入一些语句。综合工具进行RTL代码编译处理时，将首先判断是否对其后面的字符串进行了定义，如果进行了定义，那么将其后面的语句插入电路代码中，否则它将else后面的语句插入电路代码中。有时ifdef和else后面没有需要插入的语句</p>
</li>
<li><p>下面是一个具体的例子：</p>
<ul>
<li><p>创建一个含有`define定义的头文件：chiptop_defines.vh</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//`define CHIP_XYZ_SEL1</span></span><br><span class="line"><span class="comment">//`define CHIP_XYZ_SEL2</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>使用`include语句包含.vh文件</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">include</span> &quot;chiptop_defines.vh&quot;</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>ifdef用法举例</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">ifdef</span> CHIP_XYZ_SEL1</span></span><br><span class="line">    <span class="keyword">assign</span> d_nxt = a + b;</span><br><span class="line">    <span class="keyword">assign</span> e_nxt = a + c;</span><br><span class="line"><span class="meta">`<span class="keyword">elsif</span> CHIP_XYZ_SEL2</span></span><br><span class="line">    <span class="keyword">assign</span> d_nxt = a - b;</span><br><span class="line">    <span class="keyword">assign</span> e_nxt = a - c;</span><br><span class="line"><span class="meta">`<span class="keyword">else</span> </span></span><br><span class="line">    <span class="keyword">assign</span> d_nxt = a * b;</span><br><span class="line">    <span class="keyword">assign</span> e_nxt = a * c;</span><br><span class="line"><span class="meta">`<span class="keyword">endif</span></span></span><br></pre></td></tr></table></figure>

<ul>
<li>上面是一个具有多个条件编译分支的例子。如果在chiptop_defines.vh文件中对CHIP_XYZ_SEL1进行了定义，编译后将在电路代码中插入d_nxt = a + b;e_nxt = a + c;否则将判断是否定义了CHIP_XYZ_SEL2，如果没有定义，那么编译器将进入最后一个分支。</li>
<li>注意：是``elsif<code>，不是</code>else if（这么写会报错）【《Verilog高级数字系统设计计数与实例分析》这本书咋这么多错误，还得自己敲敲代码】</li>
</ul>
</li>
<li><p>仿真结果如下：</p>
<p><img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240517164526920.png" alt="image-20240517164526920"></p>
</li>
</ul>
</li>
<li><p>`ifdef的用法与mux语句的区别：</p>
<ul>
<li><strong>在一个mux语句中，不同的分支都会出现在综合后的网表中</strong>，根据select信号（选择控制信号）的值决定执行其中的一条路路径</li>
<li><strong>在`ifdef中，只有某一个分支对应的代码会在网表中实际出现</strong></li>
<li>如果设计者需要在芯片中保留两条路径，并且可以根据需要进行选择，那么应使用mux而不是`ifdef</li>
</ul>
</li>
</ul>
<hr>
<h1 id="用于验证的Verilog语法"><a href="#用于验证的Verilog语法" class="headerlink" title="用于验证的Verilog语法"></a>用于验证的Verilog语法</h1><h2 id="1-random"><a href="#1-random" class="headerlink" title="1.$random"></a>1.$random</h2><ul>
<li><p>$random可以产生一个有符号的32bit随机整数，一般的用法为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">num = <span class="built_in">$random</span> % b;</span><br></pre></td></tr></table></figure>

<ul>
<li><strong>num的范围在-(b-1)~(b-1)的随机数</strong></li>
</ul>
</li>
<li><p>产生随机正整数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">num = &#123;<span class="built_in">$random</span>&#125; % b;</span><br></pre></td></tr></table></figure>

<ul>
<li><strong>num的范围在0~(b-1)中的随机数</strong></li>
</ul>
</li>
<li><p><strong>产生一个在min，max之间随机数</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">num = min + &#123;<span class="built_in">$random</span>&#125; % (max - min + <span class="number">1</span>);</span><br></pre></td></tr></table></figure>

</li>
</ul>
<h2 id="2-while循环"><a href="#2-while循环" class="headerlink" title="2.while循环"></a>2.while循环</h2><ul>
<li><p>while循环语句在执行时，只要其后的表达式为真，则循环执行后面对应的语句。当表达式的值为假时，退出该循环</p>
</li>
<li><p>在while循环内，建议加入与定时控制有关的语句，以免形成定时环路，造成死循环</p>
</li>
<li><p>下面是一个while循环的例子，在这段代码中，需要从某个基地址开始，按照一定的地址增量产生新的地址对存储器进行访问，当地址大于预先设定的最大地址时，跳出while循环</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> while_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span>   INIT_ADDR = <span class="number">32&#x27;h0000_0020</span>,</span><br><span class="line">                MAX_ADDR = <span class="number">32&#x27;h0000_003C</span>,</span><br><span class="line">                ADDR_INCR = <span class="number">8&#x27;h04</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">32</span> : <span class="number">0</span>] mem_addr;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        mem_addr = INIT_ADDR;</span><br><span class="line">        <span class="keyword">while</span>(mem_addr &lt;= MAX_ADDR) <span class="keyword">begin</span></span><br><span class="line">            @(<span class="keyword">posedge</span> clk);</span><br><span class="line">            <span class="comment">//---do the task here</span></span><br><span class="line">            <span class="comment">//---end of task</span></span><br><span class="line">            <span class="built_in">$display</span>(<span class="string">&quot;memory address = %h&quot;</span>, mem_addr);</span><br><span class="line">            mem_addr = mem_addr + ADDR_INCR;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ul>
<li><p>仿真结果：</p>
 <img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240527110056644.png" alt="image-20240527110056644" style="zoom:50%;">

</li>
</ul>
</li>
</ul>
<hr>
<h1 id="多个if综合效果"><a href="#多个if综合效果" class="headerlink" title="多个if综合效果"></a>多个if综合效果</h1><ul>
<li><p>（20240604）附：<strong>第一次知道原来一个always中多个if并行，编译器不会编译成多个mux并行（针对在多个if中对同一个变量赋值的情况），还是级联的mux，最后一个if的优先级最高（越靠近输出）</strong>（在我另一篇文章中也有记录<a target="_blank" rel="noopener" href="https://ssy1938010014.github.io/2023/11/06/FPGA数字信号处理之高速度结构设计/">FPGA数字信号处理之高速度结构设计 | ssy的小天地 (ssy1938010014.github.io)</a>）</p>
</li>
<li><p>可参考：<a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_39520719/article/details/107809003">Verilog中单if语句、多if语句和case语句与优先级的关系_verilog if else if 执行顺序-CSDN博客</a></p>
</li>
<li><p>我当时是测试了这样一段代码：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">0</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>      </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">1</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">2</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">3</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">4</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>      </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">5</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">6</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>  </span><br><span class="line">        <span class="keyword">if</span>(cfar_flag[<span class="number">7</span>]) <span class="keyword">begin</span></span><br><span class="line">            object &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span>     </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>综合结果：（圈起来的优先级最高cfar_flag[7]）</p>
<p><img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604111607659.png" alt="image-20240604111607659"></p>
</li>
<li><p>如果把if放在不同always中，那么就会综合出并行的效果：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">genvar</span> i;</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">    <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">8</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cfar_flag[i]) <span class="keyword">begin</span></span><br><span class="line">                object &lt;= <span class="number">2&#x27;d2</span>;</span><br><span class="line">            <span class="keyword">end</span>        </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>综合结果：</p>
<img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604114309065.png" alt="image-20240604114309065" style="zoom:80%;">
</li>
<li><p>但这种方式综合会报CW（critical warning），布线会报错</p>
<p><img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240604120117359.png" alt="image-20240604120117359"></p>
</li>
</ul>
<hr>
<h1 id="ILA与总线模式"><a href="#ILA与总线模式" class="headerlink" title="ILA与总线模式"></a>ILA与总线模式</h1><ul>
<li><p><strong>若测试接口用总线模式输出，此时若ila单独一根一根线拉出去观察，就会把之前总线覆盖，所以此时ila也要用总线模式</strong></p>
<ul>
<li><p>错误的：</p>
 <img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240624134811042.png" alt="image-20240624134811042" style="zoom: 33%;">
</li>
<li><p>正确的：</p>
 <img src="/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/image-20240624134844215.png" alt="image-20240624134844215" style="zoom:33%;">

</li>
</ul>
</li>
</ul>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/05/17/Verilog%E4%B9%8B%E6%98%93%E9%94%99%E6%98%93%E5%BF%98%E7%9F%A5%E8%AF%86%E7%82%B9/" title="Verilog之易错易忘知识点">http://ssy的小天地.com/2024/05/17/Verilog之易错易忘知识点/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/05/12/QT%E4%B9%8B%E5%9F%BA%E7%A1%80%E7%94%A8%E6%B3%95/" rel="prev" title="QT之基础用法">
      <i class="fa fa-chevron-left"></i> QT之基础用法
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/05/23/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BPetaLinux/" rel="next" title="FPGA系统设计之PetaLinux">
      FPGA系统设计之PetaLinux <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%98%93%E9%94%99%E7%82%B9"><span class="nav-number">1.</span> <span class="nav-text">组合逻辑易错点</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-always%E5%9D%97%E8%AF%AD%E5%8F%A5"><span class="nav-number">1.1.</span> <span class="nav-text">1.always块语句</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E7%A7%BB%E4%BD%8D%E6%93%8D%E4%BD%9C%E7%AC%A6"><span class="nav-number">1.2.</span> <span class="nav-text">2.移位操作符</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%87%BD%E6%95%B0%E4%B8%8E%E4%BB%BB%E5%8A%A1"><span class="nav-number">2.</span> <span class="nav-text">函数与任务</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Verilog%E4%B8%AD%E7%9A%84-ifdef"><span class="nav-number">3.</span> <span class="nav-text">Verilog中的&#96;ifdef</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%94%A8%E4%BA%8E%E9%AA%8C%E8%AF%81%E7%9A%84Verilog%E8%AF%AD%E6%B3%95"><span class="nav-number">4.</span> <span class="nav-text">用于验证的Verilog语法</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-random"><span class="nav-number">4.1.</span> <span class="nav-text">1.$random</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-while%E5%BE%AA%E7%8E%AF"><span class="nav-number">4.2.</span> <span class="nav-text">2.while循环</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%A4%9A%E4%B8%AAif%E7%BB%BC%E5%90%88%E6%95%88%E6%9E%9C"><span class="nav-number">5.</span> <span class="nav-text">多个if综合效果</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#ILA%E4%B8%8E%E6%80%BB%E7%BA%BF%E6%A8%A1%E5%BC%8F"><span class="nav-number">6.</span> <span class="nav-text">ILA与总线模式</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">157</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">42</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2025</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
