
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rm_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c00 <__fxstatat@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <mbrtowc@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 41b000 <__fxstatat@plt+0x19460>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <mbrtowc@plt>:
  401770:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <memcpy@plt>:
  401780:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <memmove@plt>:
  401790:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <strlen@plt>:
  4017b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <error@plt>:
  4017d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <fchdir@plt>:
  4017e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <rpmatch@plt>:
  4017f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <geteuid@plt>:
  401800:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <ferror_unlocked@plt>:
  401810:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <__cxa_atexit@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <unlinkat@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <qsort@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <lseek@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <__fpending@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fileno@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <putc_unlocked@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <nl_langinfo@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <open@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <strncmp@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <bindtextdomain@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <__libc_start_main@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <__printf_chk@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fstatfs@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <bcmp@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <readdir@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <realloc@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <closedir@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <close@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <strrchr@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <fdopendir@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <mbsinit@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <textdomain@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <getopt_long@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__fprintf_chk@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strcmp@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <fseeko@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <getline@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <free@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <__ctype_get_mb_cur_max@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <fwrite@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fcntl@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <dcngettext@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <fflush@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <dirfd@plt>:
  401ab0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <__lxstat@plt>:
  401ac0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <__mempcpy_chk@plt>:
  401ae0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__fxstat@plt>:
  401af0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <dcgettext@plt>:
  401b00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <fputs_unlocked@plt>:
  401b10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <__freading@plt>:
  401b20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <iswprint@plt>:
  401b30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <faccessat@plt>:
  401b40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <openat@plt>:
  401b50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <__assert_fail@plt>:
  401b60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <__xstat@plt>:
  401b80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <setlocale@plt>:
  401b90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__fxstatat@plt>:
  401ba0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a460>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x1fd8
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x9a20
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x9aa0
  401bf8:	bl	4018f0 <__libc_start_main@plt>
  401bfc:	bl	4019c0 <abort@plt>
  401c00:	adrp	x0, 41b000 <__fxstatat@plt+0x19460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <__fxstatat@plt+0x70>
  401c0c:	b	4019a0 <__gmon_start__@plt>
  401c10:	ret
  401c14:	nop
  401c18:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  401c1c:	add	x0, x0, #0x2a0
  401c20:	adrp	x1, 41c000 <__fxstatat@plt+0x1a460>
  401c24:	add	x1, x1, #0x2a0
  401c28:	cmp	x1, x0
  401c2c:	b.eq	401c44 <__fxstatat@plt+0xa4>  // b.none
  401c30:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401c34:	ldr	x1, [x1, #2848]
  401c38:	cbz	x1, 401c44 <__fxstatat@plt+0xa4>
  401c3c:	mov	x16, x1
  401c40:	br	x16
  401c44:	ret
  401c48:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  401c4c:	add	x0, x0, #0x2a0
  401c50:	adrp	x1, 41c000 <__fxstatat@plt+0x1a460>
  401c54:	add	x1, x1, #0x2a0
  401c58:	sub	x1, x1, x0
  401c5c:	lsr	x2, x1, #63
  401c60:	add	x1, x2, x1, asr #3
  401c64:	cmp	xzr, x1, asr #1
  401c68:	asr	x1, x1, #1
  401c6c:	b.eq	401c84 <__fxstatat@plt+0xe4>  // b.none
  401c70:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  401c74:	ldr	x2, [x2, #2856]
  401c78:	cbz	x2, 401c84 <__fxstatat@plt+0xe4>
  401c7c:	mov	x16, x2
  401c80:	br	x16
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x19, [sp, #16]
  401c94:	adrp	x19, 41c000 <__fxstatat@plt+0x1a460>
  401c98:	ldrb	w0, [x19, #728]
  401c9c:	cbnz	w0, 401cac <__fxstatat@plt+0x10c>
  401ca0:	bl	401c18 <__fxstatat@plt+0x78>
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	strb	w0, [x19, #728]
  401cac:	ldr	x19, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	b	401c48 <__fxstatat@plt+0xa8>
  401cbc:	stp	x29, x30, [sp, #-48]!
  401cc0:	stp	x20, x19, [sp, #32]
  401cc4:	mov	w19, w0
  401cc8:	str	x21, [sp, #16]
  401ccc:	mov	x29, sp
  401cd0:	cbnz	w0, 401e30 <__fxstatat@plt+0x290>
  401cd4:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401cd8:	add	x1, x1, #0xdcf
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	mov	x0, xzr
  401ce4:	bl	401b00 <dcgettext@plt>
  401ce8:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  401cec:	ldr	x2, [x20, #776]
  401cf0:	mov	x1, x0
  401cf4:	mov	w0, #0x1                   	// #1
  401cf8:	bl	401900 <__printf_chk@plt>
  401cfc:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d00:	add	x1, x1, #0xdf0
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	bl	401b00 <dcgettext@plt>
  401d10:	adrp	x21, 41c000 <__fxstatat@plt+0x1a460>
  401d14:	ldr	x1, [x21, #704]
  401d18:	bl	401b10 <fputs_unlocked@plt>
  401d1c:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401d20:	add	x1, x1, #0xe90
  401d24:	mov	w2, #0x5                   	// #5
  401d28:	mov	x0, xzr
  401d2c:	bl	401b00 <dcgettext@plt>
  401d30:	ldr	x1, [x21, #704]
  401d34:	bl	401b10 <fputs_unlocked@plt>
  401d38:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d3c:	add	x1, x1, #0x8
  401d40:	mov	w2, #0x5                   	// #5
  401d44:	mov	x0, xzr
  401d48:	bl	401b00 <dcgettext@plt>
  401d4c:	ldr	x1, [x21, #704]
  401d50:	bl	401b10 <fputs_unlocked@plt>
  401d54:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d58:	add	x1, x1, #0xe8
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	mov	x0, xzr
  401d64:	bl	401b00 <dcgettext@plt>
  401d68:	ldr	x1, [x21, #704]
  401d6c:	bl	401b10 <fputs_unlocked@plt>
  401d70:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d74:	add	x1, x1, #0x1e6
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x0, xzr
  401d80:	bl	401b00 <dcgettext@plt>
  401d84:	ldr	x1, [x21, #704]
  401d88:	bl	401b10 <fputs_unlocked@plt>
  401d8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401d90:	add	x1, x1, #0x295
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	mov	x0, xzr
  401d9c:	bl	401b00 <dcgettext@plt>
  401da0:	ldr	x1, [x21, #704]
  401da4:	bl	401b10 <fputs_unlocked@plt>
  401da8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401dac:	add	x1, x1, #0x2c2
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	mov	x0, xzr
  401db8:	bl	401b00 <dcgettext@plt>
  401dbc:	ldr	x1, [x21, #704]
  401dc0:	bl	401b10 <fputs_unlocked@plt>
  401dc4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401dc8:	add	x1, x1, #0x2f8
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	mov	x0, xzr
  401dd4:	bl	401b00 <dcgettext@plt>
  401dd8:	ldr	x1, [x21, #704]
  401ddc:	bl	401b10 <fputs_unlocked@plt>
  401de0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401de4:	add	x1, x1, #0x393
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	mov	x0, xzr
  401df0:	bl	401b00 <dcgettext@plt>
  401df4:	ldr	x2, [x20, #776]
  401df8:	mov	x1, x0
  401dfc:	mov	w0, #0x1                   	// #1
  401e00:	mov	x3, x2
  401e04:	bl	401900 <__printf_chk@plt>
  401e08:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401e0c:	add	x1, x1, #0x40d
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	mov	x0, xzr
  401e18:	bl	401b00 <dcgettext@plt>
  401e1c:	ldr	x1, [x21, #704]
  401e20:	bl	401b10 <fputs_unlocked@plt>
  401e24:	bl	401e6c <__fxstatat@plt+0x2cc>
  401e28:	mov	w0, w19
  401e2c:	bl	4017c0 <exit@plt>
  401e30:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  401e34:	ldr	x20, [x8, #680]
  401e38:	adrp	x1, 409000 <__fxstatat@plt+0x7460>
  401e3c:	add	x1, x1, #0xda8
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	mov	x0, xzr
  401e48:	bl	401b00 <dcgettext@plt>
  401e4c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  401e50:	ldr	x3, [x8, #776]
  401e54:	mov	x2, x0
  401e58:	mov	w1, #0x1                   	// #1
  401e5c:	mov	x0, x20
  401e60:	bl	401a00 <__fprintf_chk@plt>
  401e64:	mov	w0, w19
  401e68:	bl	4017c0 <exit@plt>
  401e6c:	sub	sp, sp, #0xa0
  401e70:	adrp	x8, 409000 <__fxstatat@plt+0x7460>
  401e74:	add	x8, x8, #0xd38
  401e78:	ldp	q0, q4, [x8]
  401e7c:	ldp	q1, q2, [x8, #48]
  401e80:	stp	x20, x19, [sp, #144]
  401e84:	adrp	x19, 40a000 <__fxstatat@plt+0x8460>
  401e88:	str	q0, [sp]
  401e8c:	ldr	q0, [x8, #32]
  401e90:	str	q1, [sp, #48]
  401e94:	ldp	q3, q1, [x8, #80]
  401e98:	ldr	x1, [sp]
  401e9c:	str	x21, [sp, #128]
  401ea0:	add	x19, x19, #0x4ef
  401ea4:	mov	x21, sp
  401ea8:	stp	x29, x30, [sp, #112]
  401eac:	add	x29, sp, #0x70
  401eb0:	stp	q2, q3, [sp, #64]
  401eb4:	str	q1, [sp, #96]
  401eb8:	stp	q4, q0, [sp, #16]
  401ebc:	cbz	x1, 401edc <__fxstatat@plt+0x33c>
  401ec0:	adrp	x20, 40a000 <__fxstatat@plt+0x8460>
  401ec4:	add	x20, x20, #0x4ef
  401ec8:	mov	x0, x20
  401ecc:	bl	401a10 <strcmp@plt>
  401ed0:	cbz	w0, 401edc <__fxstatat@plt+0x33c>
  401ed4:	ldr	x1, [x21, #16]!
  401ed8:	cbnz	x1, 401ec8 <__fxstatat@plt+0x328>
  401edc:	ldr	x8, [x21, #8]
  401ee0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401ee4:	add	x1, x1, #0x720
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	cmp	x8, #0x0
  401ef0:	mov	x0, xzr
  401ef4:	csel	x20, x19, x8, eq  // eq = none
  401ef8:	bl	401b00 <dcgettext@plt>
  401efc:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401f00:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  401f04:	mov	x1, x0
  401f08:	add	x2, x2, #0x590
  401f0c:	add	x3, x3, #0x737
  401f10:	mov	w0, #0x1                   	// #1
  401f14:	bl	401900 <__printf_chk@plt>
  401f18:	mov	w0, #0x5                   	// #5
  401f1c:	mov	x1, xzr
  401f20:	bl	401b90 <setlocale@plt>
  401f24:	cbz	x0, 401f5c <__fxstatat@plt+0x3bc>
  401f28:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f2c:	add	x1, x1, #0x75f
  401f30:	mov	w2, #0x3                   	// #3
  401f34:	bl	4018d0 <strncmp@plt>
  401f38:	cbz	w0, 401f5c <__fxstatat@plt+0x3bc>
  401f3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f40:	add	x1, x1, #0x763
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	mov	x0, xzr
  401f4c:	bl	401b00 <dcgettext@plt>
  401f50:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  401f54:	ldr	x1, [x8, #704]
  401f58:	bl	401b10 <fputs_unlocked@plt>
  401f5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f60:	add	x1, x1, #0x7aa
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401b00 <dcgettext@plt>
  401f70:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  401f74:	mov	x1, x0
  401f78:	add	x2, x2, #0x737
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	mov	x3, x19
  401f84:	bl	401900 <__printf_chk@plt>
  401f88:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  401f8c:	add	x1, x1, #0x7c5
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	mov	x0, xzr
  401f98:	bl	401b00 <dcgettext@plt>
  401f9c:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  401fa0:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  401fa4:	add	x8, x8, #0xfdd
  401fa8:	add	x9, x9, #0x6dd
  401fac:	cmp	x20, x19
  401fb0:	mov	x1, x0
  401fb4:	csel	x3, x9, x8, eq  // eq = none
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	mov	x2, x20
  401fc0:	bl	401900 <__printf_chk@plt>
  401fc4:	ldp	x20, x19, [sp, #144]
  401fc8:	ldr	x21, [sp, #128]
  401fcc:	ldp	x29, x30, [sp, #112]
  401fd0:	add	sp, sp, #0xa0
  401fd4:	ret
  401fd8:	sub	sp, sp, #0x90
  401fdc:	stp	x29, x30, [sp, #48]
  401fe0:	stp	x28, x27, [sp, #64]
  401fe4:	stp	x26, x25, [sp, #80]
  401fe8:	stp	x24, x23, [sp, #96]
  401fec:	stp	x22, x21, [sp, #112]
  401ff0:	stp	x20, x19, [sp, #128]
  401ff4:	ldr	x8, [x1]
  401ff8:	mov	w20, w0
  401ffc:	add	x29, sp, #0x30
  402000:	mov	x19, x1
  402004:	mov	x0, x8
  402008:	bl	403c0c <__fxstatat@plt+0x206c>
  40200c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402010:	add	x1, x1, #0xfdd
  402014:	mov	w0, #0x6                   	// #6
  402018:	bl	401b90 <setlocale@plt>
  40201c:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  402020:	add	x21, x21, #0x594
  402024:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402028:	add	x1, x1, #0x4f2
  40202c:	mov	x0, x21
  402030:	bl	4018e0 <bindtextdomain@plt>
  402034:	mov	x0, x21
  402038:	bl	4019e0 <textdomain@plt>
  40203c:	adrp	x0, 403000 <__fxstatat@plt+0x1460>
  402040:	add	x0, x0, #0x7bc
  402044:	bl	409aa8 <__fxstatat@plt+0x7f08>
  402048:	add	x0, sp, #0x10
  40204c:	bl	40247c <__fxstatat@plt+0x8dc>
  402050:	bl	403bfc <__fxstatat@plt+0x205c>
  402054:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  402058:	adrp	x22, 409000 <__fxstatat@plt+0x7460>
  40205c:	adrp	x27, 409000 <__fxstatat@plt+0x7460>
  402060:	adrp	x26, 409000 <__fxstatat@plt+0x7460>
  402064:	mov	w28, wzr
  402068:	mov	w24, #0x1                   	// #1
  40206c:	add	x21, x21, #0x504
  402070:	add	x22, x22, #0xb68
  402074:	add	x27, x27, #0xb5e
  402078:	adrp	x23, 41c000 <__fxstatat@plt+0x1a460>
  40207c:	add	x26, x26, #0xb30
  402080:	mov	w25, #0x1                   	// #1
  402084:	mov	w0, w20
  402088:	mov	x1, x19
  40208c:	mov	x2, x21
  402090:	mov	x3, x22
  402094:	mov	x4, xzr
  402098:	bl	4019f0 <getopt_long@plt>
  40209c:	cmp	w0, #0x48
  4020a0:	b.le	4021fc <__fxstatat@plt+0x65c>
  4020a4:	sub	w8, w0, #0x49
  4020a8:	cmp	w8, #0x2d
  4020ac:	b.hi	4020c8 <__fxstatat@plt+0x528>  // b.pmore
  4020b0:	adr	x9, 4020c0 <__fxstatat@plt+0x520>
  4020b4:	ldrb	w10, [x26, x8]
  4020b8:	add	x9, x9, x10, lsl #2
  4020bc:	br	x9
  4020c0:	strb	w24, [sp, #25]
  4020c4:	b	402084 <__fxstatat@plt+0x4e4>
  4020c8:	sub	w8, w0, #0x100
  4020cc:	cmp	w8, #0x4
  4020d0:	b.hi	4023d8 <__fxstatat@plt+0x838>  // b.pmore
  4020d4:	adr	x9, 4020e4 <__fxstatat@plt+0x544>
  4020d8:	ldrb	w10, [x27, x8]
  4020dc:	add	x9, x9, x10, lsl #2
  4020e0:	br	x9
  4020e4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4020e8:	ldr	x1, [x8, #688]
  4020ec:	cbz	x1, 4021ac <__fxstatat@plt+0x60c>
  4020f0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4020f4:	ldr	x5, [x8, #568]
  4020f8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4020fc:	adrp	x2, 409000 <__fxstatat@plt+0x7460>
  402100:	adrp	x3, 409000 <__fxstatat@plt+0x7460>
  402104:	mov	w4, #0x4                   	// #4
  402108:	add	x0, x0, #0x50c
  40210c:	add	x2, x2, #0xd00
  402110:	add	x3, x3, #0xce8
  402114:	bl	4036ac <__fxstatat@plt+0x1b0c>
  402118:	adrp	x8, 409000 <__fxstatat@plt+0x7460>
  40211c:	add	x8, x8, #0xce8
  402120:	ldr	w8, [x8, x0, lsl #2]
  402124:	b	4021b0 <__fxstatat@plt+0x610>
  402128:	strb	w24, [sp, #41]
  40212c:	b	402084 <__fxstatat@plt+0x4e4>
  402130:	mov	w8, #0x5                   	// #5
  402134:	mov	w28, wzr
  402138:	str	w8, [sp, #20]
  40213c:	strb	w24, [sp, #16]
  402140:	b	402084 <__fxstatat@plt+0x4e4>
  402144:	strb	w24, [sp, #26]
  402148:	b	402084 <__fxstatat@plt+0x4e4>
  40214c:	strb	w24, [sp, #42]
  402150:	b	402084 <__fxstatat@plt+0x4e4>
  402154:	ldrsw	x8, [x23, #696]
  402158:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40215c:	add	x1, x1, #0x51a
  402160:	add	x8, x19, x8, lsl #3
  402164:	ldur	x0, [x8, #-8]
  402168:	bl	401a10 <strcmp@plt>
  40216c:	mov	w25, wzr
  402170:	cbz	w0, 402084 <__fxstatat@plt+0x4e4>
  402174:	b	402378 <__fxstatat@plt+0x7d8>
  402178:	strb	w24, [sp, #24]
  40217c:	b	402084 <__fxstatat@plt+0x4e4>
  402180:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402184:	ldr	x0, [x8, #688]
  402188:	mov	w25, #0x1                   	// #1
  40218c:	cbz	x0, 402084 <__fxstatat@plt+0x4e4>
  402190:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402194:	add	x1, x1, #0x562
  402198:	bl	401a10 <strcmp@plt>
  40219c:	cbnz	w0, 40239c <__fxstatat@plt+0x7fc>
  4021a0:	mov	w25, #0x1                   	// #1
  4021a4:	strb	w25, [sp, #40]
  4021a8:	b	402084 <__fxstatat@plt+0x4e4>
  4021ac:	mov	w8, #0x2                   	// #2
  4021b0:	cmp	w8, #0x2
  4021b4:	b.eq	4021d4 <__fxstatat@plt+0x634>  // b.none
  4021b8:	cmp	w8, #0x1
  4021bc:	b.eq	4021e8 <__fxstatat@plt+0x648>  // b.none
  4021c0:	cbnz	w8, 402084 <__fxstatat@plt+0x4e4>
  4021c4:	mov	w8, #0x5                   	// #5
  4021c8:	mov	w28, wzr
  4021cc:	str	w8, [sp, #20]
  4021d0:	b	402084 <__fxstatat@plt+0x4e4>
  4021d4:	mov	w8, #0x3                   	// #3
  4021d8:	mov	w28, wzr
  4021dc:	str	w8, [sp, #20]
  4021e0:	strb	wzr, [sp, #16]
  4021e4:	b	402084 <__fxstatat@plt+0x4e4>
  4021e8:	mov	w8, #0x4                   	// #4
  4021ec:	str	w8, [sp, #20]
  4021f0:	strb	wzr, [sp, #16]
  4021f4:	mov	w28, #0x1                   	// #1
  4021f8:	b	402084 <__fxstatat@plt+0x4e4>
  4021fc:	cmn	w0, #0x1
  402200:	b.ne	402310 <__fxstatat@plt+0x770>  // b.any
  402204:	ldr	w8, [x23, #696]
  402208:	cmp	w8, w20
  40220c:	b.ge	40227c <__fxstatat@plt+0x6dc>  // b.tcont
  402210:	ldrb	w8, [sp, #25]
  402214:	cbz	w8, 402234 <__fxstatat@plt+0x694>
  402218:	eor	w8, w25, #0x1
  40221c:	tbnz	w8, #0, 402234 <__fxstatat@plt+0x694>
  402220:	adrp	x0, 41c000 <__fxstatat@plt+0x1a460>
  402224:	add	x0, x0, #0x2e0
  402228:	bl	4056ac <__fxstatat@plt+0x3b0c>
  40222c:	str	x0, [sp, #32]
  402230:	cbz	x0, 402438 <__fxstatat@plt+0x898>
  402234:	ldrsw	x22, [x23, #696]
  402238:	tbz	w28, #0, 4022d0 <__fxstatat@plt+0x730>
  40223c:	ldrb	w23, [sp, #25]
  402240:	sxtw	x8, w20
  402244:	sub	x20, x8, x22
  402248:	cmp	w20, #0x3
  40224c:	b.hi	402254 <__fxstatat@plt+0x6b4>  // b.pmore
  402250:	cbz	w23, 4022d0 <__fxstatat@plt+0x730>
  402254:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402258:	ldr	x21, [x8, #680]
  40225c:	mov	x0, x20
  402260:	bl	4025a8 <__fxstatat@plt+0xa08>
  402264:	cbz	w23, 40228c <__fxstatat@plt+0x6ec>
  402268:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40226c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402270:	add	x1, x1, #0x609
  402274:	add	x2, x2, #0x62f
  402278:	b	40229c <__fxstatat@plt+0x6fc>
  40227c:	ldrb	w8, [sp, #16]
  402280:	cbz	w8, 4023ec <__fxstatat@plt+0x84c>
  402284:	mov	w0, wzr
  402288:	b	4022f0 <__fxstatat@plt+0x750>
  40228c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402290:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402294:	add	x1, x1, #0x656
  402298:	add	x2, x2, #0x670
  40229c:	mov	w4, #0x5                   	// #5
  4022a0:	mov	x0, xzr
  4022a4:	mov	x3, x20
  4022a8:	bl	401a90 <dcngettext@plt>
  4022ac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4022b0:	ldr	x3, [x8, #776]
  4022b4:	mov	x2, x0
  4022b8:	mov	w1, #0x1                   	// #1
  4022bc:	mov	x0, x21
  4022c0:	mov	x4, x20
  4022c4:	bl	401a00 <__fprintf_chk@plt>
  4022c8:	bl	405ea4 <__fxstatat@plt+0x4304>
  4022cc:	tbz	w0, #0, 402284 <__fxstatat@plt+0x6e4>
  4022d0:	add	x0, x19, x22, lsl #3
  4022d4:	add	x1, sp, #0x10
  4022d8:	bl	4025ac <__fxstatat@plt+0xa0c>
  4022dc:	sub	w8, w0, #0x2
  4022e0:	cmp	w8, #0x3
  4022e4:	b.cs	402418 <__fxstatat@plt+0x878>  // b.hs, b.nlast
  4022e8:	cmp	w0, #0x4
  4022ec:	cset	w0, eq  // eq = none
  4022f0:	ldp	x20, x19, [sp, #128]
  4022f4:	ldp	x22, x21, [sp, #112]
  4022f8:	ldp	x24, x23, [sp, #96]
  4022fc:	ldp	x26, x25, [sp, #80]
  402300:	ldp	x28, x27, [sp, #64]
  402304:	ldp	x29, x30, [sp, #48]
  402308:	add	sp, sp, #0x90
  40230c:	ret
  402310:	cmn	w0, #0x3
  402314:	b.ne	402368 <__fxstatat@plt+0x7c8>  // b.any
  402318:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40231c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  402320:	ldr	x0, [x8, #704]
  402324:	ldr	x3, [x9, #560]
  402328:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40232c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402330:	adrp	x4, 40a000 <__fxstatat@plt+0x8460>
  402334:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  402338:	adrp	x6, 40a000 <__fxstatat@plt+0x8460>
  40233c:	adrp	x7, 40a000 <__fxstatat@plt+0x8460>
  402340:	add	x1, x1, #0x4ef
  402344:	add	x2, x2, #0x590
  402348:	add	x4, x4, #0x59e
  40234c:	add	x5, x5, #0x5a9
  402350:	add	x6, x6, #0x5b9
  402354:	add	x7, x7, #0x5cd
  402358:	str	xzr, [sp]
  40235c:	bl	405a74 <__fxstatat@plt+0x3ed4>
  402360:	mov	w0, wzr
  402364:	bl	4017c0 <exit@plt>
  402368:	cmn	w0, #0x2
  40236c:	b.ne	4023d8 <__fxstatat@plt+0x838>  // b.any
  402370:	mov	w0, wzr
  402374:	bl	401cbc <__fxstatat@plt+0x11c>
  402378:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40237c:	add	x1, x1, #0x52d
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	401b00 <dcgettext@plt>
  40238c:	mov	x2, x0
  402390:	mov	w0, #0x1                   	// #1
  402394:	mov	w1, wzr
  402398:	bl	4017d0 <error@plt>
  40239c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023a0:	add	x1, x1, #0x566
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401b00 <dcgettext@plt>
  4023b0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4023b4:	ldr	x1, [x8, #688]
  4023b8:	mov	x19, x0
  4023bc:	mov	w0, #0x4                   	// #4
  4023c0:	bl	404f24 <__fxstatat@plt+0x3384>
  4023c4:	mov	x3, x0
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	mov	w1, wzr
  4023d0:	mov	x2, x19
  4023d4:	bl	4017d0 <error@plt>
  4023d8:	mov	w0, w20
  4023dc:	mov	x1, x19
  4023e0:	bl	4024cc <__fxstatat@plt+0x92c>
  4023e4:	mov	w0, #0x1                   	// #1
  4023e8:	bl	401cbc <__fxstatat@plt+0x11c>
  4023ec:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4023f0:	add	x1, x1, #0x5da
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	mov	x0, xzr
  4023fc:	bl	401b00 <dcgettext@plt>
  402400:	mov	x2, x0
  402404:	mov	w0, wzr
  402408:	mov	w1, wzr
  40240c:	bl	4017d0 <error@plt>
  402410:	mov	w0, #0x1                   	// #1
  402414:	bl	401cbc <__fxstatat@plt+0x11c>
  402418:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  40241c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402420:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  402424:	add	x0, x0, #0x68b
  402428:	add	x1, x1, #0x6a1
  40242c:	add	x3, x3, #0x6aa
  402430:	mov	w2, #0x173                 	// #371
  402434:	bl	401b60 <__assert_fail@plt>
  402438:	bl	401b70 <__errno_location@plt>
  40243c:	ldr	w19, [x0]
  402440:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402444:	add	x1, x1, #0x5ea
  402448:	mov	w2, #0x5                   	// #5
  40244c:	mov	x0, xzr
  402450:	bl	401b00 <dcgettext@plt>
  402454:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402458:	mov	x20, x0
  40245c:	add	x1, x1, #0xd75
  402460:	mov	w0, #0x4                   	// #4
  402464:	bl	404f24 <__fxstatat@plt+0x3384>
  402468:	mov	x3, x0
  40246c:	mov	w0, #0x1                   	// #1
  402470:	mov	w1, w19
  402474:	mov	x2, x20
  402478:	bl	4017d0 <error@plt>
  40247c:	stp	x29, x30, [sp, #-32]!
  402480:	mov	w8, #0x4                   	// #4
  402484:	str	x19, [sp, #16]
  402488:	mov	x19, x0
  40248c:	strb	wzr, [x0]
  402490:	strh	wzr, [x0, #8]
  402494:	strb	wzr, [x0, #10]
  402498:	str	xzr, [x0, #16]
  40249c:	str	w8, [x0, #4]
  4024a0:	strb	wzr, [x0, #24]
  4024a4:	mov	w0, wzr
  4024a8:	mov	x29, sp
  4024ac:	bl	401ad0 <isatty@plt>
  4024b0:	cmp	w0, #0x0
  4024b4:	cset	w8, ne  // ne = any
  4024b8:	strb	w8, [x19, #25]
  4024bc:	strh	wzr, [x19, #26]
  4024c0:	ldr	x19, [sp, #16]
  4024c4:	ldp	x29, x30, [sp], #32
  4024c8:	ret
  4024cc:	sub	sp, sp, #0xc0
  4024d0:	cmp	w0, #0x2
  4024d4:	stp	x29, x30, [sp, #128]
  4024d8:	str	x23, [sp, #144]
  4024dc:	stp	x22, x21, [sp, #160]
  4024e0:	stp	x20, x19, [sp, #176]
  4024e4:	add	x29, sp, #0x80
  4024e8:	b.lt	402590 <__fxstatat@plt+0x9f0>  // b.tstop
  4024ec:	mov	x19, x1
  4024f0:	mov	w21, w0
  4024f4:	mov	w22, #0x1                   	// #1
  4024f8:	b	402508 <__fxstatat@plt+0x968>
  4024fc:	add	x22, x22, #0x1
  402500:	cmp	x21, x22
  402504:	b.eq	402590 <__fxstatat@plt+0x9f0>  // b.none
  402508:	ldr	x20, [x19, x22, lsl #3]
  40250c:	ldrb	w8, [x20]
  402510:	cmp	w8, #0x2d
  402514:	b.ne	4024fc <__fxstatat@plt+0x95c>  // b.any
  402518:	ldrb	w8, [x20, #1]
  40251c:	cbz	w8, 4024fc <__fxstatat@plt+0x95c>
  402520:	mov	x1, sp
  402524:	mov	x0, x20
  402528:	bl	409ad8 <__fxstatat@plt+0x7f38>
  40252c:	cbnz	w0, 4024fc <__fxstatat@plt+0x95c>
  402530:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402534:	ldr	x21, [x8, #680]
  402538:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40253c:	add	x1, x1, #0x85b
  402540:	mov	w2, #0x5                   	// #5
  402544:	mov	x0, xzr
  402548:	bl	401b00 <dcgettext@plt>
  40254c:	ldr	x19, [x19]
  402550:	mov	x22, x0
  402554:	mov	w0, #0x1                   	// #1
  402558:	mov	w1, #0x3                   	// #3
  40255c:	mov	x2, x20
  402560:	bl	404e58 <__fxstatat@plt+0x32b8>
  402564:	mov	x23, x0
  402568:	mov	w0, #0x4                   	// #4
  40256c:	mov	x1, x20
  402570:	bl	404f24 <__fxstatat@plt+0x3384>
  402574:	mov	x5, x0
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x21
  402580:	mov	x2, x22
  402584:	mov	x3, x19
  402588:	mov	x4, x23
  40258c:	bl	401a00 <__fprintf_chk@plt>
  402590:	ldp	x20, x19, [sp, #176]
  402594:	ldp	x22, x21, [sp, #160]
  402598:	ldr	x23, [sp, #144]
  40259c:	ldp	x29, x30, [sp, #128]
  4025a0:	add	sp, sp, #0xc0
  4025a4:	ret
  4025a8:	ret
  4025ac:	stp	x29, x30, [sp, #-64]!
  4025b0:	stp	x22, x21, [sp, #32]
  4025b4:	stp	x20, x19, [sp, #48]
  4025b8:	ldr	x8, [x0]
  4025bc:	str	x23, [sp, #16]
  4025c0:	mov	x29, sp
  4025c4:	cbz	x8, 4026d0 <__fxstatat@plt+0xb30>
  4025c8:	ldrb	w8, [x1, #8]
  4025cc:	mov	w9, #0x258                 	// #600
  4025d0:	mov	x19, x1
  4025d4:	mov	x2, xzr
  4025d8:	cmp	w8, #0x0
  4025dc:	mov	w8, #0x218                 	// #536
  4025e0:	csel	w1, w8, w9, eq  // eq = none
  4025e4:	bl	405e18 <__fxstatat@plt+0x4278>
  4025e8:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  4025ec:	mov	x20, x0
  4025f0:	mov	w22, #0x2                   	// #2
  4025f4:	add	x21, x21, #0x89c
  4025f8:	b	402610 <__fxstatat@plt+0xa70>
  4025fc:	cmp	w0, #0x4
  402600:	b.ne	4026ec <__fxstatat@plt+0xb4c>  // b.any
  402604:	mov	w8, #0x1                   	// #1
  402608:	mov	w22, w0
  40260c:	tbz	w8, #0, 402690 <__fxstatat@plt+0xaf0>
  402610:	mov	x0, x20
  402614:	bl	406a34 <__fxstatat@plt+0x4e94>
  402618:	cbz	x0, 402650 <__fxstatat@plt+0xab0>
  40261c:	mov	x1, x0
  402620:	mov	x0, x20
  402624:	mov	x2, x19
  402628:	bl	40270c <__fxstatat@plt+0xb6c>
  40262c:	sub	w8, w0, #0x2
  402630:	cmp	w8, #0x2
  402634:	b.cs	4025fc <__fxstatat@plt+0xa5c>  // b.hs, b.nlast
  402638:	cmp	w22, #0x2
  40263c:	mov	w8, #0x1                   	// #1
  402640:	b.ne	40260c <__fxstatat@plt+0xa6c>  // b.any
  402644:	cmp	w0, #0x3
  402648:	b.eq	402604 <__fxstatat@plt+0xa64>  // b.none
  40264c:	b	40260c <__fxstatat@plt+0xa6c>
  402650:	bl	401b70 <__errno_location@plt>
  402654:	ldr	w23, [x0]
  402658:	cbz	w23, 402688 <__fxstatat@plt+0xae8>
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x0, xzr
  402664:	mov	x1, x21
  402668:	bl	401b00 <dcgettext@plt>
  40266c:	mov	x2, x0
  402670:	mov	w0, wzr
  402674:	mov	w1, w23
  402678:	bl	4017d0 <error@plt>
  40267c:	mov	w8, wzr
  402680:	mov	w22, #0x4                   	// #4
  402684:	b	40260c <__fxstatat@plt+0xa6c>
  402688:	mov	w8, wzr
  40268c:	b	40260c <__fxstatat@plt+0xa6c>
  402690:	mov	x0, x20
  402694:	bl	4068b0 <__fxstatat@plt+0x4d10>
  402698:	cbz	w0, 4026d4 <__fxstatat@plt+0xb34>
  40269c:	bl	401b70 <__errno_location@plt>
  4026a0:	ldr	w19, [x0]
  4026a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4026a8:	add	x1, x1, #0x906
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	mov	x0, xzr
  4026b4:	bl	401b00 <dcgettext@plt>
  4026b8:	mov	x2, x0
  4026bc:	mov	w0, wzr
  4026c0:	mov	w1, w19
  4026c4:	bl	4017d0 <error@plt>
  4026c8:	mov	w22, #0x4                   	// #4
  4026cc:	b	4026d4 <__fxstatat@plt+0xb34>
  4026d0:	mov	w22, #0x2                   	// #2
  4026d4:	mov	w0, w22
  4026d8:	ldp	x20, x19, [sp, #48]
  4026dc:	ldp	x22, x21, [sp, #32]
  4026e0:	ldr	x23, [sp, #16]
  4026e4:	ldp	x29, x30, [sp], #64
  4026e8:	ret
  4026ec:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4026f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4026f4:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  4026f8:	add	x0, x0, #0x8ac
  4026fc:	add	x1, x1, #0x8bd
  402700:	add	x3, x3, #0x8ca
  402704:	mov	w2, #0x261                 	// #609
  402708:	bl	401b60 <__assert_fail@plt>
  40270c:	sub	sp, sp, #0xd0
  402710:	stp	x29, x30, [sp, #128]
  402714:	stp	x24, x23, [sp, #160]
  402718:	stp	x22, x21, [sp, #176]
  40271c:	stp	x20, x19, [sp, #192]
  402720:	ldrh	w8, [x1, #108]
  402724:	mov	x19, x1
  402728:	str	x25, [sp, #144]
  40272c:	add	x29, sp, #0x80
  402730:	sub	w9, w8, #0x1
  402734:	cmp	w9, #0xc
  402738:	b.hi	402c38 <__fxstatat@plt+0x1098>  // b.pmore
  40273c:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  402740:	add	x10, x10, #0x882
  402744:	adr	x11, 40275c <__fxstatat@plt+0xbbc>
  402748:	ldrh	w12, [x10, x9, lsl #1]
  40274c:	add	x11, x11, x12, lsl #2
  402750:	mov	x21, x2
  402754:	mov	x20, x0
  402758:	br	x11
  40275c:	orr	w23, w8, #0x2
  402760:	cmp	w23, #0x6
  402764:	cset	w2, eq  // eq = none
  402768:	mov	w4, #0x3                   	// #3
  40276c:	mov	x0, x20
  402770:	mov	x1, x19
  402774:	mov	x3, x21
  402778:	mov	x5, xzr
  40277c:	bl	402da0 <__fxstatat@plt+0x1200>
  402780:	mov	w22, w0
  402784:	cmp	w0, #0x2
  402788:	b.ne	402a28 <__fxstatat@plt+0xe88>  // b.any
  40278c:	cmp	w23, #0x6
  402790:	cset	w3, eq  // eq = none
  402794:	mov	x0, x20
  402798:	mov	x1, x19
  40279c:	mov	x2, x21
  4027a0:	bl	4030c8 <__fxstatat@plt+0x1528>
  4027a4:	mov	w22, w0
  4027a8:	b	402a28 <__fxstatat@plt+0xe88>
  4027ac:	ldrb	w8, [x21, #9]
  4027b0:	cbz	w8, 40291c <__fxstatat@plt+0xd7c>
  4027b4:	ldr	x8, [x19, #88]
  4027b8:	cbz	x8, 402990 <__fxstatat@plt+0xdf0>
  4027bc:	mov	x5, sp
  4027c0:	mov	w2, #0x1                   	// #1
  4027c4:	mov	w4, #0x2                   	// #2
  4027c8:	mov	x0, x20
  4027cc:	mov	x1, x19
  4027d0:	mov	x3, x21
  4027d4:	bl	402da0 <__fxstatat@plt+0x1200>
  4027d8:	mov	w22, w0
  4027dc:	cmp	w0, #0x2
  4027e0:	b.ne	402814 <__fxstatat@plt+0xc74>  // b.any
  4027e4:	ldr	w8, [sp]
  4027e8:	cmp	w8, #0x4
  4027ec:	b.ne	402814 <__fxstatat@plt+0xc74>  // b.any
  4027f0:	mov	w3, #0x1                   	// #1
  4027f4:	mov	x0, x20
  4027f8:	mov	x1, x19
  4027fc:	mov	x2, x21
  402800:	bl	4030c8 <__fxstatat@plt+0x1528>
  402804:	mov	w22, w0
  402808:	mov	x0, x20
  40280c:	mov	x1, x19
  402810:	bl	402d34 <__fxstatat@plt+0x1194>
  402814:	cmp	w22, #0x2
  402818:	b.ne	402984 <__fxstatat@plt+0xde4>  // b.any
  40281c:	b	402a28 <__fxstatat@plt+0xe88>
  402820:	ldr	w21, [x19, #64]
  402824:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402828:	add	x1, x1, #0xb22
  40282c:	mov	w2, #0x5                   	// #5
  402830:	mov	x0, xzr
  402834:	bl	401b00 <dcgettext@plt>
  402838:	ldr	x2, [x19, #56]
  40283c:	mov	x22, x0
  402840:	mov	w1, #0x3                   	// #3
  402844:	mov	w0, wzr
  402848:	bl	405024 <__fxstatat@plt+0x3484>
  40284c:	mov	x3, x0
  402850:	mov	w0, wzr
  402854:	mov	w1, w21
  402858:	mov	x2, x22
  40285c:	b	402898 <__fxstatat@plt+0xcf8>
  402860:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402864:	add	x1, x1, #0xa68
  402868:	mov	w2, #0x5                   	// #5
  40286c:	mov	x0, xzr
  402870:	bl	401b00 <dcgettext@plt>
  402874:	ldr	x2, [x19, #56]
  402878:	mov	x21, x0
  40287c:	mov	w1, #0x3                   	// #3
  402880:	mov	w0, wzr
  402884:	bl	405024 <__fxstatat@plt+0x3484>
  402888:	mov	x3, x0
  40288c:	mov	w0, wzr
  402890:	mov	w1, wzr
  402894:	mov	x2, x21
  402898:	bl	4017d0 <error@plt>
  40289c:	mov	x0, x20
  4028a0:	mov	x1, x19
  4028a4:	bl	402d34 <__fxstatat@plt+0x1194>
  4028a8:	mov	w22, #0x4                   	// #4
  4028ac:	b	402a28 <__fxstatat@plt+0xe88>
  4028b0:	ldrb	w9, [x21, #8]
  4028b4:	cbz	w9, 40275c <__fxstatat@plt+0xbbc>
  4028b8:	ldr	x9, [x19, #88]
  4028bc:	cmp	x9, #0x1
  4028c0:	b.lt	40275c <__fxstatat@plt+0xbbc>  // b.tstop
  4028c4:	ldr	x9, [x19, #120]
  4028c8:	ldr	x10, [x20, #24]
  4028cc:	cmp	x9, x10
  4028d0:	b.eq	40275c <__fxstatat@plt+0xbbc>  // b.none
  4028d4:	mov	x0, x19
  4028d8:	bl	402d08 <__fxstatat@plt+0x1168>
  4028dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4028e0:	add	x1, x1, #0xa15
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	mov	x0, xzr
  4028ec:	bl	401b00 <dcgettext@plt>
  4028f0:	ldr	x1, [x19, #56]
  4028f4:	mov	x19, x0
  4028f8:	mov	w0, #0x4                   	// #4
  4028fc:	mov	w22, #0x4                   	// #4
  402900:	bl	404f24 <__fxstatat@plt+0x3384>
  402904:	mov	x3, x0
  402908:	mov	w0, wzr
  40290c:	mov	w1, wzr
  402910:	mov	x2, x19
  402914:	bl	4017d0 <error@plt>
  402918:	b	402a28 <__fxstatat@plt+0xe88>
  40291c:	ldrb	w8, [x21, #10]
  402920:	cbz	w8, 402934 <__fxstatat@plt+0xd94>
  402924:	ldr	w0, [x20, #44]
  402928:	ldr	x1, [x19, #48]
  40292c:	bl	402c88 <__fxstatat@plt+0x10e8>
  402930:	tbnz	w0, #0, 4027b4 <__fxstatat@plt+0xc14>
  402934:	ldrb	w8, [x21, #10]
  402938:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40293c:	mov	w9, #0x27                  	// #39
  402940:	add	x1, x1, #0x917
  402944:	cmp	w8, #0x0
  402948:	mov	w8, #0x15                  	// #21
  40294c:	mov	w2, #0x5                   	// #5
  402950:	mov	x0, xzr
  402954:	csel	w21, w8, w9, eq  // eq = none
  402958:	bl	401b00 <dcgettext@plt>
  40295c:	ldr	x1, [x19, #56]
  402960:	mov	x23, x0
  402964:	mov	w0, #0x4                   	// #4
  402968:	mov	w22, #0x4                   	// #4
  40296c:	bl	404f24 <__fxstatat@plt+0x3384>
  402970:	mov	x3, x0
  402974:	mov	w0, wzr
  402978:	mov	w1, w21
  40297c:	mov	x2, x23
  402980:	bl	4017d0 <error@plt>
  402984:	mov	x0, x19
  402988:	bl	402d08 <__fxstatat@plt+0x1168>
  40298c:	b	402a1c <__fxstatat@plt+0xe7c>
  402990:	ldr	x22, [x19, #48]
  402994:	mov	x0, x22
  402998:	bl	40399c <__fxstatat@plt+0x1dfc>
  40299c:	bl	402d60 <__fxstatat@plt+0x11c0>
  4029a0:	tbz	w0, #0, 402a48 <__fxstatat@plt+0xea8>
  4029a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4029a8:	add	x1, x1, #0x928
  4029ac:	mov	w2, #0x5                   	// #5
  4029b0:	mov	x0, xzr
  4029b4:	bl	401b00 <dcgettext@plt>
  4029b8:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4029bc:	mov	x21, x0
  4029c0:	add	x2, x2, #0x95c
  4029c4:	mov	w1, #0x4                   	// #4
  4029c8:	mov	w0, wzr
  4029cc:	mov	w22, #0x4                   	// #4
  4029d0:	bl	404e58 <__fxstatat@plt+0x32b8>
  4029d4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  4029d8:	mov	x23, x0
  4029dc:	add	x2, x2, #0x95b
  4029e0:	mov	w0, #0x1                   	// #1
  4029e4:	mov	w1, #0x4                   	// #4
  4029e8:	bl	404e58 <__fxstatat@plt+0x32b8>
  4029ec:	ldr	x2, [x19, #56]
  4029f0:	mov	x24, x0
  4029f4:	mov	w0, #0x2                   	// #2
  4029f8:	mov	w1, #0x4                   	// #4
  4029fc:	bl	404e58 <__fxstatat@plt+0x32b8>
  402a00:	mov	x5, x0
  402a04:	mov	w0, wzr
  402a08:	mov	w1, wzr
  402a0c:	mov	x2, x21
  402a10:	mov	x3, x23
  402a14:	mov	x4, x24
  402a18:	bl	4017d0 <error@plt>
  402a1c:	mov	x0, x20
  402a20:	mov	x1, x19
  402a24:	bl	402d34 <__fxstatat@plt+0x1194>
  402a28:	mov	w0, w22
  402a2c:	ldp	x20, x19, [sp, #192]
  402a30:	ldp	x22, x21, [sp, #176]
  402a34:	ldp	x24, x23, [sp, #160]
  402a38:	ldr	x25, [sp, #144]
  402a3c:	ldp	x29, x30, [sp, #128]
  402a40:	add	sp, sp, #0xd0
  402a44:	ret
  402a48:	ldr	x8, [x21, #16]
  402a4c:	cbz	x8, 402ae0 <__fxstatat@plt+0xf40>
  402a50:	ldr	x9, [x19, #128]
  402a54:	ldr	x10, [x8]
  402a58:	cmp	x9, x10
  402a5c:	b.ne	402ae0 <__fxstatat@plt+0xf40>  // b.any
  402a60:	ldr	x9, [x19, #120]
  402a64:	ldr	x8, [x8, #8]
  402a68:	cmp	x9, x8
  402a6c:	b.ne	402ae0 <__fxstatat@plt+0xf40>  // b.any
  402a70:	ldr	x0, [x19, #56]
  402a74:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402a78:	add	x1, x1, #0xd75
  402a7c:	bl	401a10 <strcmp@plt>
  402a80:	cbz	w0, 402bd8 <__fxstatat@plt+0x1038>
  402a84:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402a88:	add	x1, x1, #0x98b
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	mov	x0, xzr
  402a94:	bl	401b00 <dcgettext@plt>
  402a98:	ldr	x2, [x19, #56]
  402a9c:	mov	x21, x0
  402aa0:	mov	w1, #0x4                   	// #4
  402aa4:	mov	w0, wzr
  402aa8:	bl	404e58 <__fxstatat@plt+0x32b8>
  402aac:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  402ab0:	mov	x22, x0
  402ab4:	add	x2, x2, #0xd75
  402ab8:	mov	w0, #0x1                   	// #1
  402abc:	mov	w1, #0x4                   	// #4
  402ac0:	bl	404e58 <__fxstatat@plt+0x32b8>
  402ac4:	mov	x4, x0
  402ac8:	mov	w0, wzr
  402acc:	mov	w1, wzr
  402ad0:	mov	x2, x21
  402ad4:	mov	x3, x22
  402ad8:	bl	4017d0 <error@plt>
  402adc:	b	402c10 <__fxstatat@plt+0x1070>
  402ae0:	ldrb	w8, [x21, #24]
  402ae4:	cbz	w8, 4027bc <__fxstatat@plt+0xc1c>
  402ae8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402aec:	add	x1, x1, #0x95b
  402af0:	mov	x0, x22
  402af4:	mov	x2, xzr
  402af8:	bl	403ae4 <__fxstatat@plt+0x1f44>
  402afc:	mov	x22, x0
  402b00:	cbz	x0, 402b14 <__fxstatat@plt+0xf74>
  402b04:	mov	x1, sp
  402b08:	mov	x0, x22
  402b0c:	bl	409ad8 <__fxstatat@plt+0x7f38>
  402b10:	cbz	w0, 402b70 <__fxstatat@plt+0xfd0>
  402b14:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b18:	add	x1, x1, #0x9f6
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	mov	x0, xzr
  402b24:	bl	401b00 <dcgettext@plt>
  402b28:	mov	x23, x0
  402b2c:	mov	w1, #0x4                   	// #4
  402b30:	mov	w0, wzr
  402b34:	mov	x2, x22
  402b38:	bl	404e58 <__fxstatat@plt+0x32b8>
  402b3c:	ldr	x2, [x19, #48]
  402b40:	mov	x24, x0
  402b44:	mov	w0, #0x1                   	// #1
  402b48:	mov	w1, #0x4                   	// #4
  402b4c:	mov	w25, #0x1                   	// #1
  402b50:	bl	404e58 <__fxstatat@plt+0x32b8>
  402b54:	mov	x4, x0
  402b58:	mov	w0, wzr
  402b5c:	mov	w1, wzr
  402b60:	mov	x2, x23
  402b64:	mov	x3, x24
  402b68:	bl	4017d0 <error@plt>
  402b6c:	b	402b74 <__fxstatat@plt+0xfd4>
  402b70:	mov	w25, wzr
  402b74:	mov	x0, x22
  402b78:	bl	401a50 <free@plt>
  402b7c:	tbnz	w25, #0, 40289c <__fxstatat@plt+0xcfc>
  402b80:	ldr	x8, [x20, #24]
  402b84:	ldr	x9, [sp]
  402b88:	cmp	x8, x9
  402b8c:	b.eq	4027bc <__fxstatat@plt+0xc1c>  // b.none
  402b90:	tbnz	w25, #0, 40289c <__fxstatat@plt+0xcfc>
  402b94:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402b98:	add	x1, x1, #0xa15
  402b9c:	mov	w2, #0x5                   	// #5
  402ba0:	mov	x0, xzr
  402ba4:	bl	401b00 <dcgettext@plt>
  402ba8:	ldr	x1, [x19, #56]
  402bac:	mov	x21, x0
  402bb0:	mov	w0, #0x4                   	// #4
  402bb4:	bl	404f24 <__fxstatat@plt+0x3384>
  402bb8:	mov	x3, x0
  402bbc:	mov	w0, wzr
  402bc0:	mov	w1, wzr
  402bc4:	mov	x2, x21
  402bc8:	bl	4017d0 <error@plt>
  402bcc:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402bd0:	add	x1, x1, #0xa43
  402bd4:	b	402c18 <__fxstatat@plt+0x1078>
  402bd8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402bdc:	add	x1, x1, #0x95e
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	bl	401b00 <dcgettext@plt>
  402bec:	ldr	x1, [x19, #56]
  402bf0:	mov	x21, x0
  402bf4:	mov	w0, #0x4                   	// #4
  402bf8:	bl	404f24 <__fxstatat@plt+0x3384>
  402bfc:	mov	x3, x0
  402c00:	mov	w0, wzr
  402c04:	mov	w1, wzr
  402c08:	mov	x2, x21
  402c0c:	bl	4017d0 <error@plt>
  402c10:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402c14:	add	x1, x1, #0x9c5
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	mov	x0, xzr
  402c20:	bl	401b00 <dcgettext@plt>
  402c24:	mov	x2, x0
  402c28:	mov	w0, wzr
  402c2c:	mov	w1, wzr
  402c30:	bl	4017d0 <error@plt>
  402c34:	b	40289c <__fxstatat@plt+0xcfc>
  402c38:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402c3c:	add	x1, x1, #0xb37
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	mov	x0, xzr
  402c48:	bl	401b00 <dcgettext@plt>
  402c4c:	ldr	x2, [x19, #56]
  402c50:	ldrh	w20, [x19, #108]
  402c54:	mov	x19, x0
  402c58:	mov	w1, #0x3                   	// #3
  402c5c:	mov	w0, wzr
  402c60:	bl	405024 <__fxstatat@plt+0x3484>
  402c64:	adrp	x5, 40a000 <__fxstatat@plt+0x8460>
  402c68:	mov	x4, x0
  402c6c:	add	x5, x5, #0xb6f
  402c70:	mov	w0, wzr
  402c74:	mov	w1, wzr
  402c78:	mov	x2, x19
  402c7c:	mov	w3, w20
  402c80:	bl	4017d0 <error@plt>
  402c84:	bl	4019c0 <abort@plt>
  402c88:	stp	x29, x30, [sp, #-48]!
  402c8c:	mov	w2, #0xc900                	// #51456
  402c90:	str	x21, [sp, #16]
  402c94:	stp	x20, x19, [sp, #32]
  402c98:	mov	x29, sp
  402c9c:	bl	401b50 <openat@plt>
  402ca0:	tbnz	w0, #31, 402cf4 <__fxstatat@plt+0x1154>
  402ca4:	mov	w20, w0
  402ca8:	bl	4019b0 <fdopendir@plt>
  402cac:	cbz	x0, 402cec <__fxstatat@plt+0x114c>
  402cb0:	mov	x19, x0
  402cb4:	bl	401b70 <__errno_location@plt>
  402cb8:	mov	x20, x0
  402cbc:	str	wzr, [x0]
  402cc0:	mov	x0, x19
  402cc4:	bl	403254 <__fxstatat@plt+0x16b4>
  402cc8:	ldr	w21, [x20]
  402ccc:	mov	x20, x0
  402cd0:	mov	x0, x19
  402cd4:	bl	401970 <closedir@plt>
  402cd8:	mov	w0, wzr
  402cdc:	cbnz	x20, 402cf8 <__fxstatat@plt+0x1158>
  402ce0:	cmp	w21, #0x0
  402ce4:	cset	w0, eq  // eq = none
  402ce8:	b	402cf8 <__fxstatat@plt+0x1158>
  402cec:	mov	w0, w20
  402cf0:	bl	401980 <close@plt>
  402cf4:	mov	w0, wzr
  402cf8:	ldp	x20, x19, [sp, #32]
  402cfc:	ldr	x21, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #48
  402d04:	ret
  402d08:	ldr	x8, [x0, #8]
  402d0c:	ldr	x9, [x8, #88]
  402d10:	tbnz	x9, #63, 402d30 <__fxstatat@plt+0x1190>
  402d14:	mov	w9, #0x1                   	// #1
  402d18:	ldr	x10, [x8, #32]
  402d1c:	cbnz	x10, 402d30 <__fxstatat@plt+0x1190>
  402d20:	str	x9, [x8, #32]
  402d24:	ldr	x8, [x8, #8]
  402d28:	ldr	x10, [x8, #88]
  402d2c:	tbz	x10, #63, 402d18 <__fxstatat@plt+0x1178>
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-32]!
  402d38:	mov	w2, #0x4                   	// #4
  402d3c:	str	x19, [sp, #16]
  402d40:	mov	x29, sp
  402d44:	mov	x19, x0
  402d48:	bl	407c1c <__fxstatat@plt+0x607c>
  402d4c:	mov	x0, x19
  402d50:	bl	406a34 <__fxstatat@plt+0x4e94>
  402d54:	ldr	x19, [sp, #16]
  402d58:	ldp	x29, x30, [sp], #32
  402d5c:	ret
  402d60:	ldrb	w8, [x0]
  402d64:	cmp	w8, #0x2e
  402d68:	b.ne	402d98 <__fxstatat@plt+0x11f8>  // b.any
  402d6c:	ldrb	w8, [x0, #1]
  402d70:	mov	w9, #0x1                   	// #1
  402d74:	cmp	w8, #0x2e
  402d78:	cinc	x8, x9, eq  // eq = none
  402d7c:	ldrb	w8, [x0, x8]
  402d80:	cmp	w8, #0x0
  402d84:	cset	w9, eq  // eq = none
  402d88:	cmp	w8, #0x2f
  402d8c:	cset	w8, eq  // eq = none
  402d90:	orr	w0, w9, w8
  402d94:	ret
  402d98:	mov	w0, wzr
  402d9c:	ret
  402da0:	sub	sp, sp, #0xe0
  402da4:	stp	x29, x30, [sp, #128]
  402da8:	stp	x28, x27, [sp, #144]
  402dac:	stp	x26, x25, [sp, #160]
  402db0:	stp	x24, x23, [sp, #176]
  402db4:	stp	x22, x21, [sp, #192]
  402db8:	stp	x20, x19, [sp, #208]
  402dbc:	ldr	w19, [x0, #44]
  402dc0:	ldp	x20, x22, [x1, #48]
  402dc4:	mov	x26, x5
  402dc8:	mov	w21, w4
  402dcc:	mov	x24, x3
  402dd0:	mov	x25, x1
  402dd4:	mov	w27, w2
  402dd8:	add	x29, sp, #0x80
  402ddc:	cbz	x5, 402de8 <__fxstatat@plt+0x1248>
  402de0:	mov	w8, #0x2                   	// #2
  402de4:	str	w8, [x26]
  402de8:	mov	x0, sp
  402dec:	bl	4032ac <__fxstatat@plt+0x170c>
  402df0:	tst	w27, #0x1
  402df4:	mov	w8, #0x4                   	// #4
  402df8:	csel	w28, w8, wzr, ne  // ne = any
  402dfc:	cbz	x26, 402e30 <__fxstatat@plt+0x1290>
  402e00:	mov	w0, w19
  402e04:	mov	x1, x20
  402e08:	bl	402c88 <__fxstatat@plt+0x10e8>
  402e0c:	tst	w0, #0x1
  402e10:	mov	w8, #0x3                   	// #3
  402e14:	mov	w23, w0
  402e18:	cinc	w8, w8, ne  // ne = any
  402e1c:	str	w8, [x26]
  402e20:	ldr	x8, [x25, #32]
  402e24:	cbz	x8, 402e3c <__fxstatat@plt+0x129c>
  402e28:	mov	w19, #0x3                   	// #3
  402e2c:	b	402fbc <__fxstatat@plt+0x141c>
  402e30:	mov	w23, wzr
  402e34:	ldr	x8, [x25, #32]
  402e38:	cbnz	x8, 402e28 <__fxstatat@plt+0x1288>
  402e3c:	ldr	w8, [x24, #4]
  402e40:	cmp	w8, #0x5
  402e44:	b.eq	402fb8 <__fxstatat@plt+0x1418>  // b.none
  402e48:	ldrb	w9, [x24]
  402e4c:	cbz	w9, 402e60 <__fxstatat@plt+0x12c0>
  402e50:	mov	w25, wzr
  402e54:	mov	w26, wzr
  402e58:	cbnz	w25, 402e9c <__fxstatat@plt+0x12fc>
  402e5c:	b	402e90 <__fxstatat@plt+0x12f0>
  402e60:	cmp	w8, #0x3
  402e64:	b.eq	402e70 <__fxstatat@plt+0x12d0>  // b.none
  402e68:	ldrb	w8, [x24, #25]
  402e6c:	cbz	w8, 402e50 <__fxstatat@plt+0x12b0>
  402e70:	mov	x2, sp
  402e74:	mov	w0, w19
  402e78:	mov	x1, x20
  402e7c:	bl	4032b8 <__fxstatat@plt+0x1718>
  402e80:	mov	w25, w0
  402e84:	bl	401b70 <__errno_location@plt>
  402e88:	ldr	w26, [x0]
  402e8c:	cbnz	w25, 402e9c <__fxstatat@plt+0x12fc>
  402e90:	ldr	w8, [x24, #4]
  402e94:	cmp	w8, #0x3
  402e98:	b.ne	402fb8 <__fxstatat@plt+0x1418>  // b.any
  402e9c:	tbnz	w25, #31, 402ec8 <__fxstatat@plt+0x1328>
  402ea0:	tbnz	w27, #0, 402ec8 <__fxstatat@plt+0x1328>
  402ea4:	mov	x2, sp
  402ea8:	mov	w0, w19
  402eac:	mov	x1, x20
  402eb0:	bl	40334c <__fxstatat@plt+0x17ac>
  402eb4:	cbz	w0, 40302c <__fxstatat@plt+0x148c>
  402eb8:	bl	401b70 <__errno_location@plt>
  402ebc:	ldr	w26, [x0]
  402ec0:	mov	w28, wzr
  402ec4:	mov	w25, #0xffffffff            	// #-1
  402ec8:	tbnz	w25, #31, 402f14 <__fxstatat@plt+0x1374>
  402ecc:	cmp	w28, #0x4
  402ed0:	b.eq	402eec <__fxstatat@plt+0x134c>  // b.none
  402ed4:	cmp	w28, #0xa
  402ed8:	b.ne	402f14 <__fxstatat@plt+0x1374>  // b.any
  402edc:	ldr	w8, [x24, #4]
  402ee0:	cmp	w8, #0x3
  402ee4:	b.eq	402f14 <__fxstatat@plt+0x1374>  // b.none
  402ee8:	b	402fb8 <__fxstatat@plt+0x1418>
  402eec:	ldrb	w8, [x24, #9]
  402ef0:	cbnz	w8, 402f14 <__fxstatat@plt+0x1374>
  402ef4:	ldrb	w8, [x24, #10]
  402ef8:	mov	w9, #0x15                  	// #21
  402efc:	cmp	w8, #0x0
  402f00:	cset	w8, eq  // eq = none
  402f04:	orn	w8, w8, w23
  402f08:	tst	w8, #0x1
  402f0c:	csinv	w25, w25, wzr, eq  // eq = none
  402f10:	csel	w26, w9, w26, ne  // ne = any
  402f14:	mov	w0, #0x4                   	// #4
  402f18:	mov	x1, x22
  402f1c:	bl	404f24 <__fxstatat@plt+0x3384>
  402f20:	mov	x22, x0
  402f24:	tbnz	w25, #31, 402f84 <__fxstatat@plt+0x13e4>
  402f28:	cmp	w28, #0x4
  402f2c:	cset	w8, ne  // ne = any
  402f30:	cmp	w21, #0x2
  402f34:	cset	w9, ne  // ne = any
  402f38:	orr	w8, w9, w8
  402f3c:	orr	w8, w23, w8
  402f40:	tbz	w8, #0, 402fe0 <__fxstatat@plt+0x1440>
  402f44:	mov	x2, sp
  402f48:	mov	w0, w19
  402f4c:	mov	x1, x20
  402f50:	bl	40334c <__fxstatat@plt+0x17ac>
  402f54:	cbz	w0, 40304c <__fxstatat@plt+0x14ac>
  402f58:	bl	401b70 <__errno_location@plt>
  402f5c:	ldr	w19, [x0]
  402f60:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402f64:	add	x1, x1, #0x917
  402f68:	mov	w2, #0x5                   	// #5
  402f6c:	mov	x0, xzr
  402f70:	bl	401b00 <dcgettext@plt>
  402f74:	mov	x2, x0
  402f78:	mov	w0, wzr
  402f7c:	mov	w1, w19
  402f80:	b	402fa4 <__fxstatat@plt+0x1404>
  402f84:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  402f88:	add	x1, x1, #0x917
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	mov	x0, xzr
  402f94:	bl	401b00 <dcgettext@plt>
  402f98:	mov	x2, x0
  402f9c:	mov	w0, wzr
  402fa0:	mov	w1, w26
  402fa4:	mov	x3, x22
  402fa8:	bl	4017d0 <error@plt>
  402fac:	mov	w0, wzr
  402fb0:	mov	w19, #0x4                   	// #4
  402fb4:	tbz	w0, #0, 402fbc <__fxstatat@plt+0x141c>
  402fb8:	mov	w19, #0x2                   	// #2
  402fbc:	mov	w0, w19
  402fc0:	ldp	x20, x19, [sp, #208]
  402fc4:	ldp	x22, x21, [sp, #192]
  402fc8:	ldp	x24, x23, [sp, #176]
  402fcc:	ldp	x26, x25, [sp, #160]
  402fd0:	ldp	x28, x27, [sp, #144]
  402fd4:	ldp	x29, x30, [sp, #128]
  402fd8:	add	sp, sp, #0xe0
  402fdc:	ret
  402fe0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  402fe4:	ldr	x19, [x8, #680]
  402fe8:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  402fec:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  402ff0:	add	x8, x8, #0xb85
  402ff4:	add	x9, x9, #0xbb5
  402ff8:	cmp	w25, #0x0
  402ffc:	csel	x1, x9, x8, eq  // eq = none
  403000:	mov	w2, #0x5                   	// #5
  403004:	mov	x0, xzr
  403008:	bl	401b00 <dcgettext@plt>
  40300c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403010:	ldr	x3, [x8, #776]
  403014:	mov	x2, x0
  403018:	mov	w1, #0x1                   	// #1
  40301c:	mov	x0, x19
  403020:	mov	x4, x22
  403024:	bl	401a00 <__fprintf_chk@plt>
  403028:	b	4030a8 <__fxstatat@plt+0x1508>
  40302c:	ldr	w8, [sp, #16]
  403030:	and	w8, w8, #0xf000
  403034:	cmp	w8, #0xa, lsl #12
  403038:	b.eq	4030b8 <__fxstatat@plt+0x1518>  // b.none
  40303c:	cmp	w8, #0x4, lsl #12
  403040:	b.ne	4030c0 <__fxstatat@plt+0x1520>  // b.any
  403044:	mov	w28, #0x4                   	// #4
  403048:	b	402ec8 <__fxstatat@plt+0x1328>
  40304c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403050:	ldr	x19, [x8, #680]
  403054:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403058:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  40305c:	add	x8, x8, #0xbd5
  403060:	add	x9, x9, #0xbf8
  403064:	cmp	w25, #0x0
  403068:	csel	x1, x9, x8, eq  // eq = none
  40306c:	mov	w2, #0x5                   	// #5
  403070:	mov	x0, xzr
  403074:	bl	401b00 <dcgettext@plt>
  403078:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40307c:	ldr	x20, [x8, #776]
  403080:	mov	x21, x0
  403084:	mov	x0, sp
  403088:	bl	403a2c <__fxstatat@plt+0x1e8c>
  40308c:	mov	x4, x0
  403090:	mov	w1, #0x1                   	// #1
  403094:	mov	x0, x19
  403098:	mov	x2, x21
  40309c:	mov	x3, x20
  4030a0:	mov	x5, x22
  4030a4:	bl	401a00 <__fprintf_chk@plt>
  4030a8:	mov	w19, #0x3                   	// #3
  4030ac:	bl	405ea4 <__fxstatat@plt+0x4304>
  4030b0:	tbnz	w0, #0, 402fb8 <__fxstatat@plt+0x1418>
  4030b4:	b	402fbc <__fxstatat@plt+0x141c>
  4030b8:	mov	w28, #0xa                   	// #10
  4030bc:	b	402ec8 <__fxstatat@plt+0x1328>
  4030c0:	mov	w28, wzr
  4030c4:	b	402ec8 <__fxstatat@plt+0x1328>
  4030c8:	sub	sp, sp, #0xb0
  4030cc:	stp	x29, x30, [sp, #128]
  4030d0:	stp	x22, x21, [sp, #144]
  4030d4:	stp	x20, x19, [sp, #160]
  4030d8:	mov	x19, x1
  4030dc:	mov	x22, x0
  4030e0:	ldr	w0, [x0, #44]
  4030e4:	ldr	x1, [x1, #48]
  4030e8:	tst	w3, #0x1
  4030ec:	mov	w8, #0x200                 	// #512
  4030f0:	mov	x21, x2
  4030f4:	csel	w2, w8, wzr, ne  // ne = any
  4030f8:	add	x29, sp, #0x80
  4030fc:	mov	w20, w3
  403100:	bl	401830 <unlinkat@plt>
  403104:	cbz	w0, 4031ec <__fxstatat@plt+0x164c>
  403108:	bl	401b70 <__errno_location@plt>
  40310c:	ldr	w8, [x0]
  403110:	mov	x20, x0
  403114:	cmp	w8, #0x1e
  403118:	b.ne	403144 <__fxstatat@plt+0x15a4>  // b.any
  40311c:	ldr	w0, [x22, #44]
  403120:	ldr	x1, [x19, #48]
  403124:	mov	x2, sp
  403128:	bl	405718 <__fxstatat@plt+0x3b78>
  40312c:	cbz	w0, 40313c <__fxstatat@plt+0x159c>
  403130:	ldr	w8, [x20]
  403134:	cmp	w8, #0x2
  403138:	b.eq	403144 <__fxstatat@plt+0x15a4>  // b.none
  40313c:	mov	w8, #0x1e                  	// #30
  403140:	str	w8, [x20]
  403144:	ldr	w22, [x20]
  403148:	mov	x0, x21
  40314c:	mov	w1, w22
  403150:	bl	4033b8 <__fxstatat@plt+0x1818>
  403154:	tbnz	w0, #0, 403238 <__fxstatat@plt+0x1698>
  403158:	ldrh	w8, [x19, #108]
  40315c:	cmp	w8, #0x4
  403160:	b.ne	4031a0 <__fxstatat@plt+0x1600>  // b.any
  403164:	cmp	w22, #0x27
  403168:	b.hi	4031a0 <__fxstatat@plt+0x1600>  // b.pmore
  40316c:	mov	w8, w22
  403170:	mov	w9, #0x1                   	// #1
  403174:	lsl	x8, x9, x8
  403178:	mov	x9, #0x320000              	// #3276800
  40317c:	movk	x9, #0x80, lsl #32
  403180:	tst	x8, x9
  403184:	b.eq	4031a0 <__fxstatat@plt+0x1600>  // b.none
  403188:	ldr	w8, [x19, #64]
  40318c:	cmp	w8, #0xd
  403190:	b.eq	40319c <__fxstatat@plt+0x15fc>  // b.none
  403194:	cmp	w8, #0x1
  403198:	b.ne	4031a0 <__fxstatat@plt+0x1600>  // b.any
  40319c:	str	w8, [x20]
  4031a0:	ldr	w21, [x20]
  4031a4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4031a8:	add	x1, x1, #0x917
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, xzr
  4031b4:	bl	401b00 <dcgettext@plt>
  4031b8:	ldr	x1, [x19, #56]
  4031bc:	mov	x22, x0
  4031c0:	mov	w0, #0x4                   	// #4
  4031c4:	mov	w20, #0x4                   	// #4
  4031c8:	bl	404f24 <__fxstatat@plt+0x3384>
  4031cc:	mov	x3, x0
  4031d0:	mov	w0, wzr
  4031d4:	mov	w1, w21
  4031d8:	mov	x2, x22
  4031dc:	bl	4017d0 <error@plt>
  4031e0:	mov	x0, x19
  4031e4:	bl	402d08 <__fxstatat@plt+0x1168>
  4031e8:	b	40323c <__fxstatat@plt+0x169c>
  4031ec:	ldrb	w8, [x21, #26]
  4031f0:	cbz	w8, 403238 <__fxstatat@plt+0x1698>
  4031f4:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  4031f8:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  4031fc:	add	x8, x8, #0xc21
  403200:	add	x9, x9, #0xc0b
  403204:	tst	w20, #0x1
  403208:	csel	x1, x9, x8, ne  // ne = any
  40320c:	mov	w2, #0x5                   	// #5
  403210:	mov	x0, xzr
  403214:	bl	401b00 <dcgettext@plt>
  403218:	ldr	x1, [x19, #56]
  40321c:	mov	x19, x0
  403220:	mov	w0, #0x4                   	// #4
  403224:	bl	404f24 <__fxstatat@plt+0x3384>
  403228:	mov	x2, x0
  40322c:	mov	w0, #0x1                   	// #1
  403230:	mov	x1, x19
  403234:	bl	401900 <__printf_chk@plt>
  403238:	mov	w20, #0x2                   	// #2
  40323c:	mov	w0, w20
  403240:	ldp	x20, x19, [sp, #160]
  403244:	ldp	x22, x21, [sp, #144]
  403248:	ldp	x29, x30, [sp, #128]
  40324c:	add	sp, sp, #0xb0
  403250:	ret
  403254:	stp	x29, x30, [sp, #-48]!
  403258:	stp	x20, x19, [sp, #32]
  40325c:	mov	x19, x0
  403260:	str	x21, [sp, #16]
  403264:	mov	x29, sp
  403268:	b	403280 <__fxstatat@plt+0x16e0>
  40326c:	add	x0, x21, #0x13
  403270:	bl	402d60 <__fxstatat@plt+0x11c0>
  403274:	tst	w0, #0x1
  403278:	csel	x20, x20, x21, ne  // ne = any
  40327c:	tbz	w0, #0, 403298 <__fxstatat@plt+0x16f8>
  403280:	mov	x0, x19
  403284:	bl	401950 <readdir@plt>
  403288:	mov	x21, x0
  40328c:	cbnz	x0, 40326c <__fxstatat@plt+0x16cc>
  403290:	mov	x20, x21
  403294:	tbnz	w0, #0, 403280 <__fxstatat@plt+0x16e0>
  403298:	mov	x0, x20
  40329c:	ldp	x20, x19, [sp, #32]
  4032a0:	ldr	x21, [sp, #16]
  4032a4:	ldp	x29, x30, [sp], #48
  4032a8:	ret
  4032ac:	mov	x8, #0xffffffffffffffff    	// #-1
  4032b0:	str	x8, [x0, #48]
  4032b4:	ret
  4032b8:	stp	x29, x30, [sp, #-48]!
  4032bc:	str	x21, [sp, #16]
  4032c0:	stp	x20, x19, [sp, #32]
  4032c4:	mov	x29, sp
  4032c8:	mov	x21, x2
  4032cc:	mov	x19, x1
  4032d0:	mov	w20, w0
  4032d4:	bl	405b60 <__fxstatat@plt+0x3fc0>
  4032d8:	tbz	w0, #0, 4032e4 <__fxstatat@plt+0x1744>
  4032dc:	mov	w0, wzr
  4032e0:	b	4032fc <__fxstatat@plt+0x175c>
  4032e4:	mov	w0, w20
  4032e8:	mov	x1, x19
  4032ec:	mov	x2, x21
  4032f0:	bl	40334c <__fxstatat@plt+0x17ac>
  4032f4:	cbz	w0, 40330c <__fxstatat@plt+0x176c>
  4032f8:	mov	w0, #0xffffffff            	// #-1
  4032fc:	ldp	x20, x19, [sp, #32]
  403300:	ldr	x21, [sp, #16]
  403304:	ldp	x29, x30, [sp], #48
  403308:	ret
  40330c:	ldr	w8, [x21, #16]
  403310:	and	w8, w8, #0xf000
  403314:	cmp	w8, #0xa, lsl #12
  403318:	b.eq	4032dc <__fxstatat@plt+0x173c>  // b.none
  40331c:	mov	w2, #0x2                   	// #2
  403320:	mov	w3, #0x200                 	// #512
  403324:	mov	w0, w20
  403328:	mov	x1, x19
  40332c:	bl	401b40 <faccessat@plt>
  403330:	cbz	w0, 4032fc <__fxstatat@plt+0x175c>
  403334:	bl	401b70 <__errno_location@plt>
  403338:	ldr	w8, [x0]
  40333c:	cmp	w8, #0xd
  403340:	mov	w8, #0x1                   	// #1
  403344:	cneg	w0, w8, ne  // ne = any
  403348:	b	4032fc <__fxstatat@plt+0x175c>
  40334c:	stp	x29, x30, [sp, #-32]!
  403350:	ldr	x8, [x2, #48]
  403354:	str	x19, [sp, #16]
  403358:	mov	x19, x2
  40335c:	mov	x29, sp
  403360:	cmn	x8, #0x1
  403364:	b.ne	40338c <__fxstatat@plt+0x17ec>  // b.any
  403368:	mov	w3, #0x100                 	// #256
  40336c:	mov	x2, x19
  403370:	bl	409ae8 <__fxstatat@plt+0x7f48>
  403374:	cbz	w0, 40338c <__fxstatat@plt+0x17ec>
  403378:	mov	x8, #0xfffffffffffffffe    	// #-2
  40337c:	str	x8, [x19, #48]
  403380:	bl	401b70 <__errno_location@plt>
  403384:	ldrsw	x8, [x0]
  403388:	str	x8, [x19, #8]
  40338c:	ldr	x8, [x19, #48]
  403390:	tbnz	x8, #63, 40339c <__fxstatat@plt+0x17fc>
  403394:	mov	w0, wzr
  403398:	b	4033ac <__fxstatat@plt+0x180c>
  40339c:	ldr	x19, [x19, #8]
  4033a0:	bl	401b70 <__errno_location@plt>
  4033a4:	str	w19, [x0]
  4033a8:	mov	w0, #0xffffffff            	// #-1
  4033ac:	ldr	x19, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	ret
  4033b8:	stp	x29, x30, [sp, #-16]!
  4033bc:	ldrb	w8, [x0]
  4033c0:	mov	x29, sp
  4033c4:	cbz	w8, 4033d4 <__fxstatat@plt+0x1834>
  4033c8:	mov	w0, w1
  4033cc:	bl	4033e4 <__fxstatat@plt+0x1844>
  4033d0:	b	4033d8 <__fxstatat@plt+0x1838>
  4033d4:	mov	w0, wzr
  4033d8:	and	w0, w0, #0x1
  4033dc:	ldp	x29, x30, [sp], #16
  4033e0:	ret
  4033e4:	mov	w8, w0
  4033e8:	cmp	w0, #0x16
  4033ec:	mov	w0, #0x1                   	// #1
  4033f0:	b.hi	403408 <__fxstatat@plt+0x1868>  // b.pmore
  4033f4:	mov	w10, #0x4                   	// #4
  4033f8:	lsl	w9, w0, w8
  4033fc:	movk	w10, #0x50, lsl #16
  403400:	tst	w9, w10
  403404:	b.ne	403410 <__fxstatat@plt+0x1870>  // b.any
  403408:	cmp	w8, #0x54
  40340c:	b.ne	403414 <__fxstatat@plt+0x1874>  // b.any
  403410:	ret
  403414:	mov	w0, wzr
  403418:	ret
  40341c:	stp	x29, x30, [sp, #-16]!
  403420:	mov	w0, #0x1                   	// #1
  403424:	mov	x29, sp
  403428:	bl	401cbc <__fxstatat@plt+0x11c>
  40342c:	ldp	x29, x30, [sp], #16
  403430:	ret
  403434:	stp	x29, x30, [sp, #-96]!
  403438:	stp	x28, x27, [sp, #16]
  40343c:	stp	x26, x25, [sp, #32]
  403440:	stp	x24, x23, [sp, #48]
  403444:	stp	x22, x21, [sp, #64]
  403448:	stp	x20, x19, [sp, #80]
  40344c:	mov	x29, sp
  403450:	mov	x19, x3
  403454:	mov	x20, x2
  403458:	mov	x24, x1
  40345c:	mov	x21, x0
  403460:	bl	4017b0 <strlen@plt>
  403464:	ldr	x25, [x24]
  403468:	cbz	x25, 4034e8 <__fxstatat@plt+0x1948>
  40346c:	mov	x22, x0
  403470:	mov	w26, wzr
  403474:	mov	x23, xzr
  403478:	add	x28, x24, #0x8
  40347c:	mov	x27, #0xffffffffffffffff    	// #-1
  403480:	mov	x24, x20
  403484:	b	40349c <__fxstatat@plt+0x18fc>
  403488:	mov	x27, x23
  40348c:	ldr	x25, [x28, x23, lsl #3]
  403490:	add	x23, x23, #0x1
  403494:	add	x24, x24, x19
  403498:	cbz	x25, 4034f0 <__fxstatat@plt+0x1950>
  40349c:	mov	x0, x25
  4034a0:	mov	x1, x21
  4034a4:	mov	x2, x22
  4034a8:	bl	4018d0 <strncmp@plt>
  4034ac:	cbnz	w0, 40348c <__fxstatat@plt+0x18ec>
  4034b0:	mov	x0, x25
  4034b4:	bl	4017b0 <strlen@plt>
  4034b8:	cmp	x0, x22
  4034bc:	b.eq	4034fc <__fxstatat@plt+0x195c>  // b.none
  4034c0:	cmn	x27, #0x1
  4034c4:	b.eq	403488 <__fxstatat@plt+0x18e8>  // b.none
  4034c8:	cbz	x20, 4034e0 <__fxstatat@plt+0x1940>
  4034cc:	madd	x0, x27, x19, x20
  4034d0:	mov	x1, x24
  4034d4:	mov	x2, x19
  4034d8:	bl	401940 <bcmp@plt>
  4034dc:	cbz	w0, 40348c <__fxstatat@plt+0x18ec>
  4034e0:	mov	w26, #0x1                   	// #1
  4034e4:	b	40348c <__fxstatat@plt+0x18ec>
  4034e8:	mov	w26, wzr
  4034ec:	mov	x27, #0xffffffffffffffff    	// #-1
  4034f0:	tst	w26, #0x1
  4034f4:	mov	x8, #0xfffffffffffffffe    	// #-2
  4034f8:	csel	x23, x8, x27, ne  // ne = any
  4034fc:	mov	x0, x23
  403500:	ldp	x20, x19, [sp, #80]
  403504:	ldp	x22, x21, [sp, #64]
  403508:	ldp	x24, x23, [sp, #48]
  40350c:	ldp	x26, x25, [sp, #32]
  403510:	ldp	x28, x27, [sp, #16]
  403514:	ldp	x29, x30, [sp], #96
  403518:	ret
  40351c:	stp	x29, x30, [sp, #-48]!
  403520:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403524:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403528:	add	x8, x8, #0xc4d
  40352c:	add	x9, x9, #0xc32
  403530:	cmn	x2, #0x1
  403534:	stp	x20, x19, [sp, #32]
  403538:	mov	x19, x1
  40353c:	mov	x20, x0
  403540:	csel	x1, x9, x8, eq  // eq = none
  403544:	mov	w2, #0x5                   	// #5
  403548:	mov	x0, xzr
  40354c:	str	x21, [sp, #16]
  403550:	mov	x29, sp
  403554:	bl	401b00 <dcgettext@plt>
  403558:	mov	x21, x0
  40355c:	mov	w1, #0x8                   	// #8
  403560:	mov	w0, wzr
  403564:	mov	x2, x19
  403568:	bl	404e58 <__fxstatat@plt+0x32b8>
  40356c:	mov	x19, x0
  403570:	mov	w0, #0x1                   	// #1
  403574:	mov	x1, x20
  403578:	bl	40518c <__fxstatat@plt+0x35ec>
  40357c:	mov	x4, x0
  403580:	mov	w0, wzr
  403584:	mov	w1, wzr
  403588:	mov	x2, x21
  40358c:	mov	x3, x19
  403590:	bl	4017d0 <error@plt>
  403594:	ldp	x20, x19, [sp, #32]
  403598:	ldr	x21, [sp, #16]
  40359c:	ldp	x29, x30, [sp], #48
  4035a0:	ret
  4035a4:	stp	x29, x30, [sp, #-96]!
  4035a8:	stp	x20, x19, [sp, #80]
  4035ac:	mov	x20, x1
  4035b0:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4035b4:	stp	x22, x21, [sp, #64]
  4035b8:	mov	x19, x2
  4035bc:	mov	x21, x0
  4035c0:	add	x1, x1, #0xc6a
  4035c4:	mov	w2, #0x5                   	// #5
  4035c8:	mov	x0, xzr
  4035cc:	stp	x28, x27, [sp, #16]
  4035d0:	stp	x26, x25, [sp, #32]
  4035d4:	stp	x24, x23, [sp, #48]
  4035d8:	mov	x29, sp
  4035dc:	bl	401b00 <dcgettext@plt>
  4035e0:	adrp	x26, 41c000 <__fxstatat@plt+0x1a460>
  4035e4:	ldr	x1, [x26, #680]
  4035e8:	bl	401b10 <fputs_unlocked@plt>
  4035ec:	ldr	x24, [x21]
  4035f0:	cbz	x24, 403684 <__fxstatat@plt+0x1ae4>
  4035f4:	add	x27, x21, #0x8
  4035f8:	adrp	x21, 40a000 <__fxstatat@plt+0x8460>
  4035fc:	adrp	x22, 40a000 <__fxstatat@plt+0x8460>
  403600:	mov	x23, xzr
  403604:	mov	x28, xzr
  403608:	add	x21, x21, #0xc7f
  40360c:	add	x22, x22, #0xc87
  403610:	b	403648 <__fxstatat@plt+0x1aa8>
  403614:	ldr	x23, [x26, #680]
  403618:	mov	x0, x24
  40361c:	bl	4051a4 <__fxstatat@plt+0x3604>
  403620:	mov	x3, x0
  403624:	mov	w1, #0x1                   	// #1
  403628:	mov	x0, x23
  40362c:	mov	x2, x21
  403630:	bl	401a00 <__fprintf_chk@plt>
  403634:	mov	x23, x20
  403638:	ldr	x24, [x27, x28, lsl #3]
  40363c:	add	x28, x28, #0x1
  403640:	add	x20, x20, x19
  403644:	cbz	x24, 403684 <__fxstatat@plt+0x1ae4>
  403648:	cbz	x28, 403614 <__fxstatat@plt+0x1a74>
  40364c:	mov	x0, x23
  403650:	mov	x1, x20
  403654:	mov	x2, x19
  403658:	bl	401940 <bcmp@plt>
  40365c:	cbnz	w0, 403614 <__fxstatat@plt+0x1a74>
  403660:	ldr	x25, [x26, #680]
  403664:	mov	x0, x24
  403668:	bl	4051a4 <__fxstatat@plt+0x3604>
  40366c:	mov	x3, x0
  403670:	mov	w1, #0x1                   	// #1
  403674:	mov	x0, x25
  403678:	mov	x2, x22
  40367c:	bl	401a00 <__fprintf_chk@plt>
  403680:	b	403638 <__fxstatat@plt+0x1a98>
  403684:	ldr	x1, [x26, #680]
  403688:	mov	w0, #0xa                   	// #10
  40368c:	bl	401880 <putc_unlocked@plt>
  403690:	ldp	x20, x19, [sp, #80]
  403694:	ldp	x22, x21, [sp, #64]
  403698:	ldp	x24, x23, [sp, #48]
  40369c:	ldp	x26, x25, [sp, #32]
  4036a0:	ldp	x28, x27, [sp, #16]
  4036a4:	ldp	x29, x30, [sp], #96
  4036a8:	ret
  4036ac:	stp	x29, x30, [sp, #-64]!
  4036b0:	stp	x24, x23, [sp, #16]
  4036b4:	stp	x22, x21, [sp, #32]
  4036b8:	mov	x21, x3
  4036bc:	mov	x22, x2
  4036c0:	mov	x23, x1
  4036c4:	mov	x24, x0
  4036c8:	mov	x0, x1
  4036cc:	mov	x1, x2
  4036d0:	mov	x2, x3
  4036d4:	mov	x3, x4
  4036d8:	stp	x20, x19, [sp, #48]
  4036dc:	mov	x29, sp
  4036e0:	mov	x19, x5
  4036e4:	mov	x20, x4
  4036e8:	bl	403434 <__fxstatat@plt+0x1894>
  4036ec:	mov	x2, x0
  4036f0:	tbz	x0, #63, 403718 <__fxstatat@plt+0x1b78>
  4036f4:	mov	x0, x24
  4036f8:	mov	x1, x23
  4036fc:	bl	40351c <__fxstatat@plt+0x197c>
  403700:	mov	x0, x22
  403704:	mov	x1, x21
  403708:	mov	x2, x20
  40370c:	bl	4035a4 <__fxstatat@plt+0x1a04>
  403710:	blr	x19
  403714:	mov	x2, #0xffffffffffffffff    	// #-1
  403718:	ldp	x20, x19, [sp, #48]
  40371c:	ldp	x22, x21, [sp, #32]
  403720:	ldp	x24, x23, [sp, #16]
  403724:	mov	x0, x2
  403728:	ldp	x29, x30, [sp], #64
  40372c:	ret
  403730:	stp	x29, x30, [sp, #-64]!
  403734:	stp	x22, x21, [sp, #32]
  403738:	stp	x20, x19, [sp, #48]
  40373c:	ldr	x20, [x1]
  403740:	str	x23, [sp, #16]
  403744:	mov	x29, sp
  403748:	cbz	x20, 403798 <__fxstatat@plt+0x1bf8>
  40374c:	mov	x22, x2
  403750:	mov	x23, x1
  403754:	mov	x1, x2
  403758:	mov	x2, x3
  40375c:	mov	x19, x3
  403760:	mov	x21, x0
  403764:	bl	401940 <bcmp@plt>
  403768:	cbz	w0, 403798 <__fxstatat@plt+0x1bf8>
  40376c:	add	x22, x22, x19
  403770:	add	x23, x23, #0x8
  403774:	ldr	x20, [x23]
  403778:	cbz	x20, 403798 <__fxstatat@plt+0x1bf8>
  40377c:	mov	x0, x21
  403780:	mov	x1, x22
  403784:	mov	x2, x19
  403788:	bl	401940 <bcmp@plt>
  40378c:	add	x22, x22, x19
  403790:	add	x23, x23, #0x8
  403794:	cbnz	w0, 403774 <__fxstatat@plt+0x1bd4>
  403798:	mov	x0, x20
  40379c:	ldp	x20, x19, [sp, #48]
  4037a0:	ldp	x22, x21, [sp, #32]
  4037a4:	ldr	x23, [sp, #16]
  4037a8:	ldp	x29, x30, [sp], #64
  4037ac:	ret
  4037b0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4037b4:	str	x0, [x8, #752]
  4037b8:	ret
  4037bc:	stp	x29, x30, [sp, #-48]!
  4037c0:	stp	x20, x19, [sp, #32]
  4037c4:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  4037c8:	ldr	x19, [x20, #712]
  4037cc:	str	x21, [sp, #16]
  4037d0:	mov	x29, sp
  4037d4:	mov	x0, x19
  4037d8:	bl	405fd8 <__fxstatat@plt+0x4438>
  4037dc:	cbz	x0, 4037f4 <__fxstatat@plt+0x1c54>
  4037e0:	mov	w2, #0x1                   	// #1
  4037e4:	mov	x0, x19
  4037e8:	mov	x1, xzr
  4037ec:	bl	406018 <__fxstatat@plt+0x4478>
  4037f0:	cbz	w0, 4037fc <__fxstatat@plt+0x1c5c>
  4037f4:	mov	w19, wzr
  4037f8:	b	40380c <__fxstatat@plt+0x1c6c>
  4037fc:	ldr	x0, [x20, #712]
  403800:	bl	405f78 <__fxstatat@plt+0x43d8>
  403804:	cmp	w0, #0x0
  403808:	cset	w19, ne  // ne = any
  40380c:	ldr	x0, [x20, #712]
  403810:	bl	408264 <__fxstatat@plt+0x66c4>
  403814:	tbnz	w19, #0, 403830 <__fxstatat@plt+0x1c90>
  403818:	cbnz	w0, 403830 <__fxstatat@plt+0x1c90>
  40381c:	bl	4038c8 <__fxstatat@plt+0x1d28>
  403820:	ldp	x20, x19, [sp, #32]
  403824:	ldr	x21, [sp, #16]
  403828:	ldp	x29, x30, [sp], #48
  40382c:	ret
  403830:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403834:	add	x1, x1, #0xc8c
  403838:	mov	w2, #0x5                   	// #5
  40383c:	mov	x0, xzr
  403840:	bl	401b00 <dcgettext@plt>
  403844:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403848:	ldr	x21, [x8, #752]
  40384c:	mov	x19, x0
  403850:	bl	401b70 <__errno_location@plt>
  403854:	ldr	w20, [x0]
  403858:	cbnz	x21, 403878 <__fxstatat@plt+0x1cd8>
  40385c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403860:	add	x2, x2, #0xc89
  403864:	mov	w0, wzr
  403868:	mov	w1, w20
  40386c:	mov	x3, x19
  403870:	bl	4017d0 <error@plt>
  403874:	b	40389c <__fxstatat@plt+0x1cfc>
  403878:	mov	x0, x21
  40387c:	bl	404ff4 <__fxstatat@plt+0x3454>
  403880:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403884:	mov	x3, x0
  403888:	add	x2, x2, #0xc9f
  40388c:	mov	w0, wzr
  403890:	mov	w1, w20
  403894:	mov	x4, x19
  403898:	bl	4017d0 <error@plt>
  40389c:	bl	4038c8 <__fxstatat@plt+0x1d28>
  4038a0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4038a4:	ldr	w0, [x8, #576]
  4038a8:	bl	4017a0 <_exit@plt>
  4038ac:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4038b0:	str	x0, [x8, #760]
  4038b4:	ret
  4038b8:	and	w8, w0, #0x1
  4038bc:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  4038c0:	strb	w8, [x9, #768]
  4038c4:	ret
  4038c8:	stp	x29, x30, [sp, #-48]!
  4038cc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4038d0:	ldr	x0, [x8, #704]
  4038d4:	str	x21, [sp, #16]
  4038d8:	stp	x20, x19, [sp, #32]
  4038dc:	mov	x29, sp
  4038e0:	bl	408264 <__fxstatat@plt+0x66c4>
  4038e4:	cbz	w0, 403904 <__fxstatat@plt+0x1d64>
  4038e8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  4038ec:	ldrb	w8, [x8, #768]
  4038f0:	cbz	w8, 403924 <__fxstatat@plt+0x1d84>
  4038f4:	bl	401b70 <__errno_location@plt>
  4038f8:	ldr	w8, [x0]
  4038fc:	cmp	w8, #0x20
  403900:	b.ne	403924 <__fxstatat@plt+0x1d84>  // b.any
  403904:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403908:	ldr	x0, [x8, #680]
  40390c:	bl	408264 <__fxstatat@plt+0x66c4>
  403910:	cbnz	w0, 403990 <__fxstatat@plt+0x1df0>
  403914:	ldp	x20, x19, [sp, #32]
  403918:	ldr	x21, [sp, #16]
  40391c:	ldp	x29, x30, [sp], #48
  403920:	ret
  403924:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403928:	add	x1, x1, #0xca6
  40392c:	mov	w2, #0x5                   	// #5
  403930:	mov	x0, xzr
  403934:	bl	401b00 <dcgettext@plt>
  403938:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40393c:	ldr	x21, [x8, #760]
  403940:	mov	x19, x0
  403944:	bl	401b70 <__errno_location@plt>
  403948:	ldr	w20, [x0]
  40394c:	cbnz	x21, 40396c <__fxstatat@plt+0x1dcc>
  403950:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403954:	add	x2, x2, #0xc89
  403958:	mov	w0, wzr
  40395c:	mov	w1, w20
  403960:	mov	x3, x19
  403964:	bl	4017d0 <error@plt>
  403968:	b	403990 <__fxstatat@plt+0x1df0>
  40396c:	mov	x0, x21
  403970:	bl	404ff4 <__fxstatat@plt+0x3454>
  403974:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  403978:	mov	x3, x0
  40397c:	add	x2, x2, #0xc9f
  403980:	mov	w0, wzr
  403984:	mov	w1, w20
  403988:	mov	x4, x19
  40398c:	bl	4017d0 <error@plt>
  403990:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403994:	ldr	w0, [x8, #576]
  403998:	bl	4017a0 <_exit@plt>
  40399c:	sub	x0, x0, #0x1
  4039a0:	ldrb	w8, [x0, #1]!
  4039a4:	cmp	w8, #0x2f
  4039a8:	b.eq	4039a0 <__fxstatat@plt+0x1e00>  // b.none
  4039ac:	mov	w8, wzr
  4039b0:	mov	x9, x0
  4039b4:	b	4039c0 <__fxstatat@plt+0x1e20>
  4039b8:	mov	w8, #0x1                   	// #1
  4039bc:	add	x9, x9, #0x1
  4039c0:	ldrb	w10, [x9]
  4039c4:	cmp	w10, #0x2f
  4039c8:	b.eq	4039b8 <__fxstatat@plt+0x1e18>  // b.none
  4039cc:	cbz	w10, 4039e4 <__fxstatat@plt+0x1e44>
  4039d0:	tst	w8, #0x1
  4039d4:	mov	w8, wzr
  4039d8:	csel	x0, x9, x0, ne  // ne = any
  4039dc:	add	x9, x9, #0x1
  4039e0:	b	4039c0 <__fxstatat@plt+0x1e20>
  4039e4:	ret
  4039e8:	stp	x29, x30, [sp, #-32]!
  4039ec:	str	x19, [sp, #16]
  4039f0:	mov	x29, sp
  4039f4:	mov	x19, x0
  4039f8:	bl	4017b0 <strlen@plt>
  4039fc:	mov	x8, x0
  403a00:	sub	x9, x19, #0x1
  403a04:	mov	x0, x8
  403a08:	cmp	x8, #0x2
  403a0c:	b.cc	403a20 <__fxstatat@plt+0x1e80>  // b.lo, b.ul, b.last
  403a10:	ldrb	w8, [x9, x0]
  403a14:	cmp	w8, #0x2f
  403a18:	sub	x8, x0, #0x1
  403a1c:	b.eq	403a04 <__fxstatat@plt+0x1e64>  // b.none
  403a20:	ldr	x19, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #32
  403a28:	ret
  403a2c:	stp	x29, x30, [sp, #-16]!
  403a30:	ldr	w8, [x0, #16]
  403a34:	mov	x29, sp
  403a38:	and	w8, w8, #0xf000
  403a3c:	sub	w8, w8, #0x1, lsl #12
  403a40:	lsr	w8, w8, #12
  403a44:	cmp	w8, #0xb
  403a48:	b.hi	403a84 <__fxstatat@plt+0x1ee4>  // b.pmore
  403a4c:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403a50:	add	x9, x9, #0xcb2
  403a54:	adr	x10, 403a6c <__fxstatat@plt+0x1ecc>
  403a58:	ldrb	w11, [x9, x8]
  403a5c:	add	x10, x10, x11, lsl #2
  403a60:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403a64:	add	x1, x1, #0xcde
  403a68:	br	x10
  403a6c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403a70:	add	x1, x1, #0xd20
  403a74:	b	403ad0 <__fxstatat@plt+0x1f30>
  403a78:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403a7c:	add	x1, x1, #0xd09
  403a80:	b	403ad0 <__fxstatat@plt+0x1f30>
  403a84:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403a88:	add	x1, x1, #0xd2c
  403a8c:	b	403ad0 <__fxstatat@plt+0x1f30>
  403a90:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403a94:	add	x1, x1, #0xcf6
  403a98:	b	403ad0 <__fxstatat@plt+0x1f30>
  403a9c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403aa0:	add	x1, x1, #0xce8
  403aa4:	b	403ad0 <__fxstatat@plt+0x1f30>
  403aa8:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403aac:	add	x1, x1, #0xd25
  403ab0:	b	403ad0 <__fxstatat@plt+0x1f30>
  403ab4:	ldr	x8, [x0, #48]
  403ab8:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  403abc:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  403ac0:	add	x9, x9, #0xcd1
  403ac4:	add	x10, x10, #0xcbe
  403ac8:	cmp	x8, #0x0
  403acc:	csel	x1, x10, x9, eq  // eq = none
  403ad0:	mov	w2, #0x5                   	// #5
  403ad4:	mov	x0, xzr
  403ad8:	bl	401b00 <dcgettext@plt>
  403adc:	ldp	x29, x30, [sp], #16
  403ae0:	ret
  403ae4:	stp	x29, x30, [sp, #-16]!
  403ae8:	mov	x29, sp
  403aec:	bl	403b00 <__fxstatat@plt+0x1f60>
  403af0:	cbz	x0, 403afc <__fxstatat@plt+0x1f5c>
  403af4:	ldp	x29, x30, [sp], #16
  403af8:	ret
  403afc:	bl	405dd4 <__fxstatat@plt+0x4234>
  403b00:	stp	x29, x30, [sp, #-80]!
  403b04:	stp	x26, x25, [sp, #16]
  403b08:	stp	x24, x23, [sp, #32]
  403b0c:	stp	x22, x21, [sp, #48]
  403b10:	stp	x20, x19, [sp, #64]
  403b14:	mov	x29, sp
  403b18:	mov	x20, x2
  403b1c:	mov	x19, x1
  403b20:	mov	x21, x0
  403b24:	bl	40399c <__fxstatat@plt+0x1dfc>
  403b28:	mov	x22, x0
  403b2c:	bl	4039e8 <__fxstatat@plt+0x1e48>
  403b30:	sub	x8, x22, x21
  403b34:	mov	x24, x0
  403b38:	add	x23, x8, x0
  403b3c:	mov	x0, x19
  403b40:	bl	4017b0 <strlen@plt>
  403b44:	mov	x22, x0
  403b48:	cbz	x24, 403b64 <__fxstatat@plt+0x1fc4>
  403b4c:	add	x8, x23, x21
  403b50:	ldurb	w8, [x8, #-1]
  403b54:	cmp	w8, #0x2f
  403b58:	b.ne	403b78 <__fxstatat@plt+0x1fd8>  // b.any
  403b5c:	mov	w25, wzr
  403b60:	b	403b88 <__fxstatat@plt+0x1fe8>
  403b64:	ldrb	w8, [x19]
  403b68:	cmp	w8, #0x2f
  403b6c:	mov	w8, #0x2e                  	// #46
  403b70:	csel	w25, w8, wzr, eq  // eq = none
  403b74:	b	403b88 <__fxstatat@plt+0x1fe8>
  403b78:	ldrb	w8, [x19]
  403b7c:	cmp	w8, #0x2f
  403b80:	mov	w8, #0x2f                  	// #47
  403b84:	csel	w25, wzr, w8, eq  // eq = none
  403b88:	cmp	w25, #0x0
  403b8c:	add	x8, x22, x23
  403b90:	cinc	x8, x8, ne  // ne = any
  403b94:	add	x0, x8, #0x1
  403b98:	cset	w26, ne  // ne = any
  403b9c:	bl	4018b0 <malloc@plt>
  403ba0:	mov	x24, x0
  403ba4:	cbz	x0, 403be0 <__fxstatat@plt+0x2040>
  403ba8:	mov	x3, #0xffffffffffffffff    	// #-1
  403bac:	mov	x0, x24
  403bb0:	mov	x1, x21
  403bb4:	mov	x2, x23
  403bb8:	bl	401ae0 <__mempcpy_chk@plt>
  403bbc:	strb	w25, [x0]
  403bc0:	add	x0, x0, x26
  403bc4:	cbz	x20, 403bcc <__fxstatat@plt+0x202c>
  403bc8:	str	x0, [x20]
  403bcc:	mov	x3, #0xffffffffffffffff    	// #-1
  403bd0:	mov	x1, x19
  403bd4:	mov	x2, x22
  403bd8:	bl	401ae0 <__mempcpy_chk@plt>
  403bdc:	strb	wzr, [x0]
  403be0:	mov	x0, x24
  403be4:	ldp	x20, x19, [sp, #64]
  403be8:	ldp	x22, x21, [sp, #48]
  403bec:	ldp	x24, x23, [sp, #32]
  403bf0:	ldp	x26, x25, [sp, #16]
  403bf4:	ldp	x29, x30, [sp], #80
  403bf8:	ret
  403bfc:	mov	w0, #0xffffffff            	// #-1
  403c00:	ret
  403c04:	mov	w0, #0xffffffff            	// #-1
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-32]!
  403c10:	stp	x20, x19, [sp, #16]
  403c14:	mov	x29, sp
  403c18:	cbz	x0, 403c98 <__fxstatat@plt+0x20f8>
  403c1c:	mov	w1, #0x2f                  	// #47
  403c20:	mov	x19, x0
  403c24:	bl	401990 <strrchr@plt>
  403c28:	cmp	x0, #0x0
  403c2c:	csinc	x20, x19, x0, eq  // eq = none
  403c30:	sub	x8, x20, x19
  403c34:	cmp	x8, #0x7
  403c38:	b.lt	403c7c <__fxstatat@plt+0x20dc>  // b.tstop
  403c3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403c40:	sub	x0, x20, #0x7
  403c44:	add	x1, x1, #0xd6f
  403c48:	mov	w2, #0x7                   	// #7
  403c4c:	bl	4018d0 <strncmp@plt>
  403c50:	cbnz	w0, 403c7c <__fxstatat@plt+0x20dc>
  403c54:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  403c58:	add	x1, x1, #0xd77
  403c5c:	mov	w2, #0x3                   	// #3
  403c60:	mov	x0, x20
  403c64:	bl	4018d0 <strncmp@plt>
  403c68:	mov	x19, x20
  403c6c:	cbnz	w0, 403c7c <__fxstatat@plt+0x20dc>
  403c70:	add	x19, x20, #0x3
  403c74:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403c78:	str	x19, [x8, #720]
  403c7c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403c80:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  403c84:	str	x19, [x8, #776]
  403c88:	str	x19, [x9, #672]
  403c8c:	ldp	x20, x19, [sp, #16]
  403c90:	ldp	x29, x30, [sp], #32
  403c94:	ret
  403c98:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403c9c:	ldr	x3, [x8, #680]
  403ca0:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403ca4:	add	x0, x0, #0xd37
  403ca8:	mov	w1, #0x37                  	// #55
  403cac:	mov	w2, #0x1                   	// #1
  403cb0:	bl	401a70 <fwrite@plt>
  403cb4:	bl	4019c0 <abort@plt>
  403cb8:	stp	x29, x30, [sp, #-48]!
  403cbc:	str	x21, [sp, #16]
  403cc0:	stp	x20, x19, [sp, #32]
  403cc4:	mov	x29, sp
  403cc8:	mov	x19, x0
  403ccc:	bl	401b70 <__errno_location@plt>
  403cd0:	ldr	w21, [x0]
  403cd4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403cd8:	add	x8, x8, #0x310
  403cdc:	cmp	x19, #0x0
  403ce0:	mov	x20, x0
  403ce4:	csel	x0, x8, x19, eq  // eq = none
  403ce8:	mov	w1, #0x38                  	// #56
  403cec:	bl	405d64 <__fxstatat@plt+0x41c4>
  403cf0:	str	w21, [x20]
  403cf4:	ldp	x20, x19, [sp, #32]
  403cf8:	ldr	x21, [sp, #16]
  403cfc:	ldp	x29, x30, [sp], #48
  403d00:	ret
  403d04:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403d08:	add	x8, x8, #0x310
  403d0c:	cmp	x0, #0x0
  403d10:	csel	x8, x8, x0, eq  // eq = none
  403d14:	ldr	w0, [x8]
  403d18:	ret
  403d1c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403d20:	add	x8, x8, #0x310
  403d24:	cmp	x0, #0x0
  403d28:	csel	x8, x8, x0, eq  // eq = none
  403d2c:	str	w1, [x8]
  403d30:	ret
  403d34:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403d38:	add	x8, x8, #0x310
  403d3c:	cmp	x0, #0x0
  403d40:	ubfx	w9, w1, #5, #3
  403d44:	csel	x8, x8, x0, eq  // eq = none
  403d48:	add	x8, x8, w9, uxtw #2
  403d4c:	ldr	w9, [x8, #8]
  403d50:	lsr	w10, w9, w1
  403d54:	and	w0, w10, #0x1
  403d58:	and	w10, w2, #0x1
  403d5c:	eor	w10, w0, w10
  403d60:	lsl	w10, w10, w1
  403d64:	eor	w9, w10, w9
  403d68:	str	w9, [x8, #8]
  403d6c:	ret
  403d70:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403d74:	add	x8, x8, #0x310
  403d78:	cmp	x0, #0x0
  403d7c:	csel	x8, x8, x0, eq  // eq = none
  403d80:	ldr	w0, [x8, #4]
  403d84:	str	w1, [x8, #4]
  403d88:	ret
  403d8c:	stp	x29, x30, [sp, #-16]!
  403d90:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403d94:	add	x8, x8, #0x310
  403d98:	cmp	x0, #0x0
  403d9c:	csel	x8, x8, x0, eq  // eq = none
  403da0:	mov	w9, #0xa                   	// #10
  403da4:	mov	x29, sp
  403da8:	str	w9, [x8]
  403dac:	cbz	x1, 403dc0 <__fxstatat@plt+0x2220>
  403db0:	cbz	x2, 403dc0 <__fxstatat@plt+0x2220>
  403db4:	stp	x1, x2, [x8, #40]
  403db8:	ldp	x29, x30, [sp], #16
  403dbc:	ret
  403dc0:	bl	4019c0 <abort@plt>
  403dc4:	sub	sp, sp, #0x60
  403dc8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  403dcc:	add	x8, x8, #0x310
  403dd0:	cmp	x4, #0x0
  403dd4:	stp	x29, x30, [sp, #16]
  403dd8:	str	x25, [sp, #32]
  403ddc:	stp	x24, x23, [sp, #48]
  403de0:	stp	x22, x21, [sp, #64]
  403de4:	stp	x20, x19, [sp, #80]
  403de8:	add	x29, sp, #0x10
  403dec:	mov	x19, x3
  403df0:	mov	x20, x2
  403df4:	mov	x21, x1
  403df8:	mov	x22, x0
  403dfc:	csel	x24, x8, x4, eq  // eq = none
  403e00:	bl	401b70 <__errno_location@plt>
  403e04:	ldp	w4, w5, [x24]
  403e08:	ldp	x7, x8, [x24, #40]
  403e0c:	ldr	w25, [x0]
  403e10:	mov	x23, x0
  403e14:	add	x6, x24, #0x8
  403e18:	mov	x0, x22
  403e1c:	mov	x1, x21
  403e20:	mov	x2, x20
  403e24:	mov	x3, x19
  403e28:	str	x8, [sp]
  403e2c:	bl	403e50 <__fxstatat@plt+0x22b0>
  403e30:	str	w25, [x23]
  403e34:	ldp	x20, x19, [sp, #80]
  403e38:	ldp	x22, x21, [sp, #64]
  403e3c:	ldp	x24, x23, [sp, #48]
  403e40:	ldr	x25, [sp, #32]
  403e44:	ldp	x29, x30, [sp, #16]
  403e48:	add	sp, sp, #0x60
  403e4c:	ret
  403e50:	sub	sp, sp, #0x120
  403e54:	stp	x29, x30, [sp, #192]
  403e58:	add	x29, sp, #0xc0
  403e5c:	ldr	x8, [x29, #96]
  403e60:	stp	x28, x27, [sp, #208]
  403e64:	stp	x26, x25, [sp, #224]
  403e68:	stp	x24, x23, [sp, #240]
  403e6c:	stp	x22, x21, [sp, #256]
  403e70:	stp	x20, x19, [sp, #272]
  403e74:	str	x7, [sp, #80]
  403e78:	stur	x6, [x29, #-48]
  403e7c:	mov	w19, w5
  403e80:	mov	w20, w4
  403e84:	mov	x23, x3
  403e88:	mov	x21, x2
  403e8c:	mov	x27, x1
  403e90:	str	x8, [sp, #96]
  403e94:	mov	x24, x0
  403e98:	bl	401a60 <__ctype_get_mb_cur_max@plt>
  403e9c:	mov	w1, w20
  403ea0:	mov	x22, xzr
  403ea4:	mov	w8, wzr
  403ea8:	mov	w28, wzr
  403eac:	str	w19, [sp, #64]
  403eb0:	ubfx	w19, w19, #1, #1
  403eb4:	add	x9, x21, #0x1
  403eb8:	mov	w15, #0x1                   	// #1
  403ebc:	str	x0, [sp, #56]
  403ec0:	stur	xzr, [x29, #-80]
  403ec4:	stur	xzr, [x29, #-56]
  403ec8:	str	wzr, [sp, #88]
  403ecc:	stur	x9, [x29, #-72]
  403ed0:	cmp	w1, #0xa
  403ed4:	b.hi	404aa8 <__fxstatat@plt+0x2f08>  // b.pmore
  403ed8:	adrp	x12, 40a000 <__fxstatat@plt+0x8460>
  403edc:	mov	w9, w1
  403ee0:	add	x12, x12, #0xd80
  403ee4:	adr	x10, 403f08 <__fxstatat@plt+0x2368>
  403ee8:	ldrb	w11, [x12, x9]
  403eec:	add	x10, x10, x11, lsl #2
  403ef0:	mov	x26, x27
  403ef4:	mov	x20, xzr
  403ef8:	mov	w16, wzr
  403efc:	mov	w9, #0x1                   	// #1
  403f00:	mov	w27, w28
  403f04:	br	x10
  403f08:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403f0c:	add	x0, x0, #0xede
  403f10:	mov	w20, w1
  403f14:	mov	w22, w15
  403f18:	bl	4051c0 <__fxstatat@plt+0x3620>
  403f1c:	str	x0, [sp, #80]
  403f20:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  403f24:	add	x0, x0, #0xee0
  403f28:	mov	w1, w20
  403f2c:	bl	4051c0 <__fxstatat@plt+0x3620>
  403f30:	mov	w15, w22
  403f34:	mov	w1, w20
  403f38:	str	x0, [sp, #96]
  403f3c:	stur	w1, [x29, #-28]
  403f40:	tbnz	w19, #0, 403f80 <__fxstatat@plt+0x23e0>
  403f44:	ldr	x8, [sp, #80]
  403f48:	ldrb	w9, [x8]
  403f4c:	cbz	w9, 403f80 <__fxstatat@plt+0x23e0>
  403f50:	mov	w27, w15
  403f54:	mov	x10, xzr
  403f58:	add	x8, x8, #0x1
  403f5c:	b	403f70 <__fxstatat@plt+0x23d0>
  403f60:	ldrb	w9, [x8, x10]
  403f64:	add	x20, x10, #0x1
  403f68:	mov	x10, x20
  403f6c:	cbz	w9, 403f88 <__fxstatat@plt+0x23e8>
  403f70:	cmp	x10, x26
  403f74:	b.cs	403f60 <__fxstatat@plt+0x23c0>  // b.hs, b.nlast
  403f78:	strb	w9, [x24, x10]
  403f7c:	b	403f60 <__fxstatat@plt+0x23c0>
  403f80:	mov	w27, w15
  403f84:	mov	x20, xzr
  403f88:	ldr	x25, [sp, #96]
  403f8c:	mov	x0, x25
  403f90:	bl	4017b0 <strlen@plt>
  403f94:	ldur	w1, [x29, #-28]
  403f98:	mov	x22, x0
  403f9c:	stur	x25, [x29, #-56]
  403fa0:	mov	w9, #0x1                   	// #1
  403fa4:	mov	w16, w19
  403fa8:	mov	w15, w27
  403fac:	mov	w27, w28
  403fb0:	b	40405c <__fxstatat@plt+0x24bc>
  403fb4:	mov	w19, #0x1                   	// #1
  403fb8:	mov	w1, #0x5                   	// #5
  403fbc:	tbz	w19, #0, 403fe8 <__fxstatat@plt+0x2448>
  403fc0:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403fc4:	mov	x20, xzr
  403fc8:	mov	w22, #0x1                   	// #1
  403fcc:	add	x8, x8, #0xedc
  403fd0:	stur	x8, [x29, #-56]
  403fd4:	b	404008 <__fxstatat@plt+0x2468>
  403fd8:	mov	x20, xzr
  403fdc:	mov	w16, wzr
  403fe0:	mov	w9, w8
  403fe4:	b	40405c <__fxstatat@plt+0x24bc>
  403fe8:	cbz	x26, 403ff4 <__fxstatat@plt+0x2454>
  403fec:	mov	w8, #0x22                  	// #34
  403ff0:	strb	w8, [x24]
  403ff4:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  403ff8:	add	x8, x8, #0xedc
  403ffc:	mov	w20, #0x1                   	// #1
  404000:	stur	x8, [x29, #-56]
  404004:	mov	w22, #0x1                   	// #1
  404008:	mov	w9, #0x1                   	// #1
  40400c:	b	404058 <__fxstatat@plt+0x24b8>
  404010:	mov	w8, #0x1                   	// #1
  404014:	mov	w19, #0x1                   	// #1
  404018:	eor	w9, w19, #0x1
  40401c:	orr	w8, w8, w9
  404020:	tbz	w19, #0, 404030 <__fxstatat@plt+0x2490>
  404024:	mov	x20, xzr
  404028:	mov	w1, #0x2                   	// #2
  40402c:	b	404044 <__fxstatat@plt+0x24a4>
  404030:	cbz	x26, 40403c <__fxstatat@plt+0x249c>
  404034:	mov	w9, #0x27                  	// #39
  404038:	strb	w9, [x24]
  40403c:	mov	w1, #0x2                   	// #2
  404040:	mov	w20, #0x1                   	// #1
  404044:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  404048:	add	x9, x9, #0xee0
  40404c:	stur	x9, [x29, #-56]
  404050:	mov	w22, #0x1                   	// #1
  404054:	mov	w9, w8
  404058:	mov	w16, w19
  40405c:	ldur	x8, [x29, #-48]
  404060:	mov	w14, w9
  404064:	eor	w17, w16, #0x1
  404068:	stur	w17, [x29, #-60]
  40406c:	cmp	x8, #0x0
  404070:	cset	w8, eq  // eq = none
  404074:	cmp	x22, #0x0
  404078:	cset	w9, ne  // ne = any
  40407c:	cmp	w1, #0x2
  404080:	cset	w10, ne  // ne = any
  404084:	and	w13, w10, w14
  404088:	and	w11, w9, w16
  40408c:	orr	w10, w10, w17
  404090:	and	w17, w9, w13
  404094:	orr	w9, w13, w16
  404098:	eor	w9, w9, #0x1
  40409c:	cset	w12, eq  // eq = none
  4040a0:	orr	w8, w8, w9
  4040a4:	mov	x25, xzr
  4040a8:	and	w11, w14, w11
  4040ac:	stur	w10, [x29, #-84]
  4040b0:	and	w10, w12, w16
  4040b4:	stur	w8, [x29, #-24]
  4040b8:	eor	w8, w14, #0x1
  4040bc:	str	w11, [sp, #72]
  4040c0:	str	w10, [sp, #92]
  4040c4:	stur	w14, [x29, #-64]
  4040c8:	str	w8, [sp, #76]
  4040cc:	stp	w16, w1, [x29, #-32]
  4040d0:	stur	w17, [x29, #-36]
  4040d4:	b	4040dc <__fxstatat@plt+0x253c>
  4040d8:	add	x25, x25, #0x1
  4040dc:	cmn	x23, #0x1
  4040e0:	b.eq	4040f4 <__fxstatat@plt+0x2554>  // b.none
  4040e4:	cmp	x25, x23
  4040e8:	cset	w8, eq  // eq = none
  4040ec:	tbz	w8, #0, 404104 <__fxstatat@plt+0x2564>
  4040f0:	b	404958 <__fxstatat@plt+0x2db8>
  4040f4:	ldrb	w8, [x21, x25]
  4040f8:	cmp	w8, #0x0
  4040fc:	cset	w8, eq  // eq = none
  404100:	tbnz	w8, #0, 404958 <__fxstatat@plt+0x2db8>
  404104:	cbz	w17, 404140 <__fxstatat@plt+0x25a0>
  404108:	cmp	x22, #0x2
  40410c:	add	x19, x25, x22
  404110:	b.cc	404138 <__fxstatat@plt+0x2598>  // b.lo, b.ul, b.last
  404114:	cmn	x23, #0x1
  404118:	b.ne	404138 <__fxstatat@plt+0x2598>  // b.any
  40411c:	mov	x0, x21
  404120:	mov	w23, w15
  404124:	bl	4017b0 <strlen@plt>
  404128:	ldp	w17, w16, [x29, #-36]
  40412c:	ldur	w1, [x29, #-28]
  404130:	mov	w15, w23
  404134:	mov	x23, x0
  404138:	cmp	x19, x23
  40413c:	b.ls	40427c <__fxstatat@plt+0x26dc>  // b.plast
  404140:	mov	w28, wzr
  404144:	ldrb	w19, [x21, x25]
  404148:	cmp	w19, #0x7e
  40414c:	b.hi	4043b0 <__fxstatat@plt+0x2810>  // b.pmore
  404150:	adrp	x14, 40a000 <__fxstatat@plt+0x8460>
  404154:	add	x14, x14, #0xd8b
  404158:	adr	x13, 40417c <__fxstatat@plt+0x25dc>
  40415c:	ldrb	w10, [x14, x19]
  404160:	add	x13, x13, x10, lsl #2
  404164:	mov	w11, wzr
  404168:	mov	w9, wzr
  40416c:	mov	w8, #0x1                   	// #1
  404170:	mov	w12, #0x6e                  	// #110
  404174:	mov	w10, #0x61                  	// #97
  404178:	br	x13
  40417c:	ldur	w10, [x29, #-24]
  404180:	tbnz	w10, #0, 4041a0 <__fxstatat@plt+0x2600>
  404184:	ldur	x11, [x29, #-48]
  404188:	ubfx	w10, w19, #5, #3
  40418c:	ldr	w10, [x11, w10, uxtw #2]
  404190:	lsr	w10, w10, w19
  404194:	tbz	w10, #0, 4041a0 <__fxstatat@plt+0x2600>
  404198:	mov	w10, w19
  40419c:	b	4041a8 <__fxstatat@plt+0x2608>
  4041a0:	mov	w10, w19
  4041a4:	tbz	w28, #0, 404220 <__fxstatat@plt+0x2680>
  4041a8:	tbz	w16, #0, 4041b4 <__fxstatat@plt+0x2614>
  4041ac:	mov	w10, #0x10                  	// #16
  4041b0:	b	40426c <__fxstatat@plt+0x26cc>
  4041b4:	cmp	w1, #0x2
  4041b8:	cset	w9, ne  // ne = any
  4041bc:	orr	w9, w9, w27
  4041c0:	tbnz	w9, #0, 404204 <__fxstatat@plt+0x2664>
  4041c4:	cmp	x20, x26
  4041c8:	b.cs	4041d4 <__fxstatat@plt+0x2634>  // b.hs, b.nlast
  4041cc:	mov	w9, #0x27                  	// #39
  4041d0:	strb	w9, [x24, x20]
  4041d4:	add	x9, x20, #0x1
  4041d8:	cmp	x9, x26
  4041dc:	b.cs	4041e8 <__fxstatat@plt+0x2648>  // b.hs, b.nlast
  4041e0:	mov	w11, #0x24                  	// #36
  4041e4:	strb	w11, [x24, x9]
  4041e8:	add	x9, x20, #0x2
  4041ec:	cmp	x9, x26
  4041f0:	b.cs	4041fc <__fxstatat@plt+0x265c>  // b.hs, b.nlast
  4041f4:	mov	w11, #0x27                  	// #39
  4041f8:	strb	w11, [x24, x9]
  4041fc:	add	x20, x20, #0x3
  404200:	mov	w27, #0x1                   	// #1
  404204:	cmp	x20, x26
  404208:	b.cs	404214 <__fxstatat@plt+0x2674>  // b.hs, b.nlast
  40420c:	mov	w9, #0x5c                  	// #92
  404210:	strb	w9, [x24, x20]
  404214:	add	x20, x20, #0x1
  404218:	mov	w9, #0x1                   	// #1
  40421c:	mov	w19, w10
  404220:	tbnz	w9, #0, 404254 <__fxstatat@plt+0x26b4>
  404224:	tbz	w27, #0, 404254 <__fxstatat@plt+0x26b4>
  404228:	cmp	x20, x26
  40422c:	b.cs	404238 <__fxstatat@plt+0x2698>  // b.hs, b.nlast
  404230:	mov	w9, #0x27                  	// #39
  404234:	strb	w9, [x24, x20]
  404238:	add	x9, x20, #0x1
  40423c:	cmp	x9, x26
  404240:	b.cs	40424c <__fxstatat@plt+0x26ac>  // b.hs, b.nlast
  404244:	mov	w10, #0x27                  	// #39
  404248:	strb	w10, [x24, x9]
  40424c:	mov	w27, wzr
  404250:	add	x20, x20, #0x2
  404254:	cmp	x20, x26
  404258:	b.cs	404260 <__fxstatat@plt+0x26c0>  // b.hs, b.nlast
  40425c:	strb	w19, [x24, x20]
  404260:	mov	w10, wzr
  404264:	add	x20, x20, #0x1
  404268:	and	w15, w15, w8
  40426c:	cbz	w10, 4040d8 <__fxstatat@plt+0x2538>
  404270:	cmp	w10, #0xf
  404274:	b.eq	4040d8 <__fxstatat@plt+0x2538>  // b.none
  404278:	b	4049dc <__fxstatat@plt+0x2e3c>
  40427c:	ldur	x1, [x29, #-56]
  404280:	add	x0, x21, x25
  404284:	mov	x2, x22
  404288:	mov	w19, w15
  40428c:	bl	401940 <bcmp@plt>
  404290:	ldur	w9, [x29, #-60]
  404294:	cmp	w0, #0x0
  404298:	cset	w8, ne  // ne = any
  40429c:	cset	w28, eq  // eq = none
  4042a0:	orr	w8, w8, w9
  4042a4:	tbz	w8, #0, 4042b8 <__fxstatat@plt+0x2718>
  4042a8:	ldp	w16, w1, [x29, #-32]
  4042ac:	ldur	w17, [x29, #-36]
  4042b0:	mov	w15, w19
  4042b4:	b	404144 <__fxstatat@plt+0x25a4>
  4042b8:	ldp	w16, w1, [x29, #-32]
  4042bc:	ldur	w17, [x29, #-36]
  4042c0:	mov	w10, #0x10                  	// #16
  4042c4:	mov	w15, w19
  4042c8:	b	40426c <__fxstatat@plt+0x26cc>
  4042cc:	cmp	x23, #0x1
  4042d0:	b.eq	4042f4 <__fxstatat@plt+0x2754>  // b.none
  4042d4:	cmn	x23, #0x1
  4042d8:	b.ne	4042f8 <__fxstatat@plt+0x2758>  // b.any
  4042dc:	ldrb	w8, [x21, #1]
  4042e0:	cbz	w8, 4042f4 <__fxstatat@plt+0x2754>
  4042e4:	mov	w9, wzr
  4042e8:	mov	w8, wzr
  4042ec:	mov	x23, #0xffffffffffffffff    	// #-1
  4042f0:	b	40417c <__fxstatat@plt+0x25dc>
  4042f4:	cbz	x25, 404304 <__fxstatat@plt+0x2764>
  4042f8:	mov	w9, wzr
  4042fc:	mov	w8, wzr
  404300:	b	40417c <__fxstatat@plt+0x25dc>
  404304:	mov	w11, #0x1                   	// #1
  404308:	cmp	w1, #0x2
  40430c:	b.ne	404314 <__fxstatat@plt+0x2774>  // b.any
  404310:	tbnz	w16, #0, 4041ac <__fxstatat@plt+0x260c>
  404314:	mov	w9, wzr
  404318:	mov	w8, w11
  40431c:	b	40417c <__fxstatat@plt+0x25dc>
  404320:	cmp	w1, #0x2
  404324:	b.ne	4043e0 <__fxstatat@plt+0x2840>  // b.any
  404328:	tbnz	w16, #0, 4041ac <__fxstatat@plt+0x260c>
  40432c:	b	4043ec <__fxstatat@plt+0x284c>
  404330:	mov	w10, #0x66                  	// #102
  404334:	b	404404 <__fxstatat@plt+0x2864>
  404338:	mov	w12, #0x74                  	// #116
  40433c:	b	4043f8 <__fxstatat@plt+0x2858>
  404340:	mov	w10, #0x62                  	// #98
  404344:	b	404404 <__fxstatat@plt+0x2864>
  404348:	mov	w12, #0x72                  	// #114
  40434c:	b	4043f8 <__fxstatat@plt+0x2858>
  404350:	ldur	w8, [x29, #-64]
  404354:	tbz	w8, #0, 404418 <__fxstatat@plt+0x2878>
  404358:	tbnz	w16, #0, 4041ac <__fxstatat@plt+0x260c>
  40435c:	cmp	w1, #0x2
  404360:	cset	w8, ne  // ne = any
  404364:	orr	w8, w8, w27
  404368:	tbz	w8, #0, 404878 <__fxstatat@plt+0x2cd8>
  40436c:	mov	x9, x20
  404370:	b	4048b8 <__fxstatat@plt+0x2d18>
  404374:	cmp	w1, #0x5
  404378:	b.eq	404594 <__fxstatat@plt+0x29f4>  // b.none
  40437c:	cmp	w1, #0x2
  404380:	b.ne	4042f8 <__fxstatat@plt+0x2758>  // b.any
  404384:	tbz	w16, #0, 4042f8 <__fxstatat@plt+0x2758>
  404388:	b	4041ac <__fxstatat@plt+0x260c>
  40438c:	mov	w10, #0x76                  	// #118
  404390:	b	404404 <__fxstatat@plt+0x2864>
  404394:	cmp	w1, #0x2
  404398:	b.ne	404428 <__fxstatat@plt+0x2888>  // b.any
  40439c:	tbz	w16, #0, 404678 <__fxstatat@plt+0x2ad8>
  4043a0:	mov	w8, #0x1                   	// #1
  4043a4:	mov	w10, #0x10                  	// #16
  4043a8:	str	w8, [sp, #88]
  4043ac:	b	40426c <__fxstatat@plt+0x26cc>
  4043b0:	ldr	x8, [sp, #56]
  4043b4:	str	w15, [sp, #52]
  4043b8:	str	x24, [sp, #40]
  4043bc:	cmp	x8, #0x1
  4043c0:	b.ne	404430 <__fxstatat@plt+0x2890>  // b.any
  4043c4:	bl	401a20 <__ctype_b_loc@plt>
  4043c8:	ldr	x8, [x0]
  4043cc:	ldur	w1, [x29, #-28]
  4043d0:	mov	w24, #0x1                   	// #1
  4043d4:	ldrh	w8, [x8, x19, lsl #1]
  4043d8:	ubfx	w10, w8, #14, #1
  4043dc:	b	4046f8 <__fxstatat@plt+0x2b58>
  4043e0:	ldr	w8, [sp, #72]
  4043e4:	mov	w12, w19
  4043e8:	tbz	w8, #0, 4043f8 <__fxstatat@plt+0x2858>
  4043ec:	mov	w9, wzr
  4043f0:	mov	w8, wzr
  4043f4:	b	404220 <__fxstatat@plt+0x2680>
  4043f8:	ldur	w8, [x29, #-84]
  4043fc:	mov	w10, w12
  404400:	tbz	w8, #0, 4041ac <__fxstatat@plt+0x260c>
  404404:	ldur	w11, [x29, #-64]
  404408:	mov	w9, wzr
  40440c:	mov	w8, wzr
  404410:	tbz	w11, #0, 40417c <__fxstatat@plt+0x25dc>
  404414:	b	4041a8 <__fxstatat@plt+0x2608>
  404418:	ldr	w8, [sp, #64]
  40441c:	tbz	w8, #0, 4042f8 <__fxstatat@plt+0x2758>
  404420:	mov	w10, #0xf                   	// #15
  404424:	b	40426c <__fxstatat@plt+0x26cc>
  404428:	mov	w9, wzr
  40442c:	b	4046e4 <__fxstatat@plt+0x2b44>
  404430:	cmn	x23, #0x1
  404434:	str	x22, [sp, #16]
  404438:	stur	xzr, [x29, #-16]
  40443c:	b.ne	40444c <__fxstatat@plt+0x28ac>  // b.any
  404440:	mov	x0, x21
  404444:	bl	4017b0 <strlen@plt>
  404448:	mov	x23, x0
  40444c:	sub	x8, x23, x25
  404450:	str	x8, [sp, #8]
  404454:	add	x8, x21, x25
  404458:	str	x8, [sp, #32]
  40445c:	ldur	x8, [x29, #-72]
  404460:	mov	x24, xzr
  404464:	add	x8, x8, x25
  404468:	str	x8, [sp, #24]
  40446c:	mov	w8, #0x1                   	// #1
  404470:	str	w8, [sp, #68]
  404474:	add	x8, x24, x25
  404478:	add	x1, x21, x8
  40447c:	sub	x2, x23, x8
  404480:	sub	x0, x29, #0x14
  404484:	sub	x3, x29, #0x10
  404488:	mov	w22, w27
  40448c:	bl	408050 <__fxstatat@plt+0x64b0>
  404490:	cbz	x0, 4044e8 <__fxstatat@plt+0x2948>
  404494:	mov	x27, x0
  404498:	cmn	x0, #0x1
  40449c:	b.eq	4044e4 <__fxstatat@plt+0x2944>  // b.none
  4044a0:	cmn	x27, #0x2
  4044a4:	b.ne	4044f0 <__fxstatat@plt+0x2950>  // b.any
  4044a8:	add	x8, x24, x25
  4044ac:	cmp	x8, x23
  4044b0:	mov	w27, w22
  4044b4:	b.cs	4044d8 <__fxstatat@plt+0x2938>  // b.hs, b.nlast
  4044b8:	ldr	x9, [sp, #32]
  4044bc:	ldrb	w8, [x9, x24]
  4044c0:	cbz	w8, 4044d8 <__fxstatat@plt+0x2938>
  4044c4:	add	x24, x24, #0x1
  4044c8:	add	x8, x25, x24
  4044cc:	cmp	x8, x23
  4044d0:	b.cc	4044bc <__fxstatat@plt+0x291c>  // b.lo, b.ul, b.last
  4044d4:	ldr	x24, [sp, #8]
  4044d8:	str	wzr, [sp, #68]
  4044dc:	mov	w10, #0x34                  	// #52
  4044e0:	b	404580 <__fxstatat@plt+0x29e0>
  4044e4:	str	wzr, [sp, #68]
  4044e8:	mov	w10, #0x34                  	// #52
  4044ec:	b	40457c <__fxstatat@plt+0x29dc>
  4044f0:	ldr	w8, [sp, #92]
  4044f4:	cbz	w8, 404558 <__fxstatat@plt+0x29b8>
  4044f8:	cmp	x27, #0x2
  4044fc:	b.cc	404550 <__fxstatat@plt+0x29b0>  // b.lo, b.ul, b.last
  404500:	ldr	x9, [sp, #24]
  404504:	sub	x8, x27, #0x1
  404508:	add	x9, x9, x24
  40450c:	b	40451c <__fxstatat@plt+0x297c>
  404510:	subs	x8, x8, #0x1
  404514:	add	x9, x9, #0x1
  404518:	b.eq	404550 <__fxstatat@plt+0x29b0>  // b.none
  40451c:	ldrb	w10, [x9]
  404520:	sub	w10, w10, #0x5b
  404524:	cmp	w10, #0x21
  404528:	b.hi	404510 <__fxstatat@plt+0x2970>  // b.pmore
  40452c:	mov	w11, #0x1                   	// #1
  404530:	lsl	x10, x11, x10
  404534:	mov	x11, #0x2b                  	// #43
  404538:	movk	x11, #0x2, lsl #32
  40453c:	tst	x10, x11
  404540:	b.eq	404510 <__fxstatat@plt+0x2970>  // b.none
  404544:	mov	w10, #0x10                  	// #16
  404548:	cbnz	w10, 40457c <__fxstatat@plt+0x29dc>
  40454c:	b	404558 <__fxstatat@plt+0x29b8>
  404550:	mov	w10, wzr
  404554:	cbnz	w10, 40457c <__fxstatat@plt+0x29dc>
  404558:	ldur	w0, [x29, #-20]
  40455c:	bl	401b30 <iswprint@plt>
  404560:	ldr	w9, [sp, #68]
  404564:	cmp	w0, #0x0
  404568:	cset	w8, ne  // ne = any
  40456c:	mov	w10, wzr
  404570:	and	w9, w9, w8
  404574:	add	x24, x27, x24
  404578:	str	w9, [sp, #68]
  40457c:	mov	w27, w22
  404580:	cbnz	w10, 404648 <__fxstatat@plt+0x2aa8>
  404584:	sub	x0, x29, #0x10
  404588:	bl	4019d0 <mbsinit@plt>
  40458c:	cbz	w0, 404474 <__fxstatat@plt+0x28d4>
  404590:	b	404650 <__fxstatat@plt+0x2ab0>
  404594:	ldr	w8, [sp, #64]
  404598:	tbz	w8, #2, 4042f8 <__fxstatat@plt+0x2758>
  40459c:	add	x10, x25, #0x2
  4045a0:	cmp	x10, x23
  4045a4:	b.cs	4042f8 <__fxstatat@plt+0x2758>  // b.hs, b.nlast
  4045a8:	add	x8, x25, x21
  4045ac:	ldrb	w8, [x8, #1]
  4045b0:	cmp	w8, #0x3f
  4045b4:	b.ne	4042f8 <__fxstatat@plt+0x2758>  // b.any
  4045b8:	ldrb	w11, [x21, x10]
  4045bc:	mov	w9, wzr
  4045c0:	cmp	w11, #0x3e
  4045c4:	b.hi	404950 <__fxstatat@plt+0x2db0>  // b.pmore
  4045c8:	mov	w8, #0x1                   	// #1
  4045cc:	mov	x12, #0xa38200000000        	// #179778741075968
  4045d0:	lsl	x8, x8, x11
  4045d4:	movk	x12, #0x7000, lsl #48
  4045d8:	tst	x8, x12
  4045dc:	b.eq	404950 <__fxstatat@plt+0x2db0>  // b.none
  4045e0:	tbnz	w16, #0, 4041ac <__fxstatat@plt+0x260c>
  4045e4:	cmp	x20, x26
  4045e8:	b.cs	4045f4 <__fxstatat@plt+0x2a54>  // b.hs, b.nlast
  4045ec:	mov	w8, #0x3f                  	// #63
  4045f0:	strb	w8, [x24, x20]
  4045f4:	add	x8, x20, #0x1
  4045f8:	cmp	x8, x26
  4045fc:	b.cs	404608 <__fxstatat@plt+0x2a68>  // b.hs, b.nlast
  404600:	mov	w9, #0x22                  	// #34
  404604:	strb	w9, [x24, x8]
  404608:	add	x8, x20, #0x2
  40460c:	cmp	x8, x26
  404610:	b.cs	40461c <__fxstatat@plt+0x2a7c>  // b.hs, b.nlast
  404614:	mov	w9, #0x22                  	// #34
  404618:	strb	w9, [x24, x8]
  40461c:	add	x8, x20, #0x3
  404620:	cmp	x8, x26
  404624:	b.cs	404630 <__fxstatat@plt+0x2a90>  // b.hs, b.nlast
  404628:	mov	w9, #0x3f                  	// #63
  40462c:	strb	w9, [x24, x8]
  404630:	mov	w9, wzr
  404634:	mov	w8, wzr
  404638:	add	x20, x20, #0x4
  40463c:	mov	x25, x10
  404640:	mov	w19, w11
  404644:	b	40417c <__fxstatat@plt+0x25dc>
  404648:	cmp	w10, #0x34
  40464c:	b.ne	404654 <__fxstatat@plt+0x2ab4>  // b.any
  404650:	mov	w10, wzr
  404654:	ldp	w16, w1, [x29, #-32]
  404658:	ldr	w15, [sp, #52]
  40465c:	ldr	x22, [sp, #16]
  404660:	ldur	w17, [x29, #-36]
  404664:	cbz	w10, 4046f4 <__fxstatat@plt+0x2b54>
  404668:	ldr	x24, [sp, #40]
  40466c:	mov	w11, wzr
  404670:	mov	w8, wzr
  404674:	b	404934 <__fxstatat@plt+0x2d94>
  404678:	ldur	x10, [x29, #-80]
  40467c:	cmp	x26, #0x0
  404680:	cset	w8, eq  // eq = none
  404684:	cmp	x10, #0x0
  404688:	cset	w9, ne  // ne = any
  40468c:	orr	w8, w9, w8
  404690:	cmp	w8, #0x0
  404694:	csel	x10, x10, x26, ne  // ne = any
  404698:	csel	x26, x26, xzr, ne  // ne = any
  40469c:	cmp	x20, x26
  4046a0:	stur	x10, [x29, #-80]
  4046a4:	b.cs	4046b0 <__fxstatat@plt+0x2b10>  // b.hs, b.nlast
  4046a8:	mov	w8, #0x27                  	// #39
  4046ac:	strb	w8, [x24, x20]
  4046b0:	add	x8, x20, #0x1
  4046b4:	cmp	x8, x26
  4046b8:	b.cs	4046c4 <__fxstatat@plt+0x2b24>  // b.hs, b.nlast
  4046bc:	mov	w9, #0x5c                  	// #92
  4046c0:	strb	w9, [x24, x8]
  4046c4:	add	x8, x20, #0x2
  4046c8:	cmp	x8, x26
  4046cc:	b.cs	4046d8 <__fxstatat@plt+0x2b38>  // b.hs, b.nlast
  4046d0:	mov	w9, #0x27                  	// #39
  4046d4:	strb	w9, [x24, x8]
  4046d8:	mov	w27, wzr
  4046dc:	mov	w9, wzr
  4046e0:	add	x20, x20, #0x3
  4046e4:	mov	w8, #0x1                   	// #1
  4046e8:	str	w8, [sp, #88]
  4046ec:	mov	w8, #0x1                   	// #1
  4046f0:	b	40417c <__fxstatat@plt+0x25dc>
  4046f4:	ldr	w10, [sp, #68]
  4046f8:	ldr	w9, [sp, #76]
  4046fc:	and	w8, w10, #0x1
  404700:	cmp	x24, #0x1
  404704:	orr	w9, w10, w9
  404708:	b.hi	404728 <__fxstatat@plt+0x2b88>  // b.pmore
  40470c:	tbz	w9, #0, 404728 <__fxstatat@plt+0x2b88>
  404710:	ldr	x24, [sp, #40]
  404714:	ldr	w15, [sp, #52]
  404718:	ldp	w17, w16, [x29, #-36]
  40471c:	mov	w11, wzr
  404720:	mov	w10, wzr
  404724:	b	404934 <__fxstatat@plt+0x2d94>
  404728:	add	x10, x24, x25
  40472c:	ldr	x24, [sp, #40]
  404730:	ldr	w15, [sp, #52]
  404734:	ldp	w17, w16, [x29, #-36]
  404738:	mov	w11, wzr
  40473c:	b	404750 <__fxstatat@plt+0x2bb0>
  404740:	ldur	x13, [x29, #-72]
  404744:	add	x20, x20, #0x1
  404748:	ldrb	w19, [x13, x25]
  40474c:	mov	x25, x12
  404750:	tbz	w9, #0, 404774 <__fxstatat@plt+0x2bd4>
  404754:	tbz	w28, #0, 40481c <__fxstatat@plt+0x2c7c>
  404758:	cmp	x20, x26
  40475c:	b.cs	404768 <__fxstatat@plt+0x2bc8>  // b.hs, b.nlast
  404760:	mov	w12, #0x5c                  	// #92
  404764:	strb	w12, [x24, x20]
  404768:	mov	w28, wzr
  40476c:	add	x20, x20, #0x1
  404770:	b	40481c <__fxstatat@plt+0x2c7c>
  404774:	tbnz	w16, #0, 404930 <__fxstatat@plt+0x2d90>
  404778:	cmp	w1, #0x2
  40477c:	cset	w11, ne  // ne = any
  404780:	orr	w11, w11, w27
  404784:	tbnz	w11, #0, 4047c8 <__fxstatat@plt+0x2c28>
  404788:	cmp	x20, x26
  40478c:	b.cs	404798 <__fxstatat@plt+0x2bf8>  // b.hs, b.nlast
  404790:	mov	w11, #0x27                  	// #39
  404794:	strb	w11, [x24, x20]
  404798:	add	x11, x20, #0x1
  40479c:	cmp	x11, x26
  4047a0:	b.cs	4047ac <__fxstatat@plt+0x2c0c>  // b.hs, b.nlast
  4047a4:	mov	w12, #0x24                  	// #36
  4047a8:	strb	w12, [x24, x11]
  4047ac:	add	x11, x20, #0x2
  4047b0:	cmp	x11, x26
  4047b4:	b.cs	4047c0 <__fxstatat@plt+0x2c20>  // b.hs, b.nlast
  4047b8:	mov	w12, #0x27                  	// #39
  4047bc:	strb	w12, [x24, x11]
  4047c0:	add	x20, x20, #0x3
  4047c4:	mov	w27, #0x1                   	// #1
  4047c8:	cmp	x20, x26
  4047cc:	b.cs	4047d8 <__fxstatat@plt+0x2c38>  // b.hs, b.nlast
  4047d0:	mov	w11, #0x5c                  	// #92
  4047d4:	strb	w11, [x24, x20]
  4047d8:	add	x11, x20, #0x1
  4047dc:	cmp	x11, x26
  4047e0:	b.cs	4047f0 <__fxstatat@plt+0x2c50>  // b.hs, b.nlast
  4047e4:	mov	w12, #0x30                  	// #48
  4047e8:	bfxil	w12, w19, #6, #2
  4047ec:	strb	w12, [x24, x11]
  4047f0:	add	x11, x20, #0x2
  4047f4:	cmp	x11, x26
  4047f8:	b.cs	404808 <__fxstatat@plt+0x2c68>  // b.hs, b.nlast
  4047fc:	mov	w12, #0x30                  	// #48
  404800:	bfxil	w12, w19, #3, #3
  404804:	strb	w12, [x24, x11]
  404808:	mov	w12, #0x30                  	// #48
  40480c:	bfxil	w12, w19, #0, #3
  404810:	add	x20, x20, #0x3
  404814:	mov	w11, #0x1                   	// #1
  404818:	mov	w19, w12
  40481c:	add	x12, x25, #0x1
  404820:	cmp	x10, x12
  404824:	b.ls	404870 <__fxstatat@plt+0x2cd0>  // b.plast
  404828:	and	w13, w11, #0x1
  40482c:	orn	w13, w13, w27
  404830:	tbnz	w13, #0, 404860 <__fxstatat@plt+0x2cc0>
  404834:	cmp	x20, x26
  404838:	b.cs	404844 <__fxstatat@plt+0x2ca4>  // b.hs, b.nlast
  40483c:	mov	w13, #0x27                  	// #39
  404840:	strb	w13, [x24, x20]
  404844:	add	x13, x20, #0x1
  404848:	cmp	x13, x26
  40484c:	b.cs	404858 <__fxstatat@plt+0x2cb8>  // b.hs, b.nlast
  404850:	mov	w14, #0x27                  	// #39
  404854:	strb	w14, [x24, x13]
  404858:	mov	w27, wzr
  40485c:	add	x20, x20, #0x2
  404860:	cmp	x20, x26
  404864:	b.cs	404740 <__fxstatat@plt+0x2ba0>  // b.hs, b.nlast
  404868:	strb	w19, [x24, x20]
  40486c:	b	404740 <__fxstatat@plt+0x2ba0>
  404870:	mov	w10, #0x2c                  	// #44
  404874:	b	404934 <__fxstatat@plt+0x2d94>
  404878:	cmp	x20, x26
  40487c:	b.cs	404888 <__fxstatat@plt+0x2ce8>  // b.hs, b.nlast
  404880:	mov	w8, #0x27                  	// #39
  404884:	strb	w8, [x24, x20]
  404888:	add	x8, x20, #0x1
  40488c:	cmp	x8, x26
  404890:	b.cs	40489c <__fxstatat@plt+0x2cfc>  // b.hs, b.nlast
  404894:	mov	w9, #0x24                  	// #36
  404898:	strb	w9, [x24, x8]
  40489c:	add	x8, x20, #0x2
  4048a0:	cmp	x8, x26
  4048a4:	b.cs	4048b0 <__fxstatat@plt+0x2d10>  // b.hs, b.nlast
  4048a8:	mov	w9, #0x27                  	// #39
  4048ac:	strb	w9, [x24, x8]
  4048b0:	add	x9, x20, #0x3
  4048b4:	mov	w27, #0x1                   	// #1
  4048b8:	cmp	x9, x26
  4048bc:	b.cs	4048c8 <__fxstatat@plt+0x2d28>  // b.hs, b.nlast
  4048c0:	mov	w8, #0x5c                  	// #92
  4048c4:	strb	w8, [x24, x9]
  4048c8:	cmp	w1, #0x2
  4048cc:	add	x20, x9, #0x1
  4048d0:	b.eq	404920 <__fxstatat@plt+0x2d80>  // b.none
  4048d4:	add	x8, x25, #0x1
  4048d8:	cmp	x8, x23
  4048dc:	b.cs	404920 <__fxstatat@plt+0x2d80>  // b.hs, b.nlast
  4048e0:	ldrb	w8, [x21, x8]
  4048e4:	sub	w8, w8, #0x30
  4048e8:	cmp	w8, #0x9
  4048ec:	b.hi	404920 <__fxstatat@plt+0x2d80>  // b.pmore
  4048f0:	cmp	x20, x26
  4048f4:	b.cs	404900 <__fxstatat@plt+0x2d60>  // b.hs, b.nlast
  4048f8:	mov	w8, #0x30                  	// #48
  4048fc:	strb	w8, [x24, x20]
  404900:	add	x8, x9, #0x2
  404904:	cmp	x8, x26
  404908:	b.cs	404914 <__fxstatat@plt+0x2d74>  // b.hs, b.nlast
  40490c:	mov	w10, #0x30                  	// #48
  404910:	strb	w10, [x24, x8]
  404914:	mov	w8, wzr
  404918:	add	x20, x9, #0x3
  40491c:	b	404924 <__fxstatat@plt+0x2d84>
  404920:	mov	w8, wzr
  404924:	mov	w9, #0x1                   	// #1
  404928:	mov	w19, #0x30                  	// #48
  40492c:	b	40417c <__fxstatat@plt+0x25dc>
  404930:	mov	w10, #0x10                  	// #16
  404934:	cmp	w8, #0x0
  404938:	cset	w8, ne  // ne = any
  40493c:	cmp	w10, #0x2c
  404940:	and	w9, w11, #0x1
  404944:	b.eq	404220 <__fxstatat@plt+0x2680>  // b.none
  404948:	cbz	w10, 40417c <__fxstatat@plt+0x25dc>
  40494c:	b	40426c <__fxstatat@plt+0x26cc>
  404950:	mov	w8, w9
  404954:	b	40417c <__fxstatat@plt+0x25dc>
  404958:	cmp	x20, #0x0
  40495c:	cset	w8, eq  // eq = none
  404960:	cmp	w1, #0x2
  404964:	cset	w9, eq  // eq = none
  404968:	and	w8, w9, w8
  40496c:	and	w8, w16, w8
  404970:	tbnz	w8, #0, 4049e4 <__fxstatat@plt+0x2e44>
  404974:	ldur	w9, [x29, #-64]
  404978:	cmp	w1, #0x2
  40497c:	cset	w8, ne  // ne = any
  404980:	orr	w8, w16, w8
  404984:	tbnz	w8, #0, 4049b8 <__fxstatat@plt+0x2e18>
  404988:	ldr	w8, [sp, #88]
  40498c:	eor	w8, w8, #0x1
  404990:	tbnz	w8, #0, 4049b8 <__fxstatat@plt+0x2e18>
  404994:	tbnz	w15, #0, 404a84 <__fxstatat@plt+0x2ee4>
  404998:	ldur	x8, [x29, #-80]
  40499c:	cbz	x8, 4049b8 <__fxstatat@plt+0x2e18>
  4049a0:	mov	w28, w27
  4049a4:	ldur	x27, [x29, #-80]
  4049a8:	mov	w1, #0x2                   	// #2
  4049ac:	mov	w8, w9
  4049b0:	mov	w19, w16
  4049b4:	cbz	x26, 403ed0 <__fxstatat@plt+0x2330>
  4049b8:	ldur	x10, [x29, #-56]
  4049bc:	cmp	x10, #0x0
  4049c0:	cset	w8, eq  // eq = none
  4049c4:	orr	w8, w8, w16
  4049c8:	tbnz	w8, #0, 404a74 <__fxstatat@plt+0x2ed4>
  4049cc:	ldrb	w9, [x10]
  4049d0:	cbz	w9, 404a74 <__fxstatat@plt+0x2ed4>
  4049d4:	add	x8, x10, #0x1
  4049d8:	b	404a40 <__fxstatat@plt+0x2ea0>
  4049dc:	cmp	w10, #0x10
  4049e0:	b.ne	404a50 <__fxstatat@plt+0x2eb0>  // b.any
  4049e4:	ldur	w8, [x29, #-64]
  4049e8:	mov	w9, #0x4                   	// #4
  4049ec:	mov	x0, x24
  4049f0:	mov	x2, x21
  4049f4:	tst	w8, #0x1
  4049f8:	mov	w8, #0x2                   	// #2
  4049fc:	csel	w8, w9, w8, ne  // ne = any
  404a00:	cmp	w1, #0x2
  404a04:	csel	w4, w8, w1, eq  // eq = none
  404a08:	ldr	w8, [sp, #64]
  404a0c:	mov	x1, x26
  404a10:	mov	x3, x23
  404a14:	mov	x6, xzr
  404a18:	and	w5, w8, #0xfffffffd
  404a1c:	ldr	x8, [sp, #96]
  404a20:	str	x8, [sp]
  404a24:	ldr	x7, [sp, #80]
  404a28:	bl	403e50 <__fxstatat@plt+0x22b0>
  404a2c:	mov	x20, x0
  404a30:	b	404a50 <__fxstatat@plt+0x2eb0>
  404a34:	ldrb	w9, [x8], #1
  404a38:	add	x20, x20, #0x1
  404a3c:	cbz	w9, 404a74 <__fxstatat@plt+0x2ed4>
  404a40:	cmp	x20, x26
  404a44:	b.cs	404a34 <__fxstatat@plt+0x2e94>  // b.hs, b.nlast
  404a48:	strb	w9, [x24, x20]
  404a4c:	b	404a34 <__fxstatat@plt+0x2e94>
  404a50:	mov	x0, x20
  404a54:	ldp	x20, x19, [sp, #272]
  404a58:	ldp	x22, x21, [sp, #256]
  404a5c:	ldp	x24, x23, [sp, #240]
  404a60:	ldp	x26, x25, [sp, #224]
  404a64:	ldp	x28, x27, [sp, #208]
  404a68:	ldp	x29, x30, [sp, #192]
  404a6c:	add	sp, sp, #0x120
  404a70:	ret
  404a74:	cmp	x20, x26
  404a78:	b.cs	404a50 <__fxstatat@plt+0x2eb0>  // b.hs, b.nlast
  404a7c:	strb	wzr, [x24, x20]
  404a80:	b	404a50 <__fxstatat@plt+0x2eb0>
  404a84:	ldr	x8, [sp, #96]
  404a88:	ldur	x1, [x29, #-80]
  404a8c:	ldr	w5, [sp, #64]
  404a90:	ldur	x6, [x29, #-48]
  404a94:	mov	w4, #0x5                   	// #5
  404a98:	mov	x0, x24
  404a9c:	mov	x2, x21
  404aa0:	mov	x3, x23
  404aa4:	b	404a20 <__fxstatat@plt+0x2e80>
  404aa8:	bl	4019c0 <abort@plt>
  404aac:	stp	x29, x30, [sp, #-16]!
  404ab0:	mov	x3, x2
  404ab4:	mov	x2, xzr
  404ab8:	mov	x29, sp
  404abc:	bl	404ac8 <__fxstatat@plt+0x2f28>
  404ac0:	ldp	x29, x30, [sp], #16
  404ac4:	ret
  404ac8:	sub	sp, sp, #0x70
  404acc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404ad0:	add	x8, x8, #0x310
  404ad4:	cmp	x3, #0x0
  404ad8:	stp	x29, x30, [sp, #16]
  404adc:	stp	x28, x27, [sp, #32]
  404ae0:	stp	x26, x25, [sp, #48]
  404ae4:	stp	x24, x23, [sp, #64]
  404ae8:	stp	x22, x21, [sp, #80]
  404aec:	stp	x20, x19, [sp, #96]
  404af0:	add	x29, sp, #0x10
  404af4:	mov	x19, x2
  404af8:	mov	x22, x1
  404afc:	mov	x23, x0
  404b00:	csel	x21, x8, x3, eq  // eq = none
  404b04:	bl	401b70 <__errno_location@plt>
  404b08:	ldp	w4, w8, [x21]
  404b0c:	cmp	x19, #0x0
  404b10:	ldp	x7, x9, [x21, #40]
  404b14:	ldr	w28, [x0]
  404b18:	cset	w10, eq  // eq = none
  404b1c:	orr	w25, w8, w10
  404b20:	add	x26, x21, #0x8
  404b24:	mov	x24, x0
  404b28:	mov	x0, xzr
  404b2c:	mov	x1, xzr
  404b30:	mov	x2, x23
  404b34:	mov	x3, x22
  404b38:	mov	w5, w25
  404b3c:	mov	x6, x26
  404b40:	str	x9, [sp]
  404b44:	bl	403e50 <__fxstatat@plt+0x22b0>
  404b48:	add	x27, x0, #0x1
  404b4c:	mov	x20, x0
  404b50:	mov	x0, x27
  404b54:	bl	405cd8 <__fxstatat@plt+0x4138>
  404b58:	ldr	w4, [x21]
  404b5c:	ldp	x7, x8, [x21, #40]
  404b60:	mov	x1, x27
  404b64:	mov	x2, x23
  404b68:	mov	x3, x22
  404b6c:	mov	w5, w25
  404b70:	mov	x6, x26
  404b74:	mov	x21, x0
  404b78:	str	x8, [sp]
  404b7c:	bl	403e50 <__fxstatat@plt+0x22b0>
  404b80:	str	w28, [x24]
  404b84:	cbz	x19, 404b8c <__fxstatat@plt+0x2fec>
  404b88:	str	x20, [x19]
  404b8c:	mov	x0, x21
  404b90:	ldp	x20, x19, [sp, #96]
  404b94:	ldp	x22, x21, [sp, #80]
  404b98:	ldp	x24, x23, [sp, #64]
  404b9c:	ldp	x26, x25, [sp, #48]
  404ba0:	ldp	x28, x27, [sp, #32]
  404ba4:	ldp	x29, x30, [sp, #16]
  404ba8:	add	sp, sp, #0x70
  404bac:	ret
  404bb0:	stp	x29, x30, [sp, #-64]!
  404bb4:	stp	x20, x19, [sp, #48]
  404bb8:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  404bbc:	stp	x22, x21, [sp, #32]
  404bc0:	ldr	w8, [x20, #592]
  404bc4:	adrp	x21, 41c000 <__fxstatat@plt+0x1a460>
  404bc8:	ldr	x19, [x21, #584]
  404bcc:	str	x23, [sp, #16]
  404bd0:	cmp	w8, #0x2
  404bd4:	mov	x29, sp
  404bd8:	b.lt	404bfc <__fxstatat@plt+0x305c>  // b.tstop
  404bdc:	add	x22, x19, #0x18
  404be0:	mov	w23, #0x1                   	// #1
  404be4:	ldr	x0, [x22], #16
  404be8:	bl	401a50 <free@plt>
  404bec:	ldrsw	x8, [x20, #592]
  404bf0:	add	x23, x23, #0x1
  404bf4:	cmp	x23, x8
  404bf8:	b.lt	404be4 <__fxstatat@plt+0x3044>  // b.tstop
  404bfc:	ldr	x0, [x19, #8]
  404c00:	adrp	x23, 41c000 <__fxstatat@plt+0x1a460>
  404c04:	add	x23, x23, #0x348
  404c08:	adrp	x22, 41c000 <__fxstatat@plt+0x1a460>
  404c0c:	cmp	x0, x23
  404c10:	add	x22, x22, #0x258
  404c14:	b.eq	404c24 <__fxstatat@plt+0x3084>  // b.none
  404c18:	bl	401a50 <free@plt>
  404c1c:	mov	w8, #0x100                 	// #256
  404c20:	stp	x8, x23, [x22]
  404c24:	cmp	x19, x22
  404c28:	b.eq	404c38 <__fxstatat@plt+0x3098>  // b.none
  404c2c:	mov	x0, x19
  404c30:	bl	401a50 <free@plt>
  404c34:	str	x22, [x21, #584]
  404c38:	mov	w8, #0x1                   	// #1
  404c3c:	str	w8, [x20, #592]
  404c40:	ldp	x20, x19, [sp, #48]
  404c44:	ldp	x22, x21, [sp, #32]
  404c48:	ldr	x23, [sp, #16]
  404c4c:	ldp	x29, x30, [sp], #64
  404c50:	ret
  404c54:	stp	x29, x30, [sp, #-16]!
  404c58:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404c5c:	add	x3, x3, #0x310
  404c60:	mov	x2, #0xffffffffffffffff    	// #-1
  404c64:	mov	x29, sp
  404c68:	bl	404c74 <__fxstatat@plt+0x30d4>
  404c6c:	ldp	x29, x30, [sp], #16
  404c70:	ret
  404c74:	sub	sp, sp, #0x80
  404c78:	stp	x29, x30, [sp, #32]
  404c7c:	add	x29, sp, #0x20
  404c80:	stp	x28, x27, [sp, #48]
  404c84:	stp	x26, x25, [sp, #64]
  404c88:	stp	x24, x23, [sp, #80]
  404c8c:	stp	x22, x21, [sp, #96]
  404c90:	stp	x20, x19, [sp, #112]
  404c94:	mov	x22, x3
  404c98:	stur	x2, [x29, #-8]
  404c9c:	mov	x21, x1
  404ca0:	mov	w23, w0
  404ca4:	bl	401b70 <__errno_location@plt>
  404ca8:	tbnz	w23, #31, 404df8 <__fxstatat@plt+0x3258>
  404cac:	adrp	x25, 41c000 <__fxstatat@plt+0x1a460>
  404cb0:	ldr	w8, [x25, #592]
  404cb4:	adrp	x28, 41c000 <__fxstatat@plt+0x1a460>
  404cb8:	ldr	w20, [x0]
  404cbc:	ldr	x27, [x28, #584]
  404cc0:	mov	x19, x0
  404cc4:	cmp	w8, w23
  404cc8:	b.gt	404d34 <__fxstatat@plt+0x3194>
  404ccc:	mov	w8, #0x7fffffff            	// #2147483647
  404cd0:	cmp	w23, w8
  404cd4:	stur	w20, [x29, #-12]
  404cd8:	b.eq	404dfc <__fxstatat@plt+0x325c>  // b.none
  404cdc:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  404ce0:	add	x20, x20, #0x258
  404ce4:	add	w26, w23, #0x1
  404ce8:	cmp	x27, x20
  404cec:	csel	x0, xzr, x27, eq  // eq = none
  404cf0:	sbfiz	x1, x26, #4, #32
  404cf4:	bl	405c28 <__fxstatat@plt+0x4088>
  404cf8:	mov	x24, x0
  404cfc:	cmp	x27, x20
  404d00:	str	x0, [x28, #584]
  404d04:	b.ne	404d10 <__fxstatat@plt+0x3170>  // b.any
  404d08:	ldr	q0, [x20]
  404d0c:	str	q0, [x24]
  404d10:	ldrsw	x8, [x25, #592]
  404d14:	mov	w1, wzr
  404d18:	add	x0, x24, x8, lsl #4
  404d1c:	sub	w8, w26, w8
  404d20:	sbfiz	x2, x8, #4, #32
  404d24:	bl	401920 <memset@plt>
  404d28:	ldur	w20, [x29, #-12]
  404d2c:	mov	x27, x24
  404d30:	str	w26, [x25, #592]
  404d34:	add	x28, x27, w23, sxtw #4
  404d38:	mov	x27, x28
  404d3c:	ldr	x26, [x28]
  404d40:	ldr	x23, [x27, #8]!
  404d44:	ldp	w4, w8, [x22]
  404d48:	ldp	x7, x9, [x22, #40]
  404d4c:	ldur	x3, [x29, #-8]
  404d50:	add	x24, x22, #0x8
  404d54:	orr	w25, w8, #0x1
  404d58:	mov	x0, x23
  404d5c:	mov	x1, x26
  404d60:	mov	x2, x21
  404d64:	mov	w5, w25
  404d68:	mov	x6, x24
  404d6c:	str	x9, [sp]
  404d70:	bl	403e50 <__fxstatat@plt+0x22b0>
  404d74:	cmp	x26, x0
  404d78:	b.hi	404dd0 <__fxstatat@plt+0x3230>  // b.pmore
  404d7c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  404d80:	add	x8, x8, #0x348
  404d84:	add	x26, x0, #0x1
  404d88:	cmp	x23, x8
  404d8c:	str	x26, [x28]
  404d90:	b.eq	404d9c <__fxstatat@plt+0x31fc>  // b.none
  404d94:	mov	x0, x23
  404d98:	bl	401a50 <free@plt>
  404d9c:	mov	x0, x26
  404da0:	bl	405cd8 <__fxstatat@plt+0x4138>
  404da4:	str	x0, [x27]
  404da8:	ldr	w4, [x22]
  404dac:	ldp	x7, x8, [x22, #40]
  404db0:	ldur	x3, [x29, #-8]
  404db4:	mov	x1, x26
  404db8:	mov	x2, x21
  404dbc:	mov	w5, w25
  404dc0:	mov	x6, x24
  404dc4:	mov	x23, x0
  404dc8:	str	x8, [sp]
  404dcc:	bl	403e50 <__fxstatat@plt+0x22b0>
  404dd0:	str	w20, [x19]
  404dd4:	mov	x0, x23
  404dd8:	ldp	x20, x19, [sp, #112]
  404ddc:	ldp	x22, x21, [sp, #96]
  404de0:	ldp	x24, x23, [sp, #80]
  404de4:	ldp	x26, x25, [sp, #64]
  404de8:	ldp	x28, x27, [sp, #48]
  404dec:	ldp	x29, x30, [sp, #32]
  404df0:	add	sp, sp, #0x80
  404df4:	ret
  404df8:	bl	4019c0 <abort@plt>
  404dfc:	bl	405dd4 <__fxstatat@plt+0x4234>
  404e00:	stp	x29, x30, [sp, #-16]!
  404e04:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  404e08:	add	x3, x3, #0x310
  404e0c:	mov	x29, sp
  404e10:	bl	404c74 <__fxstatat@plt+0x30d4>
  404e14:	ldp	x29, x30, [sp], #16
  404e18:	ret
  404e1c:	stp	x29, x30, [sp, #-16]!
  404e20:	mov	x1, x0
  404e24:	mov	w0, wzr
  404e28:	mov	x29, sp
  404e2c:	bl	404c54 <__fxstatat@plt+0x30b4>
  404e30:	ldp	x29, x30, [sp], #16
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-16]!
  404e3c:	mov	x2, x1
  404e40:	mov	x1, x0
  404e44:	mov	w0, wzr
  404e48:	mov	x29, sp
  404e4c:	bl	404e00 <__fxstatat@plt+0x3260>
  404e50:	ldp	x29, x30, [sp], #16
  404e54:	ret
  404e58:	sub	sp, sp, #0x60
  404e5c:	stp	x20, x19, [sp, #80]
  404e60:	mov	w20, w0
  404e64:	add	x8, sp, #0x8
  404e68:	mov	w0, w1
  404e6c:	stp	x29, x30, [sp, #64]
  404e70:	add	x29, sp, #0x40
  404e74:	mov	x19, x2
  404e78:	bl	404ea0 <__fxstatat@plt+0x3300>
  404e7c:	add	x3, sp, #0x8
  404e80:	mov	x2, #0xffffffffffffffff    	// #-1
  404e84:	mov	w0, w20
  404e88:	mov	x1, x19
  404e8c:	bl	404c74 <__fxstatat@plt+0x30d4>
  404e90:	ldp	x20, x19, [sp, #80]
  404e94:	ldp	x29, x30, [sp, #64]
  404e98:	add	sp, sp, #0x60
  404e9c:	ret
  404ea0:	stp	x29, x30, [sp, #-16]!
  404ea4:	movi	v0.2d, #0x0
  404ea8:	cmp	w0, #0xa
  404eac:	mov	x29, sp
  404eb0:	str	xzr, [x8, #48]
  404eb4:	stp	q0, q0, [x8, #16]
  404eb8:	str	q0, [x8]
  404ebc:	b.eq	404ecc <__fxstatat@plt+0x332c>  // b.none
  404ec0:	str	w0, [x8]
  404ec4:	ldp	x29, x30, [sp], #16
  404ec8:	ret
  404ecc:	bl	4019c0 <abort@plt>
  404ed0:	sub	sp, sp, #0x70
  404ed4:	str	x21, [sp, #80]
  404ed8:	mov	w21, w0
  404edc:	add	x8, sp, #0x8
  404ee0:	mov	w0, w1
  404ee4:	stp	x29, x30, [sp, #64]
  404ee8:	stp	x20, x19, [sp, #96]
  404eec:	add	x29, sp, #0x40
  404ef0:	mov	x19, x3
  404ef4:	mov	x20, x2
  404ef8:	bl	404ea0 <__fxstatat@plt+0x3300>
  404efc:	add	x3, sp, #0x8
  404f00:	mov	w0, w21
  404f04:	mov	x1, x20
  404f08:	mov	x2, x19
  404f0c:	bl	404c74 <__fxstatat@plt+0x30d4>
  404f10:	ldp	x20, x19, [sp, #96]
  404f14:	ldr	x21, [sp, #80]
  404f18:	ldp	x29, x30, [sp, #64]
  404f1c:	add	sp, sp, #0x70
  404f20:	ret
  404f24:	stp	x29, x30, [sp, #-16]!
  404f28:	mov	x2, x1
  404f2c:	mov	w1, w0
  404f30:	mov	w0, wzr
  404f34:	mov	x29, sp
  404f38:	bl	404e58 <__fxstatat@plt+0x32b8>
  404f3c:	ldp	x29, x30, [sp], #16
  404f40:	ret
  404f44:	stp	x29, x30, [sp, #-16]!
  404f48:	mov	x3, x2
  404f4c:	mov	x2, x1
  404f50:	mov	w1, w0
  404f54:	mov	w0, wzr
  404f58:	mov	x29, sp
  404f5c:	bl	404ed0 <__fxstatat@plt+0x3330>
  404f60:	ldp	x29, x30, [sp], #16
  404f64:	ret
  404f68:	sub	sp, sp, #0x60
  404f6c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a460>
  404f70:	add	x9, x9, #0x310
  404f74:	ldp	q0, q1, [x9]
  404f78:	ldr	q2, [x9, #32]
  404f7c:	ldr	x9, [x9, #48]
  404f80:	mov	w8, w2
  404f84:	stp	x20, x19, [sp, #80]
  404f88:	mov	x19, x1
  404f8c:	mov	x20, x0
  404f90:	mov	x0, sp
  404f94:	mov	w2, #0x1                   	// #1
  404f98:	mov	w1, w8
  404f9c:	stp	x29, x30, [sp, #64]
  404fa0:	add	x29, sp, #0x40
  404fa4:	stp	q0, q1, [sp]
  404fa8:	str	q2, [sp, #32]
  404fac:	str	x9, [sp, #48]
  404fb0:	bl	403d34 <__fxstatat@plt+0x2194>
  404fb4:	mov	x3, sp
  404fb8:	mov	w0, wzr
  404fbc:	mov	x1, x20
  404fc0:	mov	x2, x19
  404fc4:	bl	404c74 <__fxstatat@plt+0x30d4>
  404fc8:	ldp	x20, x19, [sp, #80]
  404fcc:	ldp	x29, x30, [sp, #64]
  404fd0:	add	sp, sp, #0x60
  404fd4:	ret
  404fd8:	stp	x29, x30, [sp, #-16]!
  404fdc:	mov	w2, w1
  404fe0:	mov	x1, #0xffffffffffffffff    	// #-1
  404fe4:	mov	x29, sp
  404fe8:	bl	404f68 <__fxstatat@plt+0x33c8>
  404fec:	ldp	x29, x30, [sp], #16
  404ff0:	ret
  404ff4:	stp	x29, x30, [sp, #-16]!
  404ff8:	mov	w1, #0x3a                  	// #58
  404ffc:	mov	x29, sp
  405000:	bl	404fd8 <__fxstatat@plt+0x3438>
  405004:	ldp	x29, x30, [sp], #16
  405008:	ret
  40500c:	stp	x29, x30, [sp, #-16]!
  405010:	mov	w2, #0x3a                  	// #58
  405014:	mov	x29, sp
  405018:	bl	404f68 <__fxstatat@plt+0x33c8>
  40501c:	ldp	x29, x30, [sp], #16
  405020:	ret
  405024:	sub	sp, sp, #0x60
  405028:	stp	x20, x19, [sp, #80]
  40502c:	mov	w20, w0
  405030:	add	x8, sp, #0x8
  405034:	mov	w0, w1
  405038:	stp	x29, x30, [sp, #64]
  40503c:	add	x29, sp, #0x40
  405040:	mov	x19, x2
  405044:	bl	404ea0 <__fxstatat@plt+0x3300>
  405048:	add	x0, sp, #0x8
  40504c:	mov	w1, #0x3a                  	// #58
  405050:	mov	w2, #0x1                   	// #1
  405054:	bl	403d34 <__fxstatat@plt+0x2194>
  405058:	add	x3, sp, #0x8
  40505c:	mov	x2, #0xffffffffffffffff    	// #-1
  405060:	mov	w0, w20
  405064:	mov	x1, x19
  405068:	bl	404c74 <__fxstatat@plt+0x30d4>
  40506c:	ldp	x20, x19, [sp, #80]
  405070:	ldp	x29, x30, [sp, #64]
  405074:	add	sp, sp, #0x60
  405078:	ret
  40507c:	stp	x29, x30, [sp, #-16]!
  405080:	mov	x4, #0xffffffffffffffff    	// #-1
  405084:	mov	x29, sp
  405088:	bl	405094 <__fxstatat@plt+0x34f4>
  40508c:	ldp	x29, x30, [sp], #16
  405090:	ret
  405094:	sub	sp, sp, #0x70
  405098:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  40509c:	add	x8, x8, #0x310
  4050a0:	ldp	q0, q1, [x8]
  4050a4:	ldr	q2, [x8, #32]
  4050a8:	ldr	x8, [x8, #48]
  4050ac:	str	x21, [sp, #80]
  4050b0:	mov	w21, w0
  4050b4:	mov	x0, sp
  4050b8:	stp	x29, x30, [sp, #64]
  4050bc:	stp	x20, x19, [sp, #96]
  4050c0:	add	x29, sp, #0x40
  4050c4:	mov	x19, x4
  4050c8:	mov	x20, x3
  4050cc:	stp	q0, q1, [sp]
  4050d0:	str	q2, [sp, #32]
  4050d4:	str	x8, [sp, #48]
  4050d8:	bl	403d8c <__fxstatat@plt+0x21ec>
  4050dc:	mov	x3, sp
  4050e0:	mov	w0, w21
  4050e4:	mov	x1, x20
  4050e8:	mov	x2, x19
  4050ec:	bl	404c74 <__fxstatat@plt+0x30d4>
  4050f0:	ldp	x20, x19, [sp, #96]
  4050f4:	ldr	x21, [sp, #80]
  4050f8:	ldp	x29, x30, [sp, #64]
  4050fc:	add	sp, sp, #0x70
  405100:	ret
  405104:	stp	x29, x30, [sp, #-16]!
  405108:	mov	x3, x2
  40510c:	mov	x2, x1
  405110:	mov	x1, x0
  405114:	mov	w0, wzr
  405118:	mov	x29, sp
  40511c:	bl	40507c <__fxstatat@plt+0x34dc>
  405120:	ldp	x29, x30, [sp], #16
  405124:	ret
  405128:	stp	x29, x30, [sp, #-16]!
  40512c:	mov	x4, x3
  405130:	mov	x3, x2
  405134:	mov	x2, x1
  405138:	mov	x1, x0
  40513c:	mov	w0, wzr
  405140:	mov	x29, sp
  405144:	bl	405094 <__fxstatat@plt+0x34f4>
  405148:	ldp	x29, x30, [sp], #16
  40514c:	ret
  405150:	stp	x29, x30, [sp, #-16]!
  405154:	adrp	x3, 41c000 <__fxstatat@plt+0x1a460>
  405158:	add	x3, x3, #0x268
  40515c:	mov	x29, sp
  405160:	bl	404c74 <__fxstatat@plt+0x30d4>
  405164:	ldp	x29, x30, [sp], #16
  405168:	ret
  40516c:	stp	x29, x30, [sp, #-16]!
  405170:	mov	x2, x1
  405174:	mov	x1, x0
  405178:	mov	w0, wzr
  40517c:	mov	x29, sp
  405180:	bl	405150 <__fxstatat@plt+0x35b0>
  405184:	ldp	x29, x30, [sp], #16
  405188:	ret
  40518c:	stp	x29, x30, [sp, #-16]!
  405190:	mov	x2, #0xffffffffffffffff    	// #-1
  405194:	mov	x29, sp
  405198:	bl	405150 <__fxstatat@plt+0x35b0>
  40519c:	ldp	x29, x30, [sp], #16
  4051a0:	ret
  4051a4:	stp	x29, x30, [sp, #-16]!
  4051a8:	mov	x1, x0
  4051ac:	mov	w0, wzr
  4051b0:	mov	x29, sp
  4051b4:	bl	40518c <__fxstatat@plt+0x35ec>
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	ret
  4051c0:	stp	x29, x30, [sp, #-48]!
  4051c4:	stp	x20, x19, [sp, #32]
  4051c8:	mov	x20, x0
  4051cc:	mov	w19, w1
  4051d0:	mov	w2, #0x5                   	// #5
  4051d4:	mov	x0, xzr
  4051d8:	mov	x1, x20
  4051dc:	str	x21, [sp, #16]
  4051e0:	mov	x29, sp
  4051e4:	bl	401b00 <dcgettext@plt>
  4051e8:	cmp	x0, x20
  4051ec:	b.ne	405278 <__fxstatat@plt+0x36d8>  // b.any
  4051f0:	bl	409430 <__fxstatat@plt+0x7890>
  4051f4:	mov	w1, #0x55                  	// #85
  4051f8:	mov	w2, #0x54                  	// #84
  4051fc:	mov	w3, #0x46                  	// #70
  405200:	mov	w4, #0x2d                  	// #45
  405204:	mov	w5, #0x38                  	// #56
  405208:	mov	w6, wzr
  40520c:	mov	w7, wzr
  405210:	mov	x21, x0
  405214:	bl	4052a4 <__fxstatat@plt+0x3704>
  405218:	cbz	w0, 405234 <__fxstatat@plt+0x3694>
  40521c:	ldrb	w8, [x20]
  405220:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  405224:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  405228:	add	x9, x9, #0xee6
  40522c:	add	x10, x10, #0xee2
  405230:	b	405270 <__fxstatat@plt+0x36d0>
  405234:	mov	w1, #0x47                  	// #71
  405238:	mov	w2, #0x42                  	// #66
  40523c:	mov	w3, #0x31                  	// #49
  405240:	mov	w4, #0x38                  	// #56
  405244:	mov	w5, #0x30                  	// #48
  405248:	mov	w6, #0x33                  	// #51
  40524c:	mov	w7, #0x30                  	// #48
  405250:	mov	x0, x21
  405254:	bl	4052a4 <__fxstatat@plt+0x3704>
  405258:	cbz	w0, 405288 <__fxstatat@plt+0x36e8>
  40525c:	ldrb	w8, [x20]
  405260:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  405264:	adrp	x10, 40a000 <__fxstatat@plt+0x8460>
  405268:	add	x9, x9, #0xeee
  40526c:	add	x10, x10, #0xeea
  405270:	cmp	w8, #0x60
  405274:	csel	x0, x10, x9, eq  // eq = none
  405278:	ldp	x20, x19, [sp, #32]
  40527c:	ldr	x21, [sp, #16]
  405280:	ldp	x29, x30, [sp], #48
  405284:	ret
  405288:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  40528c:	adrp	x9, 40a000 <__fxstatat@plt+0x8460>
  405290:	add	x8, x8, #0xee0
  405294:	add	x9, x9, #0xedc
  405298:	cmp	w19, #0x9
  40529c:	csel	x0, x9, x8, eq  // eq = none
  4052a0:	b	405278 <__fxstatat@plt+0x36d8>
  4052a4:	stp	x29, x30, [sp, #-80]!
  4052a8:	stp	x26, x25, [sp, #16]
  4052ac:	mov	x25, x0
  4052b0:	and	w0, w1, #0xff
  4052b4:	stp	x24, x23, [sp, #32]
  4052b8:	stp	x22, x21, [sp, #48]
  4052bc:	stp	x20, x19, [sp, #64]
  4052c0:	mov	x29, sp
  4052c4:	mov	w19, w7
  4052c8:	mov	w20, w6
  4052cc:	mov	w21, w5
  4052d0:	mov	w22, w4
  4052d4:	mov	w23, w3
  4052d8:	mov	w24, w2
  4052dc:	mov	w26, w1
  4052e0:	bl	408204 <__fxstatat@plt+0x6664>
  4052e4:	ldrb	w8, [x25]
  4052e8:	tbz	w0, #0, 405300 <__fxstatat@plt+0x3760>
  4052ec:	and	w8, w8, #0xffffffdf
  4052f0:	cmp	w8, w26, uxtb
  4052f4:	b.eq	405308 <__fxstatat@plt+0x3768>  // b.none
  4052f8:	mov	w0, wzr
  4052fc:	b	405338 <__fxstatat@plt+0x3798>
  405300:	cmp	w8, w26, uxtb
  405304:	b.ne	4052f8 <__fxstatat@plt+0x3758>  // b.any
  405308:	tst	w26, #0xff
  40530c:	b.eq	405334 <__fxstatat@plt+0x3794>  // b.none
  405310:	mov	x0, x25
  405314:	mov	w1, w24
  405318:	mov	w2, w23
  40531c:	mov	w3, w22
  405320:	mov	w4, w21
  405324:	mov	w5, w20
  405328:	mov	w6, w19
  40532c:	bl	405350 <__fxstatat@plt+0x37b0>
  405330:	b	405338 <__fxstatat@plt+0x3798>
  405334:	mov	w0, #0x1                   	// #1
  405338:	ldp	x20, x19, [sp, #64]
  40533c:	ldp	x22, x21, [sp, #48]
  405340:	ldp	x24, x23, [sp, #32]
  405344:	ldp	x26, x25, [sp, #16]
  405348:	ldp	x29, x30, [sp], #80
  40534c:	ret
  405350:	stp	x29, x30, [sp, #-80]!
  405354:	stp	x24, x23, [sp, #32]
  405358:	mov	x24, x0
  40535c:	and	w0, w1, #0xff
  405360:	str	x25, [sp, #16]
  405364:	stp	x22, x21, [sp, #48]
  405368:	stp	x20, x19, [sp, #64]
  40536c:	mov	x29, sp
  405370:	mov	w19, w6
  405374:	mov	w20, w5
  405378:	mov	w21, w4
  40537c:	mov	w22, w3
  405380:	mov	w23, w2
  405384:	mov	w25, w1
  405388:	bl	408204 <__fxstatat@plt+0x6664>
  40538c:	ldrb	w8, [x24, #1]
  405390:	tbz	w0, #0, 4053a8 <__fxstatat@plt+0x3808>
  405394:	and	w8, w8, #0xffffffdf
  405398:	cmp	w8, w25, uxtb
  40539c:	b.eq	4053b0 <__fxstatat@plt+0x3810>  // b.none
  4053a0:	mov	w0, wzr
  4053a4:	b	4053dc <__fxstatat@plt+0x383c>
  4053a8:	cmp	w8, w25, uxtb
  4053ac:	b.ne	4053a0 <__fxstatat@plt+0x3800>  // b.any
  4053b0:	tst	w25, #0xff
  4053b4:	b.eq	4053d8 <__fxstatat@plt+0x3838>  // b.none
  4053b8:	mov	x0, x24
  4053bc:	mov	w1, w23
  4053c0:	mov	w2, w22
  4053c4:	mov	w3, w21
  4053c8:	mov	w4, w20
  4053cc:	mov	w5, w19
  4053d0:	bl	4053f4 <__fxstatat@plt+0x3854>
  4053d4:	b	4053dc <__fxstatat@plt+0x383c>
  4053d8:	mov	w0, #0x1                   	// #1
  4053dc:	ldp	x20, x19, [sp, #64]
  4053e0:	ldp	x22, x21, [sp, #48]
  4053e4:	ldp	x24, x23, [sp, #32]
  4053e8:	ldr	x25, [sp, #16]
  4053ec:	ldp	x29, x30, [sp], #80
  4053f0:	ret
  4053f4:	stp	x29, x30, [sp, #-64]!
  4053f8:	stp	x24, x23, [sp, #16]
  4053fc:	mov	x23, x0
  405400:	and	w0, w1, #0xff
  405404:	stp	x22, x21, [sp, #32]
  405408:	stp	x20, x19, [sp, #48]
  40540c:	mov	x29, sp
  405410:	mov	w19, w5
  405414:	mov	w20, w4
  405418:	mov	w21, w3
  40541c:	mov	w22, w2
  405420:	mov	w24, w1
  405424:	bl	408204 <__fxstatat@plt+0x6664>
  405428:	ldrb	w8, [x23, #2]
  40542c:	tbz	w0, #0, 405444 <__fxstatat@plt+0x38a4>
  405430:	and	w8, w8, #0xffffffdf
  405434:	cmp	w8, w24, uxtb
  405438:	b.eq	40544c <__fxstatat@plt+0x38ac>  // b.none
  40543c:	mov	w0, wzr
  405440:	b	405474 <__fxstatat@plt+0x38d4>
  405444:	cmp	w8, w24, uxtb
  405448:	b.ne	40543c <__fxstatat@plt+0x389c>  // b.any
  40544c:	tst	w24, #0xff
  405450:	b.eq	405470 <__fxstatat@plt+0x38d0>  // b.none
  405454:	mov	x0, x23
  405458:	mov	w1, w22
  40545c:	mov	w2, w21
  405460:	mov	w3, w20
  405464:	mov	w4, w19
  405468:	bl	405488 <__fxstatat@plt+0x38e8>
  40546c:	b	405474 <__fxstatat@plt+0x38d4>
  405470:	mov	w0, #0x1                   	// #1
  405474:	ldp	x20, x19, [sp, #48]
  405478:	ldp	x22, x21, [sp, #32]
  40547c:	ldp	x24, x23, [sp, #16]
  405480:	ldp	x29, x30, [sp], #64
  405484:	ret
  405488:	stp	x29, x30, [sp, #-64]!
  40548c:	stp	x22, x21, [sp, #32]
  405490:	mov	x22, x0
  405494:	and	w0, w1, #0xff
  405498:	str	x23, [sp, #16]
  40549c:	stp	x20, x19, [sp, #48]
  4054a0:	mov	x29, sp
  4054a4:	mov	w19, w4
  4054a8:	mov	w20, w3
  4054ac:	mov	w21, w2
  4054b0:	mov	w23, w1
  4054b4:	bl	408204 <__fxstatat@plt+0x6664>
  4054b8:	ldrb	w8, [x22, #3]
  4054bc:	tbz	w0, #0, 4054d4 <__fxstatat@plt+0x3934>
  4054c0:	and	w8, w8, #0xffffffdf
  4054c4:	cmp	w8, w23, uxtb
  4054c8:	b.eq	4054dc <__fxstatat@plt+0x393c>  // b.none
  4054cc:	mov	w0, wzr
  4054d0:	b	405500 <__fxstatat@plt+0x3960>
  4054d4:	cmp	w8, w23, uxtb
  4054d8:	b.ne	4054cc <__fxstatat@plt+0x392c>  // b.any
  4054dc:	tst	w23, #0xff
  4054e0:	b.eq	4054fc <__fxstatat@plt+0x395c>  // b.none
  4054e4:	mov	x0, x22
  4054e8:	mov	w1, w21
  4054ec:	mov	w2, w20
  4054f0:	mov	w3, w19
  4054f4:	bl	405514 <__fxstatat@plt+0x3974>
  4054f8:	b	405500 <__fxstatat@plt+0x3960>
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	ldp	x20, x19, [sp, #48]
  405504:	ldp	x22, x21, [sp, #32]
  405508:	ldr	x23, [sp, #16]
  40550c:	ldp	x29, x30, [sp], #64
  405510:	ret
  405514:	stp	x29, x30, [sp, #-48]!
  405518:	stp	x22, x21, [sp, #16]
  40551c:	mov	x21, x0
  405520:	and	w0, w1, #0xff
  405524:	stp	x20, x19, [sp, #32]
  405528:	mov	x29, sp
  40552c:	mov	w19, w3
  405530:	mov	w20, w2
  405534:	mov	w22, w1
  405538:	bl	408204 <__fxstatat@plt+0x6664>
  40553c:	ldrb	w8, [x21, #4]
  405540:	tbz	w0, #0, 405558 <__fxstatat@plt+0x39b8>
  405544:	and	w8, w8, #0xffffffdf
  405548:	cmp	w8, w22, uxtb
  40554c:	b.eq	405560 <__fxstatat@plt+0x39c0>  // b.none
  405550:	mov	w0, wzr
  405554:	b	405580 <__fxstatat@plt+0x39e0>
  405558:	cmp	w8, w22, uxtb
  40555c:	b.ne	405550 <__fxstatat@plt+0x39b0>  // b.any
  405560:	tst	w22, #0xff
  405564:	b.eq	40557c <__fxstatat@plt+0x39dc>  // b.none
  405568:	mov	x0, x21
  40556c:	mov	w1, w20
  405570:	mov	w2, w19
  405574:	bl	405590 <__fxstatat@plt+0x39f0>
  405578:	b	405580 <__fxstatat@plt+0x39e0>
  40557c:	mov	w0, #0x1                   	// #1
  405580:	ldp	x20, x19, [sp, #32]
  405584:	ldp	x22, x21, [sp, #16]
  405588:	ldp	x29, x30, [sp], #48
  40558c:	ret
  405590:	stp	x29, x30, [sp, #-48]!
  405594:	stp	x20, x19, [sp, #32]
  405598:	mov	x20, x0
  40559c:	and	w0, w1, #0xff
  4055a0:	str	x21, [sp, #16]
  4055a4:	mov	x29, sp
  4055a8:	mov	w19, w2
  4055ac:	mov	w21, w1
  4055b0:	bl	408204 <__fxstatat@plt+0x6664>
  4055b4:	ldrb	w8, [x20, #5]
  4055b8:	tbz	w0, #0, 4055d0 <__fxstatat@plt+0x3a30>
  4055bc:	and	w8, w8, #0xffffffdf
  4055c0:	cmp	w8, w21, uxtb
  4055c4:	b.eq	4055d8 <__fxstatat@plt+0x3a38>  // b.none
  4055c8:	mov	w0, wzr
  4055cc:	b	4055f4 <__fxstatat@plt+0x3a54>
  4055d0:	cmp	w8, w21, uxtb
  4055d4:	b.ne	4055c8 <__fxstatat@plt+0x3a28>  // b.any
  4055d8:	tst	w21, #0xff
  4055dc:	b.eq	4055f0 <__fxstatat@plt+0x3a50>  // b.none
  4055e0:	mov	x0, x20
  4055e4:	mov	w1, w19
  4055e8:	bl	405604 <__fxstatat@plt+0x3a64>
  4055ec:	b	4055f4 <__fxstatat@plt+0x3a54>
  4055f0:	mov	w0, #0x1                   	// #1
  4055f4:	ldp	x20, x19, [sp, #32]
  4055f8:	ldr	x21, [sp, #16]
  4055fc:	ldp	x29, x30, [sp], #48
  405600:	ret
  405604:	stp	x29, x30, [sp, #-32]!
  405608:	stp	x20, x19, [sp, #16]
  40560c:	mov	x19, x0
  405610:	and	w0, w1, #0xff
  405614:	mov	x29, sp
  405618:	mov	w20, w1
  40561c:	bl	408204 <__fxstatat@plt+0x6664>
  405620:	ldrb	w8, [x19, #6]
  405624:	tbz	w0, #0, 40563c <__fxstatat@plt+0x3a9c>
  405628:	and	w8, w8, #0xffffffdf
  40562c:	cmp	w8, w20, uxtb
  405630:	b.eq	405644 <__fxstatat@plt+0x3aa4>  // b.none
  405634:	mov	w0, wzr
  405638:	b	40565c <__fxstatat@plt+0x3abc>
  40563c:	cmp	w8, w20, uxtb
  405640:	b.ne	405634 <__fxstatat@plt+0x3a94>  // b.any
  405644:	tst	w20, #0xff
  405648:	b.eq	405658 <__fxstatat@plt+0x3ab8>  // b.none
  40564c:	mov	x0, x19
  405650:	bl	405668 <__fxstatat@plt+0x3ac8>
  405654:	b	40565c <__fxstatat@plt+0x3abc>
  405658:	mov	w0, #0x1                   	// #1
  40565c:	ldp	x20, x19, [sp, #16]
  405660:	ldp	x29, x30, [sp], #32
  405664:	ret
  405668:	stp	x29, x30, [sp, #-32]!
  40566c:	str	x19, [sp, #16]
  405670:	mov	x19, x0
  405674:	mov	w0, wzr
  405678:	mov	x29, sp
  40567c:	bl	408204 <__fxstatat@plt+0x6664>
  405680:	ldrb	w8, [x19, #7]
  405684:	tbz	w0, #0, 405698 <__fxstatat@plt+0x3af8>
  405688:	tst	w8, #0xffffffdf
  40568c:	b.eq	40569c <__fxstatat@plt+0x3afc>  // b.none
  405690:	mov	w0, wzr
  405694:	b	4056a0 <__fxstatat@plt+0x3b00>
  405698:	cbnz	w8, 405690 <__fxstatat@plt+0x3af0>
  40569c:	mov	w0, #0x1                   	// #1
  4056a0:	ldr	x19, [sp, #16]
  4056a4:	ldp	x29, x30, [sp], #32
  4056a8:	ret
  4056ac:	sub	sp, sp, #0xa0
  4056b0:	str	x19, [sp, #144]
  4056b4:	mov	x19, x0
  4056b8:	adrp	x0, 40a000 <__fxstatat@plt+0x8460>
  4056bc:	add	x0, x0, #0xd75
  4056c0:	mov	x1, sp
  4056c4:	stp	x29, x30, [sp, #128]
  4056c8:	add	x29, sp, #0x80
  4056cc:	bl	409ad8 <__fxstatat@plt+0x7f38>
  4056d0:	cbz	w0, 4056dc <__fxstatat@plt+0x3b3c>
  4056d4:	mov	x19, xzr
  4056d8:	b	4056ec <__fxstatat@plt+0x3b4c>
  4056dc:	ldr	x8, [sp, #8]
  4056e0:	str	x8, [x19]
  4056e4:	ldr	x8, [sp]
  4056e8:	str	x8, [x19, #8]
  4056ec:	mov	x0, x19
  4056f0:	ldr	x19, [sp, #144]
  4056f4:	ldp	x29, x30, [sp, #128]
  4056f8:	add	sp, sp, #0xa0
  4056fc:	ret
  405700:	stp	x29, x30, [sp, #-16]!
  405704:	mov	w3, wzr
  405708:	mov	x29, sp
  40570c:	bl	409ae8 <__fxstatat@plt+0x7f48>
  405710:	ldp	x29, x30, [sp], #16
  405714:	ret
  405718:	stp	x29, x30, [sp, #-16]!
  40571c:	mov	w3, #0x100                 	// #256
  405720:	mov	x29, sp
  405724:	bl	409ae8 <__fxstatat@plt+0x7f48>
  405728:	ldp	x29, x30, [sp], #16
  40572c:	ret
  405730:	sub	sp, sp, #0x50
  405734:	str	x21, [sp, #48]
  405738:	stp	x20, x19, [sp, #64]
  40573c:	mov	x21, x5
  405740:	mov	x20, x4
  405744:	mov	x5, x3
  405748:	mov	x4, x2
  40574c:	mov	x19, x0
  405750:	stp	x29, x30, [sp, #32]
  405754:	add	x29, sp, #0x20
  405758:	cbz	x1, 405778 <__fxstatat@plt+0x3bd8>
  40575c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405760:	mov	x3, x1
  405764:	add	x2, x2, #0xefb
  405768:	mov	w1, #0x1                   	// #1
  40576c:	mov	x0, x19
  405770:	bl	401a00 <__fprintf_chk@plt>
  405774:	b	405794 <__fxstatat@plt+0x3bf4>
  405778:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  40577c:	add	x2, x2, #0xf07
  405780:	mov	w1, #0x1                   	// #1
  405784:	mov	x0, x19
  405788:	mov	x3, x4
  40578c:	mov	x4, x5
  405790:	bl	401a00 <__fprintf_chk@plt>
  405794:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405798:	add	x1, x1, #0xf0e
  40579c:	mov	w2, #0x5                   	// #5
  4057a0:	mov	x0, xzr
  4057a4:	bl	401b00 <dcgettext@plt>
  4057a8:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4057ac:	mov	x3, x0
  4057b0:	add	x2, x2, #0x1c3
  4057b4:	mov	w1, #0x1                   	// #1
  4057b8:	mov	w4, #0x7e3                 	// #2019
  4057bc:	mov	x0, x19
  4057c0:	bl	401a00 <__fprintf_chk@plt>
  4057c4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  4057c8:	add	x1, x1, #0xf12
  4057cc:	mov	w2, #0x5                   	// #5
  4057d0:	mov	x0, xzr
  4057d4:	bl	401b00 <dcgettext@plt>
  4057d8:	mov	x1, x19
  4057dc:	bl	401b10 <fputs_unlocked@plt>
  4057e0:	cmp	x21, #0x9
  4057e4:	b.hi	40582c <__fxstatat@plt+0x3c8c>  // b.pmore
  4057e8:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  4057ec:	add	x8, x8, #0xef1
  4057f0:	adr	x9, 405800 <__fxstatat@plt+0x3c60>
  4057f4:	ldrb	w10, [x8, x21]
  4057f8:	add	x9, x9, x10, lsl #2
  4057fc:	br	x9
  405800:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  405804:	add	x1, x1, #0xfde
  405808:	mov	w2, #0x5                   	// #5
  40580c:	mov	x0, xzr
  405810:	bl	401b00 <dcgettext@plt>
  405814:	ldr	x3, [x20]
  405818:	mov	x2, x0
  40581c:	mov	w1, #0x1                   	// #1
  405820:	mov	x0, x19
  405824:	bl	401a00 <__fprintf_chk@plt>
  405828:	b	4059c4 <__fxstatat@plt+0x3e24>
  40582c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405830:	add	x1, x1, #0x11d
  405834:	b	405958 <__fxstatat@plt+0x3db8>
  405838:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  40583c:	add	x1, x1, #0xfee
  405840:	mov	w2, #0x5                   	// #5
  405844:	mov	x0, xzr
  405848:	bl	401b00 <dcgettext@plt>
  40584c:	ldp	x3, x4, [x20]
  405850:	mov	x2, x0
  405854:	mov	w1, #0x1                   	// #1
  405858:	mov	x0, x19
  40585c:	bl	401a00 <__fprintf_chk@plt>
  405860:	b	4059c4 <__fxstatat@plt+0x3e24>
  405864:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405868:	add	x1, x1, #0x5
  40586c:	mov	w2, #0x5                   	// #5
  405870:	mov	x0, xzr
  405874:	bl	401b00 <dcgettext@plt>
  405878:	ldp	x3, x4, [x20]
  40587c:	ldr	x5, [x20, #16]
  405880:	mov	x2, x0
  405884:	mov	w1, #0x1                   	// #1
  405888:	mov	x0, x19
  40588c:	bl	401a00 <__fprintf_chk@plt>
  405890:	b	4059c4 <__fxstatat@plt+0x3e24>
  405894:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405898:	add	x1, x1, #0x21
  40589c:	mov	w2, #0x5                   	// #5
  4058a0:	mov	x0, xzr
  4058a4:	bl	401b00 <dcgettext@plt>
  4058a8:	ldp	x3, x4, [x20]
  4058ac:	ldp	x5, x6, [x20, #16]
  4058b0:	mov	x2, x0
  4058b4:	mov	w1, #0x1                   	// #1
  4058b8:	mov	x0, x19
  4058bc:	bl	401a00 <__fprintf_chk@plt>
  4058c0:	b	4059c4 <__fxstatat@plt+0x3e24>
  4058c4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4058c8:	add	x1, x1, #0x41
  4058cc:	mov	w2, #0x5                   	// #5
  4058d0:	mov	x0, xzr
  4058d4:	bl	401b00 <dcgettext@plt>
  4058d8:	ldp	x3, x4, [x20]
  4058dc:	ldp	x5, x6, [x20, #16]
  4058e0:	ldr	x7, [x20, #32]
  4058e4:	mov	x2, x0
  4058e8:	mov	w1, #0x1                   	// #1
  4058ec:	b	4059bc <__fxstatat@plt+0x3e1c>
  4058f0:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  4058f4:	add	x1, x1, #0x65
  4058f8:	mov	w2, #0x5                   	// #5
  4058fc:	mov	x0, xzr
  405900:	bl	401b00 <dcgettext@plt>
  405904:	ldp	x3, x4, [x20]
  405908:	ldp	x5, x6, [x20, #16]
  40590c:	ldp	x7, x8, [x20, #32]
  405910:	mov	x2, x0
  405914:	b	405944 <__fxstatat@plt+0x3da4>
  405918:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40591c:	add	x1, x1, #0x8d
  405920:	mov	w2, #0x5                   	// #5
  405924:	mov	x0, xzr
  405928:	bl	401b00 <dcgettext@plt>
  40592c:	ldr	x9, [x20, #48]
  405930:	ldp	x3, x4, [x20]
  405934:	ldp	x5, x6, [x20, #16]
  405938:	ldp	x7, x8, [x20, #32]
  40593c:	mov	x2, x0
  405940:	str	x9, [sp, #8]
  405944:	mov	w1, #0x1                   	// #1
  405948:	str	x8, [sp]
  40594c:	b	4059bc <__fxstatat@plt+0x3e1c>
  405950:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405954:	add	x1, x1, #0xe9
  405958:	mov	w2, #0x5                   	// #5
  40595c:	mov	x0, xzr
  405960:	bl	401b00 <dcgettext@plt>
  405964:	ldp	x3, x4, [x20]
  405968:	ldp	x5, x6, [x20, #16]
  40596c:	ldr	x7, [x20, #32]
  405970:	ldur	q0, [x20, #40]
  405974:	ldp	x8, x9, [x20, #56]
  405978:	mov	x2, x0
  40597c:	str	x9, [sp, #24]
  405980:	b	4059b0 <__fxstatat@plt+0x3e10>
  405984:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405988:	add	x1, x1, #0xb9
  40598c:	mov	w2, #0x5                   	// #5
  405990:	mov	x0, xzr
  405994:	bl	401b00 <dcgettext@plt>
  405998:	ldp	x3, x4, [x20]
  40599c:	ldp	x5, x6, [x20, #16]
  4059a0:	ldr	x7, [x20, #32]
  4059a4:	ldur	q0, [x20, #40]
  4059a8:	ldr	x8, [x20, #56]
  4059ac:	mov	x2, x0
  4059b0:	mov	w1, #0x1                   	// #1
  4059b4:	str	x8, [sp, #16]
  4059b8:	str	q0, [sp]
  4059bc:	mov	x0, x19
  4059c0:	bl	401a00 <__fprintf_chk@plt>
  4059c4:	ldp	x20, x19, [sp, #64]
  4059c8:	ldr	x21, [sp, #48]
  4059cc:	ldp	x29, x30, [sp, #32]
  4059d0:	add	sp, sp, #0x50
  4059d4:	ret
  4059d8:	stp	x29, x30, [sp, #-16]!
  4059dc:	mov	x8, xzr
  4059e0:	mov	x29, sp
  4059e4:	ldr	x9, [x4, x8, lsl #3]
  4059e8:	add	x8, x8, #0x1
  4059ec:	cbnz	x9, 4059e4 <__fxstatat@plt+0x3e44>
  4059f0:	sub	x5, x8, #0x1
  4059f4:	bl	405730 <__fxstatat@plt+0x3b90>
  4059f8:	ldp	x29, x30, [sp], #16
  4059fc:	ret
  405a00:	sub	sp, sp, #0x60
  405a04:	mov	x5, xzr
  405a08:	mov	x8, sp
  405a0c:	stp	x29, x30, [sp, #80]
  405a10:	add	x29, sp, #0x50
  405a14:	ldrsw	x9, [x4, #24]
  405a18:	tbz	w9, #31, 405a2c <__fxstatat@plt+0x3e8c>
  405a1c:	add	w10, w9, #0x8
  405a20:	cmp	w10, #0x0
  405a24:	str	w10, [x4, #24]
  405a28:	b.le	405a54 <__fxstatat@plt+0x3eb4>
  405a2c:	ldr	x9, [x4]
  405a30:	add	x10, x9, #0x8
  405a34:	str	x10, [x4]
  405a38:	ldr	x9, [x9]
  405a3c:	str	x9, [x8, x5, lsl #3]
  405a40:	cbz	x9, 405a60 <__fxstatat@plt+0x3ec0>
  405a44:	add	x5, x5, #0x1
  405a48:	cmp	x5, #0xa
  405a4c:	b.ne	405a14 <__fxstatat@plt+0x3e74>  // b.any
  405a50:	b	405a60 <__fxstatat@plt+0x3ec0>
  405a54:	ldr	x10, [x4, #8]
  405a58:	add	x9, x10, x9
  405a5c:	b	405a38 <__fxstatat@plt+0x3e98>
  405a60:	mov	x4, sp
  405a64:	bl	405730 <__fxstatat@plt+0x3b90>
  405a68:	ldp	x29, x30, [sp, #80]
  405a6c:	add	sp, sp, #0x60
  405a70:	ret
  405a74:	sub	sp, sp, #0xf0
  405a78:	stp	x29, x30, [sp, #224]
  405a7c:	add	x29, sp, #0xe0
  405a80:	mov	x8, #0xffffffffffffffe0    	// #-32
  405a84:	mov	x9, sp
  405a88:	sub	x10, x29, #0x60
  405a8c:	movk	x8, #0xff80, lsl #32
  405a90:	add	x11, x29, #0x10
  405a94:	add	x9, x9, #0x80
  405a98:	add	x10, x10, #0x20
  405a9c:	stp	x9, x8, [x29, #-16]
  405aa0:	stp	x11, x10, [x29, #-32]
  405aa4:	stp	x4, x5, [x29, #-96]
  405aa8:	stp	x6, x7, [x29, #-80]
  405aac:	stp	q0, q1, [sp]
  405ab0:	ldp	q0, q1, [x29, #-32]
  405ab4:	sub	x4, x29, #0x40
  405ab8:	stp	q2, q3, [sp, #32]
  405abc:	stp	q4, q5, [sp, #64]
  405ac0:	stp	q6, q7, [sp, #96]
  405ac4:	stp	q0, q1, [x29, #-64]
  405ac8:	bl	405a00 <__fxstatat@plt+0x3e60>
  405acc:	ldp	x29, x30, [sp, #224]
  405ad0:	add	sp, sp, #0xf0
  405ad4:	ret
  405ad8:	stp	x29, x30, [sp, #-16]!
  405adc:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405ae0:	add	x1, x1, #0x159
  405ae4:	mov	w2, #0x5                   	// #5
  405ae8:	mov	x0, xzr
  405aec:	mov	x29, sp
  405af0:	bl	401b00 <dcgettext@plt>
  405af4:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405af8:	mov	x1, x0
  405afc:	add	x2, x2, #0xb6f
  405b00:	mov	w0, #0x1                   	// #1
  405b04:	bl	401900 <__printf_chk@plt>
  405b08:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405b0c:	add	x1, x1, #0x16e
  405b10:	mov	w2, #0x5                   	// #5
  405b14:	mov	x0, xzr
  405b18:	bl	401b00 <dcgettext@plt>
  405b1c:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405b20:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  405b24:	mov	x1, x0
  405b28:	add	x2, x2, #0x590
  405b2c:	add	x3, x3, #0x737
  405b30:	mov	w0, #0x1                   	// #1
  405b34:	bl	401900 <__printf_chk@plt>
  405b38:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405b3c:	add	x1, x1, #0x182
  405b40:	mov	w2, #0x5                   	// #5
  405b44:	mov	x0, xzr
  405b48:	bl	401b00 <dcgettext@plt>
  405b4c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  405b50:	ldr	x1, [x8, #704]
  405b54:	bl	401b10 <fputs_unlocked@plt>
  405b58:	ldp	x29, x30, [sp], #16
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-32]!
  405b64:	stp	x20, x19, [sp, #16]
  405b68:	adrp	x19, 41c000 <__fxstatat@plt+0x1a460>
  405b6c:	ldrb	w8, [x19, #1096]
  405b70:	adrp	x20, 41c000 <__fxstatat@plt+0x1a460>
  405b74:	mov	x29, sp
  405b78:	tbnz	w8, #0, 405b94 <__fxstatat@plt+0x3ff4>
  405b7c:	bl	401800 <geteuid@plt>
  405b80:	cmp	w0, #0x0
  405b84:	mov	w8, #0x1                   	// #1
  405b88:	cset	w9, eq  // eq = none
  405b8c:	strb	w9, [x20, #1100]
  405b90:	strb	w8, [x19, #1096]
  405b94:	ldrb	w0, [x20, #1100]
  405b98:	ldp	x20, x19, [sp, #16]
  405b9c:	ldp	x29, x30, [sp], #32
  405ba0:	ret
  405ba4:	stp	x29, x30, [sp, #-16]!
  405ba8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405bac:	udiv	x8, x8, x1
  405bb0:	cmp	x8, x0
  405bb4:	mov	x29, sp
  405bb8:	b.cc	405bcc <__fxstatat@plt+0x402c>  // b.lo, b.ul, b.last
  405bbc:	mul	x0, x1, x0
  405bc0:	bl	405bd0 <__fxstatat@plt+0x4030>
  405bc4:	ldp	x29, x30, [sp], #16
  405bc8:	ret
  405bcc:	bl	405dd4 <__fxstatat@plt+0x4234>
  405bd0:	stp	x29, x30, [sp, #-32]!
  405bd4:	str	x19, [sp, #16]
  405bd8:	mov	x29, sp
  405bdc:	mov	x19, x0
  405be0:	bl	4018b0 <malloc@plt>
  405be4:	cbz	x19, 405bec <__fxstatat@plt+0x404c>
  405be8:	cbz	x0, 405bf8 <__fxstatat@plt+0x4058>
  405bec:	ldr	x19, [sp, #16]
  405bf0:	ldp	x29, x30, [sp], #32
  405bf4:	ret
  405bf8:	bl	405dd4 <__fxstatat@plt+0x4234>
  405bfc:	stp	x29, x30, [sp, #-16]!
  405c00:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405c04:	udiv	x8, x8, x2
  405c08:	cmp	x8, x1
  405c0c:	mov	x29, sp
  405c10:	b.cc	405c24 <__fxstatat@plt+0x4084>  // b.lo, b.ul, b.last
  405c14:	mul	x1, x2, x1
  405c18:	bl	405c28 <__fxstatat@plt+0x4088>
  405c1c:	ldp	x29, x30, [sp], #16
  405c20:	ret
  405c24:	bl	405dd4 <__fxstatat@plt+0x4234>
  405c28:	stp	x29, x30, [sp, #-32]!
  405c2c:	str	x19, [sp, #16]
  405c30:	mov	x19, x1
  405c34:	mov	x29, sp
  405c38:	cbz	x0, 405c4c <__fxstatat@plt+0x40ac>
  405c3c:	cbnz	x19, 405c4c <__fxstatat@plt+0x40ac>
  405c40:	bl	401a50 <free@plt>
  405c44:	mov	x0, xzr
  405c48:	b	405c5c <__fxstatat@plt+0x40bc>
  405c4c:	mov	x1, x19
  405c50:	bl	401960 <realloc@plt>
  405c54:	cbz	x19, 405c5c <__fxstatat@plt+0x40bc>
  405c58:	cbz	x0, 405c68 <__fxstatat@plt+0x40c8>
  405c5c:	ldr	x19, [sp, #16]
  405c60:	ldp	x29, x30, [sp], #32
  405c64:	ret
  405c68:	bl	405dd4 <__fxstatat@plt+0x4234>
  405c6c:	stp	x29, x30, [sp, #-16]!
  405c70:	ldr	x8, [x1]
  405c74:	mov	x29, sp
  405c78:	cbz	x0, 405c9c <__fxstatat@plt+0x40fc>
  405c7c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405c80:	movk	x9, #0x5554
  405c84:	udiv	x9, x9, x2
  405c88:	cmp	x9, x8
  405c8c:	b.ls	405cd4 <__fxstatat@plt+0x4134>  // b.plast
  405c90:	add	x8, x8, x8, lsr #1
  405c94:	add	x8, x8, #0x1
  405c98:	b	405cc0 <__fxstatat@plt+0x4120>
  405c9c:	cbnz	x8, 405cb0 <__fxstatat@plt+0x4110>
  405ca0:	mov	w8, #0x80                  	// #128
  405ca4:	udiv	x8, x8, x2
  405ca8:	cmp	x2, #0x80
  405cac:	cinc	x8, x8, hi  // hi = pmore
  405cb0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405cb4:	udiv	x9, x9, x2
  405cb8:	cmp	x9, x8
  405cbc:	b.cc	405cd4 <__fxstatat@plt+0x4134>  // b.lo, b.ul, b.last
  405cc0:	str	x8, [x1]
  405cc4:	mul	x1, x8, x2
  405cc8:	bl	405c28 <__fxstatat@plt+0x4088>
  405ccc:	ldp	x29, x30, [sp], #16
  405cd0:	ret
  405cd4:	bl	405dd4 <__fxstatat@plt+0x4234>
  405cd8:	stp	x29, x30, [sp, #-16]!
  405cdc:	mov	x29, sp
  405ce0:	bl	405bd0 <__fxstatat@plt+0x4030>
  405ce4:	ldp	x29, x30, [sp], #16
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-16]!
  405cf0:	mov	w2, #0x1                   	// #1
  405cf4:	mov	x29, sp
  405cf8:	bl	405c6c <__fxstatat@plt+0x40cc>
  405cfc:	ldp	x29, x30, [sp], #16
  405d00:	ret
  405d04:	stp	x29, x30, [sp, #-32]!
  405d08:	stp	x20, x19, [sp, #16]
  405d0c:	mov	x29, sp
  405d10:	mov	x19, x0
  405d14:	bl	405bd0 <__fxstatat@plt+0x4030>
  405d18:	mov	w1, wzr
  405d1c:	mov	x2, x19
  405d20:	mov	x20, x0
  405d24:	bl	401920 <memset@plt>
  405d28:	mov	x0, x20
  405d2c:	ldp	x20, x19, [sp, #16]
  405d30:	ldp	x29, x30, [sp], #32
  405d34:	ret
  405d38:	stp	x29, x30, [sp, #-16]!
  405d3c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405d40:	udiv	x8, x8, x1
  405d44:	cmp	x8, x0
  405d48:	mov	x29, sp
  405d4c:	b.cc	405d60 <__fxstatat@plt+0x41c0>  // b.lo, b.ul, b.last
  405d50:	bl	405f20 <__fxstatat@plt+0x4380>
  405d54:	cbz	x0, 405d60 <__fxstatat@plt+0x41c0>
  405d58:	ldp	x29, x30, [sp], #16
  405d5c:	ret
  405d60:	bl	405dd4 <__fxstatat@plt+0x4234>
  405d64:	stp	x29, x30, [sp, #-48]!
  405d68:	stp	x20, x19, [sp, #32]
  405d6c:	mov	x20, x0
  405d70:	mov	x0, x1
  405d74:	str	x21, [sp, #16]
  405d78:	mov	x29, sp
  405d7c:	mov	x19, x1
  405d80:	bl	405bd0 <__fxstatat@plt+0x4030>
  405d84:	mov	x1, x20
  405d88:	mov	x2, x19
  405d8c:	mov	x21, x0
  405d90:	bl	401780 <memcpy@plt>
  405d94:	mov	x0, x21
  405d98:	ldp	x20, x19, [sp, #32]
  405d9c:	ldr	x21, [sp, #16]
  405da0:	ldp	x29, x30, [sp], #48
  405da4:	ret
  405da8:	stp	x29, x30, [sp, #-32]!
  405dac:	str	x19, [sp, #16]
  405db0:	mov	x29, sp
  405db4:	mov	x19, x0
  405db8:	bl	4017b0 <strlen@plt>
  405dbc:	add	x1, x0, #0x1
  405dc0:	mov	x0, x19
  405dc4:	bl	405d64 <__fxstatat@plt+0x41c4>
  405dc8:	ldr	x19, [sp, #16]
  405dcc:	ldp	x29, x30, [sp], #32
  405dd0:	ret
  405dd4:	stp	x29, x30, [sp, #-32]!
  405dd8:	str	x19, [sp, #16]
  405ddc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  405de0:	ldr	w19, [x8, #576]
  405de4:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405de8:	add	x1, x1, #0x1f2
  405dec:	mov	w2, #0x5                   	// #5
  405df0:	mov	x0, xzr
  405df4:	mov	x29, sp
  405df8:	bl	401b00 <dcgettext@plt>
  405dfc:	adrp	x2, 40a000 <__fxstatat@plt+0x8460>
  405e00:	mov	x3, x0
  405e04:	add	x2, x2, #0xc89
  405e08:	mov	w0, w19
  405e0c:	mov	w1, wzr
  405e10:	bl	4017d0 <error@plt>
  405e14:	bl	4019c0 <abort@plt>
  405e18:	stp	x29, x30, [sp, #-16]!
  405e1c:	orr	w1, w1, #0x200
  405e20:	mov	x29, sp
  405e24:	bl	4060ac <__fxstatat@plt+0x450c>
  405e28:	cbz	x0, 405e34 <__fxstatat@plt+0x4294>
  405e2c:	ldp	x29, x30, [sp], #16
  405e30:	ret
  405e34:	bl	401b70 <__errno_location@plt>
  405e38:	ldr	w8, [x0]
  405e3c:	cmp	w8, #0x16
  405e40:	b.ne	405e64 <__fxstatat@plt+0x42c4>  // b.any
  405e44:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  405e48:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  405e4c:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  405e50:	add	x0, x0, #0x203
  405e54:	add	x1, x1, #0x213
  405e58:	add	x3, x3, #0x21e
  405e5c:	mov	w2, #0x29                  	// #41
  405e60:	bl	401b60 <__assert_fail@plt>
  405e64:	bl	405dd4 <__fxstatat@plt+0x4234>
  405e68:	ldr	w8, [x0, #72]
  405e6c:	mov	w9, #0x11                  	// #17
  405e70:	and	w10, w8, w9
  405e74:	cmp	w10, #0x10
  405e78:	b.ne	405e84 <__fxstatat@plt+0x42e4>  // b.any
  405e7c:	mov	w0, #0x1                   	// #1
  405e80:	ret
  405e84:	bics	wzr, w9, w8
  405e88:	b.ne	405e9c <__fxstatat@plt+0x42fc>  // b.any
  405e8c:	ldr	x8, [x1, #88]
  405e90:	cmp	x8, #0x0
  405e94:	cset	w0, ne  // ne = any
  405e98:	ret
  405e9c:	mov	w0, wzr
  405ea0:	ret
  405ea4:	sub	sp, sp, #0x30
  405ea8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a460>
  405eac:	ldr	x2, [x8, #712]
  405eb0:	stp	x29, x30, [sp, #16]
  405eb4:	add	x29, sp, #0x10
  405eb8:	add	x0, x29, #0x18
  405ebc:	add	x1, sp, #0x8
  405ec0:	str	x19, [sp, #32]
  405ec4:	str	xzr, [x29, #24]
  405ec8:	str	xzr, [sp, #8]
  405ecc:	bl	401a40 <getline@plt>
  405ed0:	subs	x8, x0, #0x1
  405ed4:	b.lt	405f00 <__fxstatat@plt+0x4360>  // b.tstop
  405ed8:	ldr	x9, [x29, #24]
  405edc:	ldrb	w10, [x9, x8]
  405ee0:	cmp	w10, #0xa
  405ee4:	b.ne	405eec <__fxstatat@plt+0x434c>  // b.any
  405ee8:	strb	wzr, [x9, x8]
  405eec:	ldr	x0, [x29, #24]
  405ef0:	bl	4017f0 <rpmatch@plt>
  405ef4:	cmp	w0, #0x0
  405ef8:	cset	w19, gt
  405efc:	b	405f04 <__fxstatat@plt+0x4364>
  405f00:	mov	w19, wzr
  405f04:	ldr	x0, [x29, #24]
  405f08:	bl	401a50 <free@plt>
  405f0c:	mov	w0, w19
  405f10:	ldr	x19, [sp, #32]
  405f14:	ldp	x29, x30, [sp, #16]
  405f18:	add	sp, sp, #0x30
  405f1c:	ret
  405f20:	stp	x29, x30, [sp, #-16]!
  405f24:	mov	x8, x1
  405f28:	mov	w1, #0x1                   	// #1
  405f2c:	mov	w9, #0x1                   	// #1
  405f30:	mov	x29, sp
  405f34:	cbz	x0, 405f68 <__fxstatat@plt+0x43c8>
  405f38:	cbz	x8, 405f68 <__fxstatat@plt+0x43c8>
  405f3c:	umulh	x10, x8, x0
  405f40:	mov	x1, x8
  405f44:	mov	x9, x0
  405f48:	cbz	x10, 405f68 <__fxstatat@plt+0x43c8>
  405f4c:	bl	401b70 <__errno_location@plt>
  405f50:	mov	x8, x0
  405f54:	mov	w9, #0xc                   	// #12
  405f58:	mov	x0, xzr
  405f5c:	str	w9, [x8]
  405f60:	ldp	x29, x30, [sp], #16
  405f64:	ret
  405f68:	mov	x0, x9
  405f6c:	bl	401930 <calloc@plt>
  405f70:	ldp	x29, x30, [sp], #16
  405f74:	ret
  405f78:	stp	x29, x30, [sp, #-32]!
  405f7c:	str	x19, [sp, #16]
  405f80:	mov	x19, x0
  405f84:	mov	x29, sp
  405f88:	cbz	x0, 405fa0 <__fxstatat@plt+0x4400>
  405f8c:	mov	x0, x19
  405f90:	bl	401b20 <__freading@plt>
  405f94:	cbz	w0, 405fa0 <__fxstatat@plt+0x4400>
  405f98:	mov	x0, x19
  405f9c:	bl	405fb4 <__fxstatat@plt+0x4414>
  405fa0:	mov	x0, x19
  405fa4:	bl	401aa0 <fflush@plt>
  405fa8:	ldr	x19, [sp, #16]
  405fac:	ldp	x29, x30, [sp], #32
  405fb0:	ret
  405fb4:	stp	x29, x30, [sp, #-16]!
  405fb8:	ldrb	w8, [x0, #1]
  405fbc:	mov	x29, sp
  405fc0:	tbz	w8, #0, 405fd0 <__fxstatat@plt+0x4430>
  405fc4:	mov	w2, #0x1                   	// #1
  405fc8:	mov	x1, xzr
  405fcc:	bl	406018 <__fxstatat@plt+0x4478>
  405fd0:	ldp	x29, x30, [sp], #16
  405fd4:	ret
  405fd8:	ldp	x9, x8, [x0, #32]
  405fdc:	cmp	x8, x9
  405fe0:	b.ls	405fec <__fxstatat@plt+0x444c>  // b.plast
  405fe4:	mov	x0, xzr
  405fe8:	ret
  405fec:	ldp	x9, x8, [x0, #8]
  405ff0:	ldrb	w10, [x0, #1]
  405ff4:	sub	x8, x8, x9
  405ff8:	tbnz	w10, #0, 406004 <__fxstatat@plt+0x4464>
  405ffc:	add	x0, x8, xzr
  406000:	ret
  406004:	ldr	x9, [x0, #88]
  406008:	ldr	x10, [x0, #72]
  40600c:	sub	x9, x9, x10
  406010:	add	x0, x8, x9
  406014:	ret
  406018:	stp	x29, x30, [sp, #-48]!
  40601c:	str	x21, [sp, #16]
  406020:	stp	x20, x19, [sp, #32]
  406024:	ldp	x9, x8, [x0, #8]
  406028:	mov	w20, w2
  40602c:	mov	x19, x0
  406030:	mov	x21, x1
  406034:	cmp	x8, x9
  406038:	mov	x29, sp
  40603c:	b.ne	406054 <__fxstatat@plt+0x44b4>  // b.any
  406040:	ldp	x9, x8, [x19, #32]
  406044:	cmp	x8, x9
  406048:	b.ne	406054 <__fxstatat@plt+0x44b4>  // b.any
  40604c:	ldr	x8, [x19, #72]
  406050:	cbz	x8, 406074 <__fxstatat@plt+0x44d4>
  406054:	mov	x0, x19
  406058:	mov	x1, x21
  40605c:	mov	w2, w20
  406060:	bl	401a30 <fseeko@plt>
  406064:	ldp	x20, x19, [sp, #32]
  406068:	ldr	x21, [sp, #16]
  40606c:	ldp	x29, x30, [sp], #48
  406070:	ret
  406074:	mov	x0, x19
  406078:	bl	401870 <fileno@plt>
  40607c:	mov	x1, x21
  406080:	mov	w2, w20
  406084:	bl	401850 <lseek@plt>
  406088:	cmn	x0, #0x1
  40608c:	b.eq	406064 <__fxstatat@plt+0x44c4>  // b.none
  406090:	ldr	w9, [x19]
  406094:	mov	x8, x0
  406098:	mov	w0, wzr
  40609c:	str	x8, [x19, #144]
  4060a0:	and	w9, w9, #0xffffffef
  4060a4:	str	w9, [x19]
  4060a8:	b	406064 <__fxstatat@plt+0x44c4>
  4060ac:	stp	x29, x30, [sp, #-96]!
  4060b0:	cmp	w1, #0x1, lsl #12
  4060b4:	stp	x28, x27, [sp, #16]
  4060b8:	stp	x26, x25, [sp, #32]
  4060bc:	stp	x24, x23, [sp, #48]
  4060c0:	stp	x22, x21, [sp, #64]
  4060c4:	stp	x20, x19, [sp, #80]
  4060c8:	mov	x29, sp
  4060cc:	b.cs	406190 <__fxstatat@plt+0x45f0>  // b.hs, b.nlast
  4060d0:	mov	w8, #0x204                 	// #516
  4060d4:	mov	w21, w1
  4060d8:	bics	wzr, w8, w1
  4060dc:	b.eq	406190 <__fxstatat@plt+0x45f0>  // b.none
  4060e0:	mov	w8, #0x12                  	// #18
  4060e4:	tst	w21, w8
  4060e8:	b.eq	406190 <__fxstatat@plt+0x45f0>  // b.none
  4060ec:	mov	x23, x0
  4060f0:	mov	w0, #0x80                  	// #128
  4060f4:	mov	x20, x2
  4060f8:	bl	4018b0 <malloc@plt>
  4060fc:	mov	x19, x0
  406100:	cbz	x0, 4061a0 <__fxstatat@plt+0x4600>
  406104:	and	w8, w21, #0xfffffdff
  406108:	tst	w21, #0x2
  40610c:	orr	w8, w8, #0x4
  406110:	movi	v0.2d, #0x0
  406114:	csel	w8, w21, w8, eq  // eq = none
  406118:	stp	q0, q0, [x19, #64]
  40611c:	str	w8, [x19, #72]
  406120:	mov	w8, #0xffffff9c            	// #-100
  406124:	mov	x0, x23
  406128:	stp	q0, q0, [x19, #96]
  40612c:	stp	q0, q0, [x19, #32]
  406130:	stp	q0, q0, [x19]
  406134:	str	x20, [x19, #64]
  406138:	str	w8, [x19, #44]
  40613c:	bl	4063d4 <__fxstatat@plt+0x4834>
  406140:	cmp	x0, #0x1, lsl #12
  406144:	mov	w8, #0x1000                	// #4096
  406148:	csel	x1, x0, x8, hi  // hi = pmore
  40614c:	mov	x0, x19
  406150:	bl	406420 <__fxstatat@plt+0x4880>
  406154:	tbz	w0, #0, 4063c0 <__fxstatat@plt+0x4820>
  406158:	ldr	x8, [x23]
  40615c:	cbz	x8, 4061c0 <__fxstatat@plt+0x4620>
  406160:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  406164:	add	x1, x1, #0xfdd
  406168:	mov	x0, x19
  40616c:	mov	x2, xzr
  406170:	bl	40649c <__fxstatat@plt+0x48fc>
  406174:	cbz	x0, 4063b8 <__fxstatat@plt+0x4818>
  406178:	mov	x22, x0
  40617c:	mov	x8, #0xffffffffffffffff    	// #-1
  406180:	mov	w9, #0xffffffff            	// #-1
  406184:	str	x8, [x0, #88]
  406188:	str	w9, [x0, #104]
  40618c:	b	4061c4 <__fxstatat@plt+0x4624>
  406190:	bl	401b70 <__errno_location@plt>
  406194:	mov	w8, #0x16                  	// #22
  406198:	mov	x19, xzr
  40619c:	str	w8, [x0]
  4061a0:	mov	x0, x19
  4061a4:	ldp	x20, x19, [sp, #80]
  4061a8:	ldp	x22, x21, [sp, #64]
  4061ac:	ldp	x24, x23, [sp, #48]
  4061b0:	ldp	x26, x25, [sp, #32]
  4061b4:	ldp	x28, x27, [sp, #16]
  4061b8:	ldp	x29, x30, [sp], #96
  4061bc:	ret
  4061c0:	mov	x22, xzr
  4061c4:	cbz	x20, 4061d4 <__fxstatat@plt+0x4634>
  4061c8:	ldrb	w8, [x19, #73]
  4061cc:	ubfx	w8, w8, #2, #1
  4061d0:	b	4061d8 <__fxstatat@plt+0x4638>
  4061d4:	mov	w8, #0x1                   	// #1
  4061d8:	ldr	x26, [x23]
  4061dc:	cbz	x26, 4062f4 <__fxstatat@plt+0x4754>
  4061e0:	mov	x24, xzr
  4061e4:	mov	x28, xzr
  4061e8:	mov	x25, xzr
  4061ec:	eor	w27, w8, #0x1
  4061f0:	mov	x0, x26
  4061f4:	bl	4017b0 <strlen@plt>
  4061f8:	mov	x2, x0
  4061fc:	tbnz	w21, #11, 406238 <__fxstatat@plt+0x4698>
  406200:	cmp	x2, #0x3
  406204:	b.cc	406238 <__fxstatat@plt+0x4698>  // b.lo, b.ul, b.last
  406208:	add	x8, x2, x26
  40620c:	ldurb	w8, [x8, #-1]
  406210:	cmp	w8, #0x2f
  406214:	b.ne	406238 <__fxstatat@plt+0x4698>  // b.any
  406218:	sub	x8, x26, #0x2
  40621c:	ldrb	w9, [x8, x2]
  406220:	cmp	w9, #0x2f
  406224:	b.ne	406238 <__fxstatat@plt+0x4698>  // b.any
  406228:	sub	x2, x2, #0x1
  40622c:	cmp	x2, #0x1
  406230:	b.hi	40621c <__fxstatat@plt+0x467c>  // b.pmore
  406234:	mov	w2, #0x1                   	// #1
  406238:	mov	x0, x19
  40623c:	mov	x1, x26
  406240:	bl	40649c <__fxstatat@plt+0x48fc>
  406244:	cbz	x0, 406298 <__fxstatat@plt+0x46f8>
  406248:	cmp	x24, #0x0
  40624c:	cset	w9, eq  // eq = none
  406250:	mov	x26, x0
  406254:	add	x8, x0, #0xf8
  406258:	orr	w9, w27, w9
  40625c:	str	xzr, [x0, #88]
  406260:	str	x22, [x0, #8]
  406264:	str	x8, [x0, #48]
  406268:	tbnz	w9, #0, 4062a4 <__fxstatat@plt+0x4704>
  40626c:	mov	w8, #0xb                   	// #11
  406270:	mov	w1, #0x1                   	// #1
  406274:	mov	x0, x26
  406278:	strh	w8, [x26, #108]
  40627c:	bl	406524 <__fxstatat@plt+0x4984>
  406280:	cbz	x20, 4062bc <__fxstatat@plt+0x471c>
  406284:	mov	w8, wzr
  406288:	str	x24, [x26, #16]
  40628c:	mov	x24, x26
  406290:	cbz	w8, 4062e4 <__fxstatat@plt+0x4744>
  406294:	b	4063a0 <__fxstatat@plt+0x4800>
  406298:	mov	w8, #0x9                   	// #9
  40629c:	cbz	w8, 4062e4 <__fxstatat@plt+0x4744>
  4062a0:	b	4063a0 <__fxstatat@plt+0x4800>
  4062a4:	mov	x0, x19
  4062a8:	mov	x1, x26
  4062ac:	mov	w2, wzr
  4062b0:	bl	406554 <__fxstatat@plt+0x49b4>
  4062b4:	strh	w0, [x26, #108]
  4062b8:	cbnz	x20, 406284 <__fxstatat@plt+0x46e4>
  4062bc:	mov	w8, wzr
  4062c0:	str	xzr, [x26, #16]
  4062c4:	cbz	x24, 4062d8 <__fxstatat@plt+0x4738>
  4062c8:	str	x26, [x28, #16]
  4062cc:	mov	x28, x26
  4062d0:	cbz	w8, 4062e4 <__fxstatat@plt+0x4744>
  4062d4:	b	4063a0 <__fxstatat@plt+0x4800>
  4062d8:	mov	x28, x26
  4062dc:	mov	x24, x26
  4062e0:	cbnz	w8, 4063a0 <__fxstatat@plt+0x4800>
  4062e4:	ldr	x26, [x23, #8]!
  4062e8:	add	x25, x25, #0x1
  4062ec:	cbnz	x26, 4061f0 <__fxstatat@plt+0x4650>
  4062f0:	b	4062fc <__fxstatat@plt+0x475c>
  4062f4:	mov	x25, xzr
  4062f8:	mov	x24, xzr
  4062fc:	cbz	x20, 40631c <__fxstatat@plt+0x477c>
  406300:	cmp	x25, #0x2
  406304:	b.cc	40631c <__fxstatat@plt+0x477c>  // b.lo, b.ul, b.last
  406308:	mov	x0, x19
  40630c:	mov	x1, x24
  406310:	mov	x2, x25
  406314:	bl	4066dc <__fxstatat@plt+0x4b3c>
  406318:	mov	x24, x0
  40631c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  406320:	add	x1, x1, #0xfdd
  406324:	mov	x0, x19
  406328:	mov	x2, xzr
  40632c:	bl	40649c <__fxstatat@plt+0x48fc>
  406330:	str	x0, [x19]
  406334:	cbz	x0, 4063a8 <__fxstatat@plt+0x4808>
  406338:	str	x24, [x0, #16]
  40633c:	ldr	x8, [x19]
  406340:	mov	w9, #0x9                   	// #9
  406344:	mov	w10, #0x1                   	// #1
  406348:	mov	x0, x19
  40634c:	strh	w9, [x8, #108]
  406350:	str	x10, [x8, #88]
  406354:	bl	4067b4 <__fxstatat@plt+0x4c14>
  406358:	tbz	w0, #0, 4063a8 <__fxstatat@plt+0x4808>
  40635c:	ldrh	w8, [x19, #72]
  406360:	mov	w9, #0x204                 	// #516
  406364:	tst	w8, w9
  406368:	b.ne	406390 <__fxstatat@plt+0x47f0>  // b.any
  40636c:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  406370:	add	x1, x1, #0x95c
  406374:	mov	x0, x19
  406378:	bl	406828 <__fxstatat@plt+0x4c88>
  40637c:	str	w0, [x19, #40]
  406380:	tbz	w0, #31, 406390 <__fxstatat@plt+0x47f0>
  406384:	ldr	w8, [x19, #72]
  406388:	orr	w8, w8, #0x4
  40638c:	str	w8, [x19, #72]
  406390:	add	x0, x19, #0x60
  406394:	mov	w1, #0xffffffff            	// #-1
  406398:	bl	40935c <__fxstatat@plt+0x77bc>
  40639c:	b	4061a0 <__fxstatat@plt+0x4600>
  4063a0:	cmp	w8, #0x9
  4063a4:	b.ne	4063d0 <__fxstatat@plt+0x4830>  // b.any
  4063a8:	mov	x0, x24
  4063ac:	bl	40686c <__fxstatat@plt+0x4ccc>
  4063b0:	mov	x0, x22
  4063b4:	bl	401a50 <free@plt>
  4063b8:	ldr	x0, [x19, #32]
  4063bc:	bl	401a50 <free@plt>
  4063c0:	mov	x0, x19
  4063c4:	bl	401a50 <free@plt>
  4063c8:	mov	x19, xzr
  4063cc:	b	4061a0 <__fxstatat@plt+0x4600>
  4063d0:	b	4061a0 <__fxstatat@plt+0x4600>
  4063d4:	stp	x29, x30, [sp, #-32]!
  4063d8:	stp	x20, x19, [sp, #16]
  4063dc:	ldr	x8, [x0]
  4063e0:	mov	x29, sp
  4063e4:	cbz	x8, 406410 <__fxstatat@plt+0x4870>
  4063e8:	mov	x19, xzr
  4063ec:	add	x20, x0, #0x8
  4063f0:	mov	x0, x8
  4063f4:	bl	4017b0 <strlen@plt>
  4063f8:	ldr	x8, [x20], #8
  4063fc:	cmp	x0, x19
  406400:	csel	x19, x0, x19, hi  // hi = pmore
  406404:	cbnz	x8, 4063f0 <__fxstatat@plt+0x4850>
  406408:	add	x0, x19, #0x1
  40640c:	b	406414 <__fxstatat@plt+0x4874>
  406410:	mov	w0, #0x1                   	// #1
  406414:	ldp	x20, x19, [sp, #16]
  406418:	ldp	x29, x30, [sp], #32
  40641c:	ret
  406420:	stp	x29, x30, [sp, #-32]!
  406424:	ldr	x8, [x0, #48]
  406428:	add	x9, x1, #0x100
  40642c:	str	x19, [sp, #16]
  406430:	mov	x19, x0
  406434:	adds	x1, x9, x8
  406438:	mov	x29, sp
  40643c:	b.cc	406464 <__fxstatat@plt+0x48c4>  // b.lo, b.ul, b.last
  406440:	ldr	x0, [x19, #32]
  406444:	bl	401a50 <free@plt>
  406448:	str	xzr, [x19, #32]
  40644c:	bl	401b70 <__errno_location@plt>
  406450:	mov	x8, x0
  406454:	mov	w9, #0x24                  	// #36
  406458:	mov	w0, wzr
  40645c:	str	w9, [x8]
  406460:	b	406490 <__fxstatat@plt+0x48f0>
  406464:	ldr	x0, [x19, #32]
  406468:	str	x1, [x19, #48]
  40646c:	bl	401960 <realloc@plt>
  406470:	cbz	x0, 406480 <__fxstatat@plt+0x48e0>
  406474:	str	x0, [x19, #32]
  406478:	mov	w0, #0x1                   	// #1
  40647c:	b	406490 <__fxstatat@plt+0x48f0>
  406480:	ldr	x0, [x19, #32]
  406484:	bl	401a50 <free@plt>
  406488:	mov	w0, wzr
  40648c:	str	xzr, [x19, #32]
  406490:	ldr	x19, [sp, #16]
  406494:	ldp	x29, x30, [sp], #32
  406498:	ret
  40649c:	stp	x29, x30, [sp, #-64]!
  4064a0:	add	x8, x2, #0x100
  4064a4:	stp	x20, x19, [sp, #48]
  4064a8:	mov	x20, x0
  4064ac:	and	x0, x8, #0xfffffffffffffff8
  4064b0:	str	x23, [sp, #16]
  4064b4:	stp	x22, x21, [sp, #32]
  4064b8:	mov	x29, sp
  4064bc:	mov	x21, x2
  4064c0:	mov	x22, x1
  4064c4:	bl	4018b0 <malloc@plt>
  4064c8:	mov	x19, x0
  4064cc:	cbz	x0, 40650c <__fxstatat@plt+0x496c>
  4064d0:	add	x23, x19, #0xf8
  4064d4:	mov	x0, x23
  4064d8:	mov	x1, x22
  4064dc:	mov	x2, x21
  4064e0:	bl	401780 <memcpy@plt>
  4064e4:	strb	wzr, [x23, x21]
  4064e8:	str	x21, [x19, #96]
  4064ec:	str	x20, [x19, #80]
  4064f0:	ldr	x9, [x20, #32]
  4064f4:	mov	w8, #0x30000               	// #196608
  4064f8:	str	wzr, [x19, #64]
  4064fc:	stur	w8, [x19, #110]
  406500:	stp	xzr, xzr, [x19, #24]
  406504:	str	x9, [x19, #56]
  406508:	str	xzr, [x19, #40]
  40650c:	mov	x0, x19
  406510:	ldp	x20, x19, [sp, #48]
  406514:	ldp	x22, x21, [sp, #32]
  406518:	ldr	x23, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #64
  406520:	ret
  406524:	stp	x29, x30, [sp, #-16]!
  406528:	ldrh	w8, [x0, #108]
  40652c:	mov	x29, sp
  406530:	cmp	w8, #0xb
  406534:	b.ne	406550 <__fxstatat@plt+0x49b0>  // b.any
  406538:	tst	w1, #0x1
  40653c:	mov	w8, #0x1                   	// #1
  406540:	cinc	x8, x8, ne  // ne = any
  406544:	str	x8, [x0, #168]
  406548:	ldp	x29, x30, [sp], #16
  40654c:	ret
  406550:	bl	4019c0 <abort@plt>
  406554:	stp	x29, x30, [sp, #-48]!
  406558:	stp	x20, x19, [sp, #32]
  40655c:	ldr	x8, [x1, #88]
  406560:	str	x21, [sp, #16]
  406564:	mov	x19, x1
  406568:	mov	x21, x0
  40656c:	mov	x29, sp
  406570:	cbz	x8, 406580 <__fxstatat@plt+0x49e0>
  406574:	add	x20, x19, #0x78
  406578:	tbz	w2, #0, 406594 <__fxstatat@plt+0x49f4>
  40657c:	b	4065c0 <__fxstatat@plt+0x4a20>
  406580:	ldrb	w8, [x21, #72]
  406584:	and	w8, w8, #0x1
  406588:	orr	w2, w8, w2
  40658c:	add	x20, x19, #0x78
  406590:	tbnz	w2, #0, 4065c0 <__fxstatat@plt+0x4a20>
  406594:	ldr	w8, [x21, #72]
  406598:	tbnz	w8, #1, 4065c0 <__fxstatat@plt+0x4a20>
  40659c:	ldr	w0, [x21, #44]
  4065a0:	ldr	x1, [x19, #48]
  4065a4:	mov	w3, #0x100                 	// #256
  4065a8:	mov	x2, x20
  4065ac:	bl	409ae8 <__fxstatat@plt+0x7f48>
  4065b0:	cbz	w0, 406624 <__fxstatat@plt+0x4a84>
  4065b4:	bl	401b70 <__errno_location@plt>
  4065b8:	mov	x21, x0
  4065bc:	b	4065f4 <__fxstatat@plt+0x4a54>
  4065c0:	ldr	x0, [x19, #48]
  4065c4:	mov	x1, x20
  4065c8:	bl	409ab8 <__fxstatat@plt+0x7f18>
  4065cc:	cbz	w0, 406624 <__fxstatat@plt+0x4a84>
  4065d0:	bl	401b70 <__errno_location@plt>
  4065d4:	ldr	w8, [x0]
  4065d8:	mov	x21, x0
  4065dc:	cmp	w8, #0x2
  4065e0:	b.ne	4065f4 <__fxstatat@plt+0x4a54>  // b.any
  4065e4:	ldr	x0, [x19, #48]
  4065e8:	mov	x1, x20
  4065ec:	bl	409ad8 <__fxstatat@plt+0x7f38>
  4065f0:	cbz	w0, 4066bc <__fxstatat@plt+0x4b1c>
  4065f4:	ldr	w8, [x21]
  4065f8:	movi	v0.2d, #0x0
  4065fc:	mov	w0, #0xa                   	// #10
  406600:	str	w8, [x19, #64]
  406604:	stp	q0, q0, [x20, #96]
  406608:	stp	q0, q0, [x20, #64]
  40660c:	stp	q0, q0, [x20, #32]
  406610:	stp	q0, q0, [x20]
  406614:	ldp	x20, x19, [sp, #32]
  406618:	ldr	x21, [sp, #16]
  40661c:	ldp	x29, x30, [sp], #48
  406620:	ret
  406624:	ldr	w8, [x19, #136]
  406628:	and	w8, w8, #0xf000
  40662c:	cmp	w8, #0xa, lsl #12
  406630:	b.eq	406670 <__fxstatat@plt+0x4ad0>  // b.none
  406634:	cmp	w8, #0x8, lsl #12
  406638:	b.eq	406678 <__fxstatat@plt+0x4ad8>  // b.none
  40663c:	cmp	w8, #0x4, lsl #12
  406640:	b.ne	406680 <__fxstatat@plt+0x4ae0>  // b.any
  406644:	ldr	w8, [x19, #140]
  406648:	cmp	w8, #0x2
  40664c:	b.cc	406688 <__fxstatat@plt+0x4ae8>  // b.lo, b.ul, b.last
  406650:	ldr	x9, [x19, #88]
  406654:	cmp	x9, #0x1
  406658:	b.lt	406688 <__fxstatat@plt+0x4ae8>  // b.tstop
  40665c:	ldr	w9, [x21, #72]
  406660:	mov	w10, #0x2                   	// #2
  406664:	bic	w9, w10, w9, lsr #4
  406668:	sub	w8, w8, w9
  40666c:	b	40668c <__fxstatat@plt+0x4aec>
  406670:	mov	w0, #0xc                   	// #12
  406674:	b	406614 <__fxstatat@plt+0x4a74>
  406678:	mov	w0, #0x8                   	// #8
  40667c:	b	406614 <__fxstatat@plt+0x4a74>
  406680:	mov	w0, #0x3                   	// #3
  406684:	b	406614 <__fxstatat@plt+0x4a74>
  406688:	mov	w8, #0xffffffff            	// #-1
  40668c:	ldrb	w9, [x19, #248]
  406690:	str	w8, [x19, #104]
  406694:	cmp	w9, #0x2e
  406698:	b.ne	4066b4 <__fxstatat@plt+0x4b14>  // b.any
  40669c:	ldrb	w8, [x19, #249]
  4066a0:	cbz	w8, 4066c8 <__fxstatat@plt+0x4b28>
  4066a4:	cmp	w8, #0x2e
  4066a8:	b.ne	4066b4 <__fxstatat@plt+0x4b14>  // b.any
  4066ac:	ldrb	w8, [x19, #250]
  4066b0:	cbz	w8, 4066c8 <__fxstatat@plt+0x4b28>
  4066b4:	mov	w0, #0x1                   	// #1
  4066b8:	b	406614 <__fxstatat@plt+0x4a74>
  4066bc:	str	wzr, [x21]
  4066c0:	mov	w0, #0xd                   	// #13
  4066c4:	b	406614 <__fxstatat@plt+0x4a74>
  4066c8:	ldr	x8, [x19, #88]
  4066cc:	cmp	x8, #0x0
  4066d0:	mov	w8, #0x5                   	// #5
  4066d4:	csinc	w0, w8, wzr, ne  // ne = any
  4066d8:	b	406614 <__fxstatat@plt+0x4a74>
  4066dc:	stp	x29, x30, [sp, #-48]!
  4066e0:	stp	x22, x21, [sp, #16]
  4066e4:	stp	x20, x19, [sp, #32]
  4066e8:	ldp	x8, x22, [x0, #56]
  4066ec:	mov	x20, x0
  4066f0:	mov	x21, x2
  4066f4:	mov	x19, x1
  4066f8:	cmp	x8, x2
  4066fc:	mov	x29, sp
  406700:	b.cs	406728 <__fxstatat@plt+0x4b88>  // b.hs, b.nlast
  406704:	add	x8, x21, #0x28
  406708:	lsr	x9, x8, #61
  40670c:	str	x8, [x20, #56]
  406710:	cbnz	x9, 406780 <__fxstatat@plt+0x4be0>
  406714:	ldr	x0, [x20, #16]
  406718:	lsl	x1, x8, #3
  40671c:	bl	401960 <realloc@plt>
  406720:	cbz	x0, 406780 <__fxstatat@plt+0x4be0>
  406724:	str	x0, [x20, #16]
  406728:	cbz	x19, 40673c <__fxstatat@plt+0x4b9c>
  40672c:	ldr	x8, [x20, #16]
  406730:	str	x19, [x8], #8
  406734:	ldr	x19, [x19, #16]
  406738:	cbnz	x19, 406730 <__fxstatat@plt+0x4b90>
  40673c:	ldr	x0, [x20, #16]
  406740:	mov	w2, #0x8                   	// #8
  406744:	mov	x1, x21
  406748:	mov	x3, x22
  40674c:	bl	401840 <qsort@plt>
  406750:	ldr	x10, [x20, #16]
  406754:	subs	x9, x21, #0x1
  406758:	ldr	x19, [x10]
  40675c:	b.eq	406794 <__fxstatat@plt+0x4bf4>  // b.none
  406760:	mov	x8, x10
  406764:	ldr	x11, [x8, #8]!
  406768:	ldr	x10, [x10]
  40676c:	subs	x9, x9, #0x1
  406770:	str	x11, [x10, #16]
  406774:	mov	x10, x8
  406778:	b.ne	406764 <__fxstatat@plt+0x4bc4>  // b.any
  40677c:	b	406798 <__fxstatat@plt+0x4bf8>
  406780:	ldr	x0, [x20, #16]
  406784:	bl	401a50 <free@plt>
  406788:	str	xzr, [x20, #16]
  40678c:	str	xzr, [x20, #56]
  406790:	b	4067a0 <__fxstatat@plt+0x4c00>
  406794:	mov	x8, x10
  406798:	ldr	x8, [x8]
  40679c:	str	xzr, [x8, #16]
  4067a0:	mov	x0, x19
  4067a4:	ldp	x20, x19, [sp, #32]
  4067a8:	ldp	x22, x21, [sp, #16]
  4067ac:	ldp	x29, x30, [sp], #48
  4067b0:	ret
  4067b4:	stp	x29, x30, [sp, #-32]!
  4067b8:	ldrh	w8, [x0, #72]
  4067bc:	mov	w9, #0x102                 	// #258
  4067c0:	str	x19, [sp, #16]
  4067c4:	mov	x19, x0
  4067c8:	tst	w8, w9
  4067cc:	mov	x29, sp
  4067d0:	b.eq	406804 <__fxstatat@plt+0x4c64>  // b.none
  4067d4:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  4067d8:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  4067dc:	adrp	x4, 401000 <mbrtowc@plt-0x770>
  4067e0:	add	x2, x2, #0xdc0
  4067e4:	add	x3, x3, #0xdd0
  4067e8:	add	x4, x4, #0xa50
  4067ec:	mov	w0, #0x1f                  	// #31
  4067f0:	mov	x1, xzr
  4067f4:	bl	408928 <__fxstatat@plt+0x6d88>
  4067f8:	str	x0, [x19, #88]
  4067fc:	cbnz	x0, 406818 <__fxstatat@plt+0x4c78>
  406800:	b	40681c <__fxstatat@plt+0x4c7c>
  406804:	mov	w0, #0x20                  	// #32
  406808:	bl	4018b0 <malloc@plt>
  40680c:	str	x0, [x19, #88]
  406810:	cbz	x0, 40681c <__fxstatat@plt+0x4c7c>
  406814:	bl	4082d4 <__fxstatat@plt+0x6734>
  406818:	mov	w0, #0x1                   	// #1
  40681c:	ldr	x19, [sp, #16]
  406820:	ldp	x29, x30, [sp], #32
  406824:	ret
  406828:	stp	x29, x30, [sp, #-16]!
  40682c:	ldr	w8, [x0, #72]
  406830:	mov	w2, #0x4900                	// #18688
  406834:	movk	w2, #0x8, lsl #16
  406838:	mov	x29, sp
  40683c:	lsr	w9, w8, #4
  406840:	bfi	w2, w9, #15, #1
  406844:	tbnz	w8, #9, 40685c <__fxstatat@plt+0x4cbc>
  406848:	mov	x0, x1
  40684c:	mov	w1, w2
  406850:	bl	4083b8 <__fxstatat@plt+0x6818>
  406854:	ldp	x29, x30, [sp], #16
  406858:	ret
  40685c:	ldr	w0, [x0, #44]
  406860:	bl	40946c <__fxstatat@plt+0x78cc>
  406864:	ldp	x29, x30, [sp], #16
  406868:	ret
  40686c:	stp	x29, x30, [sp, #-32]!
  406870:	stp	x20, x19, [sp, #16]
  406874:	mov	x29, sp
  406878:	cbz	x0, 4068a4 <__fxstatat@plt+0x4d04>
  40687c:	mov	x19, x0
  406880:	b	406894 <__fxstatat@plt+0x4cf4>
  406884:	mov	x0, x19
  406888:	bl	401a50 <free@plt>
  40688c:	mov	x19, x20
  406890:	cbz	x20, 4068a4 <__fxstatat@plt+0x4d04>
  406894:	ldp	x20, x0, [x19, #16]
  406898:	cbz	x0, 406884 <__fxstatat@plt+0x4ce4>
  40689c:	bl	401970 <closedir@plt>
  4068a0:	b	406884 <__fxstatat@plt+0x4ce4>
  4068a4:	ldp	x20, x19, [sp, #16]
  4068a8:	ldp	x29, x30, [sp], #32
  4068ac:	ret
  4068b0:	stp	x29, x30, [sp, #-32]!
  4068b4:	stp	x20, x19, [sp, #16]
  4068b8:	mov	x19, x0
  4068bc:	ldr	x0, [x0]
  4068c0:	mov	x29, sp
  4068c4:	cbz	x0, 4068dc <__fxstatat@plt+0x4d3c>
  4068c8:	ldr	x8, [x0, #88]
  4068cc:	tbz	x8, #63, 40692c <__fxstatat@plt+0x4d8c>
  4068d0:	mov	x20, x0
  4068d4:	mov	x0, x20
  4068d8:	bl	401a50 <free@plt>
  4068dc:	ldr	x0, [x19, #8]
  4068e0:	cbz	x0, 4068e8 <__fxstatat@plt+0x4d48>
  4068e4:	bl	40686c <__fxstatat@plt+0x4ccc>
  4068e8:	ldr	x0, [x19, #16]
  4068ec:	bl	401a50 <free@plt>
  4068f0:	ldr	x0, [x19, #32]
  4068f4:	bl	401a50 <free@plt>
  4068f8:	ldr	w8, [x19, #72]
  4068fc:	tbnz	w8, #9, 40693c <__fxstatat@plt+0x4d9c>
  406900:	tbnz	w8, #2, 40694c <__fxstatat@plt+0x4dac>
  406904:	ldr	w0, [x19, #40]
  406908:	bl	4017e0 <fchdir@plt>
  40690c:	cbz	w0, 406954 <__fxstatat@plt+0x4db4>
  406910:	bl	401b70 <__errno_location@plt>
  406914:	ldr	w20, [x0]
  406918:	b	406958 <__fxstatat@plt+0x4db8>
  40691c:	bl	401a50 <free@plt>
  406920:	ldr	x8, [x20, #88]
  406924:	mov	x0, x20
  406928:	tbnz	x8, #63, 4068d4 <__fxstatat@plt+0x4d34>
  40692c:	ldr	x20, [x0, #16]
  406930:	cbnz	x20, 40691c <__fxstatat@plt+0x4d7c>
  406934:	ldr	x20, [x0, #8]
  406938:	b	40691c <__fxstatat@plt+0x4d7c>
  40693c:	ldr	w0, [x19, #44]
  406940:	tbnz	w0, #31, 40694c <__fxstatat@plt+0x4dac>
  406944:	bl	401980 <close@plt>
  406948:	cbnz	w0, 406968 <__fxstatat@plt+0x4dc8>
  40694c:	mov	w20, wzr
  406950:	b	406970 <__fxstatat@plt+0x4dd0>
  406954:	mov	w20, wzr
  406958:	ldr	w0, [x19, #40]
  40695c:	bl	401980 <close@plt>
  406960:	cbnz	w20, 406970 <__fxstatat@plt+0x4dd0>
  406964:	cbz	w0, 406970 <__fxstatat@plt+0x4dd0>
  406968:	bl	401b70 <__errno_location@plt>
  40696c:	ldr	w20, [x0]
  406970:	add	x0, x19, #0x60
  406974:	bl	4069b8 <__fxstatat@plt+0x4e18>
  406978:	ldr	x0, [x19, #80]
  40697c:	cbz	x0, 406984 <__fxstatat@plt+0x4de4>
  406980:	bl	408bdc <__fxstatat@plt+0x703c>
  406984:	mov	x0, x19
  406988:	bl	4069f8 <__fxstatat@plt+0x4e58>
  40698c:	mov	x0, x19
  406990:	bl	401a50 <free@plt>
  406994:	cbz	w20, 4069a8 <__fxstatat@plt+0x4e08>
  406998:	bl	401b70 <__errno_location@plt>
  40699c:	str	w20, [x0]
  4069a0:	mov	w0, #0xffffffff            	// #-1
  4069a4:	b	4069ac <__fxstatat@plt+0x4e0c>
  4069a8:	mov	w0, wzr
  4069ac:	ldp	x20, x19, [sp, #16]
  4069b0:	ldp	x29, x30, [sp], #32
  4069b4:	ret
  4069b8:	stp	x29, x30, [sp, #-32]!
  4069bc:	str	x19, [sp, #16]
  4069c0:	mov	x19, x0
  4069c4:	mov	x29, sp
  4069c8:	b	4069d0 <__fxstatat@plt+0x4e30>
  4069cc:	mov	x0, x19
  4069d0:	bl	409384 <__fxstatat@plt+0x77e4>
  4069d4:	tbnz	w0, #0, 4069ec <__fxstatat@plt+0x4e4c>
  4069d8:	mov	x0, x19
  4069dc:	bl	4093d4 <__fxstatat@plt+0x7834>
  4069e0:	tbnz	w0, #31, 4069cc <__fxstatat@plt+0x4e2c>
  4069e4:	bl	401980 <close@plt>
  4069e8:	b	4069cc <__fxstatat@plt+0x4e2c>
  4069ec:	ldr	x19, [sp, #16]
  4069f0:	ldp	x29, x30, [sp], #32
  4069f4:	ret
  4069f8:	stp	x29, x30, [sp, #-16]!
  4069fc:	ldrh	w8, [x0, #72]
  406a00:	mov	w9, #0x102                 	// #258
  406a04:	mov	x29, sp
  406a08:	tst	w8, w9
  406a0c:	b.eq	406a24 <__fxstatat@plt+0x4e84>  // b.none
  406a10:	ldr	x0, [x0, #88]
  406a14:	cbz	x0, 406a2c <__fxstatat@plt+0x4e8c>
  406a18:	bl	408bdc <__fxstatat@plt+0x703c>
  406a1c:	ldp	x29, x30, [sp], #16
  406a20:	ret
  406a24:	ldr	x0, [x0, #88]
  406a28:	bl	401a50 <free@plt>
  406a2c:	ldp	x29, x30, [sp], #16
  406a30:	ret
  406a34:	stp	x29, x30, [sp, #-48]!
  406a38:	stp	x20, x19, [sp, #32]
  406a3c:	ldr	x20, [x0]
  406a40:	str	x21, [sp, #16]
  406a44:	mov	x29, sp
  406a48:	cbz	x20, 406db0 <__fxstatat@plt+0x5210>
  406a4c:	ldr	w8, [x0, #72]
  406a50:	mov	x19, x0
  406a54:	tbnz	w8, #13, 406dac <__fxstatat@plt+0x520c>
  406a58:	ldrh	w9, [x20, #112]
  406a5c:	mov	w10, #0x3                   	// #3
  406a60:	strh	w10, [x20, #112]
  406a64:	cmp	w9, #0x2
  406a68:	b.eq	406a8c <__fxstatat@plt+0x4eec>  // b.none
  406a6c:	cmp	w9, #0x1
  406a70:	b.ne	406aec <__fxstatat@plt+0x4f4c>  // b.any
  406a74:	mov	x0, x19
  406a78:	mov	x1, x20
  406a7c:	mov	w2, wzr
  406a80:	bl	406554 <__fxstatat@plt+0x49b4>
  406a84:	strh	w0, [x20, #108]
  406a88:	b	406db0 <__fxstatat@plt+0x5210>
  406a8c:	ldrh	w10, [x20, #108]
  406a90:	and	w10, w10, #0xfffe
  406a94:	cmp	w10, #0xc
  406a98:	b.ne	406aec <__fxstatat@plt+0x4f4c>  // b.any
  406a9c:	mov	w2, #0x1                   	// #1
  406aa0:	mov	x0, x19
  406aa4:	mov	x1, x20
  406aa8:	bl	406554 <__fxstatat@plt+0x49b4>
  406aac:	and	w8, w0, #0xffff
  406ab0:	cmp	w8, #0x1
  406ab4:	strh	w0, [x20, #108]
  406ab8:	b.ne	406e80 <__fxstatat@plt+0x52e0>  // b.any
  406abc:	ldrb	w8, [x19, #72]
  406ac0:	tbnz	w8, #2, 406e80 <__fxstatat@plt+0x52e0>
  406ac4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  406ac8:	add	x1, x1, #0x95c
  406acc:	mov	x0, x19
  406ad0:	bl	406828 <__fxstatat@plt+0x4c88>
  406ad4:	str	w0, [x20, #68]
  406ad8:	tbnz	w0, #31, 406ce4 <__fxstatat@plt+0x5144>
  406adc:	ldrh	w8, [x20, #110]
  406ae0:	orr	w8, w8, #0x2
  406ae4:	strh	w8, [x20, #110]
  406ae8:	b	406e80 <__fxstatat@plt+0x52e0>
  406aec:	ldrh	w10, [x20, #108]
  406af0:	cmp	w10, #0x1
  406af4:	b.ne	406b38 <__fxstatat@plt+0x4f98>  // b.any
  406af8:	cmp	w9, #0x4
  406afc:	b.ne	406bcc <__fxstatat@plt+0x502c>  // b.any
  406b00:	ldrb	w8, [x20, #110]
  406b04:	tbz	w8, #1, 406b10 <__fxstatat@plt+0x4f70>
  406b08:	ldr	w0, [x20, #68]
  406b0c:	bl	401980 <close@plt>
  406b10:	ldr	x0, [x19, #8]
  406b14:	cbz	x0, 406b20 <__fxstatat@plt+0x4f80>
  406b18:	bl	40686c <__fxstatat@plt+0x4ccc>
  406b1c:	str	xzr, [x19, #8]
  406b20:	mov	w8, #0x6                   	// #6
  406b24:	strh	w8, [x20, #108]
  406b28:	mov	x0, x19
  406b2c:	mov	x1, x20
  406b30:	bl	406fb0 <__fxstatat@plt+0x5410>
  406b34:	b	406db0 <__fxstatat@plt+0x5210>
  406b38:	ldr	x21, [x20, #16]
  406b3c:	cbnz	x21, 406b50 <__fxstatat@plt+0x4fb0>
  406b40:	ldr	x8, [x20, #8]
  406b44:	ldr	x9, [x8, #24]
  406b48:	cbnz	x9, 406c74 <__fxstatat@plt+0x50d4>
  406b4c:	cbz	x21, 406d04 <__fxstatat@plt+0x5164>
  406b50:	mov	x0, x20
  406b54:	str	x21, [x19]
  406b58:	bl	401a50 <free@plt>
  406b5c:	ldr	x8, [x21, #88]
  406b60:	cbz	x8, 406c54 <__fxstatat@plt+0x50b4>
  406b64:	ldrh	w8, [x21, #112]
  406b68:	mov	x20, x21
  406b6c:	cmp	w8, #0x4
  406b70:	b.eq	406b38 <__fxstatat@plt+0x4f98>  // b.none
  406b74:	cmp	w8, #0x2
  406b78:	b.ne	406e40 <__fxstatat@plt+0x52a0>  // b.any
  406b7c:	mov	w2, #0x1                   	// #1
  406b80:	mov	x0, x19
  406b84:	mov	x1, x21
  406b88:	bl	406554 <__fxstatat@plt+0x49b4>
  406b8c:	and	w8, w0, #0xffff
  406b90:	cmp	w8, #0x1
  406b94:	strh	w0, [x21, #108]
  406b98:	b.ne	406e38 <__fxstatat@plt+0x5298>  // b.any
  406b9c:	ldrb	w8, [x19, #72]
  406ba0:	tbnz	w8, #2, 406e38 <__fxstatat@plt+0x5298>
  406ba4:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  406ba8:	add	x1, x1, #0x95c
  406bac:	mov	x0, x19
  406bb0:	bl	406828 <__fxstatat@plt+0x4c88>
  406bb4:	str	w0, [x21, #68]
  406bb8:	tbnz	w0, #31, 406e24 <__fxstatat@plt+0x5284>
  406bbc:	ldrh	w8, [x21, #110]
  406bc0:	orr	w8, w8, #0x2
  406bc4:	strh	w8, [x21, #110]
  406bc8:	b	406e38 <__fxstatat@plt+0x5298>
  406bcc:	tbz	w8, #6, 406be0 <__fxstatat@plt+0x5040>
  406bd0:	ldr	x9, [x20, #120]
  406bd4:	ldr	x10, [x19, #24]
  406bd8:	cmp	x9, x10
  406bdc:	b.ne	406b00 <__fxstatat@plt+0x4f60>  // b.any
  406be0:	tbz	w8, #12, 406bfc <__fxstatat@plt+0x505c>
  406be4:	ldr	x0, [x19, #8]
  406be8:	cbz	x0, 406bfc <__fxstatat@plt+0x505c>
  406bec:	and	w8, w8, #0xffffefff
  406bf0:	str	w8, [x19, #72]
  406bf4:	bl	40686c <__fxstatat@plt+0x4ccc>
  406bf8:	str	xzr, [x19, #8]
  406bfc:	ldr	x8, [x19, #8]
  406c00:	cbz	x8, 406ca4 <__fxstatat@plt+0x5104>
  406c04:	ldr	x3, [x20, #48]
  406c08:	mov	w2, #0xffffffff            	// #-1
  406c0c:	mov	x0, x19
  406c10:	mov	x1, x20
  406c14:	bl	407054 <__fxstatat@plt+0x54b4>
  406c18:	cbz	w0, 406cb8 <__fxstatat@plt+0x5118>
  406c1c:	bl	401b70 <__errno_location@plt>
  406c20:	ldr	w8, [x0]
  406c24:	ldrh	w9, [x20, #110]
  406c28:	str	w8, [x20, #64]
  406c2c:	orr	w8, w9, #0x1
  406c30:	strh	w8, [x20, #110]
  406c34:	ldr	x8, [x19, #8]
  406c38:	cbz	x8, 406cb8 <__fxstatat@plt+0x5118>
  406c3c:	ldr	x9, [x8, #8]
  406c40:	ldr	x9, [x9, #48]
  406c44:	str	x9, [x8, #48]
  406c48:	ldr	x8, [x8, #16]
  406c4c:	cbnz	x8, 406c3c <__fxstatat@plt+0x509c>
  406c50:	b	406cb8 <__fxstatat@plt+0x5118>
  406c54:	mov	x0, x19
  406c58:	bl	407960 <__fxstatat@plt+0x5dc0>
  406c5c:	cbz	w0, 406cc4 <__fxstatat@plt+0x5124>
  406c60:	ldr	w8, [x19, #72]
  406c64:	mov	x20, xzr
  406c68:	orr	w8, w8, #0x2000
  406c6c:	str	w8, [x19, #72]
  406c70:	b	406db0 <__fxstatat@plt+0x5210>
  406c74:	str	x8, [x19]
  406c78:	ldr	x9, [x19, #32]
  406c7c:	ldr	x8, [x8, #72]
  406c80:	mov	w1, #0x3                   	// #3
  406c84:	mov	x0, x19
  406c88:	strb	wzr, [x9, x8]
  406c8c:	bl	4071f0 <__fxstatat@plt+0x5650>
  406c90:	cbz	x0, 406cfc <__fxstatat@plt+0x515c>
  406c94:	mov	x21, x0
  406c98:	mov	x0, x20
  406c9c:	bl	401a50 <free@plt>
  406ca0:	b	406e40 <__fxstatat@plt+0x52a0>
  406ca4:	mov	w1, #0x3                   	// #3
  406ca8:	mov	x0, x19
  406cac:	bl	4071f0 <__fxstatat@plt+0x5650>
  406cb0:	str	x0, [x19, #8]
  406cb4:	cbz	x0, 406d88 <__fxstatat@plt+0x51e8>
  406cb8:	ldr	x21, [x19, #8]
  406cbc:	str	xzr, [x19, #8]
  406cc0:	b	406e40 <__fxstatat@plt+0x52a0>
  406cc4:	mov	x0, x19
  406cc8:	bl	4069f8 <__fxstatat@plt+0x4e58>
  406ccc:	mov	x0, x19
  406cd0:	mov	x1, x21
  406cd4:	bl	4079bc <__fxstatat@plt+0x5e1c>
  406cd8:	mov	x0, x19
  406cdc:	bl	4067b4 <__fxstatat@plt+0x4c14>
  406ce0:	b	406e7c <__fxstatat@plt+0x52dc>
  406ce4:	bl	401b70 <__errno_location@plt>
  406ce8:	ldr	w8, [x0]
  406cec:	mov	w9, #0x7                   	// #7
  406cf0:	strh	w9, [x20, #108]
  406cf4:	str	w8, [x20, #64]
  406cf8:	b	406e80 <__fxstatat@plt+0x52e0>
  406cfc:	ldrb	w8, [x19, #73]
  406d00:	tbnz	w8, #5, 406dac <__fxstatat@plt+0x520c>
  406d04:	ldr	x21, [x20, #8]
  406d08:	mov	x0, x20
  406d0c:	str	x21, [x19]
  406d10:	bl	401a50 <free@plt>
  406d14:	ldr	x8, [x21, #88]
  406d18:	cmn	x8, #0x1
  406d1c:	b.eq	406d6c <__fxstatat@plt+0x51cc>  // b.none
  406d20:	ldrh	w8, [x21, #108]
  406d24:	cmp	w8, #0xb
  406d28:	b.eq	406fac <__fxstatat@plt+0x540c>  // b.none
  406d2c:	ldr	x8, [x19, #32]
  406d30:	ldr	x9, [x21, #72]
  406d34:	strb	wzr, [x8, x9]
  406d38:	ldr	x8, [x21, #88]
  406d3c:	cbz	x8, 406dc4 <__fxstatat@plt+0x5224>
  406d40:	ldrh	w8, [x21, #110]
  406d44:	tbnz	w8, #1, 406dec <__fxstatat@plt+0x524c>
  406d48:	tbnz	w8, #0, 406f6c <__fxstatat@plt+0x53cc>
  406d4c:	ldr	x1, [x21, #8]
  406d50:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  406d54:	add	x3, x3, #0x95b
  406d58:	mov	w2, #0xffffffff            	// #-1
  406d5c:	mov	x0, x19
  406d60:	bl	407054 <__fxstatat@plt+0x54b4>
  406d64:	cbnz	w0, 406dd0 <__fxstatat@plt+0x5230>
  406d68:	b	406f6c <__fxstatat@plt+0x53cc>
  406d6c:	mov	x0, x21
  406d70:	bl	401a50 <free@plt>
  406d74:	bl	401b70 <__errno_location@plt>
  406d78:	mov	x20, xzr
  406d7c:	str	wzr, [x0]
  406d80:	str	xzr, [x19]
  406d84:	b	406db0 <__fxstatat@plt+0x5210>
  406d88:	ldrb	w8, [x19, #73]
  406d8c:	tbnz	w8, #5, 406dac <__fxstatat@plt+0x520c>
  406d90:	ldr	w8, [x20, #64]
  406d94:	cbz	w8, 406b28 <__fxstatat@plt+0x4f88>
  406d98:	ldrh	w8, [x20, #108]
  406d9c:	cmp	w8, #0x4
  406da0:	b.eq	406b28 <__fxstatat@plt+0x4f88>  // b.none
  406da4:	mov	w8, #0x7                   	// #7
  406da8:	b	406b24 <__fxstatat@plt+0x4f84>
  406dac:	mov	x20, xzr
  406db0:	mov	x0, x20
  406db4:	ldp	x20, x19, [sp, #32]
  406db8:	ldr	x21, [sp, #16]
  406dbc:	ldp	x29, x30, [sp], #48
  406dc0:	ret
  406dc4:	mov	x0, x19
  406dc8:	bl	407960 <__fxstatat@plt+0x5dc0>
  406dcc:	cbz	w0, 406f6c <__fxstatat@plt+0x53cc>
  406dd0:	bl	401b70 <__errno_location@plt>
  406dd4:	ldr	w8, [x0]
  406dd8:	str	w8, [x21, #64]
  406ddc:	ldr	w8, [x19, #72]
  406de0:	orr	w8, w8, #0x2000
  406de4:	str	w8, [x19, #72]
  406de8:	b	406f6c <__fxstatat@plt+0x53cc>
  406dec:	ldr	w8, [x19, #72]
  406df0:	tbnz	w8, #2, 406f64 <__fxstatat@plt+0x53c4>
  406df4:	ldr	w1, [x21, #68]
  406df8:	tbnz	w8, #9, 406f58 <__fxstatat@plt+0x53b8>
  406dfc:	mov	w0, w1
  406e00:	bl	4017e0 <fchdir@plt>
  406e04:	cbz	w0, 406f64 <__fxstatat@plt+0x53c4>
  406e08:	bl	401b70 <__errno_location@plt>
  406e0c:	ldr	w8, [x0]
  406e10:	str	w8, [x21, #64]
  406e14:	ldr	w8, [x19, #72]
  406e18:	orr	w8, w8, #0x2000
  406e1c:	str	w8, [x19, #72]
  406e20:	b	406f64 <__fxstatat@plt+0x53c4>
  406e24:	bl	401b70 <__errno_location@plt>
  406e28:	ldr	w8, [x0]
  406e2c:	mov	w9, #0x7                   	// #7
  406e30:	strh	w9, [x21, #108]
  406e34:	str	w8, [x21, #64]
  406e38:	mov	w8, #0x3                   	// #3
  406e3c:	strh	w8, [x21, #112]
  406e40:	ldr	x8, [x21, #8]
  406e44:	ldr	x11, [x19, #32]
  406e48:	add	x1, x21, #0xf8
  406e4c:	ldr	x9, [x8, #72]
  406e50:	ldr	x8, [x8, #56]
  406e54:	sub	x10, x9, #0x1
  406e58:	ldrb	w8, [x8, x10]
  406e5c:	cmp	w8, #0x2f
  406e60:	csel	x8, x10, x9, eq  // eq = none
  406e64:	add	x0, x11, x8
  406e68:	mov	w8, #0x2f                  	// #47
  406e6c:	strb	w8, [x0], #1
  406e70:	ldr	x8, [x21, #96]
  406e74:	add	x2, x8, #0x1
  406e78:	bl	401790 <memmove@plt>
  406e7c:	mov	x20, x21
  406e80:	str	x20, [x19]
  406e84:	ldrh	w8, [x20, #108]
  406e88:	cmp	w8, #0xb
  406e8c:	b.ne	406f18 <__fxstatat@plt+0x5378>  // b.any
  406e90:	ldr	x8, [x20, #168]
  406e94:	cmp	x8, #0x1
  406e98:	b.eq	406f18 <__fxstatat@plt+0x5378>  // b.none
  406e9c:	cmp	x8, #0x2
  406ea0:	b.ne	406fac <__fxstatat@plt+0x540c>  // b.any
  406ea4:	ldr	x21, [x20, #8]
  406ea8:	ldr	w8, [x21, #104]
  406eac:	cbnz	w8, 406ed4 <__fxstatat@plt+0x5334>
  406eb0:	ldr	w8, [x19, #72]
  406eb4:	mvn	w8, w8
  406eb8:	tst	w8, #0x18
  406ebc:	b.ne	406ed4 <__fxstatat@plt+0x5334>  // b.any
  406ec0:	ldr	w1, [x19, #44]
  406ec4:	mov	x0, x21
  406ec8:	bl	407a54 <__fxstatat@plt+0x5eb4>
  406ecc:	cmp	w0, #0x2
  406ed0:	b.eq	406f18 <__fxstatat@plt+0x5378>  // b.none
  406ed4:	mov	x0, x19
  406ed8:	mov	x1, x20
  406edc:	mov	w2, wzr
  406ee0:	bl	406554 <__fxstatat@plt+0x49b4>
  406ee4:	ldr	w8, [x20, #136]
  406ee8:	strh	w0, [x20, #108]
  406eec:	and	w8, w8, #0xf000
  406ef0:	cmp	w8, #0x4, lsl #12
  406ef4:	b.ne	406f18 <__fxstatat@plt+0x5378>  // b.any
  406ef8:	ldr	x8, [x20, #88]
  406efc:	cbz	x8, 406f18 <__fxstatat@plt+0x5378>
  406f00:	ldr	w8, [x21, #104]
  406f04:	add	w9, w8, #0x1
  406f08:	cmp	w9, #0x2
  406f0c:	b.cc	406f18 <__fxstatat@plt+0x5378>  // b.lo, b.ul, b.last
  406f10:	sub	w8, w8, #0x1
  406f14:	str	w8, [x21, #104]
  406f18:	ldrh	w8, [x20, #108]
  406f1c:	cmp	w8, #0x1
  406f20:	b.ne	406db0 <__fxstatat@plt+0x5210>  // b.any
  406f24:	ldr	x8, [x20, #88]
  406f28:	cbnz	x8, 406f34 <__fxstatat@plt+0x5394>
  406f2c:	ldr	x8, [x20, #120]
  406f30:	str	x8, [x19, #24]
  406f34:	mov	x0, x19
  406f38:	mov	x1, x20
  406f3c:	bl	407afc <__fxstatat@plt+0x5f5c>
  406f40:	tbnz	w0, #0, 406db0 <__fxstatat@plt+0x5210>
  406f44:	bl	401b70 <__errno_location@plt>
  406f48:	mov	w8, #0xc                   	// #12
  406f4c:	mov	x20, xzr
  406f50:	str	w8, [x0]
  406f54:	b	406db0 <__fxstatat@plt+0x5210>
  406f58:	mov	w2, #0x1                   	// #1
  406f5c:	mov	x0, x19
  406f60:	bl	407bb4 <__fxstatat@plt+0x6014>
  406f64:	ldr	w0, [x21, #68]
  406f68:	bl	401980 <close@plt>
  406f6c:	ldrh	w8, [x21, #108]
  406f70:	cmp	w8, #0x2
  406f74:	b.eq	406f9c <__fxstatat@plt+0x53fc>  // b.none
  406f78:	ldr	w8, [x21, #64]
  406f7c:	mov	w9, #0x6                   	// #6
  406f80:	cmp	w8, #0x0
  406f84:	cinc	w9, w9, ne  // ne = any
  406f88:	strh	w9, [x21, #108]
  406f8c:	cbnz	w8, 406f9c <__fxstatat@plt+0x53fc>
  406f90:	mov	x0, x19
  406f94:	mov	x1, x21
  406f98:	bl	406fb0 <__fxstatat@plt+0x5410>
  406f9c:	ldrb	w8, [x19, #73]
  406fa0:	tst	w8, #0x20
  406fa4:	csel	x20, x21, xzr, eq  // eq = none
  406fa8:	b	406db0 <__fxstatat@plt+0x5210>
  406fac:	bl	4019c0 <abort@plt>
  406fb0:	sub	sp, sp, #0x30
  406fb4:	stp	x29, x30, [sp, #32]
  406fb8:	ldrh	w8, [x0, #72]
  406fbc:	mov	w9, #0x102                 	// #258
  406fc0:	add	x29, sp, #0x20
  406fc4:	tst	w8, w9
  406fc8:	b.eq	406ffc <__fxstatat@plt+0x545c>  // b.none
  406fcc:	ldr	x8, [x1, #120]
  406fd0:	str	x8, [sp, #8]
  406fd4:	ldr	x8, [x1, #128]
  406fd8:	add	x1, sp, #0x8
  406fdc:	str	x8, [sp, #16]
  406fe0:	ldr	x0, [x0, #88]
  406fe4:	bl	4091cc <__fxstatat@plt+0x762c>
  406fe8:	cbz	x0, 407050 <__fxstatat@plt+0x54b0>
  406fec:	bl	401a50 <free@plt>
  406ff0:	ldp	x29, x30, [sp, #32]
  406ff4:	add	sp, sp, #0x30
  406ff8:	ret
  406ffc:	ldr	x8, [x1, #8]
  407000:	cbz	x8, 406ff0 <__fxstatat@plt+0x5450>
  407004:	ldr	x9, [x8, #88]
  407008:	tbnz	x9, #63, 406ff0 <__fxstatat@plt+0x5450>
  40700c:	ldr	x9, [x0, #88]
  407010:	ldr	x10, [x9, #16]
  407014:	cbz	x10, 407050 <__fxstatat@plt+0x54b0>
  407018:	ldr	x10, [x9]
  40701c:	ldr	x11, [x1, #128]
  407020:	cmp	x10, x11
  407024:	b.ne	406ff0 <__fxstatat@plt+0x5450>  // b.any
  407028:	ldr	x10, [x9, #8]
  40702c:	ldr	x11, [x1, #120]
  407030:	cmp	x10, x11
  407034:	b.ne	406ff0 <__fxstatat@plt+0x5450>  // b.any
  407038:	ldr	x10, [x8, #120]
  40703c:	str	x10, [x9, #8]
  407040:	ldr	x8, [x8, #128]
  407044:	ldr	x9, [x0, #88]
  407048:	str	x8, [x9]
  40704c:	b	406ff0 <__fxstatat@plt+0x5450>
  407050:	bl	4019c0 <abort@plt>
  407054:	sub	sp, sp, #0xc0
  407058:	stp	x22, x21, [sp, #160]
  40705c:	stp	x20, x19, [sp, #176]
  407060:	mov	x22, x3
  407064:	mov	w19, w2
  407068:	mov	x21, x1
  40706c:	mov	x20, x0
  407070:	stp	x29, x30, [sp, #128]
  407074:	stp	x24, x23, [sp, #144]
  407078:	add	x29, sp, #0x80
  40707c:	cbz	x3, 407160 <__fxstatat@plt+0x55c0>
  407080:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407084:	add	x1, x1, #0x95b
  407088:	mov	x0, x22
  40708c:	bl	401a10 <strcmp@plt>
  407090:	cmp	w0, #0x0
  407094:	cset	w24, eq  // eq = none
  407098:	ldr	w8, [x20, #72]
  40709c:	tbnz	w8, #2, 40716c <__fxstatat@plt+0x55cc>
  4070a0:	tbz	w19, #31, 4070d8 <__fxstatat@plt+0x5538>
  4070a4:	eor	w9, w24, #0x1
  4070a8:	tbnz	w9, #0, 4070d8 <__fxstatat@plt+0x5538>
  4070ac:	tbz	w8, #9, 4070d8 <__fxstatat@plt+0x5538>
  4070b0:	add	x23, x20, #0x60
  4070b4:	mov	x0, x23
  4070b8:	bl	409384 <__fxstatat@plt+0x77e4>
  4070bc:	tbnz	w0, #0, 4070d8 <__fxstatat@plt+0x5538>
  4070c0:	mov	x0, x23
  4070c4:	bl	4093d4 <__fxstatat@plt+0x7834>
  4070c8:	cmp	w0, #0x0
  4070cc:	csel	x22, xzr, x22, ge  // ge = tcont
  4070d0:	csel	w19, w0, w19, ge  // ge = tcont
  4070d4:	mov	w24, #0x1                   	// #1
  4070d8:	mov	w23, w19
  4070dc:	tbz	w19, #31, 4070f4 <__fxstatat@plt+0x5554>
  4070e0:	mov	x0, x20
  4070e4:	mov	x1, x22
  4070e8:	bl	406828 <__fxstatat@plt+0x4c88>
  4070ec:	mov	w23, w0
  4070f0:	tbnz	w0, #31, 4071a0 <__fxstatat@plt+0x5600>
  4070f4:	ldrb	w8, [x20, #72]
  4070f8:	tbnz	w8, #1, 407114 <__fxstatat@plt+0x5574>
  4070fc:	cbz	x22, 407144 <__fxstatat@plt+0x55a4>
  407100:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407104:	add	x1, x1, #0x95b
  407108:	mov	x0, x22
  40710c:	bl	401a10 <strcmp@plt>
  407110:	cbnz	w0, 407144 <__fxstatat@plt+0x55a4>
  407114:	mov	x1, sp
  407118:	mov	w0, w23
  40711c:	bl	409ac8 <__fxstatat@plt+0x7f28>
  407120:	cbnz	w0, 4071b4 <__fxstatat@plt+0x5614>
  407124:	ldr	x8, [x21, #120]
  407128:	ldr	x9, [sp]
  40712c:	cmp	x8, x9
  407130:	b.ne	4071a8 <__fxstatat@plt+0x5608>  // b.any
  407134:	ldr	x8, [x21, #128]
  407138:	ldr	x9, [sp, #8]
  40713c:	cmp	x8, x9
  407140:	b.ne	4071a8 <__fxstatat@plt+0x5608>  // b.any
  407144:	ldrb	w8, [x20, #73]
  407148:	tbnz	w8, #1, 407188 <__fxstatat@plt+0x55e8>
  40714c:	mov	w0, w23
  407150:	bl	4017e0 <fchdir@plt>
  407154:	mov	w20, w0
  407158:	tbz	w19, #31, 4071d4 <__fxstatat@plt+0x5634>
  40715c:	b	4071bc <__fxstatat@plt+0x561c>
  407160:	mov	w24, wzr
  407164:	ldr	w8, [x20, #72]
  407168:	tbz	w8, #2, 4070a0 <__fxstatat@plt+0x5500>
  40716c:	mov	w20, wzr
  407170:	tbnz	w19, #31, 4071d4 <__fxstatat@plt+0x5634>
  407174:	tbz	w8, #9, 4071d4 <__fxstatat@plt+0x5634>
  407178:	mov	w0, w19
  40717c:	bl	401980 <close@plt>
  407180:	mov	w20, wzr
  407184:	b	4071d4 <__fxstatat@plt+0x5634>
  407188:	eor	w2, w24, #0x1
  40718c:	mov	x0, x20
  407190:	mov	w1, w23
  407194:	bl	407bb4 <__fxstatat@plt+0x6014>
  407198:	mov	w20, wzr
  40719c:	b	4071d4 <__fxstatat@plt+0x5634>
  4071a0:	mov	w20, #0xffffffff            	// #-1
  4071a4:	b	4071d4 <__fxstatat@plt+0x5634>
  4071a8:	bl	401b70 <__errno_location@plt>
  4071ac:	mov	w8, #0x2                   	// #2
  4071b0:	str	w8, [x0]
  4071b4:	mov	w20, #0xffffffff            	// #-1
  4071b8:	tbz	w19, #31, 4071d4 <__fxstatat@plt+0x5634>
  4071bc:	bl	401b70 <__errno_location@plt>
  4071c0:	ldr	w21, [x0]
  4071c4:	mov	x19, x0
  4071c8:	mov	w0, w23
  4071cc:	bl	401980 <close@plt>
  4071d0:	str	w21, [x19]
  4071d4:	mov	w0, w20
  4071d8:	ldp	x20, x19, [sp, #176]
  4071dc:	ldp	x22, x21, [sp, #160]
  4071e0:	ldp	x24, x23, [sp, #144]
  4071e4:	ldp	x29, x30, [sp, #128]
  4071e8:	add	sp, sp, #0xc0
  4071ec:	ret
  4071f0:	sub	sp, sp, #0xb0
  4071f4:	stp	x29, x30, [sp, #80]
  4071f8:	stp	x28, x27, [sp, #96]
  4071fc:	stp	x26, x25, [sp, #112]
  407200:	stp	x24, x23, [sp, #128]
  407204:	stp	x22, x21, [sp, #144]
  407208:	stp	x20, x19, [sp, #160]
  40720c:	ldr	x19, [x0]
  407210:	mov	x20, x0
  407214:	mov	w22, w1
  407218:	add	x29, sp, #0x50
  40721c:	ldr	x23, [x19, #24]
  407220:	cbz	x23, 407250 <__fxstatat@plt+0x56b0>
  407224:	mov	x0, x23
  407228:	bl	401ab0 <dirfd@plt>
  40722c:	stur	w0, [x29, #-4]
  407230:	tbz	w0, #31, 407338 <__fxstatat@plt+0x5798>
  407234:	ldr	x0, [x19, #24]
  407238:	bl	401970 <closedir@plt>
  40723c:	mov	x24, xzr
  407240:	cmp	w22, #0x3
  407244:	str	xzr, [x19, #24]
  407248:	b.eq	4072e8 <__fxstatat@plt+0x5748>  // b.none
  40724c:	b	407928 <__fxstatat@plt+0x5d88>
  407250:	ldr	w8, [x20, #72]
  407254:	mov	w9, #0x204                 	// #516
  407258:	and	w9, w8, w9
  40725c:	cmp	w9, #0x200
  407260:	b.ne	40727c <__fxstatat@plt+0x56dc>  // b.any
  407264:	ldr	w0, [x20, #44]
  407268:	ldr	x1, [x19, #48]
  40726c:	tbz	w8, #4, 407288 <__fxstatat@plt+0x56e8>
  407270:	tbnz	w8, #0, 407290 <__fxstatat@plt+0x56f0>
  407274:	mov	w8, wzr
  407278:	b	40729c <__fxstatat@plt+0x56fc>
  40727c:	mov	w0, #0xffffff9c            	// #-100
  407280:	ldr	x1, [x19, #48]
  407284:	tbnz	w8, #4, 407270 <__fxstatat@plt+0x56d0>
  407288:	mov	w8, wzr
  40728c:	b	4072a0 <__fxstatat@plt+0x5700>
  407290:	ldr	x8, [x19, #88]
  407294:	cmp	x8, #0x0
  407298:	cset	w8, eq  // eq = none
  40729c:	eor	w8, w8, #0x1
  4072a0:	cmp	w8, #0x0
  4072a4:	mov	w8, #0x8000                	// #32768
  4072a8:	csel	w2, w8, wzr, ne  // ne = any
  4072ac:	sub	x3, x29, #0x4
  4072b0:	bl	409510 <__fxstatat@plt+0x7970>
  4072b4:	str	x0, [x19, #24]
  4072b8:	cbz	x0, 4072e0 <__fxstatat@plt+0x5740>
  4072bc:	ldrh	w8, [x19, #108]
  4072c0:	cmp	w8, #0xb
  4072c4:	b.ne	407304 <__fxstatat@plt+0x5764>  // b.any
  4072c8:	mov	x0, x20
  4072cc:	mov	x1, x19
  4072d0:	mov	w2, wzr
  4072d4:	bl	406554 <__fxstatat@plt+0x49b4>
  4072d8:	strh	w0, [x19, #108]
  4072dc:	b	407338 <__fxstatat@plt+0x5798>
  4072e0:	cmp	w22, #0x3
  4072e4:	b.ne	407924 <__fxstatat@plt+0x5d84>  // b.any
  4072e8:	mov	w8, #0x4                   	// #4
  4072ec:	strh	w8, [x19, #108]
  4072f0:	bl	401b70 <__errno_location@plt>
  4072f4:	ldr	w8, [x0]
  4072f8:	mov	x24, xzr
  4072fc:	str	w8, [x19, #64]
  407300:	b	407928 <__fxstatat@plt+0x5d88>
  407304:	ldrb	w8, [x20, #73]
  407308:	tbz	w8, #0, 407338 <__fxstatat@plt+0x5798>
  40730c:	mov	x0, x20
  407310:	mov	x1, x19
  407314:	bl	406fb0 <__fxstatat@plt+0x5410>
  407318:	mov	x0, x20
  40731c:	mov	x1, x19
  407320:	mov	w2, wzr
  407324:	bl	406554 <__fxstatat@plt+0x49b4>
  407328:	mov	x0, x20
  40732c:	mov	x1, x19
  407330:	bl	407afc <__fxstatat@plt+0x5f5c>
  407334:	tbz	w0, #0, 40794c <__fxstatat@plt+0x5dac>
  407338:	ldr	x8, [x20, #64]
  40733c:	cmp	x8, #0x0
  407340:	mov	w8, #0x86a0                	// #34464
  407344:	movk	w8, #0x1, lsl #16
  407348:	csinv	x8, x8, xzr, eq  // eq = none
  40734c:	str	x8, [sp, #24]
  407350:	cbz	x23, 40735c <__fxstatat@plt+0x57bc>
  407354:	mov	w24, #0x1                   	// #1
  407358:	b	407448 <__fxstatat@plt+0x58a8>
  40735c:	cmp	w22, #0x2
  407360:	b.ne	407374 <__fxstatat@plt+0x57d4>  // b.any
  407364:	mov	w24, wzr
  407368:	cmp	w22, #0x3
  40736c:	b.ne	4073b8 <__fxstatat@plt+0x5818>  // b.any
  407370:	b	4073bc <__fxstatat@plt+0x581c>
  407374:	ldr	w8, [x20, #72]
  407378:	and	w8, w8, #0x38
  40737c:	cmp	w8, #0x18
  407380:	b.ne	4073a8 <__fxstatat@plt+0x5808>  // b.any
  407384:	ldr	w8, [x19, #140]
  407388:	cmp	w8, #0x2
  40738c:	b.ne	4073a8 <__fxstatat@plt+0x5808>  // b.any
  407390:	ldur	w1, [x29, #-4]
  407394:	mov	x0, x19
  407398:	bl	407a54 <__fxstatat@plt+0x5eb4>
  40739c:	cmp	w0, #0x0
  4073a0:	cset	w8, ne  // ne = any
  4073a4:	b	4073ac <__fxstatat@plt+0x580c>
  4073a8:	mov	w8, wzr
  4073ac:	eor	w24, w8, #0x1
  4073b0:	cmp	w22, #0x3
  4073b4:	b.eq	4073bc <__fxstatat@plt+0x581c>  // b.none
  4073b8:	cbz	w24, 407448 <__fxstatat@plt+0x58a8>
  4073bc:	ldrb	w8, [x20, #73]
  4073c0:	tbz	w8, #1, 4073d8 <__fxstatat@plt+0x5838>
  4073c4:	ldur	w0, [x29, #-4]
  4073c8:	mov	w1, #0x406                 	// #1030
  4073cc:	mov	w2, #0x3                   	// #3
  4073d0:	bl	409668 <__fxstatat@plt+0x7ac8>
  4073d4:	stur	w0, [x29, #-4]
  4073d8:	ldur	w2, [x29, #-4]
  4073dc:	tbnz	w2, #31, 4073f4 <__fxstatat@plt+0x5854>
  4073e0:	mov	x0, x20
  4073e4:	mov	x1, x19
  4073e8:	mov	x3, xzr
  4073ec:	bl	407054 <__fxstatat@plt+0x54b4>
  4073f0:	cbz	w0, 407354 <__fxstatat@plt+0x57b4>
  4073f4:	cmp	w22, #0x3
  4073f8:	cset	w8, ne  // ne = any
  4073fc:	eor	w9, w24, #0x1
  407400:	orr	w8, w8, w9
  407404:	tbnz	w8, #0, 407414 <__fxstatat@plt+0x5874>
  407408:	bl	401b70 <__errno_location@plt>
  40740c:	ldr	w8, [x0]
  407410:	str	w8, [x19, #64]
  407414:	ldrh	w8, [x19, #110]
  407418:	ldr	x0, [x19, #24]
  40741c:	orr	w8, w8, #0x1
  407420:	strh	w8, [x19, #110]
  407424:	bl	401970 <closedir@plt>
  407428:	str	xzr, [x19, #24]
  40742c:	ldrb	w8, [x20, #73]
  407430:	tbz	w8, #1, 407440 <__fxstatat@plt+0x58a0>
  407434:	ldur	w0, [x29, #-4]
  407438:	tbnz	w0, #31, 407440 <__fxstatat@plt+0x58a0>
  40743c:	bl	401980 <close@plt>
  407440:	mov	w24, wzr
  407444:	str	xzr, [x19, #24]
  407448:	ldr	x8, [x19, #72]
  40744c:	ldr	x9, [x19, #56]
  407450:	ldrb	w11, [x20, #72]
  407454:	sub	x10, x8, #0x1
  407458:	ldrb	w9, [x9, x10]
  40745c:	cmp	w9, #0x2f
  407460:	csel	x8, x10, x8, eq  // eq = none
  407464:	tbnz	w11, #2, 407470 <__fxstatat@plt+0x58d0>
  407468:	str	xzr, [sp, #40]
  40746c:	b	407484 <__fxstatat@plt+0x58e4>
  407470:	ldr	x9, [x20, #32]
  407474:	add	x10, x9, x8
  407478:	mov	w9, #0x2f                  	// #47
  40747c:	strb	w9, [x10], #1
  407480:	str	x10, [sp, #40]
  407484:	ldr	x21, [x19, #24]
  407488:	add	x10, x8, #0x1
  40748c:	stur	x10, [x29, #-16]
  407490:	str	w22, [sp, #12]
  407494:	stur	x23, [x29, #-32]
  407498:	str	w24, [sp, #4]
  40749c:	cbz	x21, 4077c4 <__fxstatat@plt+0x5c24>
  4074a0:	ldr	x8, [x19, #88]
  4074a4:	ldr	x9, [x20, #48]
  4074a8:	add	x8, x8, #0x1
  4074ac:	str	x8, [sp, #16]
  4074b0:	sub	x8, x9, x10
  4074b4:	stur	x8, [x29, #-24]
  4074b8:	bl	401b70 <__errno_location@plt>
  4074bc:	mov	x26, x0
  4074c0:	mov	x27, xzr
  4074c4:	mov	x23, xzr
  4074c8:	mov	x22, xzr
  4074cc:	str	wzr, [sp, #8]
  4074d0:	str	wzr, [sp, #36]
  4074d4:	mov	x0, x21
  4074d8:	str	wzr, [x26]
  4074dc:	bl	401950 <readdir@plt>
  4074e0:	cbz	x0, 407590 <__fxstatat@plt+0x59f0>
  4074e4:	ldrb	w8, [x20, #72]
  4074e8:	mov	x24, x0
  4074ec:	tbnz	w8, #5, 407514 <__fxstatat@plt+0x5974>
  4074f0:	ldrb	w8, [x24, #19]
  4074f4:	cmp	w8, #0x2e
  4074f8:	b.ne	407514 <__fxstatat@plt+0x5974>  // b.any
  4074fc:	ldrb	w8, [x24, #20]
  407500:	cbz	w8, 407688 <__fxstatat@plt+0x5ae8>
  407504:	cmp	w8, #0x2e
  407508:	b.ne	407514 <__fxstatat@plt+0x5974>  // b.any
  40750c:	ldrb	w8, [x24, #21]
  407510:	cbz	w8, 407688 <__fxstatat@plt+0x5ae8>
  407514:	add	x28, x24, #0x13
  407518:	mov	x0, x28
  40751c:	bl	4017b0 <strlen@plt>
  407520:	mov	x21, x0
  407524:	mov	x0, x20
  407528:	mov	x1, x28
  40752c:	mov	x2, x21
  407530:	bl	40649c <__fxstatat@plt+0x48fc>
  407534:	mov	x28, x0
  407538:	cbz	x0, 407610 <__fxstatat@plt+0x5a70>
  40753c:	ldur	x8, [x29, #-24]
  407540:	cmp	x21, x8
  407544:	b.cs	4075c0 <__fxstatat@plt+0x5a20>  // b.hs, b.nlast
  407548:	ldur	x10, [x29, #-16]
  40754c:	adds	x8, x21, x10
  407550:	b.cc	4076a8 <__fxstatat@plt+0x5b08>  // b.lo, b.ul, b.last
  407554:	mov	x0, x28
  407558:	bl	401a50 <free@plt>
  40755c:	mov	x0, x27
  407560:	bl	40686c <__fxstatat@plt+0x4ccc>
  407564:	ldr	x0, [x19, #24]
  407568:	bl	401970 <closedir@plt>
  40756c:	mov	w8, #0x7                   	// #7
  407570:	str	xzr, [x19, #24]
  407574:	strh	w8, [x19, #108]
  407578:	ldr	w8, [x20, #72]
  40757c:	orr	w8, w8, #0x2000
  407580:	str	w8, [x20, #72]
  407584:	mov	w8, #0x24                  	// #36
  407588:	str	w8, [x26]
  40758c:	b	407648 <__fxstatat@plt+0x5aa8>
  407590:	ldr	w8, [x26]
  407594:	cbz	w8, 4075b8 <__fxstatat@plt+0x5a18>
  407598:	ldur	x9, [x29, #-32]
  40759c:	str	w8, [x19, #64]
  4075a0:	mov	w8, #0x4                   	// #4
  4075a4:	orr	x9, x9, x23
  4075a8:	cmp	x9, #0x0
  4075ac:	mov	w9, #0x7                   	// #7
  4075b0:	csel	w8, w9, w8, ne  // ne = any
  4075b4:	strh	w8, [x19, #108]
  4075b8:	mov	w8, #0x9                   	// #9
  4075bc:	b	40764c <__fxstatat@plt+0x5aac>
  4075c0:	ldur	x8, [x29, #-16]
  4075c4:	ldr	x25, [x20, #32]
  4075c8:	mov	x0, x20
  4075cc:	add	x8, x21, x8
  4075d0:	add	x1, x8, #0x1
  4075d4:	bl	406420 <__fxstatat@plt+0x4880>
  4075d8:	tbz	w0, #0, 407610 <__fxstatat@plt+0x5a70>
  4075dc:	ldr	x8, [x20, #32]
  4075e0:	cmp	x25, x8
  4075e4:	b.eq	407690 <__fxstatat@plt+0x5af0>  // b.none
  4075e8:	ldrb	w9, [x20, #72]
  4075ec:	ldur	x10, [x29, #-16]
  4075f0:	tst	w9, #0x4
  4075f4:	ldr	x9, [sp, #40]
  4075f8:	add	x8, x8, x10
  4075fc:	csel	x9, x9, x8, eq  // eq = none
  407600:	mov	w8, #0x1                   	// #1
  407604:	str	x9, [sp, #40]
  407608:	str	w8, [sp, #36]
  40760c:	b	407694 <__fxstatat@plt+0x5af4>
  407610:	ldr	w21, [x26]
  407614:	mov	x0, x28
  407618:	bl	401a50 <free@plt>
  40761c:	mov	x0, x27
  407620:	bl	40686c <__fxstatat@plt+0x4ccc>
  407624:	ldr	x0, [x19, #24]
  407628:	bl	401970 <closedir@plt>
  40762c:	mov	w8, #0x7                   	// #7
  407630:	str	xzr, [x19, #24]
  407634:	strh	w8, [x19, #108]
  407638:	ldr	w8, [x20, #72]
  40763c:	orr	w8, w8, #0x2000
  407640:	str	w8, [x20, #72]
  407644:	str	w21, [x26]
  407648:	mov	w8, #0x1                   	// #1
  40764c:	mov	x28, x22
  407650:	mov	x24, x27
  407654:	cmp	w8, #0xf
  407658:	b.hi	407924 <__fxstatat@plt+0x5d84>  // b.pmore
  40765c:	adrp	x11, 40b000 <__fxstatat@plt+0x9460>
  407660:	add	x11, x11, #0x26c
  407664:	adr	x9, 407674 <__fxstatat@plt+0x5ad4>
  407668:	ldrb	w10, [x11, x8]
  40766c:	add	x9, x9, x10, lsl #2
  407670:	br	x9
  407674:	ldr	x21, [x19, #24]
  407678:	mov	x27, x24
  40767c:	mov	x22, x28
  407680:	cbnz	x21, 4074d4 <__fxstatat@plt+0x5934>
  407684:	b	4077d4 <__fxstatat@plt+0x5c34>
  407688:	mov	w8, #0x8                   	// #8
  40768c:	b	40764c <__fxstatat@plt+0x5aac>
  407690:	ldur	x10, [x29, #-16]
  407694:	ldr	x8, [x20, #48]
  407698:	sub	x8, x8, x10
  40769c:	stur	x8, [x29, #-24]
  4076a0:	adds	x8, x21, x10
  4076a4:	b.cs	407554 <__fxstatat@plt+0x59b4>  // b.hs, b.nlast
  4076a8:	ldr	x9, [sp, #16]
  4076ac:	str	x9, [x28, #88]
  4076b0:	ldr	x9, [x20]
  4076b4:	str	x8, [x28, #72]
  4076b8:	str	x9, [x28, #8]
  4076bc:	ldr	x8, [x24]
  4076c0:	str	x8, [x28, #128]
  4076c4:	ldrb	w8, [x20, #72]
  4076c8:	tbnz	w8, #2, 4076e0 <__fxstatat@plt+0x5b40>
  4076cc:	add	x8, x28, #0xf8
  4076d0:	str	x8, [x28, #48]
  4076d4:	ldr	x8, [x20, #64]
  4076d8:	cbnz	x8, 407704 <__fxstatat@plt+0x5b64>
  4076dc:	b	407724 <__fxstatat@plt+0x5b84>
  4076e0:	ldr	x9, [x28, #96]
  4076e4:	ldr	x8, [x28, #56]
  4076e8:	ldr	x0, [sp, #40]
  4076ec:	add	x1, x28, #0xf8
  4076f0:	add	x2, x9, #0x1
  4076f4:	str	x8, [x28, #48]
  4076f8:	bl	401790 <memmove@plt>
  4076fc:	ldr	x8, [x20, #64]
  407700:	cbz	x8, 407724 <__fxstatat@plt+0x5b84>
  407704:	ldrb	w8, [x20, #73]
  407708:	tbnz	w8, #2, 407724 <__fxstatat@plt+0x5b84>
  40770c:	mov	x0, x20
  407710:	mov	x1, x28
  407714:	mov	w2, wzr
  407718:	bl	406554 <__fxstatat@plt+0x49b4>
  40771c:	strh	w0, [x28, #108]
  407720:	b	40776c <__fxstatat@plt+0x5bcc>
  407724:	ldr	w8, [x20, #72]
  407728:	add	x0, x28, #0x78
  40772c:	mvn	w8, w8
  407730:	tst	w8, #0x18
  407734:	b.ne	40774c <__fxstatat@plt+0x5bac>  // b.any
  407738:	ldrb	w8, [x24, #18]
  40773c:	mov	w9, #0xfb                  	// #251
  407740:	tst	w8, w9
  407744:	cset	w21, ne  // ne = any
  407748:	b	407750 <__fxstatat@plt+0x5bb0>
  40774c:	mov	w21, wzr
  407750:	mov	w8, #0xb                   	// #11
  407754:	strh	w8, [x28, #108]
  407758:	ldrb	w1, [x24, #18]
  40775c:	bl	407f30 <__fxstatat@plt+0x6390>
  407760:	eor	w1, w21, #0x1
  407764:	mov	x0, x28
  407768:	bl	406524 <__fxstatat@plt+0x4984>
  40776c:	mov	x24, x28
  407770:	str	xzr, [x28, #16]
  407774:	cbz	x27, 407780 <__fxstatat@plt+0x5be0>
  407778:	mov	x24, x27
  40777c:	str	x28, [x22, #16]
  407780:	mov	w8, #0x2710                	// #10000
  407784:	cmp	x23, x8
  407788:	b.ne	4077a4 <__fxstatat@plt+0x5c04>  // b.any
  40778c:	ldr	x8, [x20, #64]
  407790:	cbnz	x8, 4077a4 <__fxstatat@plt+0x5c04>
  407794:	ldur	w1, [x29, #-4]
  407798:	mov	x0, x19
  40779c:	bl	407f58 <__fxstatat@plt+0x63b8>
  4077a0:	str	w0, [sp, #8]
  4077a4:	ldr	x8, [sp, #24]
  4077a8:	add	x23, x23, #0x1
  4077ac:	cmp	x8, x23
  4077b0:	mov	w8, #0xf                   	// #15
  4077b4:	csel	w8, wzr, w8, hi  // hi = pmore
  4077b8:	cmp	w8, #0xf
  4077bc:	b.ls	40765c <__fxstatat@plt+0x5abc>  // b.plast
  4077c0:	b	407924 <__fxstatat@plt+0x5d84>
  4077c4:	str	wzr, [sp, #36]
  4077c8:	str	wzr, [sp, #8]
  4077cc:	mov	x23, xzr
  4077d0:	mov	x24, xzr
  4077d4:	ldr	x0, [x19, #24]
  4077d8:	cbz	x0, 4077e4 <__fxstatat@plt+0x5c44>
  4077dc:	bl	401970 <closedir@plt>
  4077e0:	str	xzr, [x19, #24]
  4077e4:	ldr	w21, [sp, #12]
  4077e8:	ldur	x22, [x29, #-32]
  4077ec:	ldr	w8, [sp, #36]
  4077f0:	tbz	w8, #0, 407830 <__fxstatat@plt+0x5c90>
  4077f4:	mov	x0, x20
  4077f8:	mov	x1, x24
  4077fc:	bl	407fa4 <__fxstatat@plt+0x6404>
  407800:	ldrb	w8, [x20, #72]
  407804:	tbz	w8, #2, 407838 <__fxstatat@plt+0x5c98>
  407808:	ldr	x8, [x20, #48]
  40780c:	ldur	x11, [x29, #-16]
  407810:	ldr	x10, [sp, #40]
  407814:	cmp	x11, x8
  407818:	sub	x9, x10, #0x1
  40781c:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  407820:	csel	x8, x9, x10, eq  // eq = none
  407824:	strb	wzr, [x8]
  407828:	cbz	x22, 40783c <__fxstatat@plt+0x5c9c>
  40782c:	b	407854 <__fxstatat@plt+0x5cb4>
  407830:	ldrb	w8, [x20, #72]
  407834:	tbnz	w8, #2, 407808 <__fxstatat@plt+0x5c68>
  407838:	cbnz	x22, 407854 <__fxstatat@plt+0x5cb4>
  40783c:	ldr	w8, [sp, #4]
  407840:	eor	w8, w8, #0x1
  407844:	tbnz	w8, #0, 407854 <__fxstatat@plt+0x5cb4>
  407848:	cmp	w21, #0x1
  40784c:	b.eq	4078d4 <__fxstatat@plt+0x5d34>  // b.none
  407850:	cbz	x23, 4078d4 <__fxstatat@plt+0x5d34>
  407854:	cbz	x23, 4078ac <__fxstatat@plt+0x5d0c>
  407858:	ldr	w8, [sp, #8]
  40785c:	tbz	w8, #0, 407884 <__fxstatat@plt+0x5ce4>
  407860:	adrp	x8, 408000 <__fxstatat@plt+0x6460>
  407864:	add	x8, x8, #0x2c
  407868:	mov	x0, x20
  40786c:	mov	x1, x24
  407870:	mov	x2, x23
  407874:	str	x8, [x20, #64]
  407878:	bl	4066dc <__fxstatat@plt+0x4b3c>
  40787c:	mov	x24, x0
  407880:	str	xzr, [x20, #64]
  407884:	cmp	x23, #0x2
  407888:	b.cc	407928 <__fxstatat@plt+0x5d88>  // b.lo, b.ul, b.last
  40788c:	ldr	x8, [x20, #64]
  407890:	cbz	x8, 407928 <__fxstatat@plt+0x5d88>
  407894:	mov	x0, x20
  407898:	mov	x1, x24
  40789c:	mov	x2, x23
  4078a0:	bl	4066dc <__fxstatat@plt+0x4b3c>
  4078a4:	mov	x24, x0
  4078a8:	b	407928 <__fxstatat@plt+0x5d88>
  4078ac:	cmp	w21, #0x3
  4078b0:	b.ne	40791c <__fxstatat@plt+0x5d7c>  // b.any
  4078b4:	ldrh	w8, [x19, #108]
  4078b8:	cmp	w8, #0x4
  4078bc:	b.eq	40791c <__fxstatat@plt+0x5d7c>  // b.none
  4078c0:	cmp	w8, #0x7
  4078c4:	b.eq	40791c <__fxstatat@plt+0x5d7c>  // b.none
  4078c8:	mov	w8, #0x6                   	// #6
  4078cc:	strh	w8, [x19, #108]
  4078d0:	b	40791c <__fxstatat@plt+0x5d7c>
  4078d4:	ldr	x8, [x19, #88]
  4078d8:	cbz	x8, 4078fc <__fxstatat@plt+0x5d5c>
  4078dc:	ldr	x1, [x19, #8]
  4078e0:	adrp	x3, 40a000 <__fxstatat@plt+0x8460>
  4078e4:	add	x3, x3, #0x95b
  4078e8:	mov	w2, #0xffffffff            	// #-1
  4078ec:	mov	x0, x20
  4078f0:	bl	407054 <__fxstatat@plt+0x54b4>
  4078f4:	cbnz	w0, 407908 <__fxstatat@plt+0x5d68>
  4078f8:	b	407854 <__fxstatat@plt+0x5cb4>
  4078fc:	mov	x0, x20
  407900:	bl	407960 <__fxstatat@plt+0x5dc0>
  407904:	cbz	w0, 407854 <__fxstatat@plt+0x5cb4>
  407908:	mov	w8, #0x7                   	// #7
  40790c:	strh	w8, [x19, #108]
  407910:	ldr	w8, [x20, #72]
  407914:	orr	w8, w8, #0x2000
  407918:	str	w8, [x20, #72]
  40791c:	mov	x0, x24
  407920:	bl	40686c <__fxstatat@plt+0x4ccc>
  407924:	mov	x24, xzr
  407928:	mov	x0, x24
  40792c:	ldp	x20, x19, [sp, #160]
  407930:	ldp	x22, x21, [sp, #144]
  407934:	ldp	x24, x23, [sp, #128]
  407938:	ldp	x26, x25, [sp, #112]
  40793c:	ldp	x28, x27, [sp, #96]
  407940:	ldp	x29, x30, [sp, #80]
  407944:	add	sp, sp, #0xb0
  407948:	ret
  40794c:	bl	401b70 <__errno_location@plt>
  407950:	mov	w8, #0xc                   	// #12
  407954:	mov	x24, xzr
  407958:	str	w8, [x0]
  40795c:	b	407928 <__fxstatat@plt+0x5d88>
  407960:	stp	x29, x30, [sp, #-32]!
  407964:	stp	x20, x19, [sp, #16]
  407968:	ldr	w8, [x0, #72]
  40796c:	mov	x19, x0
  407970:	mov	x29, sp
  407974:	tbnz	w8, #2, 4079a0 <__fxstatat@plt+0x5e00>
  407978:	tbnz	w8, #9, 407990 <__fxstatat@plt+0x5df0>
  40797c:	ldr	w0, [x19, #40]
  407980:	bl	4017e0 <fchdir@plt>
  407984:	cmp	w0, #0x0
  407988:	cset	w20, ne  // ne = any
  40798c:	b	4079a4 <__fxstatat@plt+0x5e04>
  407990:	mov	w1, #0xffffff9c            	// #-100
  407994:	mov	w2, #0x1                   	// #1
  407998:	mov	x0, x19
  40799c:	bl	407bb4 <__fxstatat@plt+0x6014>
  4079a0:	mov	w20, wzr
  4079a4:	add	x0, x19, #0x60
  4079a8:	bl	4069b8 <__fxstatat@plt+0x4e18>
  4079ac:	mov	w0, w20
  4079b0:	ldp	x20, x19, [sp, #16]
  4079b4:	ldp	x29, x30, [sp], #32
  4079b8:	ret
  4079bc:	stp	x29, x30, [sp, #-64]!
  4079c0:	stp	x22, x21, [sp, #32]
  4079c4:	stp	x20, x19, [sp, #48]
  4079c8:	ldr	x8, [x1, #96]
  4079cc:	mov	x20, x0
  4079d0:	add	x21, x1, #0xf8
  4079d4:	mov	x19, x1
  4079d8:	str	x8, [x1, #72]
  4079dc:	ldr	x0, [x0, #32]
  4079e0:	add	x2, x8, #0x1
  4079e4:	mov	x1, x21
  4079e8:	str	x23, [sp, #16]
  4079ec:	mov	x29, sp
  4079f0:	bl	401790 <memmove@plt>
  4079f4:	mov	w1, #0x2f                  	// #47
  4079f8:	mov	x0, x21
  4079fc:	bl	401990 <strrchr@plt>
  407a00:	cbz	x0, 407a38 <__fxstatat@plt+0x5e98>
  407a04:	cmp	x0, x21
  407a08:	b.ne	407a14 <__fxstatat@plt+0x5e74>  // b.any
  407a0c:	ldrb	w8, [x0, #1]
  407a10:	cbz	w8, 407a38 <__fxstatat@plt+0x5e98>
  407a14:	add	x22, x0, #0x1
  407a18:	mov	x0, x22
  407a1c:	bl	4017b0 <strlen@plt>
  407a20:	mov	x23, x0
  407a24:	add	x2, x0, #0x1
  407a28:	mov	x0, x21
  407a2c:	mov	x1, x22
  407a30:	bl	401790 <memmove@plt>
  407a34:	str	x23, [x19, #96]
  407a38:	ldr	x8, [x20, #32]
  407a3c:	stp	x8, x8, [x19, #48]
  407a40:	ldp	x20, x19, [sp, #48]
  407a44:	ldp	x22, x21, [sp, #32]
  407a48:	ldr	x23, [sp, #16]
  407a4c:	ldp	x29, x30, [sp], #64
  407a50:	ret
  407a54:	stp	x29, x30, [sp, #-16]!
  407a58:	mov	x29, sp
  407a5c:	bl	407dfc <__fxstatat@plt+0x625c>
  407a60:	mov	w8, #0x4972                	// #18802
  407a64:	movk	w8, #0x5265, lsl #16
  407a68:	cmp	x0, x8
  407a6c:	b.le	407aa8 <__fxstatat@plt+0x5f08>
  407a70:	mov	w8, #0x5341                	// #21313
  407a74:	movk	w8, #0x5846, lsl #16
  407a78:	cmp	x0, x8
  407a7c:	mov	w8, #0x2                   	// #2
  407a80:	b.gt	407ad4 <__fxstatat@plt+0x5f34>
  407a84:	mov	w9, #0x4973                	// #18803
  407a88:	movk	w9, #0x5265, lsl #16
  407a8c:	cmp	x0, x9
  407a90:	b.eq	407ac8 <__fxstatat@plt+0x5f28>  // b.none
  407a94:	mov	w8, #0x414f                	// #16719
  407a98:	movk	w8, #0x5346, lsl #16
  407a9c:	cmp	x0, x8
  407aa0:	b.eq	407ac4 <__fxstatat@plt+0x5f24>  // b.none
  407aa4:	b	407af4 <__fxstatat@plt+0x5f54>
  407aa8:	cbz	x0, 407ac4 <__fxstatat@plt+0x5f24>
  407aac:	mov	w8, #0x6969                	// #26985
  407ab0:	cmp	x0, x8
  407ab4:	b.eq	407ac4 <__fxstatat@plt+0x5f24>  // b.none
  407ab8:	mov	w8, #0x9fa0                	// #40864
  407abc:	cmp	x0, x8
  407ac0:	b.ne	407af4 <__fxstatat@plt+0x5f54>  // b.any
  407ac4:	mov	w8, wzr
  407ac8:	mov	w0, w8
  407acc:	ldp	x29, x30, [sp], #16
  407ad0:	ret
  407ad4:	mov	w9, #0x5342                	// #21314
  407ad8:	movk	w9, #0x5846, lsl #16
  407adc:	cmp	x0, x9
  407ae0:	b.eq	407ac8 <__fxstatat@plt+0x5f28>  // b.none
  407ae4:	mov	w8, #0x4d42                	// #19778
  407ae8:	movk	w8, #0xff53, lsl #16
  407aec:	cmp	x0, x8
  407af0:	b.eq	407ac4 <__fxstatat@plt+0x5f24>  // b.none
  407af4:	mov	w8, #0x1                   	// #1
  407af8:	b	407ac8 <__fxstatat@plt+0x5f28>
  407afc:	stp	x29, x30, [sp, #-48]!
  407b00:	stp	x20, x19, [sp, #32]
  407b04:	ldrh	w8, [x0, #72]
  407b08:	mov	w9, #0x102                 	// #258
  407b0c:	mov	x20, x0
  407b10:	mov	x19, x1
  407b14:	tst	w8, w9
  407b18:	str	x21, [sp, #16]
  407b1c:	mov	x29, sp
  407b20:	b.eq	407b7c <__fxstatat@plt+0x5fdc>  // b.none
  407b24:	mov	w0, #0x18                  	// #24
  407b28:	bl	4018b0 <malloc@plt>
  407b2c:	cbz	x0, 407b9c <__fxstatat@plt+0x5ffc>
  407b30:	ldr	x8, [x19, #120]
  407b34:	mov	x21, x0
  407b38:	mov	x1, x21
  407b3c:	str	x8, [x0]
  407b40:	ldr	x8, [x19, #128]
  407b44:	stp	x8, x19, [x0, #8]
  407b48:	ldr	x0, [x20, #88]
  407b4c:	bl	409194 <__fxstatat@plt+0x75f4>
  407b50:	cmp	x0, x21
  407b54:	b.eq	407b98 <__fxstatat@plt+0x5ff8>  // b.none
  407b58:	mov	x20, x0
  407b5c:	mov	x0, x21
  407b60:	bl	401a50 <free@plt>
  407b64:	cbz	x20, 407bac <__fxstatat@plt+0x600c>
  407b68:	ldr	x8, [x20, #16]
  407b6c:	mov	w9, #0x2                   	// #2
  407b70:	strh	w9, [x19, #108]
  407b74:	str	x8, [x19]
  407b78:	b	407b98 <__fxstatat@plt+0x5ff8>
  407b7c:	ldr	x0, [x20, #88]
  407b80:	add	x1, x19, #0x78
  407b84:	bl	4082e8 <__fxstatat@plt+0x6748>
  407b88:	tbz	w0, #0, 407b98 <__fxstatat@plt+0x5ff8>
  407b8c:	mov	w8, #0x2                   	// #2
  407b90:	str	x19, [x19]
  407b94:	strh	w8, [x19, #108]
  407b98:	mov	w0, #0x1                   	// #1
  407b9c:	ldp	x20, x19, [sp, #32]
  407ba0:	ldr	x21, [sp, #16]
  407ba4:	ldp	x29, x30, [sp], #48
  407ba8:	ret
  407bac:	mov	w0, wzr
  407bb0:	b	407b9c <__fxstatat@plt+0x5ffc>
  407bb4:	stp	x29, x30, [sp, #-32]!
  407bb8:	stp	x20, x19, [sp, #16]
  407bbc:	ldr	w8, [x0, #44]
  407bc0:	mov	x19, x0
  407bc4:	mov	w20, w1
  407bc8:	mov	x29, sp
  407bcc:	cmp	w8, w1
  407bd0:	b.ne	407bdc <__fxstatat@plt+0x603c>  // b.any
  407bd4:	cmn	w8, #0x64
  407bd8:	b.ne	407c18 <__fxstatat@plt+0x6078>  // b.any
  407bdc:	tbz	w2, #0, 407bf4 <__fxstatat@plt+0x6054>
  407be0:	add	x0, x19, #0x60
  407be4:	mov	w1, w8
  407be8:	bl	40938c <__fxstatat@plt+0x77ec>
  407bec:	tbz	w0, #31, 407c04 <__fxstatat@plt+0x6064>
  407bf0:	b	407c08 <__fxstatat@plt+0x6068>
  407bf4:	tbnz	w8, #31, 407c08 <__fxstatat@plt+0x6068>
  407bf8:	ldr	w9, [x19, #72]
  407bfc:	tbnz	w9, #2, 407c08 <__fxstatat@plt+0x6068>
  407c00:	mov	w0, w8
  407c04:	bl	401980 <close@plt>
  407c08:	str	w20, [x19, #44]
  407c0c:	ldp	x20, x19, [sp, #16]
  407c10:	ldp	x29, x30, [sp], #32
  407c14:	ret
  407c18:	bl	4019c0 <abort@plt>
  407c1c:	stp	x29, x30, [sp, #-16]!
  407c20:	cmp	w2, #0x5
  407c24:	mov	x29, sp
  407c28:	b.cc	407c44 <__fxstatat@plt+0x60a4>  // b.lo, b.ul, b.last
  407c2c:	bl	401b70 <__errno_location@plt>
  407c30:	mov	w8, #0x16                  	// #22
  407c34:	str	w8, [x0]
  407c38:	mov	w0, #0x1                   	// #1
  407c3c:	ldp	x29, x30, [sp], #16
  407c40:	ret
  407c44:	mov	w0, wzr
  407c48:	strh	w2, [x1, #112]
  407c4c:	ldp	x29, x30, [sp], #16
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-48]!
  407c58:	tst	w1, #0xffffefff
  407c5c:	stp	x22, x21, [sp, #16]
  407c60:	stp	x20, x19, [sp, #32]
  407c64:	mov	x29, sp
  407c68:	b.eq	407c84 <__fxstatat@plt+0x60e4>  // b.none
  407c6c:	bl	401b70 <__errno_location@plt>
  407c70:	mov	x8, x0
  407c74:	mov	w9, #0x16                  	// #22
  407c78:	mov	x0, xzr
  407c7c:	str	w9, [x8]
  407c80:	b	407cc0 <__fxstatat@plt+0x6120>
  407c84:	ldr	x22, [x0]
  407c88:	mov	w21, w1
  407c8c:	mov	x19, x0
  407c90:	bl	401b70 <__errno_location@plt>
  407c94:	str	wzr, [x0]
  407c98:	ldrb	w8, [x19, #73]
  407c9c:	tbnz	w8, #5, 407cbc <__fxstatat@plt+0x611c>
  407ca0:	ldrh	w8, [x22, #108]
  407ca4:	cmp	w8, #0x1
  407ca8:	b.eq	407cd0 <__fxstatat@plt+0x6130>  // b.none
  407cac:	cmp	w8, #0x9
  407cb0:	b.ne	407cbc <__fxstatat@plt+0x611c>  // b.any
  407cb4:	ldr	x0, [x22, #16]
  407cb8:	b	407cc0 <__fxstatat@plt+0x6120>
  407cbc:	mov	x0, xzr
  407cc0:	ldp	x20, x19, [sp, #32]
  407cc4:	ldp	x22, x21, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #48
  407ccc:	ret
  407cd0:	mov	x20, x0
  407cd4:	ldr	x0, [x19, #8]
  407cd8:	cbz	x0, 407ce0 <__fxstatat@plt+0x6140>
  407cdc:	bl	40686c <__fxstatat@plt+0x4ccc>
  407ce0:	cmp	w21, #0x1, lsl #12
  407ce4:	b.ne	407d04 <__fxstatat@plt+0x6164>  // b.any
  407ce8:	ldr	w8, [x19, #72]
  407cec:	mov	w21, #0x2                   	// #2
  407cf0:	orr	w8, w8, #0x1000
  407cf4:	str	w8, [x19, #72]
  407cf8:	ldr	x8, [x22, #88]
  407cfc:	cbnz	x8, 407d7c <__fxstatat@plt+0x61dc>
  407d00:	b	407d10 <__fxstatat@plt+0x6170>
  407d04:	mov	w21, #0x1                   	// #1
  407d08:	ldr	x8, [x22, #88]
  407d0c:	cbnz	x8, 407d7c <__fxstatat@plt+0x61dc>
  407d10:	ldr	x8, [x22, #48]
  407d14:	ldrb	w8, [x8]
  407d18:	cmp	w8, #0x2f
  407d1c:	b.eq	407d7c <__fxstatat@plt+0x61dc>  // b.none
  407d20:	ldrb	w8, [x19, #72]
  407d24:	tbnz	w8, #2, 407d7c <__fxstatat@plt+0x61dc>
  407d28:	adrp	x1, 40a000 <__fxstatat@plt+0x8460>
  407d2c:	add	x1, x1, #0x95c
  407d30:	mov	x0, x19
  407d34:	bl	406828 <__fxstatat@plt+0x4c88>
  407d38:	tbnz	w0, #31, 407d90 <__fxstatat@plt+0x61f0>
  407d3c:	mov	w22, w0
  407d40:	mov	x0, x19
  407d44:	mov	w1, w21
  407d48:	bl	4071f0 <__fxstatat@plt+0x5650>
  407d4c:	ldrb	w8, [x19, #73]
  407d50:	str	x0, [x19, #8]
  407d54:	tbnz	w8, #1, 407d9c <__fxstatat@plt+0x61fc>
  407d58:	mov	w0, w22
  407d5c:	bl	4017e0 <fchdir@plt>
  407d60:	cbz	w0, 407db0 <__fxstatat@plt+0x6210>
  407d64:	ldr	w19, [x20]
  407d68:	mov	w0, w22
  407d6c:	bl	401980 <close@plt>
  407d70:	mov	x0, xzr
  407d74:	str	w19, [x20]
  407d78:	b	407cc0 <__fxstatat@plt+0x6120>
  407d7c:	mov	x0, x19
  407d80:	mov	w1, w21
  407d84:	bl	4071f0 <__fxstatat@plt+0x5650>
  407d88:	str	x0, [x19, #8]
  407d8c:	b	407cc0 <__fxstatat@plt+0x6120>
  407d90:	mov	x0, xzr
  407d94:	str	xzr, [x19, #8]
  407d98:	b	407cc0 <__fxstatat@plt+0x6120>
  407d9c:	mov	w2, #0x1                   	// #1
  407da0:	mov	x0, x19
  407da4:	mov	w1, w22
  407da8:	bl	407bb4 <__fxstatat@plt+0x6014>
  407dac:	b	407db8 <__fxstatat@plt+0x6218>
  407db0:	mov	w0, w22
  407db4:	bl	401980 <close@plt>
  407db8:	ldr	x0, [x19, #8]
  407dbc:	b	407cc0 <__fxstatat@plt+0x6120>
  407dc0:	ldr	x8, [x0, #8]
  407dc4:	udiv	x9, x8, x1
  407dc8:	msub	x0, x9, x1, x8
  407dcc:	ret
  407dd0:	ldr	x8, [x0, #8]
  407dd4:	ldr	x9, [x1, #8]
  407dd8:	cmp	x8, x9
  407ddc:	b.ne	407df4 <__fxstatat@plt+0x6254>  // b.any
  407de0:	ldr	x8, [x0]
  407de4:	ldr	x9, [x1]
  407de8:	cmp	x8, x9
  407dec:	cset	w0, eq  // eq = none
  407df0:	ret
  407df4:	mov	w0, wzr
  407df8:	ret
  407dfc:	sub	sp, sp, #0xb0
  407e00:	stp	x29, x30, [sp, #128]
  407e04:	stp	x22, x21, [sp, #144]
  407e08:	stp	x20, x19, [sp, #160]
  407e0c:	ldr	x22, [x0, #80]
  407e10:	add	x29, sp, #0x80
  407e14:	ldrb	w8, [x22, #73]
  407e18:	tbz	w8, #1, 407ea8 <__fxstatat@plt+0x6308>
  407e1c:	ldr	x20, [x22, #80]
  407e20:	mov	x19, x0
  407e24:	mov	w21, w1
  407e28:	cbz	x20, 407e34 <__fxstatat@plt+0x6294>
  407e2c:	cbnz	x20, 407e64 <__fxstatat@plt+0x62c4>
  407e30:	b	407e94 <__fxstatat@plt+0x62f4>
  407e34:	adrp	x2, 407000 <__fxstatat@plt+0x5460>
  407e38:	adrp	x3, 407000 <__fxstatat@plt+0x5460>
  407e3c:	adrp	x4, 401000 <mbrtowc@plt-0x770>
  407e40:	add	x2, x2, #0xf0c
  407e44:	add	x3, x3, #0xf1c
  407e48:	add	x4, x4, #0xa50
  407e4c:	mov	w0, #0xd                   	// #13
  407e50:	mov	x1, xzr
  407e54:	bl	408928 <__fxstatat@plt+0x6d88>
  407e58:	mov	x20, x0
  407e5c:	str	x0, [x22, #80]
  407e60:	cbz	x20, 407e94 <__fxstatat@plt+0x62f4>
  407e64:	ldr	x8, [x19, #120]
  407e68:	add	x1, sp, #0x8
  407e6c:	mov	x0, x20
  407e70:	str	x8, [sp, #8]
  407e74:	bl	40866c <__fxstatat@plt+0x6acc>
  407e78:	cbz	x0, 407e8c <__fxstatat@plt+0x62ec>
  407e7c:	ldr	x0, [x0, #8]
  407e80:	mov	w8, wzr
  407e84:	cbnz	w8, 407e94 <__fxstatat@plt+0x62f4>
  407e88:	b	407eac <__fxstatat@plt+0x630c>
  407e8c:	mov	w8, #0x1                   	// #1
  407e90:	cbz	w8, 407eac <__fxstatat@plt+0x630c>
  407e94:	tbnz	w21, #31, 407ea8 <__fxstatat@plt+0x6308>
  407e98:	add	x1, sp, #0x8
  407e9c:	mov	w0, w21
  407ea0:	bl	401910 <fstatfs@plt>
  407ea4:	cbz	w0, 407ec0 <__fxstatat@plt+0x6320>
  407ea8:	mov	x0, xzr
  407eac:	ldp	x20, x19, [sp, #160]
  407eb0:	ldp	x22, x21, [sp, #144]
  407eb4:	ldp	x29, x30, [sp, #128]
  407eb8:	add	sp, sp, #0xb0
  407ebc:	ret
  407ec0:	cbz	x20, 407f04 <__fxstatat@plt+0x6364>
  407ec4:	mov	w0, #0x10                  	// #16
  407ec8:	bl	4018b0 <malloc@plt>
  407ecc:	cbz	x0, 407f04 <__fxstatat@plt+0x6364>
  407ed0:	ldr	x8, [x19, #120]
  407ed4:	ldr	x9, [sp, #8]
  407ed8:	mov	x21, x0
  407edc:	mov	x1, x21
  407ee0:	stp	x8, x9, [x0]
  407ee4:	mov	x0, x20
  407ee8:	bl	409194 <__fxstatat@plt+0x75f4>
  407eec:	cbz	x0, 407efc <__fxstatat@plt+0x635c>
  407ef0:	cmp	x0, x21
  407ef4:	b.eq	407f04 <__fxstatat@plt+0x6364>  // b.none
  407ef8:	bl	4019c0 <abort@plt>
  407efc:	mov	x0, x21
  407f00:	bl	401a50 <free@plt>
  407f04:	ldr	x0, [sp, #8]
  407f08:	b	407eac <__fxstatat@plt+0x630c>
  407f0c:	ldr	x8, [x0]
  407f10:	udiv	x9, x8, x1
  407f14:	msub	x0, x9, x1, x8
  407f18:	ret
  407f1c:	ldr	x8, [x0]
  407f20:	ldr	x9, [x1]
  407f24:	cmp	x8, x9
  407f28:	cset	w0, eq  // eq = none
  407f2c:	ret
  407f30:	sub	w8, w1, #0x1
  407f34:	cmp	w8, #0xb
  407f38:	b.hi	407f50 <__fxstatat@plt+0x63b0>  // b.pmore
  407f3c:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  407f40:	add	x9, x9, #0x27c
  407f44:	ldr	w8, [x9, w8, sxtw #2]
  407f48:	str	w8, [x0, #16]
  407f4c:	ret
  407f50:	str	wzr, [x0, #16]
  407f54:	ret
  407f58:	stp	x29, x30, [sp, #-16]!
  407f5c:	mov	x29, sp
  407f60:	bl	407dfc <__fxstatat@plt+0x625c>
  407f64:	mov	w9, #0x6969                	// #26985
  407f68:	mov	x8, x0
  407f6c:	cmp	x0, x9
  407f70:	mov	w0, wzr
  407f74:	b.eq	407f9c <__fxstatat@plt+0x63fc>  // b.none
  407f78:	mov	w9, #0x1994                	// #6548
  407f7c:	movk	w9, #0x102, lsl #16
  407f80:	cmp	x8, x9
  407f84:	b.eq	407f9c <__fxstatat@plt+0x63fc>  // b.none
  407f88:	mov	w9, #0x4d42                	// #19778
  407f8c:	movk	w9, #0xff53, lsl #16
  407f90:	cmp	x8, x9
  407f94:	b.eq	407f9c <__fxstatat@plt+0x63fc>  // b.none
  407f98:	mov	w0, #0x1                   	// #1
  407f9c:	ldp	x29, x30, [sp], #16
  407fa0:	ret
  407fa4:	ldr	x9, [x0, #8]
  407fa8:	ldr	x8, [x0, #32]
  407fac:	cbnz	x9, 407fc8 <__fxstatat@plt+0x6428>
  407fb0:	ldr	x9, [x1, #88]
  407fb4:	tbz	x9, #63, 407ff8 <__fxstatat@plt+0x6458>
  407fb8:	ret
  407fbc:	str	x8, [x9, #56]
  407fc0:	ldr	x9, [x9, #16]
  407fc4:	cbz	x9, 407fb0 <__fxstatat@plt+0x6410>
  407fc8:	ldr	x10, [x9, #48]
  407fcc:	add	x11, x9, #0xf8
  407fd0:	cmp	x10, x11
  407fd4:	b.eq	407fbc <__fxstatat@plt+0x641c>  // b.none
  407fd8:	ldr	x11, [x9, #56]
  407fdc:	sub	x10, x10, x11
  407fe0:	add	x10, x8, x10
  407fe4:	str	x10, [x9, #48]
  407fe8:	b	407fbc <__fxstatat@plt+0x641c>
  407fec:	ldr	x10, [x9, #88]
  407ff0:	mov	x1, x9
  407ff4:	tbnz	x10, #63, 407fb8 <__fxstatat@plt+0x6418>
  407ff8:	ldr	x9, [x1, #48]
  407ffc:	add	x10, x1, #0xf8
  408000:	cmp	x9, x10
  408004:	b.eq	408018 <__fxstatat@plt+0x6478>  // b.none
  408008:	ldr	x10, [x1, #56]
  40800c:	sub	x9, x9, x10
  408010:	add	x9, x8, x9
  408014:	str	x9, [x1, #48]
  408018:	ldr	x9, [x1, #16]
  40801c:	str	x8, [x1, #56]
  408020:	cbnz	x9, 407fec <__fxstatat@plt+0x644c>
  408024:	ldr	x9, [x1, #8]
  408028:	b	407fec <__fxstatat@plt+0x644c>
  40802c:	ldr	x8, [x0]
  408030:	ldr	x9, [x1]
  408034:	ldr	x8, [x8, #128]
  408038:	ldr	x9, [x9, #128]
  40803c:	cmp	x9, x8
  408040:	cset	w10, cc  // cc = lo, ul, last
  408044:	cmp	x8, x9
  408048:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  40804c:	ret
  408050:	sub	sp, sp, #0x40
  408054:	stp	x29, x30, [sp, #16]
  408058:	add	x29, sp, #0x10
  40805c:	cmp	x0, #0x0
  408060:	sub	x8, x29, #0x4
  408064:	stp	x20, x19, [sp, #48]
  408068:	csel	x20, x8, x0, eq  // eq = none
  40806c:	mov	x0, x20
  408070:	stp	x22, x21, [sp, #32]
  408074:	mov	x22, x2
  408078:	mov	x19, x1
  40807c:	bl	401770 <mbrtowc@plt>
  408080:	mov	x21, x0
  408084:	cbz	x22, 4080a8 <__fxstatat@plt+0x6508>
  408088:	cmn	x21, #0x2
  40808c:	b.cc	4080a8 <__fxstatat@plt+0x6508>  // b.lo, b.ul, b.last
  408090:	mov	w0, wzr
  408094:	bl	40845c <__fxstatat@plt+0x68bc>
  408098:	tbnz	w0, #0, 4080a8 <__fxstatat@plt+0x6508>
  40809c:	ldrb	w8, [x19]
  4080a0:	mov	w21, #0x1                   	// #1
  4080a4:	str	w8, [x20]
  4080a8:	mov	x0, x21
  4080ac:	ldp	x20, x19, [sp, #48]
  4080b0:	ldp	x22, x21, [sp, #32]
  4080b4:	ldp	x29, x30, [sp, #16]
  4080b8:	add	sp, sp, #0x40
  4080bc:	ret
  4080c0:	sub	w9, w0, #0x41
  4080c4:	mov	w8, w0
  4080c8:	cmp	w9, #0x39
  4080cc:	mov	w0, #0x1                   	// #1
  4080d0:	b.hi	4080e8 <__fxstatat@plt+0x6548>  // b.pmore
  4080d4:	mov	w10, #0x1                   	// #1
  4080d8:	lsl	x9, x10, x9
  4080dc:	tst	x9, #0x3ffffff03ffffff
  4080e0:	b.eq	4080e8 <__fxstatat@plt+0x6548>  // b.none
  4080e4:	ret
  4080e8:	sub	w8, w8, #0x30
  4080ec:	cmp	w8, #0xa
  4080f0:	b.cc	4080e4 <__fxstatat@plt+0x6544>  // b.lo, b.ul, b.last
  4080f4:	mov	w0, wzr
  4080f8:	ret
  4080fc:	sub	w8, w0, #0x41
  408100:	cmp	w8, #0x39
  408104:	b.hi	408118 <__fxstatat@plt+0x6578>  // b.pmore
  408108:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  40810c:	lsr	x8, x9, x8
  408110:	and	w0, w8, #0x1
  408114:	ret
  408118:	mov	w0, wzr
  40811c:	ret
  408120:	cmp	w0, #0x80
  408124:	cset	w0, cc  // cc = lo, ul, last
  408128:	ret
  40812c:	cmp	w0, #0x20
  408130:	cset	w8, eq  // eq = none
  408134:	cmp	w0, #0x9
  408138:	cset	w9, eq  // eq = none
  40813c:	orr	w0, w8, w9
  408140:	ret
  408144:	mov	w8, w0
  408148:	cmp	w0, #0x20
  40814c:	mov	w0, #0x1                   	// #1
  408150:	b.cs	408158 <__fxstatat@plt+0x65b8>  // b.hs, b.nlast
  408154:	ret
  408158:	cmp	w8, #0x7f
  40815c:	b.eq	408154 <__fxstatat@plt+0x65b4>  // b.none
  408160:	mov	w0, wzr
  408164:	ret
  408168:	sub	w8, w0, #0x30
  40816c:	cmp	w8, #0xa
  408170:	cset	w0, cc  // cc = lo, ul, last
  408174:	ret
  408178:	sub	w8, w0, #0x21
  40817c:	cmp	w8, #0x5e
  408180:	cset	w0, cc  // cc = lo, ul, last
  408184:	ret
  408188:	sub	w8, w0, #0x61
  40818c:	cmp	w8, #0x1a
  408190:	cset	w0, cc  // cc = lo, ul, last
  408194:	ret
  408198:	sub	w8, w0, #0x20
  40819c:	cmp	w8, #0x5f
  4081a0:	cset	w0, cc  // cc = lo, ul, last
  4081a4:	ret
  4081a8:	sub	w8, w0, #0x21
  4081ac:	cmp	w8, #0x5d
  4081b0:	b.hi	4081d4 <__fxstatat@plt+0x6634>  // b.pmore
  4081b4:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  4081b8:	add	x9, x9, #0x2ac
  4081bc:	adr	x10, 4081d0 <__fxstatat@plt+0x6630>
  4081c0:	ldrb	w11, [x9, x8]
  4081c4:	add	x10, x10, x11, lsl #2
  4081c8:	mov	w0, #0x1                   	// #1
  4081cc:	br	x10
  4081d0:	ret
  4081d4:	mov	w0, wzr
  4081d8:	ret
  4081dc:	sub	w8, w0, #0x9
  4081e0:	cmp	w8, #0x17
  4081e4:	b.hi	4081fc <__fxstatat@plt+0x665c>  // b.pmore
  4081e8:	mov	w9, #0x1f                  	// #31
  4081ec:	movk	w9, #0x80, lsl #16
  4081f0:	lsr	w8, w9, w8
  4081f4:	and	w0, w8, #0x1
  4081f8:	ret
  4081fc:	mov	w0, wzr
  408200:	ret
  408204:	sub	w8, w0, #0x41
  408208:	cmp	w8, #0x1a
  40820c:	cset	w0, cc  // cc = lo, ul, last
  408210:	ret
  408214:	sub	w8, w0, #0x30
  408218:	cmp	w8, #0x36
  40821c:	b.hi	408234 <__fxstatat@plt+0x6694>  // b.pmore
  408220:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  408224:	movk	x9, #0x3ff
  408228:	lsr	x8, x9, x8
  40822c:	and	w0, w8, #0x1
  408230:	ret
  408234:	mov	w0, wzr
  408238:	ret
  40823c:	sub	w8, w0, #0x41
  408240:	add	w9, w0, #0x20
  408244:	cmp	w8, #0x1a
  408248:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  40824c:	ret
  408250:	sub	w8, w0, #0x61
  408254:	sub	w9, w0, #0x20
  408258:	cmp	w8, #0x1a
  40825c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  408260:	ret
  408264:	stp	x29, x30, [sp, #-48]!
  408268:	str	x21, [sp, #16]
  40826c:	stp	x20, x19, [sp, #32]
  408270:	mov	x29, sp
  408274:	mov	x20, x0
  408278:	bl	401860 <__fpending@plt>
  40827c:	mov	x19, x0
  408280:	mov	x0, x20
  408284:	bl	401810 <ferror_unlocked@plt>
  408288:	mov	w21, w0
  40828c:	mov	x0, x20
  408290:	bl	4095dc <__fxstatat@plt+0x7a3c>
  408294:	cbz	w21, 4082b8 <__fxstatat@plt+0x6718>
  408298:	cbnz	w0, 4082a4 <__fxstatat@plt+0x6704>
  40829c:	bl	401b70 <__errno_location@plt>
  4082a0:	str	wzr, [x0]
  4082a4:	mov	w0, #0xffffffff            	// #-1
  4082a8:	ldp	x20, x19, [sp, #32]
  4082ac:	ldr	x21, [sp, #16]
  4082b0:	ldp	x29, x30, [sp], #48
  4082b4:	ret
  4082b8:	cbz	w0, 4082a8 <__fxstatat@plt+0x6708>
  4082bc:	cbnz	x19, 408298 <__fxstatat@plt+0x66f8>
  4082c0:	bl	401b70 <__errno_location@plt>
  4082c4:	ldr	w8, [x0]
  4082c8:	cmp	w8, #0x9
  4082cc:	csetm	w0, ne  // ne = any
  4082d0:	b	4082a8 <__fxstatat@plt+0x6708>
  4082d4:	mov	w8, #0xf616                	// #62998
  4082d8:	movk	w8, #0x95, lsl #16
  4082dc:	str	xzr, [x0, #16]
  4082e0:	str	w8, [x0, #24]
  4082e4:	ret
  4082e8:	stp	x29, x30, [sp, #-48]!
  4082ec:	stp	x20, x19, [sp, #32]
  4082f0:	ldr	w8, [x0, #24]
  4082f4:	mov	w9, #0xf616                	// #62998
  4082f8:	movk	w9, #0x95, lsl #16
  4082fc:	str	x21, [sp, #16]
  408300:	cmp	w8, w9
  408304:	mov	x29, sp
  408308:	b.ne	408388 <__fxstatat@plt+0x67e8>  // b.any
  40830c:	ldr	x8, [x0, #16]
  408310:	mov	x19, x0
  408314:	mov	x20, x1
  408318:	cbz	x8, 40833c <__fxstatat@plt+0x679c>
  40831c:	ldr	x9, [x20, #8]
  408320:	ldr	x10, [x19]
  408324:	cmp	x9, x10
  408328:	b.ne	40833c <__fxstatat@plt+0x679c>  // b.any
  40832c:	ldr	x9, [x20]
  408330:	ldr	x10, [x19, #8]
  408334:	cmp	x9, x10
  408338:	b.eq	408374 <__fxstatat@plt+0x67d4>  // b.none
  40833c:	add	x21, x8, #0x1
  408340:	mov	x0, x21
  408344:	str	x21, [x19, #16]
  408348:	bl	4083a8 <__fxstatat@plt+0x6808>
  40834c:	tbz	w0, #0, 40836c <__fxstatat@plt+0x67cc>
  408350:	cbz	x21, 408374 <__fxstatat@plt+0x67d4>
  408354:	ldr	x8, [x20]
  408358:	mov	w0, wzr
  40835c:	str	x8, [x19, #8]
  408360:	ldr	x8, [x20, #8]
  408364:	str	x8, [x19]
  408368:	b	408378 <__fxstatat@plt+0x67d8>
  40836c:	mov	w0, wzr
  408370:	b	408378 <__fxstatat@plt+0x67d8>
  408374:	mov	w0, #0x1                   	// #1
  408378:	ldp	x20, x19, [sp, #32]
  40837c:	ldr	x21, [sp, #16]
  408380:	ldp	x29, x30, [sp], #48
  408384:	ret
  408388:	adrp	x0, 40b000 <__fxstatat@plt+0x9460>
  40838c:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408390:	adrp	x3, 40b000 <__fxstatat@plt+0x9460>
  408394:	add	x0, x0, #0x30a
  408398:	add	x1, x1, #0x322
  40839c:	add	x3, x3, #0x334
  4083a0:	mov	w2, #0x3c                  	// #60
  4083a4:	bl	401b60 <__assert_fail@plt>
  4083a8:	sub	x8, x0, #0x1
  4083ac:	tst	x0, x8
  4083b0:	cset	w0, eq  // eq = none
  4083b4:	ret
  4083b8:	sub	sp, sp, #0xe0
  4083bc:	stp	x29, x30, [sp, #208]
  4083c0:	add	x29, sp, #0xd0
  4083c4:	stp	x2, x3, [x29, #-80]
  4083c8:	stp	x4, x5, [x29, #-64]
  4083cc:	stp	x6, x7, [x29, #-48]
  4083d0:	stp	q1, q2, [sp, #16]
  4083d4:	stp	q3, q4, [sp, #48]
  4083d8:	str	q0, [sp]
  4083dc:	stp	q5, q6, [sp, #80]
  4083e0:	str	q7, [sp, #112]
  4083e4:	tbnz	w1, #6, 4083f0 <__fxstatat@plt+0x6850>
  4083e8:	mov	w2, wzr
  4083ec:	b	40843c <__fxstatat@plt+0x689c>
  4083f0:	mov	x9, #0xffffffffffffffd0    	// #-48
  4083f4:	mov	x11, sp
  4083f8:	sub	x12, x29, #0x50
  4083fc:	movk	x9, #0xff80, lsl #32
  408400:	add	x10, x29, #0x10
  408404:	mov	x8, #0xffffffffffffffd0    	// #-48
  408408:	add	x11, x11, #0x80
  40840c:	add	x12, x12, #0x30
  408410:	stp	x11, x9, [x29, #-16]
  408414:	stp	x10, x12, [x29, #-32]
  408418:	tbz	w8, #31, 40842c <__fxstatat@plt+0x688c>
  40841c:	add	w9, w8, #0x8
  408420:	cmp	w9, #0x0
  408424:	stur	w9, [x29, #-8]
  408428:	b.le	408450 <__fxstatat@plt+0x68b0>
  40842c:	ldur	x8, [x29, #-32]
  408430:	add	x9, x8, #0x8
  408434:	stur	x9, [x29, #-32]
  408438:	ldr	w2, [x8]
  40843c:	bl	4018c0 <open@plt>
  408440:	bl	409584 <__fxstatat@plt+0x79e4>
  408444:	ldp	x29, x30, [sp, #208]
  408448:	add	sp, sp, #0xe0
  40844c:	ret
  408450:	ldur	x9, [x29, #-24]
  408454:	add	x8, x9, x8
  408458:	b	408438 <__fxstatat@plt+0x6898>
  40845c:	stp	x29, x30, [sp, #-32]!
  408460:	mov	x1, xzr
  408464:	str	x19, [sp, #16]
  408468:	mov	x29, sp
  40846c:	bl	401b90 <setlocale@plt>
  408470:	cbz	x0, 40849c <__fxstatat@plt+0x68fc>
  408474:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  408478:	add	x1, x1, #0x377
  40847c:	mov	x19, x0
  408480:	bl	401a10 <strcmp@plt>
  408484:	cbz	w0, 4084a4 <__fxstatat@plt+0x6904>
  408488:	adrp	x1, 40b000 <__fxstatat@plt+0x9460>
  40848c:	add	x1, x1, #0x379
  408490:	mov	x0, x19
  408494:	bl	401a10 <strcmp@plt>
  408498:	cbz	w0, 4084a4 <__fxstatat@plt+0x6904>
  40849c:	mov	w0, #0x1                   	// #1
  4084a0:	b	4084a8 <__fxstatat@plt+0x6908>
  4084a4:	mov	w0, wzr
  4084a8:	ldr	x19, [sp, #16]
  4084ac:	ldp	x29, x30, [sp], #32
  4084b0:	ret
  4084b4:	ldr	x0, [x0, #16]
  4084b8:	ret
  4084bc:	ldr	x0, [x0, #24]
  4084c0:	ret
  4084c4:	ldr	x0, [x0, #32]
  4084c8:	ret
  4084cc:	ldp	x8, x9, [x0]
  4084d0:	cmp	x8, x9
  4084d4:	b.cs	408518 <__fxstatat@plt+0x6978>  // b.hs, b.nlast
  4084d8:	ldr	x9, [x0, #8]
  4084dc:	mov	x0, xzr
  4084e0:	b	4084f0 <__fxstatat@plt+0x6950>
  4084e4:	add	x8, x8, #0x10
  4084e8:	cmp	x8, x9
  4084ec:	b.cs	40851c <__fxstatat@plt+0x697c>  // b.hs, b.nlast
  4084f0:	ldr	x10, [x8]
  4084f4:	cbz	x10, 4084e4 <__fxstatat@plt+0x6944>
  4084f8:	mov	x10, xzr
  4084fc:	mov	x11, x8
  408500:	ldr	x11, [x11, #8]
  408504:	add	x10, x10, #0x1
  408508:	cbnz	x11, 408500 <__fxstatat@plt+0x6960>
  40850c:	cmp	x10, x0
  408510:	csel	x0, x10, x0, hi  // hi = pmore
  408514:	b	4084e4 <__fxstatat@plt+0x6944>
  408518:	mov	x0, xzr
  40851c:	ret
  408520:	ldp	x9, x8, [x0]
  408524:	cmp	x9, x8
  408528:	b.cs	408568 <__fxstatat@plt+0x69c8>  // b.hs, b.nlast
  40852c:	ldr	x11, [x0, #8]
  408530:	mov	x8, xzr
  408534:	mov	x10, xzr
  408538:	b	408548 <__fxstatat@plt+0x69a8>
  40853c:	add	x9, x9, #0x10
  408540:	cmp	x9, x11
  408544:	b.cs	408570 <__fxstatat@plt+0x69d0>  // b.hs, b.nlast
  408548:	ldr	x12, [x9]
  40854c:	cbz	x12, 40853c <__fxstatat@plt+0x699c>
  408550:	mov	x12, x9
  408554:	ldr	x12, [x12, #8]
  408558:	add	x8, x8, #0x1
  40855c:	cbnz	x12, 408554 <__fxstatat@plt+0x69b4>
  408560:	add	x10, x10, #0x1
  408564:	b	40853c <__fxstatat@plt+0x699c>
  408568:	mov	x10, xzr
  40856c:	mov	x8, xzr
  408570:	ldr	x9, [x0, #24]
  408574:	cmp	x10, x9
  408578:	b.ne	408590 <__fxstatat@plt+0x69f0>  // b.any
  40857c:	ldr	x9, [x0, #32]
  408580:	cmp	x8, x9
  408584:	b.ne	408590 <__fxstatat@plt+0x69f0>  // b.any
  408588:	mov	w0, #0x1                   	// #1
  40858c:	ret
  408590:	mov	w0, wzr
  408594:	ret
  408598:	stp	x29, x30, [sp, #-64]!
  40859c:	str	x23, [sp, #16]
  4085a0:	stp	x22, x21, [sp, #32]
  4085a4:	stp	x20, x19, [sp, #48]
  4085a8:	mov	x29, sp
  4085ac:	mov	x19, x1
  4085b0:	mov	x20, x0
  4085b4:	bl	4084c4 <__fxstatat@plt+0x6924>
  4085b8:	mov	x21, x0
  4085bc:	mov	x0, x20
  4085c0:	bl	4084b4 <__fxstatat@plt+0x6914>
  4085c4:	mov	x22, x0
  4085c8:	mov	x0, x20
  4085cc:	bl	4084bc <__fxstatat@plt+0x691c>
  4085d0:	mov	x23, x0
  4085d4:	mov	x0, x20
  4085d8:	bl	4084cc <__fxstatat@plt+0x692c>
  4085dc:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4085e0:	mov	x20, x0
  4085e4:	add	x2, x2, #0x37f
  4085e8:	mov	w1, #0x1                   	// #1
  4085ec:	mov	x0, x19
  4085f0:	mov	x3, x21
  4085f4:	bl	401a00 <__fprintf_chk@plt>
  4085f8:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  4085fc:	add	x2, x2, #0x397
  408600:	mov	w1, #0x1                   	// #1
  408604:	mov	x0, x19
  408608:	mov	x3, x22
  40860c:	bl	401a00 <__fprintf_chk@plt>
  408610:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  408614:	ucvtf	d0, x23
  408618:	fmov	d1, x8
  40861c:	fmul	d0, d0, d1
  408620:	ucvtf	d1, x22
  408624:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408628:	fdiv	d0, d0, d1
  40862c:	add	x2, x2, #0x3af
  408630:	mov	w1, #0x1                   	// #1
  408634:	mov	x0, x19
  408638:	mov	x3, x23
  40863c:	bl	401a00 <__fprintf_chk@plt>
  408640:	adrp	x2, 40b000 <__fxstatat@plt+0x9460>
  408644:	add	x2, x2, #0x3d0
  408648:	mov	w1, #0x1                   	// #1
  40864c:	mov	x0, x19
  408650:	mov	x3, x20
  408654:	bl	401a00 <__fprintf_chk@plt>
  408658:	ldp	x20, x19, [sp, #48]
  40865c:	ldp	x22, x21, [sp, #32]
  408660:	ldr	x23, [sp, #16]
  408664:	ldp	x29, x30, [sp], #64
  408668:	ret
  40866c:	stp	x29, x30, [sp, #-48]!
  408670:	str	x21, [sp, #16]
  408674:	stp	x20, x19, [sp, #32]
  408678:	mov	x29, sp
  40867c:	mov	x19, x1
  408680:	mov	x20, x0
  408684:	bl	4086dc <__fxstatat@plt+0x6b3c>
  408688:	ldr	x8, [x0]
  40868c:	mov	x21, x0
  408690:	mov	x0, xzr
  408694:	cbz	x8, 4086cc <__fxstatat@plt+0x6b2c>
  408698:	cbz	x21, 4086cc <__fxstatat@plt+0x6b2c>
  40869c:	ldr	x1, [x21]
  4086a0:	cmp	x1, x19
  4086a4:	b.eq	4086c8 <__fxstatat@plt+0x6b28>  // b.none
  4086a8:	ldr	x8, [x20, #56]
  4086ac:	mov	x0, x19
  4086b0:	blr	x8
  4086b4:	tbnz	w0, #0, 4086c8 <__fxstatat@plt+0x6b28>
  4086b8:	ldr	x21, [x21, #8]
  4086bc:	cbnz	x21, 40869c <__fxstatat@plt+0x6afc>
  4086c0:	mov	x0, xzr
  4086c4:	b	4086cc <__fxstatat@plt+0x6b2c>
  4086c8:	ldr	x0, [x21]
  4086cc:	ldp	x20, x19, [sp, #32]
  4086d0:	ldr	x21, [sp, #16]
  4086d4:	ldp	x29, x30, [sp], #48
  4086d8:	ret
  4086dc:	stp	x29, x30, [sp, #-32]!
  4086e0:	ldr	x8, [x0, #16]
  4086e4:	ldr	x9, [x0, #48]
  4086e8:	str	x19, [sp, #16]
  4086ec:	mov	x19, x0
  4086f0:	mov	x0, x1
  4086f4:	mov	x1, x8
  4086f8:	mov	x29, sp
  4086fc:	blr	x9
  408700:	ldr	x8, [x19, #16]
  408704:	cmp	x0, x8
  408708:	b.cs	408720 <__fxstatat@plt+0x6b80>  // b.hs, b.nlast
  40870c:	ldr	x8, [x19]
  408710:	ldr	x19, [sp, #16]
  408714:	add	x0, x8, x0, lsl #4
  408718:	ldp	x29, x30, [sp], #32
  40871c:	ret
  408720:	bl	4019c0 <abort@plt>
  408724:	stp	x29, x30, [sp, #-16]!
  408728:	ldr	x8, [x0, #32]
  40872c:	mov	x29, sp
  408730:	cbz	x8, 40874c <__fxstatat@plt+0x6bac>
  408734:	ldr	x9, [x0]
  408738:	ldr	x8, [x0, #8]
  40873c:	cmp	x9, x8
  408740:	b.cs	408758 <__fxstatat@plt+0x6bb8>  // b.hs, b.nlast
  408744:	ldr	x8, [x9], #16
  408748:	cbz	x8, 408738 <__fxstatat@plt+0x6b98>
  40874c:	mov	x0, x8
  408750:	ldp	x29, x30, [sp], #16
  408754:	ret
  408758:	bl	4019c0 <abort@plt>
  40875c:	stp	x29, x30, [sp, #-32]!
  408760:	stp	x20, x19, [sp, #16]
  408764:	mov	x29, sp
  408768:	mov	x20, x1
  40876c:	mov	x19, x0
  408770:	bl	4086dc <__fxstatat@plt+0x6b3c>
  408774:	mov	x8, x0
  408778:	b	408784 <__fxstatat@plt+0x6be4>
  40877c:	ldr	x8, [x8, #8]
  408780:	cbz	x8, 4087a0 <__fxstatat@plt+0x6c00>
  408784:	ldr	x9, [x8]
  408788:	cmp	x9, x20
  40878c:	b.ne	40877c <__fxstatat@plt+0x6bdc>  // b.any
  408790:	ldr	x9, [x8, #8]
  408794:	cbz	x9, 40877c <__fxstatat@plt+0x6bdc>
  408798:	ldr	x0, [x9]
  40879c:	b	4087c0 <__fxstatat@plt+0x6c20>
  4087a0:	ldr	x8, [x19, #8]
  4087a4:	add	x9, x0, #0x10
  4087a8:	cmp	x9, x8
  4087ac:	b.cs	4087bc <__fxstatat@plt+0x6c1c>  // b.hs, b.nlast
  4087b0:	ldr	x0, [x9], #16
  4087b4:	cbz	x0, 4087a8 <__fxstatat@plt+0x6c08>
  4087b8:	b	4087c0 <__fxstatat@plt+0x6c20>
  4087bc:	mov	x0, xzr
  4087c0:	ldp	x20, x19, [sp, #16]
  4087c4:	ldp	x29, x30, [sp], #32
  4087c8:	ret
  4087cc:	ldp	x9, x8, [x0]
  4087d0:	cmp	x9, x8
  4087d4:	b.cs	408830 <__fxstatat@plt+0x6c90>  // b.hs, b.nlast
  4087d8:	mov	x10, xzr
  4087dc:	ldr	x8, [x9]
  4087e0:	cbz	x8, 408810 <__fxstatat@plt+0x6c70>
  4087e4:	cbz	x9, 408810 <__fxstatat@plt+0x6c70>
  4087e8:	mov	x11, x9
  4087ec:	cmp	x10, x2
  4087f0:	b.cs	408838 <__fxstatat@plt+0x6c98>  // b.hs, b.nlast
  4087f4:	ldr	x8, [x11]
  4087f8:	str	x8, [x1, x10, lsl #3]
  4087fc:	ldr	x11, [x11, #8]
  408800:	add	x8, x10, #0x1
  408804:	mov	x10, x8
  408808:	cbnz	x11, 4087ec <__fxstatat@plt+0x6c4c>
  40880c:	b	408814 <__fxstatat@plt+0x6c74>
  408810:	mov	x8, x10
  408814:	ldr	x10, [x0, #8]
  408818:	add	x9, x9, #0x10
  40881c:	cmp	x9, x10
  408820:	mov	x10, x8
  408824:	b.cc	4087dc <__fxstatat@plt+0x6c3c>  // b.lo, b.ul, b.last
  408828:	mov	x0, x8
  40882c:	ret
  408830:	mov	x0, xzr
  408834:	ret
  408838:	mov	x0, x10
  40883c:	ret
  408840:	stp	x29, x30, [sp, #-64]!
  408844:	stp	x24, x23, [sp, #16]
  408848:	stp	x22, x21, [sp, #32]
  40884c:	stp	x20, x19, [sp, #48]
  408850:	ldp	x23, x8, [x0]
  408854:	mov	x29, sp
  408858:	cmp	x23, x8
  40885c:	b.cs	4088b4 <__fxstatat@plt+0x6d14>  // b.hs, b.nlast
  408860:	mov	x19, x2
  408864:	mov	x20, x0
  408868:	mov	x22, x1
  40886c:	mov	x21, xzr
  408870:	b	408884 <__fxstatat@plt+0x6ce4>
  408874:	ldr	x8, [x20, #8]
  408878:	add	x23, x23, #0x10
  40887c:	cmp	x23, x8
  408880:	b.cs	4088b8 <__fxstatat@plt+0x6d18>  // b.hs, b.nlast
  408884:	ldr	x8, [x23]
  408888:	cbz	x8, 408874 <__fxstatat@plt+0x6cd4>
  40888c:	cbz	x23, 408874 <__fxstatat@plt+0x6cd4>
  408890:	mov	x24, x23
  408894:	ldr	x0, [x24]
  408898:	mov	x1, x19
  40889c:	blr	x22
  4088a0:	tbz	w0, #0, 4088b8 <__fxstatat@plt+0x6d18>
  4088a4:	ldr	x24, [x24, #8]
  4088a8:	add	x21, x21, #0x1
  4088ac:	cbnz	x24, 408894 <__fxstatat@plt+0x6cf4>
  4088b0:	b	408874 <__fxstatat@plt+0x6cd4>
  4088b4:	mov	x21, xzr
  4088b8:	mov	x0, x21
  4088bc:	ldp	x20, x19, [sp, #48]
  4088c0:	ldp	x22, x21, [sp, #32]
  4088c4:	ldp	x24, x23, [sp, #16]
  4088c8:	ldp	x29, x30, [sp], #64
  4088cc:	ret
  4088d0:	ldrb	w9, [x0]
  4088d4:	cbz	w9, 408904 <__fxstatat@plt+0x6d64>
  4088d8:	mov	x8, x0
  4088dc:	mov	x0, xzr
  4088e0:	add	x8, x8, #0x1
  4088e4:	lsl	x10, x0, #5
  4088e8:	sub	x10, x10, x0
  4088ec:	add	x10, x10, w9, uxtb
  4088f0:	ldrb	w9, [x8], #1
  4088f4:	udiv	x11, x10, x1
  4088f8:	msub	x0, x11, x1, x10
  4088fc:	cbnz	w9, 4088e4 <__fxstatat@plt+0x6d44>
  408900:	ret
  408904:	mov	x0, xzr
  408908:	ret
  40890c:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  408910:	add	x8, x8, #0x3e8
  408914:	ldr	w9, [x8, #16]
  408918:	ldr	q0, [x8]
  40891c:	str	w9, [x0, #16]
  408920:	str	q0, [x0]
  408924:	ret
  408928:	stp	x29, x30, [sp, #-64]!
  40892c:	adrp	x8, 408000 <__fxstatat@plt+0x6460>
  408930:	add	x8, x8, #0x9fc
  408934:	cmp	x2, #0x0
  408938:	adrp	x9, 408000 <__fxstatat@plt+0x6460>
  40893c:	stp	x24, x23, [sp, #16]
  408940:	stp	x22, x21, [sp, #32]
  408944:	mov	x21, x0
  408948:	add	x9, x9, #0xa28
  40894c:	csel	x23, x8, x2, eq  // eq = none
  408950:	cmp	x3, #0x0
  408954:	mov	w0, #0x50                  	// #80
  408958:	stp	x20, x19, [sp, #48]
  40895c:	mov	x29, sp
  408960:	mov	x19, x4
  408964:	mov	x22, x1
  408968:	csel	x24, x9, x3, eq  // eq = none
  40896c:	bl	4018b0 <malloc@plt>
  408970:	mov	x20, x0
  408974:	cbz	x0, 4089e4 <__fxstatat@plt+0x6e44>
  408978:	adrp	x8, 40b000 <__fxstatat@plt+0x9460>
  40897c:	add	x8, x8, #0x3e8
  408980:	cmp	x22, #0x0
  408984:	csel	x22, x8, x22, eq  // eq = none
  408988:	mov	x0, x20
  40898c:	str	x22, [x20, #40]
  408990:	bl	408a34 <__fxstatat@plt+0x6e94>
  408994:	tbz	w0, #0, 4089d8 <__fxstatat@plt+0x6e38>
  408998:	mov	x0, x21
  40899c:	mov	x1, x22
  4089a0:	bl	408adc <__fxstatat@plt+0x6f3c>
  4089a4:	str	x0, [x20, #16]
  4089a8:	cbz	x0, 4089d8 <__fxstatat@plt+0x6e38>
  4089ac:	mov	w1, #0x10                  	// #16
  4089b0:	mov	x21, x0
  4089b4:	bl	405f20 <__fxstatat@plt+0x4380>
  4089b8:	str	x0, [x20]
  4089bc:	cbz	x0, 4089d8 <__fxstatat@plt+0x6e38>
  4089c0:	add	x8, x0, x21, lsl #4
  4089c4:	stp	xzr, xzr, [x20, #24]
  4089c8:	stp	x23, x24, [x20, #48]
  4089cc:	str	x8, [x20, #8]
  4089d0:	stp	x19, xzr, [x20, #64]
  4089d4:	b	4089e4 <__fxstatat@plt+0x6e44>
  4089d8:	mov	x0, x20
  4089dc:	bl	401a50 <free@plt>
  4089e0:	mov	x20, xzr
  4089e4:	mov	x0, x20
  4089e8:	ldp	x20, x19, [sp, #48]
  4089ec:	ldp	x22, x21, [sp, #32]
  4089f0:	ldp	x24, x23, [sp, #16]
  4089f4:	ldp	x29, x30, [sp], #64
  4089f8:	ret
  4089fc:	stp	x29, x30, [sp, #-32]!
  408a00:	str	x19, [sp, #16]
  408a04:	mov	x19, x1
  408a08:	mov	w1, #0x3                   	// #3
  408a0c:	mov	x29, sp
  408a10:	bl	40996c <__fxstatat@plt+0x7dcc>
  408a14:	udiv	x8, x0, x19
  408a18:	msub	x0, x8, x19, x0
  408a1c:	ldr	x19, [sp, #16]
  408a20:	ldp	x29, x30, [sp], #32
  408a24:	ret
  408a28:	cmp	x0, x1
  408a2c:	cset	w0, eq  // eq = none
  408a30:	ret
  408a34:	ldr	x8, [x0, #40]
  408a38:	adrp	x9, 40b000 <__fxstatat@plt+0x9460>
  408a3c:	add	x9, x9, #0x3e8
  408a40:	cmp	x8, x9
  408a44:	b.eq	408ad4 <__fxstatat@plt+0x6f34>  // b.none
  408a48:	ldr	s0, [x8, #8]
  408a4c:	mov	w10, #0xcccd                	// #52429
  408a50:	movk	w10, #0x3dcc, lsl #16
  408a54:	fmov	s1, w10
  408a58:	fcmp	s0, s1
  408a5c:	b.le	408a98 <__fxstatat@plt+0x6ef8>
  408a60:	mov	w10, #0x6666                	// #26214
  408a64:	movk	w10, #0x3f66, lsl #16
  408a68:	fmov	s1, w10
  408a6c:	fcmp	s0, s1
  408a70:	b.pl	408a98 <__fxstatat@plt+0x6ef8>  // b.nfrst
  408a74:	ldr	s1, [x8, #12]
  408a78:	mov	w10, #0xcccd                	// #52429
  408a7c:	movk	w10, #0x3f8c, lsl #16
  408a80:	fmov	s2, w10
  408a84:	fcmp	s1, s2
  408a88:	b.le	408a98 <__fxstatat@plt+0x6ef8>
  408a8c:	ldr	s1, [x8]
  408a90:	fcmp	s1, #0.0
  408a94:	b.ge	408aa4 <__fxstatat@plt+0x6f04>  // b.tcont
  408a98:	str	x9, [x0, #40]
  408a9c:	mov	w0, wzr
  408aa0:	ret
  408aa4:	mov	w10, #0xcccd                	// #52429
  408aa8:	movk	w10, #0x3dcc, lsl #16
  408aac:	fmov	s2, w10
  408ab0:	fadd	s1, s1, s2
  408ab4:	fcmp	s1, s0
  408ab8:	b.pl	408a98 <__fxstatat@plt+0x6ef8>  // b.nfrst
  408abc:	ldr	s0, [x8, #4]
  408ac0:	fmov	s2, #1.000000000000000000e+00
  408ac4:	fcmp	s0, s2
  408ac8:	b.hi	408a98 <__fxstatat@plt+0x6ef8>  // b.pmore
  408acc:	fcmp	s1, s0
  408ad0:	b.pl	408a98 <__fxstatat@plt+0x6ef8>  // b.nfrst
  408ad4:	mov	w0, #0x1                   	// #1
  408ad8:	ret
  408adc:	stp	x29, x30, [sp, #-16]!
  408ae0:	ldrb	w8, [x1, #16]
  408ae4:	mov	x29, sp
  408ae8:	cbnz	w8, 408b10 <__fxstatat@plt+0x6f70>
  408aec:	ldr	s0, [x1, #8]
  408af0:	mov	w8, #0x5f800000            	// #1602224128
  408af4:	ucvtf	s1, x0
  408af8:	fmov	s2, w8
  408afc:	fdiv	s0, s1, s0
  408b00:	fcvtzu	x8, s0
  408b04:	fcmp	s0, s2
  408b08:	csel	x0, x8, x0, lt  // lt = tstop
  408b0c:	b.ge	408b28 <__fxstatat@plt+0x6f88>  // b.tcont
  408b10:	bl	4092b4 <__fxstatat@plt+0x7714>
  408b14:	lsr	x8, x0, #60
  408b18:	cmp	x8, #0x0
  408b1c:	csel	x0, xzr, x0, ne  // ne = any
  408b20:	ldp	x29, x30, [sp], #16
  408b24:	ret
  408b28:	mov	x0, xzr
  408b2c:	ldp	x29, x30, [sp], #16
  408b30:	ret
  408b34:	stp	x29, x30, [sp, #-48]!
  408b38:	str	x21, [sp, #16]
  408b3c:	stp	x20, x19, [sp, #32]
  408b40:	ldp	x20, x8, [x0]
  408b44:	mov	x19, x0
  408b48:	mov	x29, sp
  408b4c:	b	408b5c <__fxstatat@plt+0x6fbc>
  408b50:	stp	xzr, xzr, [x20]
  408b54:	ldr	x8, [x19, #8]
  408b58:	add	x20, x20, #0x10
  408b5c:	cmp	x20, x8
  408b60:	b.cs	408bc8 <__fxstatat@plt+0x7028>  // b.hs, b.nlast
  408b64:	ldr	x8, [x20]
  408b68:	cbz	x8, 408b54 <__fxstatat@plt+0x6fb4>
  408b6c:	ldr	x8, [x19, #64]
  408b70:	ldr	x21, [x20, #8]
  408b74:	cmp	x8, #0x0
  408b78:	cset	w9, ne  // ne = any
  408b7c:	cbnz	x21, 408bb8 <__fxstatat@plt+0x7018>
  408b80:	cbz	w9, 408b50 <__fxstatat@plt+0x6fb0>
  408b84:	ldr	x0, [x20]
  408b88:	blr	x8
  408b8c:	b	408b50 <__fxstatat@plt+0x6fb0>
  408b90:	str	xzr, [x21]
  408b94:	ldr	x8, [x19, #72]
  408b98:	ldr	x10, [x21, #8]
  408b9c:	str	x8, [x21, #8]
  408ba0:	ldr	x8, [x19, #64]
  408ba4:	str	x21, [x19, #72]
  408ba8:	mov	x21, x10
  408bac:	cmp	x8, #0x0
  408bb0:	cset	w9, ne  // ne = any
  408bb4:	cbz	x10, 408b80 <__fxstatat@plt+0x6fe0>
  408bb8:	tbz	w9, #0, 408b90 <__fxstatat@plt+0x6ff0>
  408bbc:	ldr	x0, [x21]
  408bc0:	blr	x8
  408bc4:	b	408b90 <__fxstatat@plt+0x6ff0>
  408bc8:	stp	xzr, xzr, [x19, #24]
  408bcc:	ldp	x20, x19, [sp, #32]
  408bd0:	ldr	x21, [sp, #16]
  408bd4:	ldp	x29, x30, [sp], #48
  408bd8:	ret
  408bdc:	stp	x29, x30, [sp, #-48]!
  408be0:	stp	x20, x19, [sp, #32]
  408be4:	ldr	x8, [x0, #64]
  408be8:	mov	x19, x0
  408bec:	str	x21, [sp, #16]
  408bf0:	mov	x29, sp
  408bf4:	cbz	x8, 408c40 <__fxstatat@plt+0x70a0>
  408bf8:	ldr	x8, [x19, #32]
  408bfc:	cbz	x8, 408c40 <__fxstatat@plt+0x70a0>
  408c00:	ldp	x20, x8, [x19]
  408c04:	b	408c10 <__fxstatat@plt+0x7070>
  408c08:	ldr	x8, [x19, #8]
  408c0c:	add	x20, x20, #0x10
  408c10:	cmp	x20, x8
  408c14:	b.cs	408c40 <__fxstatat@plt+0x70a0>  // b.hs, b.nlast
  408c18:	ldr	x8, [x20]
  408c1c:	cbz	x8, 408c08 <__fxstatat@plt+0x7068>
  408c20:	cbz	x20, 408c08 <__fxstatat@plt+0x7068>
  408c24:	mov	x21, x20
  408c28:	ldr	x8, [x19, #64]
  408c2c:	ldr	x0, [x21]
  408c30:	blr	x8
  408c34:	ldr	x21, [x21, #8]
  408c38:	cbnz	x21, 408c28 <__fxstatat@plt+0x7088>
  408c3c:	b	408c08 <__fxstatat@plt+0x7068>
  408c40:	ldp	x20, x8, [x19]
  408c44:	b	408c50 <__fxstatat@plt+0x70b0>
  408c48:	ldr	x8, [x19, #8]
  408c4c:	add	x20, x20, #0x10
  408c50:	cmp	x20, x8
  408c54:	b.cs	408c74 <__fxstatat@plt+0x70d4>  // b.hs, b.nlast
  408c58:	ldr	x0, [x20, #8]
  408c5c:	cbz	x0, 408c48 <__fxstatat@plt+0x70a8>
  408c60:	ldr	x21, [x0, #8]
  408c64:	bl	401a50 <free@plt>
  408c68:	mov	x0, x21
  408c6c:	cbnz	x21, 408c60 <__fxstatat@plt+0x70c0>
  408c70:	b	408c48 <__fxstatat@plt+0x70a8>
  408c74:	ldr	x0, [x19, #72]
  408c78:	cbz	x0, 408c8c <__fxstatat@plt+0x70ec>
  408c7c:	ldr	x20, [x0, #8]
  408c80:	bl	401a50 <free@plt>
  408c84:	mov	x0, x20
  408c88:	cbnz	x20, 408c7c <__fxstatat@plt+0x70dc>
  408c8c:	ldr	x0, [x19]
  408c90:	bl	401a50 <free@plt>
  408c94:	mov	x0, x19
  408c98:	bl	401a50 <free@plt>
  408c9c:	ldp	x20, x19, [sp, #32]
  408ca0:	ldr	x21, [sp, #16]
  408ca4:	ldp	x29, x30, [sp], #48
  408ca8:	ret
  408cac:	sub	sp, sp, #0x70
  408cb0:	stp	x29, x30, [sp, #80]
  408cb4:	stp	x20, x19, [sp, #96]
  408cb8:	ldr	x8, [x0, #40]
  408cbc:	mov	x19, x0
  408cc0:	mov	x0, x1
  408cc4:	add	x29, sp, #0x50
  408cc8:	mov	x1, x8
  408ccc:	bl	408adc <__fxstatat@plt+0x6f3c>
  408cd0:	cbz	x0, 408dc0 <__fxstatat@plt+0x7220>
  408cd4:	ldr	x8, [x19, #16]
  408cd8:	mov	x20, x0
  408cdc:	cmp	x0, x8
  408ce0:	b.ne	408cec <__fxstatat@plt+0x714c>  // b.any
  408ce4:	mov	w0, #0x1                   	// #1
  408ce8:	b	408dc0 <__fxstatat@plt+0x7220>
  408cec:	mov	w1, #0x10                  	// #16
  408cf0:	mov	x0, x20
  408cf4:	bl	405f20 <__fxstatat@plt+0x4380>
  408cf8:	str	x0, [sp]
  408cfc:	cbz	x0, 408dc0 <__fxstatat@plt+0x7220>
  408d00:	ldr	x8, [sp]
  408d04:	stp	xzr, xzr, [sp, #24]
  408d08:	mov	x0, sp
  408d0c:	mov	x1, x19
  408d10:	add	x8, x8, x20, lsl #4
  408d14:	stp	x8, x20, [sp, #8]
  408d18:	ldr	x8, [x19, #40]
  408d1c:	mov	w2, wzr
  408d20:	str	x8, [sp, #40]
  408d24:	ldr	x8, [x19, #48]
  408d28:	str	x8, [sp, #48]
  408d2c:	ldr	x8, [x19, #56]
  408d30:	str	x8, [sp, #56]
  408d34:	ldr	x8, [x19, #64]
  408d38:	str	x8, [sp, #64]
  408d3c:	ldr	x8, [x19, #72]
  408d40:	str	x8, [sp, #72]
  408d44:	bl	408dd4 <__fxstatat@plt+0x7234>
  408d48:	tbz	w0, #0, 408d84 <__fxstatat@plt+0x71e4>
  408d4c:	ldr	x0, [x19]
  408d50:	bl	401a50 <free@plt>
  408d54:	ldr	x8, [sp]
  408d58:	mov	w0, #0x1                   	// #1
  408d5c:	str	x8, [x19]
  408d60:	ldr	x8, [sp, #8]
  408d64:	str	x8, [x19, #8]
  408d68:	ldr	x8, [sp, #16]
  408d6c:	str	x8, [x19, #16]
  408d70:	ldr	x8, [sp, #24]
  408d74:	str	x8, [x19, #24]
  408d78:	ldr	x8, [sp, #72]
  408d7c:	str	x8, [x19, #72]
  408d80:	b	408dc0 <__fxstatat@plt+0x7220>
  408d84:	ldr	x8, [sp, #72]
  408d88:	mov	x1, sp
  408d8c:	mov	w2, #0x1                   	// #1
  408d90:	mov	x0, x19
  408d94:	str	x8, [x19, #72]
  408d98:	bl	408dd4 <__fxstatat@plt+0x7234>
  408d9c:	tbz	w0, #0, 408dd0 <__fxstatat@plt+0x7230>
  408da0:	mov	x1, sp
  408da4:	mov	x0, x19
  408da8:	mov	w2, wzr
  408dac:	bl	408dd4 <__fxstatat@plt+0x7234>
  408db0:	tbz	w0, #0, 408dd0 <__fxstatat@plt+0x7230>
  408db4:	ldr	x0, [sp]
  408db8:	bl	401a50 <free@plt>
  408dbc:	mov	w0, wzr
  408dc0:	ldp	x20, x19, [sp, #96]
  408dc4:	ldp	x29, x30, [sp, #80]
  408dc8:	add	sp, sp, #0x70
  408dcc:	ret
  408dd0:	bl	4019c0 <abort@plt>
  408dd4:	stp	x29, x30, [sp, #-80]!
  408dd8:	str	x25, [sp, #16]
  408ddc:	stp	x24, x23, [sp, #32]
  408de0:	stp	x22, x21, [sp, #48]
  408de4:	stp	x20, x19, [sp, #64]
  408de8:	ldp	x24, x8, [x1]
  408dec:	mov	x29, sp
  408df0:	cmp	x24, x8
  408df4:	b.cs	408f10 <__fxstatat@plt+0x7370>  // b.hs, b.nlast
  408df8:	mov	w19, w2
  408dfc:	mov	x20, x1
  408e00:	mov	x21, x0
  408e04:	b	408e28 <__fxstatat@plt+0x7288>
  408e08:	mov	w8, #0x4                   	// #4
  408e0c:	orr	w8, w8, #0x4
  408e10:	cmp	w8, #0x4
  408e14:	b.ne	408f18 <__fxstatat@plt+0x7378>  // b.any
  408e18:	ldr	x8, [x20, #8]
  408e1c:	add	x24, x24, #0x10
  408e20:	cmp	x24, x8
  408e24:	b.cs	408f10 <__fxstatat@plt+0x7370>  // b.hs, b.nlast
  408e28:	ldr	x8, [x24]
  408e2c:	cbz	x8, 408e18 <__fxstatat@plt+0x7278>
  408e30:	ldr	x22, [x24, #8]
  408e34:	cbnz	x22, 408e60 <__fxstatat@plt+0x72c0>
  408e38:	b	408e90 <__fxstatat@plt+0x72f0>
  408e3c:	str	x23, [x0]
  408e40:	ldr	x8, [x21, #24]
  408e44:	mov	x0, x21
  408e48:	mov	x1, x22
  408e4c:	add	x8, x8, #0x1
  408e50:	str	x8, [x21, #24]
  408e54:	bl	409348 <__fxstatat@plt+0x77a8>
  408e58:	mov	x22, x25
  408e5c:	cbz	x25, 408e90 <__fxstatat@plt+0x72f0>
  408e60:	ldr	x23, [x22]
  408e64:	mov	x0, x21
  408e68:	mov	x1, x23
  408e6c:	bl	4086dc <__fxstatat@plt+0x6b3c>
  408e70:	ldr	x8, [x0]
  408e74:	ldr	x25, [x22, #8]
  408e78:	cbz	x8, 408e3c <__fxstatat@plt+0x729c>
  408e7c:	ldr	x8, [x0, #8]
  408e80:	str	x8, [x22, #8]
  408e84:	str	x22, [x0, #8]
  408e88:	mov	x22, x25
  408e8c:	cbnz	x25, 408e60 <__fxstatat@plt+0x72c0>
  408e90:	ldr	x22, [x24]
  408e94:	str	xzr, [x24, #8]
  408e98:	tbnz	w19, #0, 408e08 <__fxstatat@plt+0x7268>
  408e9c:	mov	x0, x21
  408ea0:	mov	x1, x22
  408ea4:	bl	4086dc <__fxstatat@plt+0x6b3c>
  408ea8:	ldr	x8, [x0]
  408eac:	mov	x23, x0
  408eb0:	cbz	x8, 408edc <__fxstatat@plt+0x733c>
  408eb4:	mov	x0, x21
  408eb8:	bl	409160 <__fxstatat@plt+0x75c0>
  408ebc:	cbz	x0, 408f04 <__fxstatat@plt+0x7364>
  408ec0:	str	x22, [x0]
  408ec4:	ldr	x9, [x23, #8]
  408ec8:	mov	w8, wzr
  408ecc:	str	x9, [x0, #8]
  408ed0:	str	x0, [x23, #8]
  408ed4:	cbnz	wzr, 408e0c <__fxstatat@plt+0x726c>
  408ed8:	b	408eec <__fxstatat@plt+0x734c>
  408edc:	str	x22, [x23]
  408ee0:	ldr	x8, [x21, #24]
  408ee4:	add	x8, x8, #0x1
  408ee8:	str	x8, [x21, #24]
  408eec:	str	xzr, [x24]
  408ef0:	ldr	x9, [x20, #24]
  408ef4:	mov	w8, wzr
  408ef8:	sub	x9, x9, #0x1
  408efc:	str	x9, [x20, #24]
  408f00:	b	408e0c <__fxstatat@plt+0x726c>
  408f04:	mov	w8, #0x1                   	// #1
  408f08:	cbnz	w8, 408e0c <__fxstatat@plt+0x726c>
  408f0c:	b	408eec <__fxstatat@plt+0x734c>
  408f10:	mov	w0, #0x1                   	// #1
  408f14:	b	408f1c <__fxstatat@plt+0x737c>
  408f18:	mov	w0, wzr
  408f1c:	ldp	x20, x19, [sp, #64]
  408f20:	ldp	x22, x21, [sp, #48]
  408f24:	ldp	x24, x23, [sp, #32]
  408f28:	ldr	x25, [sp, #16]
  408f2c:	ldp	x29, x30, [sp], #80
  408f30:	ret
  408f34:	stp	x29, x30, [sp, #-48]!
  408f38:	str	x21, [sp, #16]
  408f3c:	stp	x20, x19, [sp, #32]
  408f40:	mov	x29, sp
  408f44:	cbz	x1, 409080 <__fxstatat@plt+0x74e0>
  408f48:	mov	x21, x2
  408f4c:	add	x2, x29, #0x18
  408f50:	mov	w3, wzr
  408f54:	mov	x20, x1
  408f58:	mov	x19, x0
  408f5c:	bl	409084 <__fxstatat@plt+0x74e4>
  408f60:	cbz	x0, 408f78 <__fxstatat@plt+0x73d8>
  408f64:	cbz	x21, 409048 <__fxstatat@plt+0x74a8>
  408f68:	mov	x8, x0
  408f6c:	mov	w0, wzr
  408f70:	str	x8, [x21]
  408f74:	b	409070 <__fxstatat@plt+0x74d0>
  408f78:	ldr	x8, [x19, #40]
  408f7c:	ldp	x10, x9, [x19, #16]
  408f80:	ldr	s0, [x8, #8]
  408f84:	ucvtf	s2, x10
  408f88:	ucvtf	s1, x9
  408f8c:	fmul	s0, s0, s2
  408f90:	fcmp	s0, s1
  408f94:	b.pl	409010 <__fxstatat@plt+0x7470>  // b.nfrst
  408f98:	mov	x0, x19
  408f9c:	bl	408a34 <__fxstatat@plt+0x6e94>
  408fa0:	ldr	x8, [x19, #40]
  408fa4:	ldp	x10, x9, [x19, #16]
  408fa8:	ldr	s0, [x8, #8]
  408fac:	ucvtf	s1, x10
  408fb0:	ucvtf	s2, x9
  408fb4:	fmul	s3, s0, s1
  408fb8:	fcmp	s3, s2
  408fbc:	b.pl	409010 <__fxstatat@plt+0x7470>  // b.nfrst
  408fc0:	ldr	s2, [x8, #12]
  408fc4:	ldrb	w8, [x8, #16]
  408fc8:	fmul	s1, s2, s1
  408fcc:	cmp	w8, #0x0
  408fd0:	fmul	s0, s0, s1
  408fd4:	mov	w8, #0x5f800000            	// #1602224128
  408fd8:	fcsel	s0, s0, s1, eq  // eq = none
  408fdc:	fmov	s1, w8
  408fe0:	fcmp	s0, s1
  408fe4:	b.ge	409050 <__fxstatat@plt+0x74b0>  // b.tcont
  408fe8:	fcvtzu	x1, s0
  408fec:	mov	x0, x19
  408ff0:	bl	408cac <__fxstatat@plt+0x710c>
  408ff4:	tbz	w0, #0, 409050 <__fxstatat@plt+0x74b0>
  408ff8:	add	x2, x29, #0x18
  408ffc:	mov	x0, x19
  409000:	mov	x1, x20
  409004:	mov	w3, wzr
  409008:	bl	409084 <__fxstatat@plt+0x74e4>
  40900c:	cbnz	x0, 409080 <__fxstatat@plt+0x74e0>
  409010:	ldr	x21, [x29, #24]
  409014:	ldr	x8, [x21]
  409018:	cbz	x8, 409058 <__fxstatat@plt+0x74b8>
  40901c:	mov	x0, x19
  409020:	bl	409160 <__fxstatat@plt+0x75c0>
  409024:	cbz	x0, 409050 <__fxstatat@plt+0x74b0>
  409028:	str	x20, [x0]
  40902c:	ldr	x8, [x21, #8]
  409030:	str	x8, [x0, #8]
  409034:	str	x0, [x21, #8]
  409038:	ldr	x8, [x19, #32]
  40903c:	add	x8, x8, #0x1
  409040:	str	x8, [x19, #32]
  409044:	b	40906c <__fxstatat@plt+0x74cc>
  409048:	mov	w0, wzr
  40904c:	b	409070 <__fxstatat@plt+0x74d0>
  409050:	mov	w0, #0xffffffff            	// #-1
  409054:	b	409070 <__fxstatat@plt+0x74d0>
  409058:	str	x20, [x21]
  40905c:	ldp	x9, x8, [x19, #24]
  409060:	add	x8, x8, #0x1
  409064:	add	x9, x9, #0x1
  409068:	stp	x9, x8, [x19, #24]
  40906c:	mov	w0, #0x1                   	// #1
  409070:	ldp	x20, x19, [sp, #32]
  409074:	ldr	x21, [sp, #16]
  409078:	ldp	x29, x30, [sp], #48
  40907c:	ret
  409080:	bl	4019c0 <abort@plt>
  409084:	stp	x29, x30, [sp, #-64]!
  409088:	str	x23, [sp, #16]
  40908c:	stp	x22, x21, [sp, #32]
  409090:	stp	x20, x19, [sp, #48]
  409094:	mov	x29, sp
  409098:	mov	w21, w3
  40909c:	mov	x23, x2
  4090a0:	mov	x22, x1
  4090a4:	mov	x19, x0
  4090a8:	bl	4086dc <__fxstatat@plt+0x6b3c>
  4090ac:	str	x0, [x23]
  4090b0:	ldr	x1, [x0]
  4090b4:	cbz	x1, 40911c <__fxstatat@plt+0x757c>
  4090b8:	mov	x20, x0
  4090bc:	cmp	x1, x22
  4090c0:	b.eq	4090d4 <__fxstatat@plt+0x7534>  // b.none
  4090c4:	ldr	x8, [x19, #56]
  4090c8:	mov	x0, x22
  4090cc:	blr	x8
  4090d0:	tbz	w0, #0, 4090f0 <__fxstatat@plt+0x7550>
  4090d4:	ldr	x22, [x20]
  4090d8:	tbz	w21, #0, 409148 <__fxstatat@plt+0x75a8>
  4090dc:	ldr	x1, [x20, #8]
  4090e0:	cbz	x1, 409144 <__fxstatat@plt+0x75a4>
  4090e4:	ldr	q0, [x1]
  4090e8:	str	q0, [x20]
  4090ec:	b	409138 <__fxstatat@plt+0x7598>
  4090f0:	ldr	x8, [x20, #8]!
  4090f4:	cbz	x8, 40911c <__fxstatat@plt+0x757c>
  4090f8:	ldr	x1, [x8]
  4090fc:	cmp	x1, x22
  409100:	b.eq	409124 <__fxstatat@plt+0x7584>  // b.none
  409104:	ldr	x8, [x19, #56]
  409108:	mov	x0, x22
  40910c:	blr	x8
  409110:	tbnz	w0, #0, 409124 <__fxstatat@plt+0x7584>
  409114:	ldr	x20, [x20]
  409118:	b	4090f0 <__fxstatat@plt+0x7550>
  40911c:	mov	x22, xzr
  409120:	b	409148 <__fxstatat@plt+0x75a8>
  409124:	ldr	x1, [x20]
  409128:	ldr	x22, [x1]
  40912c:	tbz	w21, #0, 409148 <__fxstatat@plt+0x75a8>
  409130:	ldr	x8, [x1, #8]
  409134:	str	x8, [x20]
  409138:	mov	x0, x19
  40913c:	bl	409348 <__fxstatat@plt+0x77a8>
  409140:	b	409148 <__fxstatat@plt+0x75a8>
  409144:	str	xzr, [x20]
  409148:	mov	x0, x22
  40914c:	ldp	x20, x19, [sp, #48]
  409150:	ldp	x22, x21, [sp, #32]
  409154:	ldr	x23, [sp, #16]
  409158:	ldp	x29, x30, [sp], #64
  40915c:	ret
  409160:	stp	x29, x30, [sp, #-16]!
  409164:	mov	x8, x0
  409168:	ldr	x0, [x0, #72]
  40916c:	mov	x29, sp
  409170:	cbz	x0, 409184 <__fxstatat@plt+0x75e4>
  409174:	ldr	x9, [x0, #8]
  409178:	str	x9, [x8, #72]
  40917c:	ldp	x29, x30, [sp], #16
  409180:	ret
  409184:	mov	w0, #0x10                  	// #16
  409188:	bl	4018b0 <malloc@plt>
  40918c:	ldp	x29, x30, [sp], #16
  409190:	ret
  409194:	stp	x29, x30, [sp, #-32]!
  409198:	mov	x29, sp
  40919c:	add	x2, x29, #0x18
  4091a0:	str	x19, [sp, #16]
  4091a4:	mov	x19, x1
  4091a8:	bl	408f34 <__fxstatat@plt+0x7394>
  4091ac:	ldr	x8, [x29, #24]
  4091b0:	cmp	w0, #0x0
  4091b4:	csel	x8, x8, x19, eq  // eq = none
  4091b8:	ldr	x19, [sp, #16]
  4091bc:	cmn	w0, #0x1
  4091c0:	csel	x0, xzr, x8, eq  // eq = none
  4091c4:	ldp	x29, x30, [sp], #32
  4091c8:	ret
  4091cc:	stp	x29, x30, [sp, #-48]!
  4091d0:	mov	x29, sp
  4091d4:	add	x2, x29, #0x18
  4091d8:	mov	w3, #0x1                   	// #1
  4091dc:	str	x21, [sp, #16]
  4091e0:	stp	x20, x19, [sp, #32]
  4091e4:	mov	x20, x0
  4091e8:	bl	409084 <__fxstatat@plt+0x74e4>
  4091ec:	mov	x19, x0
  4091f0:	cbz	x0, 4092a0 <__fxstatat@plt+0x7700>
  4091f4:	ldr	x8, [x20, #32]
  4091f8:	sub	x8, x8, #0x1
  4091fc:	str	x8, [x20, #32]
  409200:	ldr	x8, [x29, #24]
  409204:	ldr	x8, [x8]
  409208:	cbnz	x8, 4092a0 <__fxstatat@plt+0x7700>
  40920c:	ldp	x10, x8, [x20, #16]
  409210:	ldr	x9, [x20, #40]
  409214:	sub	x8, x8, #0x1
  409218:	str	x8, [x20, #24]
  40921c:	ldr	s0, [x9]
  409220:	ucvtf	s2, x10
  409224:	ucvtf	s1, x8
  409228:	fmul	s0, s0, s2
  40922c:	fcmp	s0, s1
  409230:	b.le	4092a0 <__fxstatat@plt+0x7700>
  409234:	mov	x0, x20
  409238:	bl	408a34 <__fxstatat@plt+0x6e94>
  40923c:	ldr	x8, [x20, #40]
  409240:	ldp	x10, x9, [x20, #16]
  409244:	ldr	s1, [x8]
  409248:	ucvtf	s0, x10
  40924c:	ucvtf	s2, x9
  409250:	fmul	s1, s1, s0
  409254:	fcmp	s1, s2
  409258:	b.le	4092a0 <__fxstatat@plt+0x7700>
  40925c:	ldr	s1, [x8, #4]
  409260:	ldrb	w9, [x8, #16]
  409264:	fmul	s0, s1, s0
  409268:	cbnz	w9, 409274 <__fxstatat@plt+0x76d4>
  40926c:	ldr	s1, [x8, #8]
  409270:	fmul	s0, s0, s1
  409274:	fcvtzu	x1, s0
  409278:	mov	x0, x20
  40927c:	bl	408cac <__fxstatat@plt+0x710c>
  409280:	tbnz	w0, #0, 4092a0 <__fxstatat@plt+0x7700>
  409284:	ldr	x0, [x20, #72]
  409288:	cbz	x0, 40929c <__fxstatat@plt+0x76fc>
  40928c:	ldr	x21, [x0, #8]
  409290:	bl	401a50 <free@plt>
  409294:	mov	x0, x21
  409298:	cbnz	x21, 40928c <__fxstatat@plt+0x76ec>
  40929c:	str	xzr, [x20, #72]
  4092a0:	mov	x0, x19
  4092a4:	ldp	x20, x19, [sp, #32]
  4092a8:	ldr	x21, [sp, #16]
  4092ac:	ldp	x29, x30, [sp], #48
  4092b0:	ret
  4092b4:	stp	x29, x30, [sp, #-32]!
  4092b8:	cmp	x0, #0xa
  4092bc:	mov	w8, #0xa                   	// #10
  4092c0:	csel	x8, x0, x8, hi  // hi = pmore
  4092c4:	str	x19, [sp, #16]
  4092c8:	orr	x19, x8, #0x1
  4092cc:	mov	x29, sp
  4092d0:	cmn	x19, #0x1
  4092d4:	b.eq	4092f0 <__fxstatat@plt+0x7750>  // b.none
  4092d8:	mov	x0, x19
  4092dc:	bl	409300 <__fxstatat@plt+0x7760>
  4092e0:	tbnz	w0, #0, 4092f0 <__fxstatat@plt+0x7750>
  4092e4:	add	x19, x19, #0x2
  4092e8:	cmn	x19, #0x1
  4092ec:	b.ne	4092d8 <__fxstatat@plt+0x7738>  // b.any
  4092f0:	mov	x0, x19
  4092f4:	ldr	x19, [sp, #16]
  4092f8:	ldp	x29, x30, [sp], #32
  4092fc:	ret
  409300:	mov	w8, #0x3                   	// #3
  409304:	cmp	x0, #0xa
  409308:	b.cc	409334 <__fxstatat@plt+0x7794>  // b.lo, b.ul, b.last
  40930c:	mov	w9, #0x9                   	// #9
  409310:	mov	w10, #0x10                  	// #16
  409314:	udiv	x11, x0, x8
  409318:	msub	x11, x11, x8, x0
  40931c:	cbz	x11, 409334 <__fxstatat@plt+0x7794>
  409320:	add	x9, x10, x9
  409324:	add	x8, x8, #0x2
  409328:	cmp	x9, x0
  40932c:	add	x10, x10, #0x8
  409330:	b.cc	409314 <__fxstatat@plt+0x7774>  // b.lo, b.ul, b.last
  409334:	udiv	x9, x0, x8
  409338:	msub	x8, x9, x8, x0
  40933c:	cmp	x8, #0x0
  409340:	cset	w0, ne  // ne = any
  409344:	ret
  409348:	str	xzr, [x1]
  40934c:	ldr	x8, [x0, #72]
  409350:	str	x8, [x1, #8]
  409354:	str	x1, [x0, #72]
  409358:	ret
  40935c:	mov	x8, xzr
  409360:	mov	w9, #0x1                   	// #1
  409364:	strb	w9, [x0, #28]
  409368:	stur	xzr, [x0, #20]
  40936c:	str	w1, [x0, x8]
  409370:	add	x8, x8, #0x4
  409374:	cmp	x8, #0x10
  409378:	b.ne	40936c <__fxstatat@plt+0x77cc>  // b.any
  40937c:	str	w1, [x0, #16]
  409380:	ret
  409384:	ldrb	w0, [x0, #28]
  409388:	ret
  40938c:	ldrb	w8, [x0, #28]
  409390:	ldr	w10, [x0, #20]
  409394:	eor	w9, w8, #0x1
  409398:	add	w8, w10, w9
  40939c:	and	w11, w8, #0x3
  4093a0:	lsl	x10, x11, #2
  4093a4:	ldr	w8, [x0, x10]
  4093a8:	str	w1, [x0, x10]
  4093ac:	ldr	w10, [x0, #24]
  4093b0:	str	w11, [x0, #20]
  4093b4:	cmp	w11, w10
  4093b8:	b.ne	4093c8 <__fxstatat@plt+0x7828>  // b.any
  4093bc:	add	w9, w10, w9
  4093c0:	and	w9, w9, #0x3
  4093c4:	str	w9, [x0, #24]
  4093c8:	strb	wzr, [x0, #28]
  4093cc:	mov	w0, w8
  4093d0:	ret
  4093d4:	stp	x29, x30, [sp, #-32]!
  4093d8:	str	x19, [sp, #16]
  4093dc:	mov	x29, sp
  4093e0:	mov	x19, x0
  4093e4:	bl	409384 <__fxstatat@plt+0x77e4>
  4093e8:	tbnz	w0, #0, 40942c <__fxstatat@plt+0x788c>
  4093ec:	ldp	w9, w8, [x19, #16]
  4093f0:	lsl	x8, x8, #2
  4093f4:	ldr	w0, [x19, x8]
  4093f8:	str	w9, [x19, x8]
  4093fc:	ldp	w8, w9, [x19, #20]
  409400:	cmp	w8, w9
  409404:	b.ne	409414 <__fxstatat@plt+0x7874>  // b.any
  409408:	mov	w8, #0x1                   	// #1
  40940c:	strb	w8, [x19, #28]
  409410:	b	409420 <__fxstatat@plt+0x7880>
  409414:	sub	w8, w8, #0x1
  409418:	and	w8, w8, #0x3
  40941c:	str	w8, [x19, #20]
  409420:	ldr	x19, [sp, #16]
  409424:	ldp	x29, x30, [sp], #32
  409428:	ret
  40942c:	bl	4019c0 <abort@plt>
  409430:	stp	x29, x30, [sp, #-16]!
  409434:	mov	w0, #0xe                   	// #14
  409438:	mov	x29, sp
  40943c:	bl	4018a0 <nl_langinfo@plt>
  409440:	adrp	x8, 40a000 <__fxstatat@plt+0x8460>
  409444:	add	x8, x8, #0xfdd
  409448:	cmp	x0, #0x0
  40944c:	csel	x8, x8, x0, eq  // eq = none
  409450:	ldrb	w9, [x8]
  409454:	adrp	x10, 40b000 <__fxstatat@plt+0x9460>
  409458:	add	x10, x10, #0x3fc
  40945c:	cmp	w9, #0x0
  409460:	csel	x0, x10, x8, eq  // eq = none
  409464:	ldp	x29, x30, [sp], #16
  409468:	ret
  40946c:	sub	sp, sp, #0xe0
  409470:	stp	x29, x30, [sp, #208]
  409474:	add	x29, sp, #0xd0
  409478:	stp	x3, x4, [x29, #-72]
  40947c:	stp	x5, x6, [x29, #-56]
  409480:	stur	x7, [x29, #-40]
  409484:	stp	q1, q2, [sp, #16]
  409488:	stp	q3, q4, [sp, #48]
  40948c:	str	q0, [sp]
  409490:	stp	q5, q6, [sp, #80]
  409494:	str	q7, [sp, #112]
  409498:	tbnz	w2, #6, 4094a4 <__fxstatat@plt+0x7904>
  40949c:	mov	w3, wzr
  4094a0:	b	4094f0 <__fxstatat@plt+0x7950>
  4094a4:	mov	x9, #0xffffffffffffffd8    	// #-40
  4094a8:	mov	x11, sp
  4094ac:	sub	x12, x29, #0x48
  4094b0:	movk	x9, #0xff80, lsl #32
  4094b4:	add	x10, x29, #0x10
  4094b8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4094bc:	add	x11, x11, #0x80
  4094c0:	add	x12, x12, #0x28
  4094c4:	stp	x11, x9, [x29, #-16]
  4094c8:	stp	x10, x12, [x29, #-32]
  4094cc:	tbz	w8, #31, 4094e0 <__fxstatat@plt+0x7940>
  4094d0:	add	w9, w8, #0x8
  4094d4:	cmp	w9, #0x0
  4094d8:	stur	w9, [x29, #-8]
  4094dc:	b.le	409504 <__fxstatat@plt+0x7964>
  4094e0:	ldur	x8, [x29, #-32]
  4094e4:	add	x9, x8, #0x8
  4094e8:	stur	x9, [x29, #-32]
  4094ec:	ldr	w3, [x8]
  4094f0:	bl	401b50 <openat@plt>
  4094f4:	bl	409584 <__fxstatat@plt+0x79e4>
  4094f8:	ldp	x29, x30, [sp, #208]
  4094fc:	add	sp, sp, #0xe0
  409500:	ret
  409504:	ldur	x9, [x29, #-24]
  409508:	add	x8, x9, x8
  40950c:	b	4094ec <__fxstatat@plt+0x794c>
  409510:	stp	x29, x30, [sp, #-48]!
  409514:	mov	w8, #0x4900                	// #18688
  409518:	movk	w8, #0x8, lsl #16
  40951c:	orr	w2, w2, w8
  409520:	stp	x22, x21, [sp, #16]
  409524:	stp	x20, x19, [sp, #32]
  409528:	mov	x29, sp
  40952c:	mov	x19, x3
  409530:	bl	40946c <__fxstatat@plt+0x78cc>
  409534:	tbnz	w0, #31, 409550 <__fxstatat@plt+0x79b0>
  409538:	mov	w21, w0
  40953c:	bl	4019b0 <fdopendir@plt>
  409540:	mov	x20, x0
  409544:	cbz	x0, 409558 <__fxstatat@plt+0x79b8>
  409548:	str	w21, [x19]
  40954c:	b	409570 <__fxstatat@plt+0x79d0>
  409550:	mov	x20, xzr
  409554:	b	409570 <__fxstatat@plt+0x79d0>
  409558:	bl	401b70 <__errno_location@plt>
  40955c:	ldr	w22, [x0]
  409560:	mov	x19, x0
  409564:	mov	w0, w21
  409568:	bl	401980 <close@plt>
  40956c:	str	w22, [x19]
  409570:	mov	x0, x20
  409574:	ldp	x20, x19, [sp, #32]
  409578:	ldp	x22, x21, [sp, #16]
  40957c:	ldp	x29, x30, [sp], #48
  409580:	ret
  409584:	stp	x29, x30, [sp, #-48]!
  409588:	stp	x20, x19, [sp, #32]
  40958c:	mov	w19, w0
  409590:	cmp	w0, #0x2
  409594:	stp	x22, x21, [sp, #16]
  409598:	mov	x29, sp
  40959c:	b.hi	4095c8 <__fxstatat@plt+0x7a28>  // b.pmore
  4095a0:	mov	w0, w19
  4095a4:	bl	409a04 <__fxstatat@plt+0x7e64>
  4095a8:	mov	w20, w0
  4095ac:	bl	401b70 <__errno_location@plt>
  4095b0:	ldr	w22, [x0]
  4095b4:	mov	x21, x0
  4095b8:	mov	w0, w19
  4095bc:	bl	401980 <close@plt>
  4095c0:	mov	w19, w20
  4095c4:	str	w22, [x21]
  4095c8:	mov	w0, w19
  4095cc:	ldp	x20, x19, [sp, #32]
  4095d0:	ldp	x22, x21, [sp, #16]
  4095d4:	ldp	x29, x30, [sp], #48
  4095d8:	ret
  4095dc:	stp	x29, x30, [sp, #-32]!
  4095e0:	stp	x20, x19, [sp, #16]
  4095e4:	mov	x29, sp
  4095e8:	mov	x19, x0
  4095ec:	bl	401870 <fileno@plt>
  4095f0:	tbnz	w0, #31, 409634 <__fxstatat@plt+0x7a94>
  4095f4:	mov	x0, x19
  4095f8:	bl	401b20 <__freading@plt>
  4095fc:	cbz	w0, 40961c <__fxstatat@plt+0x7a7c>
  409600:	mov	x0, x19
  409604:	bl	401870 <fileno@plt>
  409608:	mov	w2, #0x1                   	// #1
  40960c:	mov	x1, xzr
  409610:	bl	401850 <lseek@plt>
  409614:	cmn	x0, #0x1
  409618:	b.eq	409640 <__fxstatat@plt+0x7aa0>  // b.none
  40961c:	mov	x0, x19
  409620:	bl	405f78 <__fxstatat@plt+0x43d8>
  409624:	cbz	w0, 409640 <__fxstatat@plt+0x7aa0>
  409628:	bl	401b70 <__errno_location@plt>
  40962c:	ldr	w20, [x0]
  409630:	b	409644 <__fxstatat@plt+0x7aa4>
  409634:	mov	x0, x19
  409638:	bl	401890 <fclose@plt>
  40963c:	b	40965c <__fxstatat@plt+0x7abc>
  409640:	mov	w20, wzr
  409644:	mov	x0, x19
  409648:	bl	401890 <fclose@plt>
  40964c:	cbz	w20, 40965c <__fxstatat@plt+0x7abc>
  409650:	bl	401b70 <__errno_location@plt>
  409654:	str	w20, [x0]
  409658:	mov	w0, #0xffffffff            	// #-1
  40965c:	ldp	x20, x19, [sp, #16]
  409660:	ldp	x29, x30, [sp], #32
  409664:	ret
  409668:	sub	sp, sp, #0xe0
  40966c:	stp	x29, x30, [sp, #208]
  409670:	add	x29, sp, #0xd0
  409674:	mov	x8, #0xffffffffffffffd0    	// #-48
  409678:	mov	x9, sp
  40967c:	sub	x10, x29, #0x50
  409680:	movk	x8, #0xff80, lsl #32
  409684:	add	x11, x29, #0x10
  409688:	cmp	w1, #0xb
  40968c:	add	x9, x9, #0x80
  409690:	add	x10, x10, #0x30
  409694:	stp	x2, x3, [x29, #-80]
  409698:	stp	x4, x5, [x29, #-64]
  40969c:	stp	x6, x7, [x29, #-48]
  4096a0:	stp	q1, q2, [sp, #16]
  4096a4:	stp	q3, q4, [sp, #48]
  4096a8:	str	q0, [sp]
  4096ac:	stp	q5, q6, [sp, #80]
  4096b0:	str	q7, [sp, #112]
  4096b4:	stp	x9, x8, [x29, #-16]
  4096b8:	stp	x11, x10, [x29, #-32]
  4096bc:	b.hi	409714 <__fxstatat@plt+0x7b74>  // b.pmore
  4096c0:	mov	w8, #0x1                   	// #1
  4096c4:	lsl	w8, w8, w1
  4096c8:	mov	w9, #0x514                 	// #1300
  4096cc:	tst	w8, w9
  4096d0:	b.ne	409748 <__fxstatat@plt+0x7ba8>  // b.any
  4096d4:	mov	w9, #0xa0a                 	// #2570
  4096d8:	tst	w8, w9
  4096dc:	b.ne	409740 <__fxstatat@plt+0x7ba0>  // b.any
  4096e0:	cbnz	w1, 409714 <__fxstatat@plt+0x7b74>
  4096e4:	ldursw	x8, [x29, #-8]
  4096e8:	tbz	w8, #31, 4096fc <__fxstatat@plt+0x7b5c>
  4096ec:	add	w9, w8, #0x8
  4096f0:	cmp	w9, #0x0
  4096f4:	stur	w9, [x29, #-8]
  4096f8:	b.le	40980c <__fxstatat@plt+0x7c6c>
  4096fc:	ldur	x8, [x29, #-32]
  409700:	add	x9, x8, #0x8
  409704:	stur	x9, [x29, #-32]
  409708:	ldr	w1, [x8]
  40970c:	bl	409818 <__fxstatat@plt+0x7c78>
  409710:	b	409774 <__fxstatat@plt+0x7bd4>
  409714:	sub	w8, w1, #0x400
  409718:	cmp	w8, #0xa
  40971c:	b.hi	4097c4 <__fxstatat@plt+0x7c24>  // b.pmore
  409720:	mov	w9, #0x1                   	// #1
  409724:	lsl	w9, w9, w8
  409728:	mov	w10, #0x285                 	// #645
  40972c:	tst	w9, w10
  409730:	b.ne	409748 <__fxstatat@plt+0x7ba8>  // b.any
  409734:	mov	w10, #0x502                 	// #1282
  409738:	tst	w9, w10
  40973c:	b.eq	409780 <__fxstatat@plt+0x7be0>  // b.none
  409740:	bl	401a80 <fcntl@plt>
  409744:	b	409774 <__fxstatat@plt+0x7bd4>
  409748:	ldursw	x8, [x29, #-8]
  40974c:	tbz	w8, #31, 409760 <__fxstatat@plt+0x7bc0>
  409750:	add	w9, w8, #0x8
  409754:	cmp	w9, #0x0
  409758:	stur	w9, [x29, #-8]
  40975c:	b.le	4097b8 <__fxstatat@plt+0x7c18>
  409760:	ldur	x8, [x29, #-32]
  409764:	add	x9, x8, #0x8
  409768:	stur	x9, [x29, #-32]
  40976c:	ldr	w2, [x8]
  409770:	bl	401a80 <fcntl@plt>
  409774:	ldp	x29, x30, [sp, #208]
  409778:	add	sp, sp, #0xe0
  40977c:	ret
  409780:	cmp	w8, #0x6
  409784:	b.ne	4097c4 <__fxstatat@plt+0x7c24>  // b.any
  409788:	ldursw	x8, [x29, #-8]
  40978c:	tbz	w8, #31, 4097a0 <__fxstatat@plt+0x7c00>
  409790:	add	w9, w8, #0x8
  409794:	cmp	w9, #0x0
  409798:	stur	w9, [x29, #-8]
  40979c:	b.le	4097f4 <__fxstatat@plt+0x7c54>
  4097a0:	ldur	x8, [x29, #-32]
  4097a4:	add	x9, x8, #0x8
  4097a8:	stur	x9, [x29, #-32]
  4097ac:	ldr	w1, [x8]
  4097b0:	bl	409834 <__fxstatat@plt+0x7c94>
  4097b4:	b	409774 <__fxstatat@plt+0x7bd4>
  4097b8:	ldur	x9, [x29, #-24]
  4097bc:	add	x8, x9, x8
  4097c0:	b	40976c <__fxstatat@plt+0x7bcc>
  4097c4:	ldursw	x8, [x29, #-8]
  4097c8:	tbz	w8, #31, 4097dc <__fxstatat@plt+0x7c3c>
  4097cc:	add	w9, w8, #0x8
  4097d0:	cmp	w9, #0x0
  4097d4:	stur	w9, [x29, #-8]
  4097d8:	b.le	409800 <__fxstatat@plt+0x7c60>
  4097dc:	ldur	x8, [x29, #-32]
  4097e0:	add	x9, x8, #0x8
  4097e4:	stur	x9, [x29, #-32]
  4097e8:	ldr	x2, [x8]
  4097ec:	bl	401a80 <fcntl@plt>
  4097f0:	b	409774 <__fxstatat@plt+0x7bd4>
  4097f4:	ldur	x9, [x29, #-24]
  4097f8:	add	x8, x9, x8
  4097fc:	b	4097ac <__fxstatat@plt+0x7c0c>
  409800:	ldur	x9, [x29, #-24]
  409804:	add	x8, x9, x8
  409808:	b	4097e8 <__fxstatat@plt+0x7c48>
  40980c:	ldur	x9, [x29, #-24]
  409810:	add	x8, x9, x8
  409814:	b	409708 <__fxstatat@plt+0x7b68>
  409818:	stp	x29, x30, [sp, #-16]!
  40981c:	mov	w2, w1
  409820:	mov	w1, wzr
  409824:	mov	x29, sp
  409828:	bl	401a80 <fcntl@plt>
  40982c:	ldp	x29, x30, [sp], #16
  409830:	ret
  409834:	stp	x29, x30, [sp, #-48]!
  409838:	stp	x22, x21, [sp, #16]
  40983c:	adrp	x22, 41c000 <__fxstatat@plt+0x1a460>
  409840:	ldr	w8, [x22, #1104]
  409844:	stp	x20, x19, [sp, #32]
  409848:	mov	w20, w1
  40984c:	mov	w21, w0
  409850:	mov	x29, sp
  409854:	tbnz	w8, #31, 4098b4 <__fxstatat@plt+0x7d14>
  409858:	mov	w1, #0x406                 	// #1030
  40985c:	mov	w0, w21
  409860:	mov	w2, w20
  409864:	bl	401a80 <fcntl@plt>
  409868:	mov	w19, w0
  40986c:	tbz	w0, #31, 4098a4 <__fxstatat@plt+0x7d04>
  409870:	bl	401b70 <__errno_location@plt>
  409874:	ldr	w8, [x0]
  409878:	cmp	w8, #0x16
  40987c:	b.ne	4098a4 <__fxstatat@plt+0x7d04>  // b.any
  409880:	mov	w0, w21
  409884:	mov	w1, w20
  409888:	bl	409818 <__fxstatat@plt+0x7c78>
  40988c:	mov	w19, w0
  409890:	tbnz	w0, #31, 4098ac <__fxstatat@plt+0x7d0c>
  409894:	mov	w8, #0xffffffff            	// #-1
  409898:	str	w8, [x22, #1104]
  40989c:	tbz	w19, #31, 4098c8 <__fxstatat@plt+0x7d28>
  4098a0:	b	409918 <__fxstatat@plt+0x7d78>
  4098a4:	mov	w8, #0x1                   	// #1
  4098a8:	str	w8, [x22, #1104]
  4098ac:	tbz	w19, #31, 4098c8 <__fxstatat@plt+0x7d28>
  4098b0:	b	409918 <__fxstatat@plt+0x7d78>
  4098b4:	mov	w0, w21
  4098b8:	mov	w1, w20
  4098bc:	bl	409818 <__fxstatat@plt+0x7c78>
  4098c0:	mov	w19, w0
  4098c4:	tbnz	w19, #31, 409918 <__fxstatat@plt+0x7d78>
  4098c8:	ldr	w8, [x22, #1104]
  4098cc:	cmn	w8, #0x1
  4098d0:	b.ne	409918 <__fxstatat@plt+0x7d78>  // b.any
  4098d4:	mov	w1, #0x1                   	// #1
  4098d8:	mov	w0, w19
  4098dc:	bl	401a80 <fcntl@plt>
  4098e0:	tbnz	w0, #31, 4098fc <__fxstatat@plt+0x7d5c>
  4098e4:	orr	w2, w0, #0x1
  4098e8:	mov	w1, #0x2                   	// #2
  4098ec:	mov	w0, w19
  4098f0:	bl	401a80 <fcntl@plt>
  4098f4:	cmn	w0, #0x1
  4098f8:	b.ne	409918 <__fxstatat@plt+0x7d78>  // b.any
  4098fc:	bl	401b70 <__errno_location@plt>
  409900:	ldr	w21, [x0]
  409904:	mov	x20, x0
  409908:	mov	w0, w19
  40990c:	bl	401980 <close@plt>
  409910:	mov	w19, #0xffffffff            	// #-1
  409914:	str	w21, [x20]
  409918:	mov	w0, w19
  40991c:	ldp	x20, x19, [sp, #32]
  409920:	ldp	x22, x21, [sp, #16]
  409924:	ldp	x29, x30, [sp], #48
  409928:	ret
  40992c:	neg	w8, w1
  409930:	ror	x0, x0, x8
  409934:	ret
  409938:	ror	x0, x0, x1
  40993c:	ret
  409940:	neg	w8, w1
  409944:	ror	w0, w0, w8
  409948:	ret
  40994c:	ror	w0, w0, w1
  409950:	ret
  409954:	sxtw	x9, w1
  409958:	neg	x9, x9
  40995c:	lsl	x8, x0, x1
  409960:	lsr	x9, x0, x9
  409964:	orr	x0, x9, x8
  409968:	ret
  40996c:	sxtw	x9, w1
  409970:	neg	x9, x9
  409974:	lsr	x8, x0, x1
  409978:	lsl	x9, x0, x9
  40997c:	orr	x0, x9, x8
  409980:	ret
  409984:	neg	w10, w1
  409988:	and	w8, w0, #0xffff
  40998c:	and	w9, w1, #0xf
  409990:	and	w10, w10, #0xf
  409994:	lsl	w9, w0, w9
  409998:	lsr	w8, w8, w10
  40999c:	orr	w0, w9, w8
  4099a0:	ret
  4099a4:	and	w8, w0, #0xffff
  4099a8:	and	w9, w1, #0xf
  4099ac:	neg	w10, w1
  4099b0:	lsr	w8, w8, w9
  4099b4:	and	w9, w10, #0xf
  4099b8:	lsl	w9, w0, w9
  4099bc:	orr	w0, w9, w8
  4099c0:	ret
  4099c4:	neg	w10, w1
  4099c8:	and	w8, w0, #0xff
  4099cc:	and	w9, w1, #0x7
  4099d0:	and	w10, w10, #0x7
  4099d4:	lsl	w9, w0, w9
  4099d8:	lsr	w8, w8, w10
  4099dc:	orr	w0, w9, w8
  4099e0:	ret
  4099e4:	and	w8, w0, #0xff
  4099e8:	and	w9, w1, #0x7
  4099ec:	neg	w10, w1
  4099f0:	lsr	w8, w8, w9
  4099f4:	and	w9, w10, #0x7
  4099f8:	lsl	w9, w0, w9
  4099fc:	orr	w0, w9, w8
  409a00:	ret
  409a04:	stp	x29, x30, [sp, #-16]!
  409a08:	mov	w2, #0x3                   	// #3
  409a0c:	mov	w1, wzr
  409a10:	mov	x29, sp
  409a14:	bl	409668 <__fxstatat@plt+0x7ac8>
  409a18:	ldp	x29, x30, [sp], #16
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-64]!
  409a24:	mov	x29, sp
  409a28:	stp	x19, x20, [sp, #16]
  409a2c:	adrp	x20, 41b000 <__fxstatat@plt+0x19460>
  409a30:	add	x20, x20, #0xdf0
  409a34:	stp	x21, x22, [sp, #32]
  409a38:	adrp	x21, 41b000 <__fxstatat@plt+0x19460>
  409a3c:	add	x21, x21, #0xde8
  409a40:	sub	x20, x20, x21
  409a44:	mov	w22, w0
  409a48:	stp	x23, x24, [sp, #48]
  409a4c:	mov	x23, x1
  409a50:	mov	x24, x2
  409a54:	bl	401738 <mbrtowc@plt-0x38>
  409a58:	cmp	xzr, x20, asr #3
  409a5c:	b.eq	409a88 <__fxstatat@plt+0x7ee8>  // b.none
  409a60:	asr	x20, x20, #3
  409a64:	mov	x19, #0x0                   	// #0
  409a68:	ldr	x3, [x21, x19, lsl #3]
  409a6c:	mov	x2, x24
  409a70:	add	x19, x19, #0x1
  409a74:	mov	x1, x23
  409a78:	mov	w0, w22
  409a7c:	blr	x3
  409a80:	cmp	x20, x19
  409a84:	b.ne	409a68 <__fxstatat@plt+0x7ec8>  // b.any
  409a88:	ldp	x19, x20, [sp, #16]
  409a8c:	ldp	x21, x22, [sp, #32]
  409a90:	ldp	x23, x24, [sp, #48]
  409a94:	ldp	x29, x30, [sp], #64
  409a98:	ret
  409a9c:	nop
  409aa0:	ret
  409aa4:	nop
  409aa8:	adrp	x2, 41c000 <__fxstatat@plt+0x1a460>
  409aac:	mov	x1, #0x0                   	// #0
  409ab0:	ldr	x2, [x2, #552]
  409ab4:	b	401820 <__cxa_atexit@plt>
  409ab8:	mov	x2, x1
  409abc:	mov	x1, x0
  409ac0:	mov	w0, #0x0                   	// #0
  409ac4:	b	401b80 <__xstat@plt>
  409ac8:	mov	x2, x1
  409acc:	mov	w1, w0
  409ad0:	mov	w0, #0x0                   	// #0
  409ad4:	b	401af0 <__fxstat@plt>
  409ad8:	mov	x2, x1
  409adc:	mov	x1, x0
  409ae0:	mov	w0, #0x0                   	// #0
  409ae4:	b	401ac0 <__lxstat@plt>
  409ae8:	mov	x4, x1
  409aec:	mov	x5, x2
  409af0:	mov	w1, w0
  409af4:	mov	x2, x4
  409af8:	mov	w0, #0x0                   	// #0
  409afc:	mov	w4, w3
  409b00:	mov	x3, x5
  409b04:	b	401ba0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000409b08 <.fini>:
  409b08:	stp	x29, x30, [sp, #-16]!
  409b0c:	mov	x29, sp
  409b10:	ldp	x29, x30, [sp], #16
  409b14:	ret
