// Generated by CIRCT firtool-1.62.0
module TrueDualPortMemory(	// src/main/scala/memories/memories.scala:25:7
  output [534:0] io_readDataA	// src/main/scala/memories/memories.scala:26:14
);

  assign io_readDataA = 535'h0;	// src/main/scala/memories/memories.scala:25:7, :43:24
endmodule

module L1_cache_mem(	// src/main/scala/L1Cache/L1_cache_mem.scala:113:7
  input         clock,	// <stdin>:118:11
                reset,	// <stdin>:119:11
  input  [31:0] io_cpu_addr,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
                io_cpu_din,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
  input         io_cpu_valid,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
                io_cpu_cmd,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
  output [31:0] io_cache_dout,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
                io_cache_addr,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
  output        io_cache_valid,	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
                io_cache_hit	// src/main/scala/L1Cache/L1_cache_mem.scala:114:16
);

  wire [534:0] _memories_3_io_readDataA;	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
  wire [534:0] _memories_2_io_readDataA;	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
  wire [534:0] _memories_1_io_readDataA;	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
  wire [534:0] _memories_0_io_readDataA;	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
  reg  [31:0]  delayed_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:159:41
  reg          delayed_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:160:42
  reg          io_cache_valid_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
  reg          io_cache_valid_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
  reg          io_cache_valid_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
  reg  [31:0]  io_cache_addr_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
  reg  [31:0]  io_cache_addr_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
  reg  [31:0]  io_cache_addr_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
  reg          io_cache_hit_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:223:36
  reg          io_cache_hit_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:223:36
  reg  [511:0] hit_cache_line_data;	// src/main/scala/L1Cache/L1_cache_mem.scala:230:38
  reg  [1:0]   byte_select_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:235:36
  reg  [1:0]   byte_select;	// src/main/scala/L1Cache/L1_cache_mem.scala:235:36
  reg  [31:0]  dout;	// src/main/scala/L1Cache/L1_cache_mem.scala:237:23
  always @(posedge clock) begin	// <stdin>:118:11
    automatic logic cache_mem_hit_0;	// src/main/scala/L1Cache/L1_cache_mem.scala:210:76
    automatic logic cache_mem_hit_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:210:76
    automatic logic cache_mem_hit_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:210:76
    automatic logic cache_mem_hit_3;	// src/main/scala/L1Cache/L1_cache_mem.scala:210:76
    cache_mem_hit_0 =
      _memories_0_io_readDataA[534] & delayed_cpu_valid
      & _memories_0_io_readDataA[530:511] == delayed_cpu_addr[30:11];	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15, :159:41, :160:42, :169:{26,45}, :197:55, :200:{27,55}, :210:{76,96}
    cache_mem_hit_1 =
      _memories_1_io_readDataA[534] & delayed_cpu_valid
      & _memories_1_io_readDataA[530:511] == delayed_cpu_addr[30:11];	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15, :159:41, :160:42, :169:{26,45}, :197:55, :200:{27,55}, :210:{76,96}
    cache_mem_hit_2 =
      _memories_2_io_readDataA[534] & delayed_cpu_valid
      & _memories_2_io_readDataA[530:511] == delayed_cpu_addr[30:11];	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15, :159:41, :160:42, :169:{26,45}, :197:55, :200:{27,55}, :210:{76,96}
    cache_mem_hit_3 =
      _memories_3_io_readDataA[534] & delayed_cpu_valid
      & _memories_3_io_readDataA[530:511] == delayed_cpu_addr[30:11];	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15, :159:41, :160:42, :169:{26,45}, :197:55, :200:{27,55}, :210:{76,96}
    delayed_cpu_addr <= io_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:159:41
    delayed_cpu_valid <= io_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:160:42
    io_cache_valid_r <= io_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
    io_cache_valid_r_1 <= io_cache_valid_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
    io_cache_valid_r_2 <= io_cache_valid_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:221:36
    io_cache_addr_r <= io_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
    io_cache_addr_r_1 <= io_cache_addr_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
    io_cache_addr_r_2 <= io_cache_addr_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:222:36
    io_cache_hit_r <=
      |{cache_mem_hit_3, cache_mem_hit_2, cache_mem_hit_1, cache_mem_hit_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:210:76, :214:{32,39}, :223:36
    io_cache_hit_r_1 <= io_cache_hit_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:223:36
    byte_select_r <= io_cpu_addr[5:4];	// src/main/scala/L1Cache/L1_cache_mem.scala:235:{36,48,55}
    byte_select <= byte_select_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:235:36
    if (reset) begin	// <stdin>:118:11
      hit_cache_line_data <= 512'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:230:38
      dout <= 32'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:237:23, src/main/scala/chisel3/util/Mux.scala:126:16
    end
    else begin	// <stdin>:118:11
      automatic logic [3:0][31:0] _GEN =
        {{hit_cache_line_data[127:96]},
         {hit_cache_line_data[95:64]},
         {hit_cache_line_data[63:32]},
         {hit_cache_line_data[31:0]}};	// src/main/scala/L1Cache/L1_cache_mem.scala:230:38, :236:66, :238:57, src/main/scala/chisel3/util/Mux.scala:126:16
      hit_cache_line_data <=
        {492'h0,
         (cache_mem_hit_0 ? _memories_0_io_readDataA[19:0] : 20'h0)
           | (cache_mem_hit_1 ? _memories_1_io_readDataA[19:0] : 20'h0)
           | (cache_mem_hit_2 ? _memories_2_io_readDataA[19:0] : 20'h0)
           | (cache_mem_hit_3 ? _memories_3_io_readDataA[19:0] : 20'h0)};	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15, :201:{27,55}, :210:76, :230:38, :231:25, src/main/scala/chisel3/util/Mux.scala:30:73
      dout <= _GEN[byte_select];	// src/main/scala/L1Cache/L1_cache_mem.scala:235:36, :237:23, :238:57, src/main/scala/chisel3/util/Mux.scala:126:16
    end
  end // always @(posedge)
  TrueDualPortMemory memories_0 (	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
    .io_readDataA (_memories_0_io_readDataA)
  );
  TrueDualPortMemory memories_1 (	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
    .io_readDataA (_memories_1_io_readDataA)
  );
  TrueDualPortMemory memories_2 (	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
    .io_readDataA (_memories_2_io_readDataA)
  );
  TrueDualPortMemory memories_3 (	// src/main/scala/L1Cache/L1_cache_mem.scala:153:15
    .io_readDataA (_memories_3_io_readDataA)
  );
  assign io_cache_dout = dout;	// src/main/scala/L1Cache/L1_cache_mem.scala:113:7, :237:23
  assign io_cache_addr = io_cache_addr_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:113:7, :222:36
  assign io_cache_valid = io_cache_valid_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:113:7, :221:36
  assign io_cache_hit = io_cache_hit_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:113:7, :223:36
endmodule

