 B real :1.1
 B Img :3.3
 C real :4
 C Img :2
 B real :2
 B Img :2
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :6
 C Img :1

 real :(5.1,5.3)

 real :(7,9)

 real :(9.1,8.4)

C:\Users\engrm_000\OneDrive\vivado_HLS\complexAdder\complexAdder\sim\vhdl>call xelab xil_defaultlib.apatb_complexAdder_top -prj complexAdder.prj --lib "ieee_proposed=./ieee_proposed" -s complexAdder  
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_complexAdder_top -prj complexAdder.prj --lib ieee_proposed=./ieee_proposed -s complexAdder 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_complexAdder_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexAdder_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity complexAdder_AXILiteS_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.complexAdder_AXILiteS_s_axi_ram [\complexAdder_AXILiteS_s_axi_ram...]
Compiling architecture behave of entity xil_defaultlib.complexAdder_AXILiteS_s_axi [\complexAdder_AXILiteS_s_axi(8,3...]
Compiling architecture behav of entity xil_defaultlib.complexAdder [\complexAdder(8,32)\]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [\AESL_axi_slave_AXILiteS("../tv/...]
Compiling architecture behav of entity xil_defaultlib.apatb_complexadder_top
Built simulation snapshot complexAdder

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/xsim.dir/complexAdder/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 08:56:21 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/complexAdder/xsim_script.tcl
# xsim {complexAdder} -maxdeltaid 10000 -autoloadwcfg -tclbatch {complexAdder.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source complexAdder.tcl
## run all
Note: simulation done!
Time: 2405 ns  Iteration: 1  Process: /apatb_complexAdder_top/generate_sim_done_proc  File: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2405 ns  Iteration: 1  Process: /apatb_complexAdder_top/generate_sim_done_proc  File: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.autotb.vhd
$finish called at time : 2405 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 01 08:56:28 2016...
 B real :1.1
 B Img :3.3
 C real :4
 C Img :2
 B real :2
 B Img :2
 C real :5
 C Img :7
 B real :3.1
 B Img :7.4
 C real :6
 C Img :1

 real :(5.1,5.3)

 real :(7,9)

 real :(9.1,8.4)
