{
  "design": {
    "design_info": {
      "boundary_crc": "0xDB8E6C1E4F6ACEFD",
      "device": "xcku060-ffva1156-2-e",
      "name": "dataio_intrfc",
      "synth_flow_mode": "Singular",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "adc_inputs": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "px_ads5485intrfc_0": "",
        "px_ads5485intrfc_1": "",
        "px_ads5485intrfc_2": ""
      },
      "merge_streams": {
        "axis_pts_broadcast": "",
        "adc0_pdti_mrg": "",
        "adc1_pdti_mrg": "",
        "adc2_pdti_mrg": "",
        "info_adc0": "",
        "info_adc1": "",
        "info_adc2": ""
      },
      "stream_mux": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "adc0_broadcast": "",
        "adc1_broadcast": "",
        "adc2_broadcast": "",
        "testsig_broadcast": "",
        "chan1_mux": "",
        "chan2_mux": "",
        "chan0_mux": ""
      },
      "adc_test_signal_gen": {
        "axis_pdti_mrg": "",
        "info_tstsig": "",
        "test_sig_gen": ""
      },
      "sample_clk_gen": {
        "not_vcxoseln": "",
        "noclock_selected": "",
        "not_vcxoen": "",
        "led_or": "",
        "axi_intercnct": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axil2cdc": "",
        "cdc_clka": "",
        "cdc_clkb": "",
        "led_sc2vctr": ""
      },
      "interrupts": {
        "irq_pulses": "",
        "adc_irq_vctr": "",
        "unused_irq_tieoff": ""
      },
      "dac_test_signal_gen": {
        "axis_broadcast": "",
        "axis_combiner_0": "",
        "axis_pdti_mrg": "",
        "info_tstsig": "",
        "pts_axis_tieoff": "",
        "test_sig_gen": ""
      },
      "rtlost_inv": "",
      "mstr_led_and": "",
      "dac_ptctl_broadcast": "",
      "axi_intrcnct_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        }
      },
      "axi_intrcnct_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {}
      },
      "pts_broadcast": "",
      "adc_ptctl_broadcast": "",
      "pwron_rstb": "",
      "dac_mux": "",
      "pwron_rsta": "",
      "mstr_led_src": "",
      "irq_vctr": "",
      "syncbus_a": "",
      "timestamp_gen": "",
      "syncbus_b": "",
      "dac5688_intrfc": ""
    },
    "interface_ports": {
      "m_axis_adc_ch0_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_0_sample_clk",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_adc_ch1_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_0_sample_clk",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_adc_ch2_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_0_sample_clk",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axi_csr": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "26"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_s_axi_csr_aclk",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_dac_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_1_sample_clk",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_dac_pctl": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_1_sample_clk",
            "value_src": "default_prop"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "clka_glbl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "clkb_glbl": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      }
    },
    "ports": {
      "adc0_d0_1_p": {
        "direction": "I"
      },
      "adc0_d0_1_n": {
        "direction": "I"
      },
      "adc0_d2_3_p": {
        "direction": "I"
      },
      "adc0_d2_3_n": {
        "direction": "I"
      },
      "adc0_d4_5_p": {
        "direction": "I"
      },
      "adc0_d4_5_n": {
        "direction": "I"
      },
      "adc0_d6_7_p": {
        "direction": "I"
      },
      "adc0_d6_7_n": {
        "direction": "I"
      },
      "adc0_d8_9_p": {
        "direction": "I"
      },
      "adc0_d8_9_n": {
        "direction": "I"
      },
      "adc0_d10_11_p": {
        "direction": "I"
      },
      "adc0_d10_11_n": {
        "direction": "I"
      },
      "adc0_d12_13_p": {
        "direction": "I"
      },
      "adc0_d12_13_n": {
        "direction": "I"
      },
      "adc0_d14_15_n": {
        "direction": "I"
      },
      "adc0_d14_15_p": {
        "direction": "I"
      },
      "adc1_d8_9_n": {
        "direction": "I"
      },
      "adc2_d0_1_n": {
        "direction": "I"
      },
      "adc1_d6_7_p": {
        "direction": "I"
      },
      "adc1_d6_7_n": {
        "direction": "I"
      },
      "adc1_d8_9_p": {
        "direction": "I"
      },
      "adc1_d4_5_p": {
        "direction": "I"
      },
      "adc1_d4_5_n": {
        "direction": "I"
      },
      "adc1_d14_15_n": {
        "direction": "I"
      },
      "adc1_d2_3_p": {
        "direction": "I"
      },
      "adc1_d2_3_n": {
        "direction": "I"
      },
      "adc1_d12_13_p": {
        "direction": "I"
      },
      "adc1_d12_13_n": {
        "direction": "I"
      },
      "adc1_d14_15_p": {
        "direction": "I"
      },
      "adc1_d10_11_p": {
        "direction": "I"
      },
      "adc1_d10_11_n": {
        "direction": "I"
      },
      "adc1_d0_1_p": {
        "direction": "I"
      },
      "adc1_d0_1_n": {
        "direction": "I"
      },
      "adc2_d0_1_p": {
        "direction": "I"
      },
      "adc2_d10_11_n": {
        "direction": "I"
      },
      "adc2_d8_9_n": {
        "direction": "I"
      },
      "adc2_d6_7_p": {
        "direction": "I"
      },
      "adc2_d6_7_n": {
        "direction": "I"
      },
      "adc2_d4_5_p": {
        "direction": "I"
      },
      "adc2_d8_9_p": {
        "direction": "I"
      },
      "adc2_d4_5_n": {
        "direction": "I"
      },
      "adc2_d14_15_n": {
        "direction": "I"
      },
      "adc2_d2_3_p": {
        "direction": "I"
      },
      "adc2_d2_3_n": {
        "direction": "I"
      },
      "adc2_d12_13_p": {
        "direction": "I"
      },
      "adc2_d12_13_n": {
        "direction": "I"
      },
      "adc2_d14_15_p": {
        "direction": "I"
      },
      "adc2_d10_11_p": {
        "direction": "I"
      },
      "m_axis_adc_pdti_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gatea_in_p": {
        "direction": "I"
      },
      "gatea_in_n": {
        "direction": "I"
      },
      "synca_pps_in_p": {
        "direction": "I"
      },
      "synca_pps_in_n": {
        "direction": "I"
      },
      "gate_trig_ttl_in": {
        "direction": "I"
      },
      "sync_pps_ttl_in": {
        "direction": "I"
      },
      "gatea_out_p": {
        "direction": "O"
      },
      "gatea_out_n": {
        "direction": "O"
      },
      "synca_pps_out_p": {
        "direction": "O"
      },
      "synca_pps_out_n": {
        "direction": "O"
      },
      "sbusa_master_n": {
        "direction": "O"
      },
      "clka_master_n": {
        "direction": "O"
      },
      "pps_det_led_n": {
        "direction": "O"
      },
      "vcxo_en": {
        "direction": "O"
      },
      "vcxo_sel_n": {
        "direction": "O"
      },
      "clk_mux_sel": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "cdc_sync_rst_out": {
        "direction": "O"
      },
      "clk_det_led_n": {
        "direction": "O"
      },
      "cdc_sync_rst_in_n": {
        "direction": "I"
      },
      "cdc_sync_rst_in_p": {
        "direction": "I"
      },
      "m_axis_adc_pdti_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_adc_ch1_pdti:m_axis_adc_ch0_pdti:m_axis_adc_ch2_pdti"
          },
          "ASSOCIATED_RESET": {
            "value": "m_axis_adc_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_0_sample_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "adc0_fifo_full_stat": {
        "direction": "I"
      },
      "adc1_fifo_full_stat": {
        "direction": "I"
      },
      "adc2_fifo_full_stat": {
        "direction": "I"
      },
      "dac_realtime_lost_stat": {
        "direction": "I"
      },
      "adc_dither": {
        "direction": "O"
      },
      "adc0_ovld_led_n": {
        "direction": "O"
      },
      "adc1_ovld_led_n": {
        "direction": "O"
      },
      "adc2_ovld_led_n": {
        "direction": "O"
      },
      "adc0_pdwnf": {
        "direction": "O"
      },
      "adc1_pdwnf": {
        "direction": "O"
      },
      "adc2_pdwnf": {
        "direction": "O"
      },
      "s_axi_csr_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s_axi_csr_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_csr",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_csr_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_s_axi_csr_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "master_led_n": {
        "direction": "O"
      },
      "timestamp_irq": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "default"
          }
        }
      },
      "refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "dataio_irq": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "dac_da": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "dac_db": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "dac_sclk": {
        "direction": "O"
      },
      "dac_sdi": {
        "direction": "O"
      },
      "dac_sdenb": {
        "direction": "O"
      },
      "dac_tx_en": {
        "direction": "O"
      },
      "dac_sync": {
        "direction": "O"
      },
      "dac_reset_n": {
        "direction": "O"
      },
      "dac_sdo": {
        "direction": "I"
      },
      "dac_lock": {
        "direction": "I"
      },
      "dac_realtimelost_led_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "s_axis_dac_pdti_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_dac_pdti:m_axis_dac_pctl"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_dac_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_cdc_clk_intrfc_0_1_sample_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "syncb_pps_in_n": {
        "direction": "I"
      },
      "syncb_pps_in_p": {
        "direction": "I"
      },
      "gateb_in_n": {
        "direction": "I"
      },
      "gateb_in_p": {
        "direction": "I"
      },
      "gateb_out_p": {
        "direction": "O"
      },
      "gateb_out_n": {
        "direction": "O"
      },
      "syncb_pps_out_p": {
        "direction": "O"
      },
      "syncb_pps_out_n": {
        "direction": "O"
      },
      "sbusb_master_n": {
        "direction": "O"
      },
      "clkb_master_n": {
        "direction": "O"
      },
      "s_axis_dac_pdti_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "cdc_cntl_cdc_stat_vcxo": {
        "direction": "I"
      },
      "cdc_cntl_cdc_stat_lock": {
        "direction": "I"
      },
      "cdc_cntl_cdc_stat_ref": {
        "direction": "I"
      },
      "cdc_cntl_cdc_dat": {
        "direction": "O"
      },
      "cdc_cntl_cdc_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "dataio_intrfc_px_axil2cdc_0_0_cdc_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "cdc_cntl_cdc_le": {
        "direction": "O"
      },
      "cdc_cntl_cdc_rst_n": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dac_sync_from_adc": {
        "direction": "I"
      }
    },
    "components": {
      "adc_inputs": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_adc0_pd_dataio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_adc1_pd_dataio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_adc2_pd_dataio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "adc0_d0_1_p": {
            "direction": "I"
          },
          "adc0_d0_1_n": {
            "direction": "I"
          },
          "adc0_d2_3_p": {
            "direction": "I"
          },
          "adc0_d2_3_n": {
            "direction": "I"
          },
          "adc0_d4_5_p": {
            "direction": "I"
          },
          "adc0_d4_5_n": {
            "direction": "I"
          },
          "adc0_d6_7_p": {
            "direction": "I"
          },
          "adc0_d6_7_n": {
            "direction": "I"
          },
          "adc0_d8_9_p": {
            "direction": "I"
          },
          "adc0_d8_9_n": {
            "direction": "I"
          },
          "adc0_d10_11_p": {
            "direction": "I"
          },
          "adc0_d10_11_n": {
            "direction": "I"
          },
          "adc0_d12_13_p": {
            "direction": "I"
          },
          "adc0_d12_13_n": {
            "direction": "I"
          },
          "adc0_d14_15_n": {
            "direction": "I"
          },
          "adc0_d14_15_p": {
            "direction": "I"
          },
          "sample_clk_a": {
            "direction": "I"
          },
          "adc1_d0_1_n": {
            "direction": "I"
          },
          "adc1_d0_1_p": {
            "direction": "I"
          },
          "adc1_d10_11_n": {
            "direction": "I"
          },
          "adc1_d10_11_p": {
            "direction": "I"
          },
          "adc1_d12_13_n": {
            "direction": "I"
          },
          "adc1_d12_13_p": {
            "direction": "I"
          },
          "adc1_d14_15_n": {
            "direction": "I"
          },
          "adc1_d14_15_p": {
            "direction": "I"
          },
          "adc1_d2_3_n": {
            "direction": "I"
          },
          "adc1_d2_3_p": {
            "direction": "I"
          },
          "adc1_d4_5_n": {
            "direction": "I"
          },
          "adc1_d4_5_p": {
            "direction": "I"
          },
          "adc1_d6_7_n": {
            "direction": "I"
          },
          "adc1_d6_7_p": {
            "direction": "I"
          },
          "adc1_d8_9_n": {
            "direction": "I"
          },
          "adc1_d8_9_p": {
            "direction": "I"
          },
          "adc2_d0_1_n": {
            "direction": "I"
          },
          "adc2_d0_1_p": {
            "direction": "I"
          },
          "adc2_d10_11_n": {
            "direction": "I"
          },
          "adc2_d10_11_p": {
            "direction": "I"
          },
          "adc2_d12_13_n": {
            "direction": "I"
          },
          "adc2_d12_13_p": {
            "direction": "I"
          },
          "adc2_d14_15_n": {
            "direction": "I"
          },
          "adc2_d14_15_p": {
            "direction": "I"
          },
          "adc2_d2_3_n": {
            "direction": "I"
          },
          "adc2_d2_3_p": {
            "direction": "I"
          },
          "adc2_d4_5_n": {
            "direction": "I"
          },
          "adc2_d4_5_p": {
            "direction": "I"
          },
          "adc2_d6_7_n": {
            "direction": "I"
          },
          "adc2_d6_7_p": {
            "direction": "I"
          },
          "adc2_d8_9_n": {
            "direction": "I"
          },
          "adc2_d8_9_p": {
            "direction": "I"
          },
          "adc0_fifo_full_stat": {
            "direction": "I"
          },
          "adc1_fifo_full_stat": {
            "direction": "I"
          },
          "adc2_fifo_full_stat": {
            "direction": "I"
          },
          "adc0_irq": {
            "direction": "O"
          },
          "adc0_pdwnf": {
            "direction": "O"
          },
          "adc_dither": {
            "direction": "O"
          },
          "adc0_ovld_led_n": {
            "direction": "O"
          },
          "adc1_ovld_led_n": {
            "direction": "O"
          },
          "adc2_ovld_led_n": {
            "direction": "O"
          },
          "adc0_ovrld": {
            "direction": "O"
          },
          "adc1_ovrld": {
            "direction": "O"
          },
          "adc2_ovrld": {
            "direction": "O"
          },
          "adc0_go_trim_ovrld": {
            "direction": "O"
          },
          "adc1_go_trim_ovrld": {
            "direction": "O"
          },
          "adc2_go_trim_ovrld": {
            "direction": "O"
          },
          "adc1_irq": {
            "direction": "O"
          },
          "adc2_irq": {
            "direction": "O"
          },
          "adc1_pdwnf": {
            "direction": "O"
          },
          "adc2_pdwnf": {
            "direction": "O"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dataio_intrfc_axi_interconnect_0_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "4"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dataio_intrfc_xbar_10",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dataio_intrfc_s00_regslice_27"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "px_ads5485intrfc_0": {
            "vlnv": "pentek.com:px_ip:px_ads5485intrfc:1.0",
            "xci_name": "dataio_intrfc_px_ads5485intrfc_0_0",
            "parameters": {
              "initial_tap_delay": {
                "value": "230"
              }
            }
          },
          "px_ads5485intrfc_1": {
            "vlnv": "pentek.com:px_ip:px_ads5485intrfc:1.0",
            "xci_name": "dataio_intrfc_px_ads5485intrfc_1_0",
            "parameters": {
              "initial_tap_delay": {
                "value": "230"
              }
            }
          },
          "px_ads5485intrfc_2": {
            "vlnv": "pentek.com:px_ip:px_ads5485intrfc:1.0",
            "xci_name": "dataio_intrfc_px_ads5485intrfc_2_0",
            "parameters": {
              "initial_tap_delay": {
                "value": "230"
              }
            }
          }
        },
        "interface_nets": {
          "px_ads5485intrfc_0_m_axis_dataio": {
            "interface_ports": [
              "m_axis_adc0_pd_dataio",
              "px_ads5485intrfc_0/m_axis_dataio"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "px_ads5485intrfc_1/s_axi_csr"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "px_ads5485intrfc_0/s_axi_csr"
            ]
          },
          "px_ads5485intrfc_1_m_axis_dataio": {
            "interface_ports": [
              "m_axis_adc1_pd_dataio",
              "px_ads5485intrfc_1/m_axis_dataio"
            ]
          },
          "px_ads5485intrfc_2_m_axis_dataio": {
            "interface_ports": [
              "m_axis_adc2_pd_dataio",
              "px_ads5485intrfc_2/m_axis_dataio"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "px_ads5485intrfc_2/s_axi_csr"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interconnect_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "px_ads5485intrfc_0/s_axi_csr_aclk",
              "px_ads5485intrfc_1/s_axi_csr_aclk",
              "px_ads5485intrfc_2/s_axi_csr_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "px_ads5485intrfc_0/s_axi_csr_aresetn",
              "px_ads5485intrfc_1/s_axi_csr_aresetn",
              "px_ads5485intrfc_2/s_axi_csr_aresetn"
            ]
          },
          "adc0_d0_1_p_1": {
            "ports": [
              "adc0_d0_1_p",
              "px_ads5485intrfc_0/d0_1_p"
            ]
          },
          "adc0_d0_1_n_1": {
            "ports": [
              "adc0_d0_1_n",
              "px_ads5485intrfc_0/d0_1_n"
            ]
          },
          "adc0_d2_3_p_1": {
            "ports": [
              "adc0_d2_3_p",
              "px_ads5485intrfc_0/d2_3_p"
            ]
          },
          "adc0_d2_3_n_1": {
            "ports": [
              "adc0_d2_3_n",
              "px_ads5485intrfc_0/d2_3_n"
            ]
          },
          "adc0_d4_5_p_1": {
            "ports": [
              "adc0_d4_5_p",
              "px_ads5485intrfc_0/d4_5_p"
            ]
          },
          "adc0_d4_5_n_1": {
            "ports": [
              "adc0_d4_5_n",
              "px_ads5485intrfc_0/d4_5_n"
            ]
          },
          "adc0_d6_7_p_1": {
            "ports": [
              "adc0_d6_7_p",
              "px_ads5485intrfc_0/d6_7_p"
            ]
          },
          "adc0_d6_7_n_1": {
            "ports": [
              "adc0_d6_7_n",
              "px_ads5485intrfc_0/d6_7_n"
            ]
          },
          "adc0_d8_9_p_1": {
            "ports": [
              "adc0_d8_9_p",
              "px_ads5485intrfc_0/d8_9_p"
            ]
          },
          "adc0_d8_9_n_1": {
            "ports": [
              "adc0_d8_9_n",
              "px_ads5485intrfc_0/d8_9_n"
            ]
          },
          "adc0_d10_11_p_1": {
            "ports": [
              "adc0_d10_11_p",
              "px_ads5485intrfc_0/d10_11_p"
            ]
          },
          "adc0_d10_11_n_1": {
            "ports": [
              "adc0_d10_11_n",
              "px_ads5485intrfc_0/d10_11_n"
            ]
          },
          "adc0_d12_13_p_1": {
            "ports": [
              "adc0_d12_13_p",
              "px_ads5485intrfc_0/d12_13_p"
            ]
          },
          "adc0_d12_13_n_1": {
            "ports": [
              "adc0_d12_13_n",
              "px_ads5485intrfc_0/d12_13_n"
            ]
          },
          "adc0_d14_15_p_1": {
            "ports": [
              "adc0_d14_15_p",
              "px_ads5485intrfc_0/d14_15_p"
            ]
          },
          "adc0_d14_15_n_1": {
            "ports": [
              "adc0_d14_15_n",
              "px_ads5485intrfc_0/d14_15_n"
            ]
          },
          "sample_clk_a_1": {
            "ports": [
              "sample_clk_a",
              "px_ads5485intrfc_0/sample_clk",
              "px_ads5485intrfc_1/sample_clk",
              "px_ads5485intrfc_2/sample_clk"
            ]
          },
          "adc1_d0_1_p_1": {
            "ports": [
              "adc1_d0_1_p",
              "px_ads5485intrfc_1/d0_1_p"
            ]
          },
          "adc1_d0_1_n_1": {
            "ports": [
              "adc1_d0_1_n",
              "px_ads5485intrfc_1/d0_1_n"
            ]
          },
          "adc1_d2_3_p_1": {
            "ports": [
              "adc1_d2_3_p",
              "px_ads5485intrfc_1/d2_3_p"
            ]
          },
          "adc1_d2_3_n_1": {
            "ports": [
              "adc1_d2_3_n",
              "px_ads5485intrfc_1/d2_3_n"
            ]
          },
          "adc1_d6_7_p_1": {
            "ports": [
              "adc1_d6_7_p",
              "px_ads5485intrfc_1/d6_7_p"
            ]
          },
          "adc1_d6_7_n_1": {
            "ports": [
              "adc1_d6_7_n",
              "px_ads5485intrfc_1/d6_7_n"
            ]
          },
          "adc1_d8_9_p_1": {
            "ports": [
              "adc1_d8_9_p",
              "px_ads5485intrfc_1/d8_9_p"
            ]
          },
          "adc1_d8_9_n_1": {
            "ports": [
              "adc1_d8_9_n",
              "px_ads5485intrfc_1/d8_9_n"
            ]
          },
          "adc1_d10_11_p_1": {
            "ports": [
              "adc1_d10_11_p",
              "px_ads5485intrfc_1/d10_11_p"
            ]
          },
          "adc1_d10_11_n_1": {
            "ports": [
              "adc1_d10_11_n",
              "px_ads5485intrfc_1/d10_11_n"
            ]
          },
          "adc1_d12_13_p_1": {
            "ports": [
              "adc1_d12_13_p",
              "px_ads5485intrfc_1/d12_13_p"
            ]
          },
          "adc1_d12_13_n_1": {
            "ports": [
              "adc1_d12_13_n",
              "px_ads5485intrfc_1/d12_13_n"
            ]
          },
          "adc1_d14_15_p_1": {
            "ports": [
              "adc1_d14_15_p",
              "px_ads5485intrfc_1/d14_15_p"
            ]
          },
          "adc1_d14_15_n_1": {
            "ports": [
              "adc1_d14_15_n",
              "px_ads5485intrfc_1/d14_15_n"
            ]
          },
          "adc2_d0_1_p_1": {
            "ports": [
              "adc2_d0_1_p",
              "px_ads5485intrfc_2/d0_1_p"
            ]
          },
          "adc2_d2_3_n_1": {
            "ports": [
              "adc2_d2_3_n",
              "px_ads5485intrfc_2/d0_1_n"
            ]
          },
          "adc2_d2_3_p_1": {
            "ports": [
              "adc2_d2_3_p",
              "px_ads5485intrfc_2/d2_3_p"
            ]
          },
          "adc2_d0_1_n_1": {
            "ports": [
              "adc2_d0_1_n",
              "px_ads5485intrfc_2/d2_3_n"
            ]
          },
          "adc2_d4_5_p_1": {
            "ports": [
              "adc2_d4_5_p",
              "px_ads5485intrfc_2/d4_5_p"
            ]
          },
          "adc2_d4_5_n_1": {
            "ports": [
              "adc2_d4_5_n",
              "px_ads5485intrfc_2/d4_5_n"
            ]
          },
          "adc2_d6_7_n_1": {
            "ports": [
              "adc2_d6_7_n",
              "px_ads5485intrfc_2/d6_7_n"
            ]
          },
          "adc2_d6_7_p_1": {
            "ports": [
              "adc2_d6_7_p",
              "px_ads5485intrfc_2/d6_7_p"
            ]
          },
          "adc2_d8_9_n_1": {
            "ports": [
              "adc2_d8_9_n",
              "px_ads5485intrfc_2/d8_9_n"
            ]
          },
          "adc2_d8_9_p_1": {
            "ports": [
              "adc2_d8_9_p",
              "px_ads5485intrfc_2/d8_9_p"
            ]
          },
          "adc2_d10_11_n_1": {
            "ports": [
              "adc2_d10_11_n",
              "px_ads5485intrfc_2/d10_11_n"
            ]
          },
          "adc2_d10_11_p_1": {
            "ports": [
              "adc2_d10_11_p",
              "px_ads5485intrfc_2/d10_11_p"
            ]
          },
          "adc2_d12_13_n_1": {
            "ports": [
              "adc2_d12_13_n",
              "px_ads5485intrfc_2/d12_13_n"
            ]
          },
          "adc2_d12_13_p_1": {
            "ports": [
              "adc2_d12_13_p",
              "px_ads5485intrfc_2/d12_13_p"
            ]
          },
          "adc2_d14_15_n_1": {
            "ports": [
              "adc2_d14_15_n",
              "px_ads5485intrfc_2/d14_15_n"
            ]
          },
          "adc2_d14_15_p_1": {
            "ports": [
              "adc2_d14_15_p",
              "px_ads5485intrfc_2/d14_15_p"
            ]
          },
          "adc0_fifo_full_stat_1": {
            "ports": [
              "adc0_fifo_full_stat",
              "px_ads5485intrfc_0/ext_led_src"
            ]
          },
          "adc1_fifo_full_stat1_1": {
            "ports": [
              "adc1_fifo_full_stat",
              "px_ads5485intrfc_1/ext_led_src"
            ]
          },
          "adc2_fifo_full_stat_1": {
            "ports": [
              "adc2_fifo_full_stat",
              "px_ads5485intrfc_2/ext_led_src"
            ]
          },
          "px_ads5485intrfc_0_irq": {
            "ports": [
              "px_ads5485intrfc_0/irq",
              "adc0_irq"
            ]
          },
          "px_ads5485intrfc_0_pdwnf": {
            "ports": [
              "px_ads5485intrfc_0/pdwnf",
              "adc0_pdwnf"
            ]
          },
          "px_ads5485intrfc_0_dither": {
            "ports": [
              "px_ads5485intrfc_0/dither",
              "adc_dither"
            ]
          },
          "px_ads5485intrfc_0_ovld_led_n": {
            "ports": [
              "px_ads5485intrfc_0/ovld_led_n",
              "adc0_ovld_led_n"
            ]
          },
          "px_ads5485intrfc_1_ovld_led_n": {
            "ports": [
              "px_ads5485intrfc_1/ovld_led_n",
              "adc1_ovld_led_n"
            ]
          },
          "px_ads5485intrfc_2_ovld_led_n": {
            "ports": [
              "px_ads5485intrfc_2/ovld_led_n",
              "adc2_ovld_led_n"
            ]
          },
          "px_ads5485intrfc_0_adc_ovrld": {
            "ports": [
              "px_ads5485intrfc_0/adc_ovrld",
              "adc0_ovrld"
            ]
          },
          "px_ads5485intrfc_1_adc_ovrld": {
            "ports": [
              "px_ads5485intrfc_1/adc_ovrld",
              "adc1_ovrld"
            ]
          },
          "px_ads5485intrfc_2_adc_ovrld": {
            "ports": [
              "px_ads5485intrfc_2/adc_ovrld",
              "adc2_ovrld"
            ]
          },
          "px_ads5485intrfc_0_go_trim_ovrld": {
            "ports": [
              "px_ads5485intrfc_0/go_trim_ovrld",
              "adc0_go_trim_ovrld"
            ]
          },
          "px_ads5485intrfc_1_go_trim_ovrld": {
            "ports": [
              "px_ads5485intrfc_1/go_trim_ovrld",
              "adc1_go_trim_ovrld"
            ]
          },
          "px_ads5485intrfc_2_go_trim_ovrld": {
            "ports": [
              "px_ads5485intrfc_2/go_trim_ovrld",
              "adc2_go_trim_ovrld"
            ]
          },
          "px_ads5485intrfc_1_irq": {
            "ports": [
              "px_ads5485intrfc_1/irq",
              "adc1_irq"
            ]
          },
          "px_ads5485intrfc_2_irq": {
            "ports": [
              "px_ads5485intrfc_2/irq",
              "adc2_irq"
            ]
          },
          "px_ads5485intrfc_1_pdwnf": {
            "ports": [
              "px_ads5485intrfc_1/pdwnf",
              "adc1_pdwnf"
            ]
          },
          "px_ads5485intrfc_2_pdwnf": {
            "ports": [
              "px_ads5485intrfc_2/pdwnf",
              "adc2_pdwnf"
            ]
          },
          "adc1_d4_5_p_1": {
            "ports": [
              "adc1_d4_5_p",
              "px_ads5485intrfc_1/d4_5_p"
            ]
          },
          "adc1_d4_5_n_1": {
            "ports": [
              "adc1_d4_5_n",
              "px_ads5485intrfc_1/d4_5_n"
            ]
          }
        }
      },
      "merge_streams": {
        "interface_ports": {
          "s_axis_pts": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_adc0_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_adc1_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_adc2_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_adc0_pd_dataio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_adc1_pd_dataio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_adc2_pd_dataio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "sample_clk_a": {
            "direction": "I"
          },
          "aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "axis_pts_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_0",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[63:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[23:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[63:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[23:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[63:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[23:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[63:0]"
              },
              "M03_TUSER_REMAP": {
                "value": "tuser[23:0]"
              },
              "M04_TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "NUM_MI": {
                "value": "4"
              }
            }
          },
          "adc0_pdti_mrg": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mrg:1.0",
            "xci_name": "dataio_intrfc_px_axis_pdti_mrg_0_0",
            "parameters": {
              "data_stream_delay": {
                "value": "0"
              },
              "info_stream_delay": {
                "value": "0"
              },
              "time_stream_delay": {
                "value": "1"
              }
            }
          },
          "adc1_pdti_mrg": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mrg:1.0",
            "xci_name": "dataio_intrfc_px_axis_pdti_mrg_1_0",
            "parameters": {
              "data_stream_delay": {
                "value": "0"
              },
              "info_stream_delay": {
                "value": "0"
              },
              "time_stream_delay": {
                "value": "1"
              }
            }
          },
          "adc2_pdti_mrg": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mrg:1.0",
            "xci_name": "dataio_intrfc_px_axis_pdti_mrg_2_0",
            "parameters": {
              "data_stream_delay": {
                "value": "0"
              },
              "info_stream_delay": {
                "value": "0"
              },
              "time_stream_delay": {
                "value": "1"
              }
            }
          },
          "info_adc0": {
            "vlnv": "pentek.com:px_ip:px_sig2pxaxis:1.1",
            "xci_name": "dataio_intrfc_px_sig2pxaxis_0_0",
            "parameters": {
              "has_pd_output": {
                "value": "false"
              },
              "has_ptctl_output": {
                "value": "false"
              },
              "has_pts_output": {
                "value": "false"
              },
              "use_info_inputs": {
                "value": "false"
              },
              "use_input_tvalid": {
                "value": "false"
              }
            }
          },
          "info_adc1": {
            "vlnv": "pentek.com:px_ip:px_sig2pxaxis:1.1",
            "xci_name": "dataio_intrfc_px_sig2pxaxis_1_0",
            "parameters": {
              "dflt_channel": {
                "value": "1"
              },
              "has_pd_output": {
                "value": "false"
              },
              "has_ptctl_output": {
                "value": "false"
              },
              "has_pts_output": {
                "value": "false"
              },
              "use_info_inputs": {
                "value": "false"
              },
              "use_input_tvalid": {
                "value": "false"
              }
            }
          },
          "info_adc2": {
            "vlnv": "pentek.com:px_ip:px_sig2pxaxis:1.1",
            "xci_name": "dataio_intrfc_px_sig2pxaxis_2_0",
            "parameters": {
              "dflt_channel": {
                "value": "2"
              },
              "has_pd_output": {
                "value": "false"
              },
              "has_ptctl_output": {
                "value": "false"
              },
              "has_pts_output": {
                "value": "false"
              },
              "use_info_inputs": {
                "value": "false"
              },
              "use_input_tvalid": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "s_axis_pts_1": {
            "interface_ports": [
              "s_axis_pts",
              "axis_pts_broadcast/S_AXIS"
            ]
          },
          "adc2_pdti_mrg_m_axis_pdti": {
            "interface_ports": [
              "m_axis_adc2_pdti",
              "adc2_pdti_mrg/m_axis_pdti"
            ]
          },
          "s_axis_adc2_pd_dataio_1": {
            "interface_ports": [
              "s_axis_adc2_pd_dataio",
              "adc2_pdti_mrg/s_axis_pd"
            ]
          },
          "s_axis_adc1_pd_dataio_1": {
            "interface_ports": [
              "s_axis_adc1_pd_dataio",
              "adc1_pdti_mrg/s_axis_pd"
            ]
          },
          "px_sig2pxaxis_0_m_axis_pi": {
            "interface_ports": [
              "info_adc0/m_axis_pi",
              "adc0_pdti_mrg/s_axis_pi"
            ]
          },
          "px_sig2pxaxis_2_m_axis_pi": {
            "interface_ports": [
              "adc2_pdti_mrg/s_axis_pi",
              "info_adc2/m_axis_pi"
            ]
          },
          "adc0_pdti_mrg_m_axis_pdti": {
            "interface_ports": [
              "m_axis_adc0_pdti",
              "adc0_pdti_mrg/m_axis_pdti"
            ]
          },
          "adc1_pdti_mrg_m_axis_pdti": {
            "interface_ports": [
              "m_axis_adc1_pdti",
              "adc1_pdti_mrg/m_axis_pdti"
            ]
          },
          "px_sig2pxaxis_1_m_axis_pi": {
            "interface_ports": [
              "info_adc1/m_axis_pi",
              "adc1_pdti_mrg/s_axis_pi"
            ]
          },
          "s_axis_adc0_pd_dataio_1": {
            "interface_ports": [
              "s_axis_adc0_pd_dataio",
              "adc0_pdti_mrg/s_axis_pd"
            ]
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "adc0_pdti_mrg/s_axis_pts",
              "axis_pts_broadcast/M00_AXIS"
            ]
          },
          "axis_broadcaster_0_M02_AXIS": {
            "interface_ports": [
              "adc2_pdti_mrg/s_axis_pts",
              "axis_pts_broadcast/M02_AXIS"
            ]
          },
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "adc1_pdti_mrg/s_axis_pts",
              "axis_pts_broadcast/M01_AXIS"
            ]
          }
        },
        "nets": {
          "sample_clk_a_1": {
            "ports": [
              "sample_clk_a",
              "axis_pts_broadcast/aclk",
              "adc0_pdti_mrg/s_axis_aclk",
              "adc1_pdti_mrg/s_axis_aclk",
              "adc2_pdti_mrg/s_axis_aclk",
              "info_adc0/m_axis_aclk",
              "info_adc1/m_axis_aclk",
              "info_adc2/m_axis_aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_pts_broadcast/aresetn",
              "adc0_pdti_mrg/s_axis_aresetn",
              "adc1_pdti_mrg/s_axis_aresetn",
              "adc2_pdti_mrg/s_axis_aresetn",
              "info_adc0/m_axis_aresetn",
              "info_adc1/m_axis_aresetn",
              "info_adc2/m_axis_aresetn"
            ]
          }
        }
      },
      "stream_mux": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_adc0_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_adc1_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_adc2_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_testsig_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_ch0_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_ch1_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_ch2_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "sample_clk_a": {
            "direction": "I"
          },
          "aresetn": {
            "direction": "I"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dataio_intrfc_axi_interconnect_0_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dataio_intrfc_xbar_11",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dataio_intrfc_s00_regslice_28"
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "adc0_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_1",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M03_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "M_TUSER_WIDTH": {
                "value": "128"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TUSER_WIDTH": {
                "value": "128"
              }
            }
          },
          "adc1_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_2",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M03_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "M_TUSER_WIDTH": {
                "value": "128"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TUSER_WIDTH": {
                "value": "128"
              }
            }
          },
          "adc2_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_3",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M03_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "M_TUSER_WIDTH": {
                "value": "128"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TUSER_WIDTH": {
                "value": "128"
              }
            }
          },
          "testsig_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_4",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M03_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M04_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M04_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M05_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M05_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "M_TUSER_WIDTH": {
                "value": "128"
              },
              "NUM_MI": {
                "value": "6"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TUSER_WIDTH": {
                "value": "128"
              }
            }
          },
          "chan1_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dataio_intrfc_chan0_mux_0",
            "parameters": {
              "num_input_streams": {
                "value": "5"
              }
            }
          },
          "chan2_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dataio_intrfc_chan1_mux_0",
            "parameters": {
              "num_input_streams": {
                "value": "5"
              }
            }
          },
          "chan0_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dataio_intrfc_px_axis_pdti_mux_0_0",
            "parameters": {
              "num_input_streams": {
                "value": "5"
              }
            }
          }
        },
        "interface_nets": {
          "adc1_broadcast_M02_AXIS": {
            "interface_ports": [
              "adc1_broadcast/M02_AXIS",
              "chan2_mux/s_axis_i1_pdti"
            ]
          },
          "chan1_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_ch1_pdti",
              "chan1_mux/m_axis_pdti"
            ]
          },
          "testsig_broadcast_M00_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M00_AXIS",
              "chan0_mux/s_axis_i4_pdti"
            ]
          },
          "s_axis_testsig_pdti_1": {
            "interface_ports": [
              "s_axis_testsig_pdti",
              "testsig_broadcast/S_AXIS"
            ]
          },
          "adc0_broadcast_M00_AXIS": {
            "interface_ports": [
              "adc0_broadcast/M00_AXIS",
              "chan0_mux/s_axis_i0_pdti"
            ]
          },
          "chan0_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_ch0_pdti",
              "chan0_mux/m_axis_pdti"
            ]
          },
          "testsig_broadcast_M03_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M03_AXIS",
              "chan0_mux/s_axis_i3_pdti"
            ]
          },
          "testsig_broadcast_M02_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M02_AXIS",
              "chan2_mux/s_axis_i4_pdti"
            ]
          },
          "adc2_broadcast_M00_AXIS": {
            "interface_ports": [
              "adc2_broadcast/M00_AXIS",
              "chan0_mux/s_axis_i2_pdti"
            ]
          },
          "testsig_broadcast_M05_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M05_AXIS",
              "chan2_mux/s_axis_i3_pdti"
            ]
          },
          "adc1_broadcast_M01_AXIS": {
            "interface_ports": [
              "adc1_broadcast/M01_AXIS",
              "chan1_mux/s_axis_i1_pdti"
            ]
          },
          "adc2_broadcast_M01_AXIS": {
            "interface_ports": [
              "adc2_broadcast/M01_AXIS",
              "chan1_mux/s_axis_i2_pdti"
            ]
          },
          "chan2_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_ch2_pdti",
              "chan2_mux/m_axis_pdti"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "chan2_mux/s_axi_csr"
            ]
          },
          "s_axis_adc1_pdti_1": {
            "interface_ports": [
              "s_axis_adc1_pdti",
              "adc1_broadcast/S_AXIS"
            ]
          },
          "s_axis_adc2_pdti_1": {
            "interface_ports": [
              "s_axis_adc2_pdti",
              "adc2_broadcast/S_AXIS"
            ]
          },
          "testsig_broadcast_M04_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M04_AXIS",
              "chan1_mux/s_axis_i3_pdti"
            ]
          },
          "adc0_broadcast_M01_AXIS": {
            "interface_ports": [
              "adc0_broadcast/M01_AXIS",
              "chan1_mux/s_axis_i0_pdti"
            ]
          },
          "adc1_broadcast_M00_AXIS": {
            "interface_ports": [
              "adc1_broadcast/M00_AXIS",
              "chan0_mux/s_axis_i1_pdti"
            ]
          },
          "testsig_broadcast_M01_AXIS": {
            "interface_ports": [
              "testsig_broadcast/M01_AXIS",
              "chan1_mux/s_axis_i4_pdti"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "chan0_mux/s_axi_csr"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "adc2_broadcast_M02_AXIS": {
            "interface_ports": [
              "adc2_broadcast/M02_AXIS",
              "chan2_mux/s_axis_i2_pdti"
            ]
          },
          "s_axis_adc0_pdti_1": {
            "interface_ports": [
              "s_axis_adc0_pdti",
              "adc0_broadcast/S_AXIS"
            ]
          },
          "adc0_broadcast_M02_AXIS": {
            "interface_ports": [
              "adc0_broadcast/M02_AXIS",
              "chan2_mux/s_axis_i0_pdti"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "chan1_mux/s_axi_csr"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "chan1_mux/s_axi_csr_aclk",
              "chan2_mux/s_axi_csr_aclk",
              "chan0_mux/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "chan1_mux/s_axi_csr_aresetn",
              "chan2_mux/s_axi_csr_aresetn",
              "chan0_mux/s_axi_csr_aresetn"
            ]
          },
          "sample_clk_a_1": {
            "ports": [
              "sample_clk_a",
              "adc0_broadcast/aclk",
              "adc1_broadcast/aclk",
              "adc2_broadcast/aclk",
              "testsig_broadcast/aclk",
              "chan1_mux/s_axis_aclk",
              "chan2_mux/s_axis_aclk",
              "chan0_mux/s_axis_aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "adc0_broadcast/aresetn",
              "adc1_broadcast/aresetn",
              "adc2_broadcast/aresetn",
              "testsig_broadcast/aresetn",
              "chan1_mux/s_axis_aresetn",
              "chan2_mux/s_axis_aresetn",
              "chan0_mux/s_axis_aresetn"
            ]
          }
        }
      },
      "adc_test_signal_gen": {
        "interface_ports": {
          "s_axis_pts": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_testsig_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_ptctl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "sample_clk_a": {
            "direction": "I"
          },
          "aresetn": {
            "direction": "I"
          },
          "testsig_irq": {
            "direction": "O"
          }
        },
        "components": {
          "axis_pdti_mrg": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mrg:1.0",
            "xci_name": "dataio_intrfc_px_axis_pdti_mrg_0_1",
            "parameters": {
              "data_stream_delay": {
                "value": "0"
              },
              "info_stream_delay": {
                "value": "0"
              },
              "time_stream_delay": {
                "value": "10"
              }
            }
          },
          "info_tstsig": {
            "vlnv": "pentek.com:px_ip:px_sig2pxaxis:1.1",
            "xci_name": "dataio_intrfc_px_sig2pxaxis_0_1",
            "parameters": {
              "has_pd_output": {
                "value": "false"
              },
              "has_ptctl_output": {
                "value": "false"
              },
              "has_pts_output": {
                "value": "false"
              },
              "use_info_inputs": {
                "value": "false"
              },
              "use_input_tvalid": {
                "value": "false"
              }
            }
          },
          "test_sig_gen": {
            "vlnv": "pentek.com:px_ip:px_test_sig_gen:1.0",
            "xci_name": "dataio_intrfc_px_test_sig_gen_0_0"
          }
        },
        "interface_nets": {
          "px_axis_pdti_mrg_0_m_axis_pdti": {
            "interface_ports": [
              "m_axis_testsig_pdti",
              "axis_pdti_mrg/m_axis_pdti"
            ]
          },
          "s_axis_ptctl_1": {
            "interface_ports": [
              "s_axis_ptctl",
              "test_sig_gen/s_axis_ptctl"
            ]
          },
          "info_tstsig_m_axis_pi": {
            "interface_ports": [
              "axis_pdti_mrg/s_axis_pi",
              "info_tstsig/m_axis_pi"
            ]
          },
          "px_test_sig_gen_0_m_axis_pd_testsig": {
            "interface_ports": [
              "test_sig_gen/m_axis_pd_testsig",
              "axis_pdti_mrg/s_axis_pd"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "test_sig_gen/s_axi_csr"
            ]
          },
          "s_axis_pts_1": {
            "interface_ports": [
              "s_axis_pts",
              "axis_pdti_mrg/s_axis_pts"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "test_sig_gen/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "test_sig_gen/s_axi_csr_aresetn"
            ]
          },
          "sample_clk_a_1": {
            "ports": [
              "sample_clk_a",
              "axis_pdti_mrg/s_axis_aclk",
              "info_tstsig/m_axis_aclk",
              "test_sig_gen/s_axis_aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_pdti_mrg/s_axis_aresetn",
              "info_tstsig/m_axis_aresetn",
              "test_sig_gen/s_axis_aresetn"
            ]
          },
          "px_test_sig_gen_0_irq": {
            "ports": [
              "test_sig_gen/irq",
              "testsig_irq"
            ]
          }
        }
      },
      "sample_clk_gen": {
        "interface_ports": {
          "clka_glbl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "user_prop"
              }
            }
          },
          "clkb_glbl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              }
            }
          },
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "vcxo_en": {
            "direction": "O"
          },
          "vcxo_sel_n": {
            "direction": "O"
          },
          "clk_mux_sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "cdc_sync_rst_out": {
            "direction": "O"
          },
          "clk_det_led_n": {
            "direction": "O"
          },
          "cdc_clka_intrfc_irq": {
            "direction": "O"
          },
          "axil2cdc_irq": {
            "direction": "O"
          },
          "cdc_sync_rst_in_p": {
            "direction": "I"
          },
          "cdc_sync_rst_in_n": {
            "direction": "I"
          },
          "refclk": {
            "direction": "I"
          },
          "sample_clk_a": {
            "direction": "O"
          },
          "cdc_clkb_intrfc_irq": {
            "direction": "O"
          },
          "sample_clk_b": {
            "direction": "O"
          },
          "cdc_stat_vcxo": {
            "direction": "I"
          },
          "cdc_stat_ref": {
            "direction": "I"
          },
          "cdc_stat_lock": {
            "direction": "I"
          },
          "cdc_dat": {
            "direction": "O"
          },
          "cdc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "cdc_le": {
            "direction": "O"
          },
          "cdc_rst_n": {
            "type": "rst",
            "direction": "O"
          },
          "cdc_stat_vcxo_led_n": {
            "direction": "O"
          },
          "cdc_stat_ref_led_n": {
            "direction": "O"
          },
          "cdc_stat_lock_led_n": {
            "direction": "O"
          }
        },
        "components": {
          "not_vcxoseln": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "dataio_intrfc_not_vcxen_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "noclock_selected": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "dataio_intrfc_not_vcxoen_0",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "not_vcxoen": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "dataio_intrfc_util_vector_logic_0_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "led_or": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "dataio_intrfc_util_reduced_logic_0_2",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "axi_intercnct": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dataio_intrfc_axi_interconnect_0_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dataio_intrfc_xbar_12",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dataio_intrfc_s00_regslice_29"
                  }
                },
                "interface_nets": {
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_intercnct_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_intercnct": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_intercnct": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_intercnct": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_intercnct_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_intercnct_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axil2cdc": {
            "vlnv": "pentek.com:px_ip:px_axil2cdc:1.0",
            "xci_name": "dataio_intrfc_px_axil2cdc_0_0",
            "parameters": {
              "default_word0": {
                "value": "0x00013000"
              },
              "default_word1": {
                "value": "0x0000007d"
              },
              "default_word2": {
                "value": "0xd00000a2"
              },
              "default_word3": {
                "value": "0x00000027"
              }
            }
          },
          "cdc_clka": {
            "vlnv": "pentek.com:px_ip:px_cdc_clk_intrfc:1.0",
            "xci_name": "dataio_intrfc_px_cdc_clk_intrfc_0_0",
            "parameters": {
              "has_man_keepalive_in": {
                "value": "true"
              }
            }
          },
          "cdc_clkb": {
            "vlnv": "pentek.com:px_ip:px_cdc_clk_intrfc:1.0",
            "xci_name": "dataio_intrfc_px_cdc_clk_intrfc_0_1",
            "parameters": {
              "has_man_keepalive_in": {
                "value": "true"
              }
            }
          },
          "led_sc2vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dataio_intrfc_px_scalar2vctr_0_3",
            "parameters": {
              "number_inputs": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_intercnct/S00_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_intercnct/M01_AXI",
              "cdc_clka/s_axi_csr"
            ]
          },
          "clka_glbl_1": {
            "interface_ports": [
              "clka_glbl",
              "cdc_clka/diff_clk_in"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_intercnct/M00_AXI",
              "axil2cdc/s_axi_csr"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "cdc_clkb/s_axi_csr",
              "axi_intercnct/M02_AXI"
            ]
          },
          "clkb_glbl_1": {
            "interface_ports": [
              "clkb_glbl",
              "cdc_clkb/diff_clk_in"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "axi_intercnct/ACLK",
              "axi_intercnct/S00_ACLK",
              "axi_intercnct/M00_ACLK",
              "axi_intercnct/M01_ACLK",
              "axi_intercnct/M02_ACLK",
              "axil2cdc/aclk",
              "cdc_clka/s_axi_csr_aclk",
              "cdc_clkb/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "axi_intercnct/ARESETN",
              "axi_intercnct/S00_ARESETN",
              "axi_intercnct/M00_ARESETN",
              "axi_intercnct/M01_ARESETN",
              "axi_intercnct/M02_ARESETN",
              "axil2cdc/aresetn",
              "axil2cdc/s_axi_csr_aresetn",
              "cdc_clka/s_axi_csr_aresetn",
              "cdc_clkb/s_axi_csr_aresetn"
            ]
          },
          "px_axil2cdc_0_vcxo_en": {
            "ports": [
              "axil2cdc/vcxo_en",
              "vcxo_en",
              "not_vcxoen/Op1"
            ]
          },
          "px_axil2cdc_0_vcxo_sel_n": {
            "ports": [
              "axil2cdc/vcxo_sel_n",
              "vcxo_sel_n",
              "not_vcxoseln/Op1"
            ]
          },
          "px_axil2cdc_0_clk_mux_sel": {
            "ports": [
              "axil2cdc/clk_mux_sel",
              "clk_mux_sel"
            ]
          },
          "px_axil2cdc_0_stat_vcxo": {
            "ports": [
              "axil2cdc/stat_vcxo",
              "cdc_clka/cdc_stat_vcxo",
              "cdc_clkb/cdc_stat_vcxo"
            ]
          },
          "px_axil2cdc_0_stat_ref": {
            "ports": [
              "axil2cdc/stat_ref",
              "cdc_clka/cdc_stat_ref",
              "cdc_clkb/cdc_stat_ref"
            ]
          },
          "px_axil2cdc_0_stat_lock": {
            "ports": [
              "axil2cdc/stat_lock",
              "cdc_clka/cdc_stat_lock",
              "cdc_clkb/cdc_stat_lock"
            ]
          },
          "px_axil2cdc_0_cdc_sync_rst_out": {
            "ports": [
              "axil2cdc/cdc_sync_rst_out",
              "cdc_sync_rst_out"
            ]
          },
          "px_cdc_clk_intrfc_0_irq": {
            "ports": [
              "cdc_clka/irq",
              "cdc_clka_intrfc_irq"
            ]
          },
          "axil2cdc_irq1": {
            "ports": [
              "axil2cdc/irq",
              "axil2cdc_irq"
            ]
          },
          "cdc_sync_rst_in_p_1": {
            "ports": [
              "cdc_sync_rst_in_p",
              "axil2cdc/cdc_sync_rst_in_p"
            ]
          },
          "cdc_sync_rst_in_n_1": {
            "ports": [
              "cdc_sync_rst_in_n",
              "axil2cdc/cdc_sync_rst_in_n"
            ]
          },
          "refclk_1": {
            "ports": [
              "refclk",
              "cdc_clka/refclk",
              "cdc_clkb/refclk"
            ]
          },
          "cdc_clk_intrfc_sample_clk": {
            "ports": [
              "cdc_clka/sample_clk",
              "sample_clk_a"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "led_sc2vctr/output_vector",
              "led_or/Op1"
            ]
          },
          "cdc_clka_intrfc_led_n": {
            "ports": [
              "cdc_clka/led_n",
              "led_sc2vctr/input0"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "led_or/Res",
              "clk_det_led_n"
            ]
          },
          "px_cdc_clk_intrfc_0_irq1": {
            "ports": [
              "cdc_clkb/irq",
              "cdc_clkb_intrfc_irq"
            ]
          },
          "px_cdc_clk_intrfc_0_sample_clk": {
            "ports": [
              "cdc_clkb/sample_clk",
              "sample_clk_b"
            ]
          },
          "px_cdc_clk_intrfc_0_led_n": {
            "ports": [
              "cdc_clkb/led_n",
              "led_sc2vctr/input1"
            ]
          },
          "not_vcxoen_Res": {
            "ports": [
              "not_vcxoen/Res",
              "noclock_selected/Op1"
            ]
          },
          "not_vcxoseln_Res": {
            "ports": [
              "not_vcxoseln/Res",
              "noclock_selected/Op2"
            ]
          },
          "noclock_selected_Res": {
            "ports": [
              "noclock_selected/Res",
              "cdc_clka/man_keepalive_in",
              "cdc_clkb/man_keepalive_in"
            ]
          },
          "cdc_stat_vcxo_1": {
            "ports": [
              "cdc_stat_vcxo",
              "axil2cdc/cdc_stat_vcxo"
            ]
          },
          "cdc_stat_ref_1": {
            "ports": [
              "cdc_stat_ref",
              "axil2cdc/cdc_stat_ref"
            ]
          },
          "cdc_stat_lock_1": {
            "ports": [
              "cdc_stat_lock",
              "axil2cdc/cdc_stat_lock"
            ]
          },
          "axil2cdc_cdc_dat": {
            "ports": [
              "axil2cdc/cdc_dat",
              "cdc_dat"
            ]
          },
          "axil2cdc_cdc_clk": {
            "ports": [
              "axil2cdc/cdc_clk",
              "cdc_clk"
            ]
          },
          "axil2cdc_cdc_le": {
            "ports": [
              "axil2cdc/cdc_le",
              "cdc_le"
            ]
          },
          "axil2cdc_cdc_rst_n": {
            "ports": [
              "axil2cdc/cdc_rst_n",
              "cdc_rst_n"
            ]
          },
          "axil2cdc_cdc_stat_vcxo_led_n": {
            "ports": [
              "axil2cdc/cdc_stat_vcxo_led_n",
              "cdc_stat_vcxo_led_n"
            ]
          },
          "axil2cdc_cdc_stat_ref_led_n": {
            "ports": [
              "axil2cdc/cdc_stat_ref_led_n",
              "cdc_stat_ref_led_n"
            ]
          },
          "axil2cdc_cdc_stat_lock_led_n": {
            "ports": [
              "axil2cdc/cdc_stat_lock_led_n",
              "cdc_stat_lock_led_n"
            ]
          }
        }
      },
      "interrupts": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "irq_out": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "cdc_clka_intrfc_irq": {
            "direction": "I"
          },
          "axil2cdc_irq": {
            "direction": "I"
          },
          "syncbus_a_irq": {
            "direction": "I"
          },
          "adc_testsig_irq": {
            "direction": "I"
          },
          "adc0_irq": {
            "direction": "I"
          },
          "adc1_irq": {
            "direction": "I"
          },
          "adc2_irq": {
            "direction": "I"
          },
          "dac_irq": {
            "direction": "I"
          },
          "cdc_clkb_intrfc_irq": {
            "direction": "I"
          },
          "syncbus_b_irq": {
            "direction": "I"
          },
          "dac_testsig_irq": {
            "direction": "I"
          }
        },
        "components": {
          "irq_pulses": {
            "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
            "xci_name": "dataio_intrfc_px_irq_pls_aggr_0_0",
            "parameters": {
              "num_interrupt_sources": {
                "value": "13"
              }
            }
          },
          "adc_irq_vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dataio_intrfc_px_scalar2vctr_0_0",
            "parameters": {
              "number_inputs": {
                "value": "13"
              }
            }
          },
          "unused_irq_tieoff": {
            "vlnv": "pentek.com:px_ip:px_scalar_const:1.0",
            "xci_name": "dataio_intrfc_px_scalar_const_0_0"
          }
        },
        "interface_nets": {
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "irq_pulses/s_axi_csr"
            ]
          }
        },
        "nets": {
          "px_irq_pls_aggr_0_irq_out": {
            "ports": [
              "irq_pulses/irq_out",
              "irq_out"
            ]
          },
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "irq_pulses/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "irq_pulses/s_axi_csr_aresetn"
            ]
          },
          "unused_irq_tieoff_std_logic_const": {
            "ports": [
              "unused_irq_tieoff/std_logic_const",
              "adc_irq_vctr/input3",
              "adc_irq_vctr/input11"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "adc_irq_vctr/output_vector",
              "irq_pulses/intrpt_in"
            ]
          },
          "input0_1": {
            "ports": [
              "cdc_clka_intrfc_irq",
              "adc_irq_vctr/input0"
            ]
          },
          "input2_1": {
            "ports": [
              "axil2cdc_irq",
              "adc_irq_vctr/input2"
            ]
          },
          "input4_1": {
            "ports": [
              "syncbus_a_irq",
              "adc_irq_vctr/input4"
            ]
          },
          "input6_1": {
            "ports": [
              "adc_testsig_irq",
              "adc_irq_vctr/input6"
            ]
          },
          "input8_1": {
            "ports": [
              "adc0_irq",
              "adc_irq_vctr/input8"
            ]
          },
          "input9_1": {
            "ports": [
              "adc1_irq",
              "adc_irq_vctr/input9"
            ]
          },
          "input10_1": {
            "ports": [
              "adc2_irq",
              "adc_irq_vctr/input10"
            ]
          },
          "cdc_clkb_intrfc_irq1_1": {
            "ports": [
              "cdc_clkb_intrfc_irq",
              "adc_irq_vctr/input1"
            ]
          },
          "dac_irq_1": {
            "ports": [
              "dac_irq",
              "adc_irq_vctr/input12"
            ]
          },
          "syncbus_a_irq1_1": {
            "ports": [
              "syncbus_b_irq",
              "adc_irq_vctr/input5"
            ]
          },
          "dac_testsig_irq_1": {
            "ports": [
              "dac_testsig_irq",
              "adc_irq_vctr/input7"
            ]
          }
        }
      },
      "dac_test_signal_gen": {
        "interface_ports": {
          "m_axis_testsig_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_ptctl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "sample_clk_b": {
            "direction": "I"
          },
          "aresetn": {
            "direction": "I"
          },
          "testsig_irq": {
            "direction": "O"
          }
        },
        "components": {
          "axis_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dataio_intrfc_axis_broadcaster_0_5",
            "parameters": {
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              }
            }
          },
          "axis_combiner_0": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "dataio_intrfc_axis_combiner_0_0"
          },
          "axis_pdti_mrg": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mrg:1.0",
            "xci_name": "dataio_intrfc_axis_pdti_mrg_0",
            "parameters": {
              "data_byte_width": {
                "value": "4"
              },
              "data_stream_delay": {
                "value": "0"
              },
              "info_stream_delay": {
                "value": "0"
              },
              "time_stream_delay": {
                "value": "0"
              }
            }
          },
          "info_tstsig": {
            "vlnv": "pentek.com:px_ip:px_sig2pxaxis:1.1",
            "xci_name": "dataio_intrfc_info_tstsig_0",
            "parameters": {
              "data_byte_width": {
                "value": "4"
              },
              "dflt_data_format": {
                "value": "3"
              },
              "has_pd_output": {
                "value": "false"
              },
              "has_ptctl_output": {
                "value": "false"
              },
              "has_pts_output": {
                "value": "false"
              },
              "use_info_inputs": {
                "value": "false"
              },
              "use_input_tvalid": {
                "value": "false"
              }
            }
          },
          "pts_axis_tieoff": {
            "vlnv": "pentek.com:px_ip:px_axis_tieoff:1.0",
            "xci_name": "dataio_intrfc_px_axis_tieoff_0_0",
            "parameters": {
              "has_tready": {
                "value": "false"
              },
              "num_data_bytes": {
                "value": "8"
              },
              "num_user_bits": {
                "value": "24"
              },
              "tvalid_asserted": {
                "value": "true"
              }
            }
          },
          "test_sig_gen": {
            "vlnv": "pentek.com:px_ip:px_test_sig_gen:1.0",
            "xci_name": "dataio_intrfc_px_test_sig_gen_0_1"
          }
        },
        "interface_nets": {
          "px_axis_tieoff_0_m_axis": {
            "interface_ports": [
              "pts_axis_tieoff/m_axis",
              "axis_pdti_mrg/s_axis_pts"
            ]
          },
          "axis_broadcast_M00_AXIS": {
            "interface_ports": [
              "axis_broadcast/M00_AXIS",
              "axis_combiner_0/S00_AXIS"
            ]
          },
          "info_tstsig_m_axis_pi": {
            "interface_ports": [
              "axis_pdti_mrg/s_axis_pi",
              "info_tstsig/m_axis_pi"
            ]
          },
          "axis_broadcast_M01_AXIS": {
            "interface_ports": [
              "axis_broadcast/M01_AXIS",
              "axis_combiner_0/S01_AXIS"
            ]
          },
          "axis_combiner_0_M_AXIS": {
            "interface_ports": [
              "axis_pdti_mrg/s_axis_pd",
              "axis_combiner_0/M_AXIS"
            ]
          },
          "s_axis_ptctl_1": {
            "interface_ports": [
              "s_axis_ptctl",
              "test_sig_gen/s_axis_ptctl"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "test_sig_gen/s_axi_csr"
            ]
          },
          "px_axis_pdti_mrg_0_m_axis_pdti": {
            "interface_ports": [
              "m_axis_testsig_pdti",
              "axis_pdti_mrg/m_axis_pdti"
            ]
          },
          "test_sig_gen_m_axis_pd_testsig": {
            "interface_ports": [
              "axis_broadcast/S_AXIS",
              "test_sig_gen/m_axis_pd_testsig"
            ]
          }
        },
        "nets": {
          "s_axi_csr_aclk_1": {
            "ports": [
              "s_axi_csr_aclk",
              "test_sig_gen/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "test_sig_gen/s_axi_csr_aresetn"
            ]
          },
          "sample_clk_a_1": {
            "ports": [
              "sample_clk_b",
              "axis_broadcast/aclk",
              "axis_combiner_0/aclk",
              "axis_pdti_mrg/s_axis_aclk",
              "info_tstsig/m_axis_aclk",
              "pts_axis_tieoff/aclk",
              "test_sig_gen/s_axis_aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_broadcast/aresetn",
              "axis_combiner_0/aresetn",
              "axis_pdti_mrg/s_axis_aresetn",
              "info_tstsig/m_axis_aresetn",
              "pts_axis_tieoff/aresetn",
              "test_sig_gen/s_axis_aresetn"
            ]
          },
          "px_test_sig_gen_0_irq": {
            "ports": [
              "test_sig_gen/irq",
              "testsig_irq"
            ]
          }
        }
      },
      "rtlost_inv": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "dataio_intrfc_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "mstr_led_and": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "dataio_intrfc_util_reduced_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "4"
          }
        }
      },
      "dac_ptctl_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "dataio_intrfc_adc_ptctl_broadcast_0"
      },
      "axi_intrcnct_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dataio_intrfc_axi_interconnect_0_3",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "M06_HAS_REGSLICE": {
            "value": "1"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "dataio_intrfc_xbar_13",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_s00_regslice_25"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              },
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              },
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              },
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m04_couplers_to_axi_intrcnct_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_intrcnct_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_intrcnct_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_intrcnct_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_intrcnct_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_intrcnct_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_intrcnct_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_intrcnct_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_intrcnct_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dataio_intrfc_axi_interconnect_0_4",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "M04_HAS_REGSLICE": {
            "value": "3"
          },
          "M05_HAS_REGSLICE": {
            "value": "3"
          },
          "M06_HAS_REGSLICE": {
            "value": "3"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "7"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "dataio_intrfc_xbar_14",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dataio_intrfc_s00_regslice_26"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "axi_intrcnct_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_intrcnct_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_intrcnct_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_intrcnct_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "pts_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "dataio_intrfc_axis_broadcaster_0_6",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[63:0]"
          },
          "M00_TUSER_REMAP": {
            "value": "tuser[23:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[63:0]"
          },
          "M01_TUSER_REMAP": {
            "value": "tuser[23:0]"
          }
        }
      },
      "adc_ptctl_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "dataio_intrfc_axis_broadcaster_1_1"
      },
      "pwron_rstb": {
        "vlnv": "pentek.com:px_ip:px_pwron_rst:1.0",
        "xci_name": "dataio_intrfc_pwron_rsta_0",
        "parameters": {
          "has_rst_input": {
            "value": "false"
          },
          "has_rst_output": {
            "value": "false"
          },
          "rst_clk_cycles": {
            "value": "32"
          }
        }
      },
      "dac_mux": {
        "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
        "xci_name": "dataio_intrfc_px_axis_pdti_mux_0_1",
        "parameters": {
          "data_byte_width": {
            "value": "4"
          }
        }
      },
      "pwron_rsta": {
        "vlnv": "pentek.com:px_ip:px_pwron_rst:1.0",
        "xci_name": "dataio_intrfc_px_pwron_rst_0_0",
        "parameters": {
          "has_rst_input": {
            "value": "false"
          },
          "has_rst_output": {
            "value": "false"
          },
          "rst_clk_cycles": {
            "value": "32"
          }
        }
      },
      "mstr_led_src": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "dataio_intrfc_px_scalar2vctr_0_1",
        "parameters": {
          "number_inputs": {
            "value": "4"
          }
        }
      },
      "irq_vctr": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "dataio_intrfc_px_scalar2vctr_0_2",
        "parameters": {
          "number_inputs": {
            "value": "1"
          }
        }
      },
      "syncbus_a": {
        "vlnv": "pentek.com:px_ip:px_syncbus_intrfc1:1.0",
        "xci_name": "dataio_intrfc_px_syncbus_intrfc1_0_0",
        "parameters": {
          "has_gate_trig_se_out": {
            "value": "true"
          },
          "has_ssmc_gate_input": {
            "value": "false"
          },
          "has_sync_pps_se_out": {
            "value": "true"
          },
          "has_user_pps_input": {
            "value": "false"
          },
          "ibuf_low_pwr": {
            "value": "true"
          },
          "initial_led_src": {
            "value": "0"
          }
        }
      },
      "timestamp_gen": {
        "vlnv": "pentek.com:px_ip:px_timestamp_gen:1.0",
        "xci_name": "dataio_intrfc_px_timestamp_gen_0_0",
        "parameters": {
          "has_des_ctl": {
            "value": "false"
          },
          "pts_signal_width": {
            "value": "1"
          }
        }
      },
      "syncbus_b": {
        "vlnv": "pentek.com:px_ip:px_syncbus_intrfc1:1.0",
        "xci_name": "dataio_intrfc_syncbus_a_intrfc_0",
        "parameters": {
          "has_ssmc_gate_input": {
            "value": "false"
          },
          "has_user_gate_drive_in": {
            "value": "false"
          },
          "has_user_pps_input": {
            "value": "false"
          },
          "has_user_sync_drive_in": {
            "value": "false"
          },
          "ibuf_low_pwr": {
            "value": "true"
          },
          "initial_led_src": {
            "value": "0"
          },
          "is_single_ended_sig_master": {
            "value": "false"
          }
        }
      },
      "dac5688_intrfc": {
        "vlnv": "pentek.com:px_ip:px_dac5688_intrfc:1.1",
        "xci_name": "dataio_intrfc_px_dac5688_intrfc_0_0",
        "parameters": {
          "initial_tap_delay": {
            "value": "175"
          }
        }
      }
    },
    "interface_nets": {
      "axi_intrcnct_0_M04_AXI": {
        "interface_ports": [
          "axi_intrcnct_0/M04_AXI",
          "dac_mux/s_axi_csr"
        ]
      },
      "s_axis_adc2_pd_dataio_1": {
        "interface_ports": [
          "merge_streams/s_axis_adc2_pd_dataio",
          "adc_inputs/m_axis_adc2_pd_dataio"
        ]
      },
      "s_axis_adc0_pdti_1": {
        "interface_ports": [
          "stream_mux/s_axis_adc0_pdti",
          "merge_streams/m_axis_adc0_pdti"
        ]
      },
      "clka_glbl_1": {
        "interface_ports": [
          "clka_glbl",
          "sample_clk_gen/clka_glbl"
        ]
      },
      "axis_broadcaster_1_M00_AXIS": {
        "interface_ports": [
          "adc_ptctl_broadcast/M00_AXIS",
          "adc_test_signal_gen/s_axis_ptctl"
        ]
      },
      "s_axi_csr_5": {
        "interface_ports": [
          "sample_clk_gen/s_axi_csr",
          "axi_intrcnct_1/M01_AXI"
        ]
      },
      "axi_intrcnct_1_M06_AXI": {
        "interface_ports": [
          "axi_intrcnct_1/M06_AXI",
          "dac_test_signal_gen/s_axi_csr"
        ]
      },
      "axis_broadcaster_1_M01_AXIS": {
        "interface_ports": [
          "adc_ptctl_broadcast/M01_AXIS",
          "timestamp_gen/s_axis_ptctl"
        ]
      },
      "px_timestamp_gen_0_m_axis_pts": {
        "interface_ports": [
          "timestamp_gen/m_axis_pts",
          "pts_broadcast/S_AXIS"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "pts_broadcast/M01_AXIS",
          "adc_test_signal_gen/s_axis_pts"
        ]
      },
      "s_axis_adc0_pd_dataio_1": {
        "interface_ports": [
          "merge_streams/s_axis_adc0_pd_dataio",
          "adc_inputs/m_axis_adc0_pd_dataio"
        ]
      },
      "s_axis_dac_pdti_1": {
        "interface_ports": [
          "s_axis_dac_pdti",
          "dac_mux/s_axis_i0_pdti"
        ]
      },
      "axi_intrcnct_1_M03_AXI": {
        "interface_ports": [
          "syncbus_b/s_axi_csr",
          "axi_intrcnct_1/M03_AXI"
        ]
      },
      "dac_test_signal_gen_m_axis_testsig_pdti": {
        "interface_ports": [
          "dac_test_signal_gen/m_axis_testsig_pdti",
          "dac_mux/s_axis_i1_pdti"
        ]
      },
      "axi_intrcnct_1_M04_AXI": {
        "interface_ports": [
          "timestamp_gen/s_axi_csr",
          "axi_intrcnct_1/M04_AXI"
        ]
      },
      "axi_intrcnct_1_M02_AXI": {
        "interface_ports": [
          "syncbus_a/s_axi_csr",
          "axi_intrcnct_1/M02_AXI"
        ]
      },
      "s_axi_csr_4": {
        "interface_ports": [
          "adc_test_signal_gen/s_axi_csr",
          "axi_intrcnct_1/M05_AXI"
        ]
      },
      "s_axi_csr_1": {
        "interface_ports": [
          "stream_mux/s_axi_csr",
          "axi_intrcnct_0/M01_AXI"
        ]
      },
      "stream_mux_m_axis_ch1_pdti": {
        "interface_ports": [
          "m_axis_adc_ch1_pdti",
          "stream_mux/m_axis_ch1_pdti"
        ]
      },
      "clkb_glbl_1": {
        "interface_ports": [
          "clkb_glbl",
          "sample_clk_gen/clkb_glbl"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "pts_broadcast/M00_AXIS",
          "merge_streams/s_axis_pts"
        ]
      },
      "axi_intrcnct_0_M03_AXI": {
        "interface_ports": [
          "axi_intrcnct_0/M03_AXI",
          "axi_intrcnct_1/S00_AXI"
        ]
      },
      "dac_ptctl_broadcast_M00_AXIS": {
        "interface_ports": [
          "dac_ptctl_broadcast/M00_AXIS",
          "dac_test_signal_gen/s_axis_ptctl"
        ]
      },
      "s_axis_adc1_pdti_1": {
        "interface_ports": [
          "stream_mux/s_axis_adc1_pdti",
          "merge_streams/m_axis_adc1_pdti"
        ]
      },
      "dac_mux_m_axis_pdti": {
        "interface_ports": [
          "dac_mux/m_axis_pdti",
          "dac5688_intrfc/s_axis_pdti"
        ]
      },
      "s_axis_adc2_pdti_1": {
        "interface_ports": [
          "stream_mux/s_axis_adc2_pdti",
          "merge_streams/m_axis_adc2_pdti"
        ]
      },
      "s_axi_csr_3": {
        "interface_ports": [
          "s_axi_csr",
          "axi_intrcnct_0/S00_AXI"
        ]
      },
      "s_axis_adc1_pd_dataio_1": {
        "interface_ports": [
          "merge_streams/s_axis_adc1_pd_dataio",
          "adc_inputs/m_axis_adc1_pd_dataio"
        ]
      },
      "s_axi_csr_2": {
        "interface_ports": [
          "interrupts/s_axi_csr",
          "axi_intrcnct_1/M00_AXI"
        ]
      },
      "syncbus_b_m_axis_timecntl": {
        "interface_ports": [
          "syncbus_b/m_axis_timecntl",
          "dac_ptctl_broadcast/S_AXIS"
        ]
      },
      "stream_mux_m_axis_ch2_pdti": {
        "interface_ports": [
          "m_axis_adc_ch2_pdti",
          "stream_mux/m_axis_ch2_pdti"
        ]
      },
      "axi_intrcnct_0_M02_AXI": {
        "interface_ports": [
          "dac5688_intrfc/s_axi_csr",
          "axi_intrcnct_0/M02_AXI"
        ]
      },
      "stream_mux_m_axis_ch0_pdti": {
        "interface_ports": [
          "m_axis_adc_ch0_pdti",
          "stream_mux/m_axis_ch0_pdti"
        ]
      },
      "test_signal_gen_m_axis_testsig_pdti": {
        "interface_ports": [
          "adc_test_signal_gen/m_axis_testsig_pdti",
          "stream_mux/s_axis_testsig_pdti"
        ]
      },
      "syncbus_a_intrfc_s_axis_timecntl": {
        "interface_ports": [
          "syncbus_a/m_axis_timecntl",
          "adc_ptctl_broadcast/S_AXIS"
        ]
      },
      "dac_ptctl_broadcast_M01_AXIS": {
        "interface_ports": [
          "m_axis_dac_pctl",
          "dac_ptctl_broadcast/M01_AXIS"
        ]
      },
      "s_axi_csr_6": {
        "interface_ports": [
          "adc_inputs/s_axi_csr",
          "axi_intrcnct_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "adc0_d0_1_p_1": {
        "ports": [
          "adc0_d0_1_p",
          "adc_inputs/adc0_d0_1_p"
        ]
      },
      "adc0_d0_1_n_1": {
        "ports": [
          "adc0_d0_1_n",
          "adc_inputs/adc0_d0_1_n"
        ]
      },
      "adc0_d2_3_p_1": {
        "ports": [
          "adc0_d2_3_p",
          "adc_inputs/adc0_d2_3_p"
        ]
      },
      "adc0_d2_3_n_1": {
        "ports": [
          "adc0_d2_3_n",
          "adc_inputs/adc0_d2_3_n"
        ]
      },
      "adc0_d4_5_p_1": {
        "ports": [
          "adc0_d4_5_p",
          "adc_inputs/adc0_d4_5_p"
        ]
      },
      "adc0_d4_5_n_1": {
        "ports": [
          "adc0_d4_5_n",
          "adc_inputs/adc0_d4_5_n"
        ]
      },
      "adc0_d6_7_p_1": {
        "ports": [
          "adc0_d6_7_p",
          "adc_inputs/adc0_d6_7_p"
        ]
      },
      "adc0_d6_7_n_1": {
        "ports": [
          "adc0_d6_7_n",
          "adc_inputs/adc0_d6_7_n"
        ]
      },
      "adc0_d8_9_p_1": {
        "ports": [
          "adc0_d8_9_p",
          "adc_inputs/adc0_d8_9_p"
        ]
      },
      "adc0_d8_9_n_1": {
        "ports": [
          "adc0_d8_9_n",
          "adc_inputs/adc0_d8_9_n"
        ]
      },
      "adc0_d10_11_p_1": {
        "ports": [
          "adc0_d10_11_p",
          "adc_inputs/adc0_d10_11_p"
        ]
      },
      "adc0_d10_11_n_1": {
        "ports": [
          "adc0_d10_11_n",
          "adc_inputs/adc0_d10_11_n"
        ]
      },
      "adc0_d12_13_p_1": {
        "ports": [
          "adc0_d12_13_p",
          "adc_inputs/adc0_d12_13_p"
        ]
      },
      "adc0_d12_13_n_1": {
        "ports": [
          "adc0_d12_13_n",
          "adc_inputs/adc0_d12_13_n"
        ]
      },
      "adc0_d14_15_n_1": {
        "ports": [
          "adc0_d14_15_n",
          "adc_inputs/adc0_d14_15_n"
        ]
      },
      "adc0_d14_15_p_1": {
        "ports": [
          "adc0_d14_15_p",
          "adc_inputs/adc0_d14_15_p"
        ]
      },
      "adc1_d8_9_n_1": {
        "ports": [
          "adc1_d8_9_n",
          "adc_inputs/adc1_d8_9_n"
        ]
      },
      "adc2_d0_1_n_1": {
        "ports": [
          "adc2_d0_1_n",
          "adc_inputs/adc2_d0_1_n"
        ]
      },
      "adc1_d6_7_p_1": {
        "ports": [
          "adc1_d6_7_p",
          "adc_inputs/adc1_d6_7_p"
        ]
      },
      "adc1_d6_7_n_1": {
        "ports": [
          "adc1_d6_7_n",
          "adc_inputs/adc1_d6_7_n"
        ]
      },
      "adc1_d8_9_p_1": {
        "ports": [
          "adc1_d8_9_p",
          "adc_inputs/adc1_d8_9_p"
        ]
      },
      "adc1_d4_5_p_1": {
        "ports": [
          "adc1_d4_5_p",
          "adc_inputs/adc1_d4_5_p"
        ]
      },
      "adc1_d4_5_n_1": {
        "ports": [
          "adc1_d4_5_n",
          "adc_inputs/adc1_d4_5_n"
        ]
      },
      "adc1_d14_15_n_1": {
        "ports": [
          "adc1_d14_15_n",
          "adc_inputs/adc1_d14_15_n"
        ]
      },
      "adc1_d2_3_p_1": {
        "ports": [
          "adc1_d2_3_p",
          "adc_inputs/adc1_d2_3_p"
        ]
      },
      "adc1_d2_3_n_1": {
        "ports": [
          "adc1_d2_3_n",
          "adc_inputs/adc1_d2_3_n"
        ]
      },
      "adc1_d12_13_p_1": {
        "ports": [
          "adc1_d12_13_p",
          "adc_inputs/adc1_d12_13_p"
        ]
      },
      "adc1_d12_13_n_1": {
        "ports": [
          "adc1_d12_13_n",
          "adc_inputs/adc1_d12_13_n"
        ]
      },
      "adc1_d14_15_p_1": {
        "ports": [
          "adc1_d14_15_p",
          "adc_inputs/adc1_d14_15_p"
        ]
      },
      "adc1_d10_11_p_1": {
        "ports": [
          "adc1_d10_11_p",
          "adc_inputs/adc1_d10_11_p"
        ]
      },
      "adc1_d10_11_n_1": {
        "ports": [
          "adc1_d10_11_n",
          "adc_inputs/adc1_d10_11_n"
        ]
      },
      "adc1_d0_1_p_1": {
        "ports": [
          "adc1_d0_1_p",
          "adc_inputs/adc1_d0_1_p"
        ]
      },
      "adc1_d0_1_n_1": {
        "ports": [
          "adc1_d0_1_n",
          "adc_inputs/adc1_d0_1_n"
        ]
      },
      "adc2_d0_1_p_1": {
        "ports": [
          "adc2_d0_1_p",
          "adc_inputs/adc2_d0_1_p"
        ]
      },
      "adc2_d10_11_n_1": {
        "ports": [
          "adc2_d10_11_n",
          "adc_inputs/adc2_d10_11_n"
        ]
      },
      "adc2_d8_9_n_1": {
        "ports": [
          "adc2_d8_9_n",
          "adc_inputs/adc2_d8_9_n"
        ]
      },
      "adc2_d6_7_p_1": {
        "ports": [
          "adc2_d6_7_p",
          "adc_inputs/adc2_d6_7_p"
        ]
      },
      "adc2_d6_7_n_1": {
        "ports": [
          "adc2_d6_7_n",
          "adc_inputs/adc2_d6_7_n"
        ]
      },
      "adc2_d4_5_p_1": {
        "ports": [
          "adc2_d4_5_p",
          "adc_inputs/adc2_d4_5_p"
        ]
      },
      "adc2_d8_9_p_1": {
        "ports": [
          "adc2_d8_9_p",
          "adc_inputs/adc2_d8_9_p"
        ]
      },
      "adc2_d4_5_n_1": {
        "ports": [
          "adc2_d4_5_n",
          "adc_inputs/adc2_d4_5_n"
        ]
      },
      "adc2_d14_15_n_1": {
        "ports": [
          "adc2_d14_15_n",
          "adc_inputs/adc2_d14_15_n"
        ]
      },
      "adc2_d2_3_p_1": {
        "ports": [
          "adc2_d2_3_p",
          "adc_inputs/adc2_d2_3_p"
        ]
      },
      "adc2_d2_3_n_1": {
        "ports": [
          "adc2_d2_3_n",
          "adc_inputs/adc2_d2_3_n"
        ]
      },
      "adc2_d12_13_p_1": {
        "ports": [
          "adc2_d12_13_p",
          "adc_inputs/adc2_d12_13_p"
        ]
      },
      "adc2_d12_13_n_1": {
        "ports": [
          "adc2_d12_13_n",
          "adc_inputs/adc2_d12_13_n"
        ]
      },
      "adc2_d14_15_p_1": {
        "ports": [
          "adc2_d14_15_p",
          "adc_inputs/adc2_d14_15_p"
        ]
      },
      "adc2_d10_11_p_1": {
        "ports": [
          "adc2_d10_11_p",
          "adc_inputs/adc2_d10_11_p"
        ]
      },
      "adc_pdti_aresetn": {
        "ports": [
          "pwron_rsta/rst_out_n",
          "m_axis_adc_pdti_aresetn",
          "merge_streams/aresetn",
          "stream_mux/aresetn",
          "adc_test_signal_gen/aresetn",
          "pts_broadcast/aresetn",
          "adc_ptctl_broadcast/aresetn",
          "timestamp_gen/s_axis_aresetn"
        ]
      },
      "gate_in_p_1": {
        "ports": [
          "gatea_in_p",
          "syncbus_a/gate_in_p"
        ]
      },
      "gate_in_n_1": {
        "ports": [
          "gatea_in_n",
          "syncbus_a/gate_in_n"
        ]
      },
      "sync_pps_in_p_1": {
        "ports": [
          "synca_pps_in_p",
          "syncbus_a/sync_pps_in_p"
        ]
      },
      "sync_pps_in_n_1": {
        "ports": [
          "synca_pps_in_n",
          "syncbus_a/sync_pps_in_n"
        ]
      },
      "gate_trig_ttl_in_1": {
        "ports": [
          "gate_trig_ttl_in",
          "syncbus_a/gate_trig_ttl_in"
        ]
      },
      "sync_pps_ttl_in_1": {
        "ports": [
          "sync_pps_ttl_in",
          "syncbus_a/sync_pps_ttl_in"
        ]
      },
      "syncbus_a_intrfc_gate_out_p": {
        "ports": [
          "syncbus_a/gate_out_p",
          "gatea_out_p"
        ]
      },
      "syncbus_a_intrfc_gate_out_n": {
        "ports": [
          "syncbus_a/gate_out_n",
          "gatea_out_n"
        ]
      },
      "syncbus_a_intrfc_sync_pps_out_p": {
        "ports": [
          "syncbus_a/sync_pps_out_p",
          "synca_pps_out_p"
        ]
      },
      "syncbus_a_intrfc_sync_pps_out_n": {
        "ports": [
          "syncbus_a/sync_pps_out_n",
          "synca_pps_out_n"
        ]
      },
      "syncbus_a_intrfc_sbus_master_n": {
        "ports": [
          "syncbus_a/sbus_master_n",
          "sbusa_master_n",
          "mstr_led_src/input0"
        ]
      },
      "syncbus_a_intrfc_clk_master_n": {
        "ports": [
          "syncbus_a/clk_master_n",
          "clka_master_n",
          "mstr_led_src/input1"
        ]
      },
      "syncbus_a_intrfc_led_n": {
        "ports": [
          "syncbus_a/led_n",
          "pps_det_led_n"
        ]
      },
      "sample_clk_gen_vcxo_en": {
        "ports": [
          "sample_clk_gen/vcxo_en",
          "vcxo_en"
        ]
      },
      "sample_clk_gen_vcxo_sel_n": {
        "ports": [
          "sample_clk_gen/vcxo_sel_n",
          "vcxo_sel_n"
        ]
      },
      "sample_clk_gen_clk_mux_sel": {
        "ports": [
          "sample_clk_gen/clk_mux_sel",
          "clk_mux_sel"
        ]
      },
      "sample_clk_gen_cdc_sync_rst_out": {
        "ports": [
          "sample_clk_gen/cdc_sync_rst_out",
          "cdc_sync_rst_out"
        ]
      },
      "sample_clk_gen_clk_det_led_n": {
        "ports": [
          "sample_clk_gen/clk_det_led_n",
          "clk_det_led_n"
        ]
      },
      "cdc_sync_rst_in_n_1": {
        "ports": [
          "cdc_sync_rst_in_n",
          "sample_clk_gen/cdc_sync_rst_in_n"
        ]
      },
      "cdc_sync_rst_in_p_1": {
        "ports": [
          "cdc_sync_rst_in_p",
          "sample_clk_gen/cdc_sync_rst_in_p"
        ]
      },
      "sample_clk_gen_sample_clk_a": {
        "ports": [
          "sample_clk_gen/sample_clk_a",
          "m_axis_adc_pdti_aclk",
          "adc_test_signal_gen/sample_clk_a",
          "adc_inputs/sample_clk_a",
          "stream_mux/sample_clk_a",
          "merge_streams/sample_clk_a",
          "pts_broadcast/aclk",
          "adc_ptctl_broadcast/aclk",
          "pwron_rsta/clk",
          "syncbus_a/sample_clk",
          "timestamp_gen/s_axis_aclk"
        ]
      },
      "adc0_fifo_full_stat_1": {
        "ports": [
          "adc0_fifo_full_stat",
          "adc_inputs/adc0_fifo_full_stat"
        ]
      },
      "adc1_fifo_full_stat_1": {
        "ports": [
          "adc1_fifo_full_stat",
          "adc_inputs/adc1_fifo_full_stat"
        ]
      },
      "adc2_fifo_full_stat_1": {
        "ports": [
          "adc2_fifo_full_stat",
          "adc_inputs/adc2_fifo_full_stat"
        ]
      },
      "adc3_fifo_full_stat_1": {
        "ports": [
          "dac_realtime_lost_stat",
          "rtlost_inv/Op1"
        ]
      },
      "adc_inputs_adc_dither": {
        "ports": [
          "adc_inputs/adc_dither",
          "adc_dither"
        ]
      },
      "adc_inputs_adc0_ovld_led_n": {
        "ports": [
          "adc_inputs/adc0_ovld_led_n",
          "adc0_ovld_led_n"
        ]
      },
      "adc_inputs_adc1_ovld_led_n": {
        "ports": [
          "adc_inputs/adc1_ovld_led_n",
          "adc1_ovld_led_n"
        ]
      },
      "adc_inputs_adc2_ovld_led_n": {
        "ports": [
          "adc_inputs/adc2_ovld_led_n",
          "adc2_ovld_led_n"
        ]
      },
      "adc_inputs_adc0_pdwnf": {
        "ports": [
          "adc_inputs/adc0_pdwnf",
          "adc0_pdwnf"
        ]
      },
      "adc_inputs_adc1_pdwnf": {
        "ports": [
          "adc_inputs/adc1_pdwnf",
          "adc1_pdwnf"
        ]
      },
      "adc_inputs_adc2_pdwnf": {
        "ports": [
          "adc_inputs/adc2_pdwnf",
          "adc2_pdwnf"
        ]
      },
      "s_axi_csr_aresetn_1": {
        "ports": [
          "s_axi_csr_aresetn",
          "adc_inputs/s_axi_csr_aresetn",
          "adc_test_signal_gen/s_axi_csr_aresetn",
          "sample_clk_gen/s_axi_csr_aresetn",
          "stream_mux/s_axi_csr_aresetn",
          "interrupts/s_axi_csr_aresetn",
          "dac_test_signal_gen/s_axi_csr_aresetn",
          "axi_intrcnct_0/ARESETN",
          "axi_intrcnct_0/S00_ARESETN",
          "axi_intrcnct_0/M00_ARESETN",
          "axi_intrcnct_0/M01_ARESETN",
          "axi_intrcnct_0/M02_ARESETN",
          "axi_intrcnct_0/M03_ARESETN",
          "axi_intrcnct_0/M04_ARESETN",
          "axi_intrcnct_1/ARESETN",
          "axi_intrcnct_1/S00_ARESETN",
          "axi_intrcnct_1/M00_ARESETN",
          "axi_intrcnct_1/M01_ARESETN",
          "axi_intrcnct_1/M02_ARESETN",
          "axi_intrcnct_1/M03_ARESETN",
          "axi_intrcnct_1/M04_ARESETN",
          "axi_intrcnct_1/M05_ARESETN",
          "axi_intrcnct_1/M06_ARESETN",
          "dac_mux/s_axi_csr_aresetn",
          "syncbus_a/s_axi_csr_aresetn",
          "timestamp_gen/s_axi_csr_aresetn",
          "syncbus_b/s_axi_csr_aresetn",
          "dac5688_intrfc/s_axi_csr_aresetn"
        ]
      },
      "s_axi_csr_aclk_1": {
        "ports": [
          "s_axi_csr_aclk",
          "adc_inputs/s_axi_csr_aclk",
          "sample_clk_gen/s_axi_csr_aclk",
          "adc_test_signal_gen/s_axi_csr_aclk",
          "stream_mux/s_axi_csr_aclk",
          "interrupts/s_axi_csr_aclk",
          "dac_test_signal_gen/s_axi_csr_aclk",
          "axi_intrcnct_0/ACLK",
          "axi_intrcnct_0/S00_ACLK",
          "axi_intrcnct_0/M00_ACLK",
          "axi_intrcnct_0/M01_ACLK",
          "axi_intrcnct_0/M02_ACLK",
          "axi_intrcnct_0/M03_ACLK",
          "axi_intrcnct_0/M04_ACLK",
          "axi_intrcnct_1/ACLK",
          "axi_intrcnct_1/S00_ACLK",
          "axi_intrcnct_1/M00_ACLK",
          "axi_intrcnct_1/M01_ACLK",
          "axi_intrcnct_1/M02_ACLK",
          "axi_intrcnct_1/M03_ACLK",
          "axi_intrcnct_1/M04_ACLK",
          "axi_intrcnct_1/M05_ACLK",
          "axi_intrcnct_1/M06_ACLK",
          "dac_mux/s_axi_csr_aclk",
          "syncbus_a/s_axi_csr_aclk",
          "timestamp_gen/s_axi_csr_aclk",
          "syncbus_b/s_axi_csr_aclk",
          "dac5688_intrfc/s_axi_csr_aclk"
        ]
      },
      "interrupts_irq_out": {
        "ports": [
          "interrupts/irq_out",
          "irq_vctr/input0"
        ]
      },
      "cdc_clk_intrfc_irq_1": {
        "ports": [
          "sample_clk_gen/cdc_clka_intrfc_irq",
          "interrupts/cdc_clka_intrfc_irq"
        ]
      },
      "sample_clk_gen_axil2cdc_irq": {
        "ports": [
          "sample_clk_gen/axil2cdc_irq",
          "interrupts/axil2cdc_irq"
        ]
      },
      "syncbus_a_irq_1": {
        "ports": [
          "syncbus_a/irq",
          "interrupts/syncbus_a_irq"
        ]
      },
      "testsig_irq_1": {
        "ports": [
          "adc_test_signal_gen/testsig_irq",
          "interrupts/adc_testsig_irq"
        ]
      },
      "adc0_irq_1": {
        "ports": [
          "adc_inputs/adc0_irq",
          "interrupts/adc0_irq"
        ]
      },
      "adc_inputs_adc1_irq": {
        "ports": [
          "adc_inputs/adc1_irq",
          "interrupts/adc1_irq"
        ]
      },
      "adc2_irq_1": {
        "ports": [
          "adc_inputs/adc2_irq",
          "interrupts/adc2_irq"
        ]
      },
      "px_scalar2vctr_0_output_vector": {
        "ports": [
          "mstr_led_src/output_vector",
          "mstr_led_and/Op1"
        ]
      },
      "mstr_led_and_Res": {
        "ports": [
          "mstr_led_and/Res",
          "master_led_n"
        ]
      },
      "px_timestamp_gen_0_irq": {
        "ports": [
          "timestamp_gen/irq",
          "timestamp_irq"
        ]
      },
      "refclk_1": {
        "ports": [
          "refclk",
          "sample_clk_gen/refclk"
        ]
      },
      "px_scalar2vctr_0_output_vector1": {
        "ports": [
          "irq_vctr/output_vector",
          "dataio_irq"
        ]
      },
      "px_dac5688_intrfc_0_dac_da": {
        "ports": [
          "dac5688_intrfc/dac_da",
          "dac_da"
        ]
      },
      "px_dac5688_intrfc_0_dac_db": {
        "ports": [
          "dac5688_intrfc/dac_db",
          "dac_db"
        ]
      },
      "px_dac5688_intrfc_0_dac_sclk": {
        "ports": [
          "dac5688_intrfc/dac_sclk",
          "dac_sclk"
        ]
      },
      "px_dac5688_intrfc_0_dac_sdi": {
        "ports": [
          "dac5688_intrfc/dac_sdi",
          "dac_sdi"
        ]
      },
      "px_dac5688_intrfc_0_dac_sdenb": {
        "ports": [
          "dac5688_intrfc/dac_sdenb",
          "dac_sdenb"
        ]
      },
      "px_dac5688_intrfc_0_dac_tx_en": {
        "ports": [
          "dac5688_intrfc/dac_tx_en",
          "dac_tx_en"
        ]
      },
      "px_dac5688_intrfc_0_dac_sync": {
        "ports": [
          "dac5688_intrfc/dac_sync",
          "dac_sync"
        ]
      },
      "px_dac5688_intrfc_0_dac_reset_n": {
        "ports": [
          "dac5688_intrfc/dac_reset_n",
          "dac_reset_n"
        ]
      },
      "dac_sdo_1": {
        "ports": [
          "dac_sdo",
          "dac5688_intrfc/dac_sdo"
        ]
      },
      "dac_lock_1": {
        "ports": [
          "dac_lock",
          "dac5688_intrfc/dac_lock"
        ]
      },
      "rtlost_inv_Res": {
        "ports": [
          "rtlost_inv/Res",
          "dac_realtimelost_led_n"
        ]
      },
      "sample_clk_gen_sample_clk_b": {
        "ports": [
          "sample_clk_gen/sample_clk_b",
          "s_axis_dac_pdti_aclk",
          "dac_test_signal_gen/sample_clk_b",
          "dac_ptctl_broadcast/aclk",
          "pwron_rstb/clk",
          "dac_mux/s_axis_aclk",
          "syncbus_b/sample_clk",
          "dac5688_intrfc/s_axis_aclk"
        ]
      },
      "cdc_clkb_intrfc_irq_1": {
        "ports": [
          "sample_clk_gen/cdc_clkb_intrfc_irq",
          "interrupts/cdc_clkb_intrfc_irq"
        ]
      },
      "dac_irq_1": {
        "ports": [
          "dac5688_intrfc/irq",
          "interrupts/dac_irq"
        ]
      },
      "synca_pps_in_n1_1": {
        "ports": [
          "syncb_pps_in_n",
          "syncbus_b/sync_pps_in_n"
        ]
      },
      "synca_pps_in_p1_1": {
        "ports": [
          "syncb_pps_in_p",
          "syncbus_b/sync_pps_in_p"
        ]
      },
      "gatea_in_n1_1": {
        "ports": [
          "gateb_in_n",
          "syncbus_b/gate_in_n"
        ]
      },
      "gatea_in_p1_1": {
        "ports": [
          "gateb_in_p",
          "syncbus_b/gate_in_p"
        ]
      },
      "syncbus_a_intrfc_gate_trig_se_out": {
        "ports": [
          "syncbus_a/gate_trig_se_out",
          "syncbus_b/gate_trig_ttl_in"
        ]
      },
      "syncbus_a_intrfc_sync_pps_se_out": {
        "ports": [
          "syncbus_a/sync_pps_se_out",
          "syncbus_b/sync_pps_ttl_in"
        ]
      },
      "syncbus_b_intrfc_gate_out_p": {
        "ports": [
          "syncbus_b/gate_out_p",
          "gateb_out_p"
        ]
      },
      "syncbus_b_intrfc_gate_out_n": {
        "ports": [
          "syncbus_b/gate_out_n",
          "gateb_out_n"
        ]
      },
      "syncbus_b_intrfc_sync_pps_out_p": {
        "ports": [
          "syncbus_b/sync_pps_out_p",
          "syncb_pps_out_p"
        ]
      },
      "syncbus_b_intrfc_sync_pps_out_n": {
        "ports": [
          "syncbus_b/sync_pps_out_n",
          "syncb_pps_out_n"
        ]
      },
      "syncbus_b_irq_1": {
        "ports": [
          "syncbus_b/irq",
          "interrupts/syncbus_b_irq"
        ]
      },
      "syncbus_b_intrfc_sbus_master_n": {
        "ports": [
          "syncbus_b/sbus_master_n",
          "sbusb_master_n",
          "mstr_led_src/input2"
        ]
      },
      "syncbus_b_intrfc_clk_master_n": {
        "ports": [
          "syncbus_b/clk_master_n",
          "clkb_master_n",
          "mstr_led_src/input3"
        ]
      },
      "dac_pdti_aresetn": {
        "ports": [
          "pwron_rstb/rst_out_n",
          "s_axis_dac_pdti_aresetn",
          "dac_test_signal_gen/aresetn",
          "dac_ptctl_broadcast/aresetn",
          "dac_mux/s_axis_aresetn"
        ]
      },
      "cdc_cntl_cdc_stat_vcxo_1": {
        "ports": [
          "cdc_cntl_cdc_stat_vcxo",
          "sample_clk_gen/cdc_stat_vcxo"
        ]
      },
      "cdc_cntl_cdc_stat_lock_1": {
        "ports": [
          "cdc_cntl_cdc_stat_lock",
          "sample_clk_gen/cdc_stat_lock"
        ]
      },
      "cdc_cntl_cdc_stat_ref_1": {
        "ports": [
          "cdc_cntl_cdc_stat_ref",
          "sample_clk_gen/cdc_stat_ref"
        ]
      },
      "sample_clk_gen_cdc_dat": {
        "ports": [
          "sample_clk_gen/cdc_dat",
          "cdc_cntl_cdc_dat"
        ]
      },
      "sample_clk_gen_cdc_clk": {
        "ports": [
          "sample_clk_gen/cdc_clk",
          "cdc_cntl_cdc_clk"
        ]
      },
      "sample_clk_gen_cdc_le": {
        "ports": [
          "sample_clk_gen/cdc_le",
          "cdc_cntl_cdc_le"
        ]
      },
      "sample_clk_gen_cdc_rst_n": {
        "ports": [
          "sample_clk_gen/cdc_rst_n",
          "cdc_cntl_cdc_rst_n"
        ]
      },
      "dac_testsig_irq_1": {
        "ports": [
          "dac_test_signal_gen/testsig_irq",
          "interrupts/dac_testsig_irq"
        ]
      },
      "dac_sync_from_adc": {
        "ports": [
          "dac_sync_from_adc",
          "dac5688_intrfc/dac_sync_in"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_csr": {
            "range": "64M",
            "width": "32",
            "segments": {
              "SEG_axil2cdc_reg0": {
                "address_block": "/sample_clk_gen/axil2cdc/s_axi_csr/reg0",
                "offset": "0x1001000",
                "range": "4K"
              },
              "SEG_cdc_clka_intrfc_reg0": {
                "address_block": "/sample_clk_gen/cdc_clka/s_axi_csr/reg0",
                "offset": "0x1002000",
                "range": "4K"
              },
              "SEG_chan0_mux_reg0": {
                "address_block": "/stream_mux/chan0_mux/s_axi_csr/reg0",
                "offset": "0x1011000",
                "range": "4K"
              },
              "SEG_chan1_mux_reg0": {
                "address_block": "/stream_mux/chan1_mux/s_axi_csr/reg0",
                "offset": "0x1021000",
                "range": "4K"
              },
              "SEG_chan2_mux_reg0": {
                "address_block": "/stream_mux/chan2_mux/s_axi_csr/reg0",
                "offset": "0x1031000",
                "range": "4K"
              },
              "SEG_dac5688_intrfc_reg0": {
                "address_block": "/dac5688_intrfc/s_axi_csr/reg0",
                "offset": "0x1050000",
                "range": "4K"
              },
              "SEG_dac_mux_reg0": {
                "address_block": "/dac_mux/s_axi_csr/reg0",
                "offset": "0x1051000",
                "range": "4K"
              },
              "SEG_irq_pulses_reg0": {
                "address_block": "/interrupts/irq_pulses/s_axi_csr/reg0",
                "offset": "0x1000000",
                "range": "4K"
              },
              "SEG_px_ads5485intrfc_0_reg0": {
                "address_block": "/adc_inputs/px_ads5485intrfc_0/s_axi_csr/reg0",
                "offset": "0x1010000",
                "range": "4K"
              },
              "SEG_px_ads5485intrfc_1_reg0": {
                "address_block": "/adc_inputs/px_ads5485intrfc_1/s_axi_csr/reg0",
                "offset": "0x1020000",
                "range": "4K"
              },
              "SEG_px_ads5485intrfc_2_reg0": {
                "address_block": "/adc_inputs/px_ads5485intrfc_2/s_axi_csr/reg0",
                "offset": "0x1030000",
                "range": "4K"
              },
              "SEG_px_cdc_clk_intrfc_0_reg0": {
                "address_block": "/sample_clk_gen/cdc_clkb/s_axi_csr/reg0",
                "offset": "0x1003000",
                "range": "4K"
              },
              "SEG_px_test_sig_gen_0_reg0": {
                "address_block": "/adc_test_signal_gen/test_sig_gen/s_axi_csr/reg0",
                "offset": "0x1008000",
                "range": "4K"
              },
              "SEG_px_timestamp_gen_0_reg0": {
                "address_block": "/timestamp_gen/s_axi_csr/reg0",
                "offset": "0x1006000",
                "range": "4K"
              },
              "SEG_syncbus_a_intrfc_reg0": {
                "address_block": "/syncbus_a/s_axi_csr/reg0",
                "offset": "0x1004000",
                "range": "4K"
              },
              "SEG_syncbus_b_intrfc_reg0": {
                "address_block": "/syncbus_b/s_axi_csr/reg0",
                "offset": "0x1005000",
                "range": "4K"
              },
              "SEG_test_sig_gen_reg0": {
                "address_block": "/dac_test_signal_gen/test_sig_gen/s_axi_csr/reg0",
                "offset": "0x1009000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}