Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date         : Sun Nov 22 15:48:20 2015
| Host         : eecs-digital-24 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    10 |
| Minimum Number of register sites lost to control set restrictions |    28 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              49 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                      |                        |                1 |              2 |
|  JB_IBUF_BUFG[6]     |                                      | display/n_2_seg[5]_i_1 |                3 |              4 |
|  n_0_206_BUFG        |                                      |                        |                4 |              6 |
|  n_0_206_BUFG        | camera_read_1/n_2_pixel_data[15]_i_1 |                        |                3 |              8 |
|  n_0_206_BUFG        | camera_read_1/n_2_pixel_data[7]_i_1  |                        |                3 |              8 |
|  JB_IBUF_BUFG[6]     | vga1/n_2_vcount[9]_i_1               |                        |                5 |             10 |
|  n_0_206_BUFG        | camera_read_1/O6                     | camera_read_1/O9       |                4 |             16 |
|  JB_IBUF_BUFG[6]     | vga1/read_address0                   | vga1/O1                |                5 |             17 |
|  n_0_206_BUFG        | camera_read_1/camera_memory_we       |                        |               12 |             23 |
|  JB_IBUF_BUFG[6]     |                                      |                        |               19 |             46 |
+----------------------+--------------------------------------+------------------------+------------------+----------------+


