<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_ddr_phy_reset.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- -->
<!-- @file memory_mss_ddr_phy_reset.xml -->
<!-- @brief Error xml for ddr_phy_reset -->
<!-- -->
<!-- *HWP HWP Owner: Name <email address> -->
<!-- *HWP FW Owner: Name <email address> -->
<!-- *HWP Team: Team Name -->
<!-- *HWP Level: 1 -->
<!-- *HWP Consumed by: XX:XX -->
<!-- -->

<hwpErrors>

<registerFfdc>
    <id>REG_FFDC_BANG_BANG_REGS</id>
    <scomRegister>MCA_DDRPHY_DP16_SYSCLK_PR_VALUE_P0_0</scomRegister>
    <scomRegister>MCA_DDRPHY_DP16_SYSCLK_PR_VALUE_P0_1</scomRegister>
    <scomRegister>MCA_DDRPHY_DP16_SYSCLK_PR_VALUE_P0_2</scomRegister>
    <scomRegister>MCA_DDRPHY_DP16_SYSCLK_PR_VALUE_P0_3</scomRegister>
    <scomRegister>MCA_DDRPHY_DP16_SYSCLK_PR_VALUE_P0_4</scomRegister>
    <scomRegister>MCA_DDRPHY_ADR_SYSCLK_CNTL_PR_P0_ADR32S0</scomRegister>
    <scomRegister>MCA_DDRPHY_ADR_SYSCLK_CNTL_PR_P0_ADR32S1</scomRegister>
</registerFfdc>

<hwpError>
  <rc>RC_MSS_DP16_PLL_FAILED_TO_LOCK</rc>
  <description>
    p9_mss_ddr_phy_reset: DP16 PLL failed to lock! Value in MCA_DDRPHY_PC_DP18_PLL_LOCK_STATUS not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <ffdc>REGISTER</ffdc>
  <callout>
    <target>MCBIST_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MCBIST_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MCBIST_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MCBIST_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_AD32S_PLL_FAILED_TO_LOCK</rc>
  <description>
    p9_mss_ddr_phy_reset: AD32S PLL failed to lock! Value in MCA_DDRPHY_PC_AD32S_PLL_LOCK_STATUS not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <ffdc>REGISTER</ffdc>
  <callout>
    <target>MCBIST_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MCBIST_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MCBIST_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MCBIST_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_DP16_BANG_BANG_FAILED_TO_LOCK</rc>
  <description>
    p9_mss_ddr_phy_reset: DP16 phy clock and sysclk failed to align.
  </description>
  <ffdc>ROTATOR</ffdc>
  <collectRegisterFfdc>
    <id>REG_FFDC_BANG_BANG_REGS</id>
    <target>MCA_IN_ERROR</target>
  </collectRegisterFfdc>
  <callout>
    <target>MCA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MCA_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MCA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MCA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_ADR_BANG_BANG_FAILED_TO_LOCK</rc>
  <description>
    p9_mss_ddr_phy_reset: ADR phy clock and sysclk failed to align.
  </description>
  <ffdc>ADR</ffdc>
  <collectRegisterFfdc>
    <id>REG_FFDC_BANG_BANG_REGS</id>
    <target>MCA_IN_ERROR</target>
  </collectRegisterFfdc>
  <callout>
    <target>MCA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MCA_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MCA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MCA_IN_ERROR</target>
  </gard>
</hwpError>

</hwpErrors>
