	component ram_8192x128 is
		port (
			data      : in  std_logic_vector(127 downto 0) := (others => 'X'); -- datain
			wraddress : in  std_logic_vector(12 downto 0)  := (others => 'X'); -- wraddress
			rdaddress : in  std_logic_vector(12 downto 0)  := (others => 'X'); -- rdaddress
			wren      : in  std_logic                      := 'X';             -- wren
			wrclock   : in  std_logic                      := 'X';             -- wrclock
			rdclock   : in  std_logic                      := 'X';             -- rdclock
			rden      : in  std_logic                      := 'X';             -- rden
			q         : out std_logic_vector(127 downto 0)                     -- dataout
		);
	end component ram_8192x128;

