of_clk_add_provider	,	F_24
IMX27_CLK_GPT6_IPG_GATE	,	V_69
CCM_PCDR1	,	V_29
CCM_PCDR0	,	V_26
"nfc_div"	,	L_16
"per3_gate"	,	L_70
ccm	,	V_2
IMX27_CLK_SCC_IPG_GATE	,	V_57
IMX27_CLK_FEC_IPG_GATE	,	V_76
"lcdc_ipg_gate"	,	L_46
"sahara_ipg_gate"	,	L_40
IMX27_CLK_RTC_IPG_GATE	,	V_60
"imx-gpt.0"	,	L_103
"imx21-i2c.1"	,	L_124
imx_clk_fixed_factor	,	F_4
ARRAY_SIZE	,	F_7
IMX27_CLK_I2C1_IPG_GATE	,	V_68
"clko_en"	,	L_32
"ssi2_baud_gate"	,	L_66
IMX27_CLK_GPT1_IPG_GATE	,	V_74
"gpio_ipg_gate"	,	L_57
"dma_ipg_gate"	,	L_60
"ssi1_baud_gate"	,	L_67
imx_print_silicon_rev	,	F_15
IMX27_CLK_MPLL	,	V_15
imx_clk_divider	,	F_11
"vpu_div"	,	L_22
"imx21-uart.0"	,	L_96
mxc_timer_init	,	F_18
"ata_ahb_gate"	,	L_85
imx_check_clocks	,	F_12
CCM_PCCR0	,	V_50
CCM_PCCR1	,	V_83
IMX27_CLK_VPU_SEL	,	V_33
IMX27_CLK_SAHARA_AHB_GATE	,	V_94
IMX27_CLK_UART4_IPG_GATE	,	V_109
"imx27-cspi.0"	,	L_107
"mpll_main2"	,	L_12
IMX27_CLK_SLCDC_IPG_GATE	,	V_53
device_node	,	V_118
IMX27_CLK_SSI1_IPG_GATE	,	V_52
"per4_gate"	,	L_69
of_property_read_u32	,	F_22
"iim_ipg_gate"	,	L_48
IMX27_CLK_MPLL_MAIN2	,	V_21
IMX27_CLK_GPT4_IPG_GATE	,	V_71
IMX27_CLK_SSI1_SEL	,	V_44
fref	,	V_1
IMX27_CLK_CSPI1_IPG_GATE	,	V_81
IMX27_CLK_KPP_IPG_GATE	,	V_65
"per4_div"	,	L_20
IMX27_CLK_SLCDC_AHB_GATE	,	V_93
IMX27_CLK_SSI1_DIV	,	V_47
cpu_sel_clks	,	V_38
"fec_ipg_gate"	,	L_58
MX27_CCM_BASE_ADDR	,	V_113
"imx27-cspi.1"	,	L_108
IMX27_CLK_SPLL_GATE	,	V_20
ssi_sel_clks	,	V_45
IMX27_CLK_UART2_IPG_GATE	,	V_111
"imx27-cspi.2"	,	L_109
IMX27_CLK_SPLL	,	V_18
IMX27_CLK_BROM_AHB_GATE	,	V_103
mx27_clocks_init_dt	,	F_19
of_iomap	,	F_23
IMX27_CLK_LCDC_AHB_GATE	,	V_96
of_clk_src_onecell_get	,	V_124
"ssi1_div"	,	L_30
IMX27_CLK_FPM	,	V_7
"sdhc2_ipg_gate"	,	L_37
"m2m-emmaprp.0"	,	L_129
vpu_sel_clks	,	V_34
IMX27_CLK_NFC_BAUD_GATE	,	V_84
IMX27_CLK_PER4_GATE	,	V_88
IMX27_CLK_VPU_DIV	,	V_35
"slcdc_ipg_gate"	,	L_35
IMX27_CLK_SAHARA_IPG_GATE	,	V_58
"sahara_ahb_gate"	,	L_75
IMX27_CLK_ATA_AHB_GATE	,	V_104
"ssi2_ipg_gate"	,	L_33
clk_register_clkdev	,	F_13
"imx21-fb.0"	,	L_110
IMX27_CLK_PER3_GATE	,	V_89
"imx21-uart.3"	,	L_100
IMX27_CLK_SSI1_BAUD_GATE	,	V_86
"imx27-nand.0"	,	L_118
imx_clk_pllv1	,	F_8
"emma-ahb"	,	L_127
IMX27_CLK_PER2_DIV	,	V_30
"mshc_ipg_gate"	,	L_45
IMX27_CLK_GPIO_IPG_GATE	,	V_75
IMX27_CLK_PER2_GATE	,	V_90
IMX27_CLK_CLKO_SEL	,	V_39
"imx27-dma"	,	L_120
"i2c2_ipg_gate"	,	L_49
ioremap	,	F_17
IMX27_CLK_CSPI3_IPG_GATE	,	V_79
IMX27_CLK_USB_IPG_GATE	,	V_106
"imx-keypad"	,	L_126
"gpt4_ipg_gate"	,	L_53
IMX27_CLK_FEC_AHB_GATE	,	V_98
"imx21-uart.4"	,	L_101
IMX27_CLK_AHB	,	V_23
"uart2_ipg_gate"	,	L_92
IMX27_CLK_UART5_IPG_GATE	,	V_108
imx_clk_gate_dis	,	F_5
"ckil"	,	L_3
"usb_div"	,	L_23
"dummy"	,	L_1
"mshc_div"	,	L_15
"per1_gate"	,	L_72
"wdog_ipg_gate"	,	L_86
"usb_ahb_gate"	,	L_73
BUG_ON	,	F_2
"imx-udc-mx27"	,	L_112
"mxc_w1.0"	,	L_125
"emma-ipg"	,	L_128
"gpt3_ipg_gate"	,	L_54
_mx27_clocks_init	,	F_1
"fpm"	,	L_4
"spll"	,	L_10
GPT_TYPE_IMX21	,	V_117
imx_clk_mux	,	F_6
IMX27_CLK_PER1_DIV	,	V_28
"clko_sel"	,	L_25
IMX_PLLV1_IMX27	,	V_16
"ssi2_div"	,	L_31
"rtic_ipg_gate"	,	L_41
IMX27_CLK_MPLL_OSC_SEL	,	V_11
"imx27-camera.0"	,	L_111
IMX27_CLK_DUMMY	,	V_4
IMX27_CLK_UART1_IPG_GATE	,	V_112
"imx21-uart.1"	,	L_98
"imx27-fec.0"	,	L_121
IMX_CHIP_REVISION_2_0	,	V_22
IMX27_CLK_CSI_AHB_GATE	,	V_102
"uart1_ipg_gate"	,	L_93
"sdhc1_ipg_gate"	,	L_38
"brom_ahb_gate"	,	L_84
IMX27_CLK_CLKO_DIV	,	V_43
IMX27_CLK_RTIC_AHB_GATE	,	V_95
"nfc_baud_gate"	,	L_65
IMX27_CLK_EMMA_IPG_GATE	,	V_77
"ssi1_ipg_gate"	,	L_34
"per2_gate"	,	L_71
IMX27_CLK_DMA_AHB_GATE	,	V_101
"imx21-uart.2"	,	L_99
"cpu_div"	,	L_26
IMX27_CLK_RTIC_IPG_GATE	,	V_59
IMX27_CLK_CKIL	,	V_6
"mpll"	,	L_9
"clko_div"	,	L_27
"gpt1_ipg_gate"	,	L_56
IMX27_CLK_CKIH	,	V_5
"kpp_ipg_gate"	,	L_47
for_each_compatible_node	,	F_20
"emma_ipg_gate"	,	L_59
"uart5_ipg_gate"	,	L_89
IMX27_CLK_CKIH_GATE	,	V_9
"pwm_ipg_gate"	,	L_43
"cpu0"	,	L_94
IMX27_CLK_CKIH_DIV1P5	,	V_8
IMX27_CLK_SDHC3_IPG_GATE	,	V_54
"imx21-mmc.1"	,	L_105
of_device_is_compatible	,	F_21
IMX27_CLK_USB_AHB_GATE	,	V_92
imx_clk_fixed	,	F_3
CCM_CSCR	,	V_10
clk	,	V_3
IMX27_CLK_SSI2_IPG_GATE	,	V_51
"scc_ipg_gate"	,	L_39
IMX27_CLK_GPT5_IPG_GATE	,	V_70
"uart6_ipg_gate"	,	L_88
IMX27_CLK_MSHC_DIV	,	V_25
mx27_clocks_init	,	F_16
"ckih"	,	L_2
"coda-imx27.0"	,	L_119
"ipg"	,	L_14
"vpu_baud_gate"	,	L_68
"imx21-mmc.0"	,	L_104
IMX27_CLK_VPU_AHB_GATE	,	V_97
MX27_GPT1_BASE_ADDR	,	V_115
IMX27_CLK_PER3_DIV	,	V_31
CCM_CCSR	,	V_40
IMX27_CLK_IIM_IPG_GATE	,	V_66
IMX27_CLK_LCDC_IPG_GATE	,	V_64
"fsl,imx-osc26m"	,	L_131
"fec_ahb_gate"	,	L_79
IMX27_CLK_MSHC_BAUD_GATE	,	V_82
IMX27_CLK_SDHC1_IPG_GATE	,	V_56
IMX27_CLK_PER1_GATE	,	V_91
mx27_revision	,	F_10
IMX27_CLK_EMI_AHB_GATE	,	V_100
"spll_gate"	,	L_11
IMX27_CLK_I2C2_IPG_GATE	,	V_67
"uart3_ipg_gate"	,	L_91
"imx21-uart.5"	,	L_102
"vpu_sel"	,	L_21
IMX27_CLK_WDOG_IPG_GATE	,	V_105
clk_prepare_enable	,	F_14
"slcdc_ahb_gate"	,	L_74
"gpt2_ipg_gate"	,	L_55
"cspi3_ipg_gate"	,	L_61
IMX27_CLK_GPT2_IPG_GATE	,	V_73
"per1_div"	,	L_17
CCM_SPCTL0	,	V_19
IMX27_CLK_SSI2_BAUD_GATE	,	V_85
CCM_MPCTL0	,	V_17
"owire_ipg_gate"	,	L_44
__init	,	T_1
"ckih_div1p5"	,	L_5
"imx21-mmc.2"	,	L_106
IMX27_CLK_MPLL_SEL	,	V_13
"mpll_osc_sel"	,	L_7
IMX27_CLK_CSPI2_IPG_GATE	,	V_80
IMX27_CLK_GPT3_IPG_GATE	,	V_72
"cspi2_ipg_gate"	,	L_62
"fixed-clock"	,	L_130
IMX27_CLK_CPU_SEL	,	V_37
"ahb"	,	L_13
IMX27_CLK_CLKO_EN	,	V_49
IMX27_CLK_MSHC_IPG_GATE	,	V_63
IMX27_CLK_PER4_DIV	,	V_32
"emma_ahb_gate"	,	L_80
"ssi2_sel"	,	L_29
"i2c1_ipg_gate"	,	L_50
clk_num	,	V_123
clk_data	,	V_121
"lcdc_ahb_gate"	,	L_77
imx_clk_gate	,	F_9
u32	,	T_2
"csi_ahb_gate"	,	L_83
"dma_ahb_gate"	,	L_82
"ckih_gate"	,	L_6
"cpu_sel"	,	L_24
"gpt5_ipg_gate"	,	L_52
"imx2-wdt.0"	,	L_122
"ssi1_sel"	,	L_28
"sdhc3_ipg_gate"	,	L_36
IMX27_CLK_UART6_IPG_GATE	,	V_107
IMX27_CLK_OWIRE_IPG_GATE	,	V_62
IMX27_CLK_VPU_BAUD_GATE	,	V_87
IMX27_CLK_CPU_DIV	,	V_42
"rtc_ipg_gate"	,	L_42
"vpu_ahb_gate"	,	L_78
"imx-ssi.1"	,	L_117
mpll_sel_clks	,	V_14
IMX27_CLK_IPG	,	V_24
"mxc-ehci.2"	,	L_115
clks	,	V_122
"mxc-ehci.0"	,	L_113
np	,	V_119
"rtic_ahb_gate"	,	L_76
MX27_INT_GPT1	,	V_116
"mpll_sel"	,	L_8
"per3_div"	,	L_19
IMX27_CLK_EMMA_AHB_GATE	,	V_99
"mshc_baud_gate"	,	L_64
"per2_div"	,	L_18
mpll_osc_sel_clks	,	V_12
IMX27_CLK_USB_DIV	,	V_36
SZ_4K	,	V_114
"per"	,	L_97
IMX27_CLK_SSI2_DIV	,	V_48
"imx-ssi.0"	,	L_116
IMX27_CLK_DMA_IPG_GATE	,	V_78
"mxc-ehci.1"	,	L_114
IMX27_CLK_NFC_DIV	,	V_27
refnp	,	V_120
"cspi1_ipg_gate"	,	L_63
IMX27_CLK_UART3_IPG_GATE	,	V_110
"usb_ipg_gate"	,	L_87
"clock-frequency"	,	L_132
clko_sel_clks	,	V_41
"emi_ahb_gate"	,	L_81
IMX27_CLK_SSI2_SEL	,	V_46
IMX27_CLK_SDHC2_IPG_GATE	,	V_55
"i.MX27"	,	L_95
"uart4_ipg_gate"	,	L_90
"imx21-i2c.0"	,	L_123
IMX27_CLK_PWM_IPG_GATE	,	V_61
"gpt6_ipg_gate"	,	L_51
