Vivado Simulator v2022.1.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addra' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:38]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addra' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:45]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addra' [D:/OneDrive - HKUST Connect/ust/22-23fall/ELEC4320/project/Function_generator/Function_generator.srcs/sources_1/imports/new/sin_gen.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Input_proc
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.id_gen
Compiling module xil_defaultlib.clkw_gen
Compiling module xil_defaultlib.triw_gen
Compiling module xil_defaultlib.saww_gen
Compiling module xil_defaultlib.Func_gen_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
