Classic Timing Analyzer report for Up-Down_Binary_Counter
Sun Dec 18 10:48:11 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.894 ns                                       ; S              ; inst3          ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.618 ns                                       ; inst~DUPLICATE ; DA0            ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.901 ns                                      ; EN             ; inst~DUPLICATE ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst           ; inst3          ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst            ; inst3           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2           ; inst3           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst1           ; inst2           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst1           ; inst2~DUPLICATE ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst~DUPLICATE  ; inst1~DUPLICATE ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst~DUPLICATE  ; inst1           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst~DUPLICATE  ; inst2           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst~DUPLICATE  ; inst2~DUPLICATE ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.453 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst1~DUPLICATE ; inst3           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst            ; inst            ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst1           ; inst1           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst~DUPLICATE  ; inst~DUPLICATE  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2           ; inst2           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3           ; inst3           ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst1~DUPLICATE ; inst1~DUPLICATE ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2~DUPLICATE ; inst2~DUPLICATE ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 3.894 ns   ; S    ; inst3           ; CLOCK    ;
; N/A   ; None         ; 3.893 ns   ; S    ; inst2           ; CLOCK    ;
; N/A   ; None         ; 3.893 ns   ; S    ; inst2~DUPLICATE ; CLOCK    ;
; N/A   ; None         ; 3.794 ns   ; S    ; inst1           ; CLOCK    ;
; N/A   ; None         ; 3.794 ns   ; S    ; inst1~DUPLICATE ; CLOCK    ;
; N/A   ; None         ; 2.528 ns   ; EN   ; inst3           ; CLOCK    ;
; N/A   ; None         ; 2.523 ns   ; EN   ; inst1           ; CLOCK    ;
; N/A   ; None         ; 2.523 ns   ; EN   ; inst1~DUPLICATE ; CLOCK    ;
; N/A   ; None         ; 2.393 ns   ; EN   ; inst2           ; CLOCK    ;
; N/A   ; None         ; 2.393 ns   ; EN   ; inst2~DUPLICATE ; CLOCK    ;
; N/A   ; None         ; 2.140 ns   ; EN   ; inst            ; CLOCK    ;
; N/A   ; None         ; 2.140 ns   ; EN   ; inst~DUPLICATE  ; CLOCK    ;
+-------+--------------+------------+------+-----------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-----------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To  ; From Clock ;
+-------+--------------+------------+-----------------+-----+------------+
; N/A   ; None         ; 6.618 ns   ; inst~DUPLICATE  ; DA0 ; CLOCK      ;
; N/A   ; None         ; 6.301 ns   ; inst3           ; DA3 ; CLOCK      ;
; N/A   ; None         ; 5.732 ns   ; inst1~DUPLICATE ; DA1 ; CLOCK      ;
; N/A   ; None         ; 5.315 ns   ; inst2~DUPLICATE ; DA2 ; CLOCK      ;
+-------+--------------+------------+-----------------+-----+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -1.901 ns ; EN   ; inst            ; CLOCK    ;
; N/A           ; None        ; -1.901 ns ; EN   ; inst~DUPLICATE  ; CLOCK    ;
; N/A           ; None        ; -2.154 ns ; EN   ; inst2           ; CLOCK    ;
; N/A           ; None        ; -2.154 ns ; EN   ; inst2~DUPLICATE ; CLOCK    ;
; N/A           ; None        ; -2.284 ns ; EN   ; inst1           ; CLOCK    ;
; N/A           ; None        ; -2.284 ns ; EN   ; inst1~DUPLICATE ; CLOCK    ;
; N/A           ; None        ; -2.289 ns ; EN   ; inst3           ; CLOCK    ;
; N/A           ; None        ; -3.555 ns ; S    ; inst1           ; CLOCK    ;
; N/A           ; None        ; -3.555 ns ; S    ; inst1~DUPLICATE ; CLOCK    ;
; N/A           ; None        ; -3.654 ns ; S    ; inst2           ; CLOCK    ;
; N/A           ; None        ; -3.654 ns ; S    ; inst2~DUPLICATE ; CLOCK    ;
; N/A           ; None        ; -3.655 ns ; S    ; inst3           ; CLOCK    ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 18 10:48:11 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down_Binary_Counter -c Up-Down_Binary_Counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" Internal fmax is restricted to 500.0 MHz between source register "inst" and destination register "inst3"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y16_N3; Fanout = 2; REG Node = 'inst'
            Info: 2: + IC(0.242 ns) + CELL(0.272 ns) = 0.514 ns; Loc. = LCCOMB_X39_Y16_N12; Fanout = 1; COMB Node = 'inst3~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.669 ns; Loc. = LCFF_X39_Y16_N13; Fanout = 2; REG Node = 'inst3'
            Info: Total cell delay = 0.427 ns ( 63.83 % )
            Info: Total interconnect delay = 0.242 ns ( 36.17 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X39_Y16_N13; Fanout = 2; REG Node = 'inst3'
                Info: Total cell delay = 1.472 ns ( 59.19 % )
                Info: Total interconnect delay = 1.015 ns ( 40.81 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X39_Y16_N3; Fanout = 2; REG Node = 'inst'
                Info: Total cell delay = 1.472 ns ( 59.19 % )
                Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "inst3" (data pin = "S", clock pin = "CLOCK") is 3.894 ns
    Info: + Longest pin to register delay is 6.291 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 5; PIN Node = 'S'
        Info: 2: + IC(4.915 ns) + CELL(0.357 ns) = 6.136 ns; Loc. = LCCOMB_X39_Y16_N12; Fanout = 1; COMB Node = 'inst3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.291 ns; Loc. = LCFF_X39_Y16_N13; Fanout = 2; REG Node = 'inst3'
        Info: Total cell delay = 1.376 ns ( 21.87 % )
        Info: Total interconnect delay = 4.915 ns ( 78.13 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X39_Y16_N13; Fanout = 2; REG Node = 'inst3'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
Info: tco from clock "CLOCK" to destination pin "DA0" through register "inst~DUPLICATE" is 6.618 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X39_Y16_N1; Fanout = 6; REG Node = 'inst~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y16_N1; Fanout = 6; REG Node = 'inst~DUPLICATE'
        Info: 2: + IC(1.903 ns) + CELL(2.134 ns) = 4.037 ns; Loc. = PIN_J19; Fanout = 0; PIN Node = 'DA0'
        Info: Total cell delay = 2.134 ns ( 52.86 % )
        Info: Total interconnect delay = 1.903 ns ( 47.14 % )
Info: th for register "inst" (data pin = "EN", clock pin = "CLOCK") is -1.901 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X39_Y16_N3; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L2; Fanout = 7; PIN Node = 'EN'
        Info: 2: + IC(3.465 ns) + CELL(0.053 ns) = 4.382 ns; Loc. = LCCOMB_X39_Y16_N2; Fanout = 1; COMB Node = 'inst~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.537 ns; Loc. = LCFF_X39_Y16_N3; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.072 ns ( 23.63 % )
        Info: Total interconnect delay = 3.465 ns ( 76.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Sun Dec 18 10:48:11 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


