#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 17:40:59 2018
# Process ID: 21052
# Current directory: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10496 E:\VLSI\lab4\Segmentation_SEB\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 803.383 ; gain = 131.793
update_compile_order -fileset sources_1
update_module_reference HDMI_bd_Filtrage_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/repo'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding cell -- xilinx.com:module_ref:Filtrage:1.0 - Filtrage_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding cell -- xilinx.com:module_ref:Sum_Coord:1.0 - Sum_Coord_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /c_counter_binary_0/CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /c_counter_binary_1/SCLR(rst)
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
Upgrading 'E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd'
INFO: [IP_Flow 19-1972] Upgraded HDMI_bd_Filtrage_0_0 from Filtrage_v1_0 1.0 to Filtrage_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'RGBout' width 24 differs from original width 1
WARNING: [IP_Flow 19-4698] Upgrade has added port 'BlancNoir'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_bd_Filtrage_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'HDMI_bd_Filtrage_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <E:/VLSI/lab4/Segmentation_SEB/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 893.238 ; gain = 86.324
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 893.238 ; gain = 86.324
connect_bd_net [get_bd_pins Filtrage_0/BlancNoir] [get_bd_pins Sum_Coord_0/EN]
connect_bd_net [get_bd_pins Filtrage_0/BlancNoir] [get_bd_pins c_counter_binary_2/CLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Filtrage_0/BlancNoir(undef) and /c_counter_binary_2/CLK(clk)
set_property name Ligne_counter [get_bd_cells c_counter_binary_0]
set_property name column_counter [get_bd_cells c_counter_binary_1]
set_property name BlankPixel_counter [get_bd_cells c_counter_binary_2]
