# Reading F:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MicroProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/MicroProcessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:19 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/MicroProcessor.v 
# -- Compiling module MicroProcessor
# 
# Top level modules:
# 	MicroProcessor
# End time: 11:53:19 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:19 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:53:19 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/RegFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:19 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/RegFile.v 
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 11:53:20 on Dec 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:53:20 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/InstructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 11:53:20 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 11:53:20 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/ControlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 11:53:20 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/ALUcontrolUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:20 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/ALUcontrolUnit.v 
# -- Compiling module ALUcontrolUnit
# 
# Top level modules:
# 	ALUcontrolUnit
# End time: 11:53:21 on Dec 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/intelFPGA_lite/18.1/MicroProcessor {F:/intelFPGA_lite/18.1/MicroProcessor/MicroProcessor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:21 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/intelFPGA_lite/18.1/MicroProcessor" F:/intelFPGA_lite/18.1/MicroProcessor/MicroProcessor_tb.v 
# -- Compiling module MicroProcessor_tb
# 
# Top level modules:
# 	MicroProcessor_tb
# End time: 11:53:21 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  MicroProcessor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" MicroProcessor_tb 
# Start time: 11:53:21 on Dec 20,2021
# Loading work.MicroProcessor_tb
# Loading work.MicroProcessor
# Loading work.ProgramCounter
# Loading work.InstructionMemory
# Loading work.ControlUnit
# Loading work.RegFile
# Loading work.ALUcontrolUnit
# Loading work.ALU
# Loading work.DataMemory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 12:05:07 on Dec 20,2021, Elapsed time: 0:11:46
# Errors: 0, Warnings: 0
