\t (00:00:02) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Fri Jan  6 17:24:10 2023
\t (00:00:02)         Host=THINKPAD-566398 User=Administrator Pid=10344 CPUs=8
\t (00:00:02) CmdLine= C:\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "PoFA1-20"
\d (00:00:05) Design opened: D:/Work/GitHub/PowerOverFiber/PCB/PoFA1-20.brd
\i (00:00:05) trapsize 431
\i (00:00:05) trapsize 445
\i (00:00:05) trapsize 352
\i (00:00:05) trapsize 404
\i (00:00:06) etchedit 
\i (00:00:11) opencd D:/Work/GitHub/TinyBMS/PCB/TinyBMS-A1.brd 
\t (00:00:11) Opening existing design...
\i (00:00:12) trapsize 5643
\t (00:00:12)     Journal end - Fri Jan  6 17:24:20 2023
