// Seed: 2089275733
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7,
    output supply0 id_8
);
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd75
) (
    input  uwire id_0,
    input  wand  _id_1,
    input  wand  id_2,
    input  uwire id_3,
    output tri   id_4,
    output tri1  id_5,
    input  wand  id_6,
    input  tri1  id_7,
    input  tri0  id_8
);
  logic id_10;
  wire  id_11;
  ;
  wire id_12;
  assign id_10 = -1'b0;
  logic [1 : id_1] id_13;
  ;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_7,
      id_5,
      id_6,
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
