<stg><name>fc_layer<120, 84></name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="16" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="20" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="28" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="29" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="35" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
:4 %sext_ln79 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="62">
<![CDATA[
:8 %sext_ln82 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln82

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln79 = br void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln79, void %bb, i7, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln79 = icmp_eq  i7 %i, i7

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln79 = add i7 %i, i7

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln79 = br i1 %icmp_ln79, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %zext_ln79 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %fc2_biases_addr = getelementptr i32 %fc2_biases, i64, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="fc2_biases_addr"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
.split:5 %fc2_biases_load = load i7 %fc2_biases_addr

]]></Node>
<StgValue><ssdm name="fc2_biases_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="7">
<![CDATA[
.split:1 %zext_ln81 = zext i7 %i

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
.split:5 %fc2_biases_load = load i7 %fc2_biases_addr

]]></Node>
<StgValue><ssdm name="fc2_biases_load"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln82 = br void %bb10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
bb10:0 %j = phi i7 %add_ln82, void %ifFalse, i7, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
bb10:2 %phi_mul = phi i14 %add_ln83_1, void %ifFalse, i14, void %.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb10:4 %icmp_ln82 = icmp_eq  i7 %j, i7

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb10:6 %add_ln82 = add i7 %j, i7

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:7 %br_ln82 = br i1 %icmp_ln82, void %bb10.split, void %bb

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb10.split:1 %add_ln83 = add i14 %zext_ln81, i14 %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="14">
<![CDATA[
bb10.split:2 %zext_ln83 = zext i14 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb10.split:3 %fc2_weights_addr = getelementptr i32 %fc2_weights, i64, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="fc2_weights_addr"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="14">
<![CDATA[
bb10.split:7 %fc2_weights_load = load i14 %fc2_weights_addr

]]></Node>
<StgValue><ssdm name="fc2_weights_load"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb10.split:10 %ifzero = icmp_eq  i7 %add_ln82, i7

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10.split:11 %br_ln82 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void %bb10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb10.split:5 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_11, i1 %empty_51

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="14">
<![CDATA[
bb10.split:7 %fc2_weights_load = load i14 %fc2_weights_addr

]]></Node>
<StgValue><ssdm name="fc2_weights_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
bb10.split:6 %bitcast_ln83 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln83"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:8 %mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:8 %mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb10.split:0 %add_ln83_1 = add i14 %phi_mul, i14

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:8 %mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:8 %mul = fmul i32 %bitcast_ln83, i32 %fc2_weights_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb10:1 %sum_3 = phi i32 %sum_4, void %ifFalse, i32, void %.split

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb10:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb10:5 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:9 %sum_4 = fadd i32 %sum_3, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:9 %sum_4 = fadd i32 %sum_3, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:9 %sum_4 = fadd i32 %sum_3, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:9 %sum_4 = fadd i32 %sum_3, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb10.split:4 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10.split:9 %sum_4 = fadd i32 %sum_3, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="94" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %sum = fadd i32 %sum_4, i32 %fc2_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="95" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %sum = fadd i32 %sum_4, i32 %fc2_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="96" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %sum = fadd i32 %sum_4, i32 %fc2_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="97" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %sum = fadd i32 %sum_4, i32 %fc2_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="98" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0 %sum = fadd i32 %sum_4, i32 %fc2_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="99" st_id="26" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:7 %tmp_s = fcmp_ogt  i32 %sum, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:1 %bitcast_ln86 = bitcast i32 %sum

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:3 %trunc_ln86 = trunc i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="103" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:4 %icmp_ln86 = icmp_ne  i8 %tmp, i8

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="104" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:5 %icmp_ln86_2 = icmp_eq  i23 %trunc_ln86, i23

]]></Node>
<StgValue><ssdm name="icmp_ln86_2"/></StgValue>
</operation>

<operation id="105" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:6 %or_ln86 = or i1 %icmp_ln86_2, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="106" st_id="27" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:7 %tmp_s = fcmp_ogt  i32 %sum, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:8 %and_ln86 = and i1 %or_ln86, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="108" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:9 %select_ln86 = select i1 %and_ln86, i32 %bitcast_ln86, i32

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="109" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
ifTrue:10 %write_ln86 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %select_ln86, i4, i1 %empty, i1 %empty_51

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="110" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:11 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="111" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
bb:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="112" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="113" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="114" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="115" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="116" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="117" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:1 %ret_ln88 = ret

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>

<state id="35" st_id="161">
</state>
</state_list>


<ports>
<port id="183" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="184" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="185" name="output_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="186" name="fc2_biases" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fc2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="fc2_weights" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fc2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="189" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="188" toId="35">
</dataflow>
<dataflow id="190" from="gmem" to="specinterface_ln0" fromId="183" toId="35">
</dataflow>
<dataflow id="192" from="empty_5" to="specinterface_ln0" fromId="191" toId="35">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="35">
</dataflow>
<dataflow id="195" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="35">
</dataflow>
<dataflow id="197" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="35">
</dataflow>
<dataflow id="199" from="StgValue_193" to="specinterface_ln0" fromId="193" toId="35">
</dataflow>
<dataflow id="200" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="201" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="202" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="35">
</dataflow>
<dataflow id="205" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="35">
</dataflow>
<dataflow id="206" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="35">
</dataflow>
<dataflow id="207" from="StgValue_203" to="specinterface_ln0" fromId="203" toId="35">
</dataflow>
<dataflow id="208" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="209" from="empty_24" to="specinterface_ln0" fromId="196" toId="35">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.ap_auto.i64" to="output_read" fromId="210" toId="36">
</dataflow>
<dataflow id="212" from="output_r" to="output_read" fromId="185" toId="36">
</dataflow>
<dataflow id="213" from="_ssdm_op_Read.ap_auto.i64" to="input_read" fromId="210" toId="37">
</dataflow>
<dataflow id="214" from="input_r" to="input_read" fromId="184" toId="37">
</dataflow>
<dataflow id="216" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="215" toId="38">
</dataflow>
<dataflow id="217" from="output_read" to="trunc_ln" fromId="36" toId="38">
</dataflow>
<dataflow id="219" from="StgValue_218" to="trunc_ln" fromId="218" toId="38">
</dataflow>
<dataflow id="221" from="StgValue_220" to="trunc_ln" fromId="220" toId="38">
</dataflow>
<dataflow id="222" from="trunc_ln" to="sext_ln79" fromId="38" toId="39">
</dataflow>
<dataflow id="223" from="gmem" to="gmem_addr" fromId="183" toId="40">
</dataflow>
<dataflow id="224" from="sext_ln79" to="gmem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="226" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="225" toId="41">
</dataflow>
<dataflow id="227" from="gmem_addr" to="empty" fromId="40" toId="41">
</dataflow>
<dataflow id="229" from="StgValue_228" to="empty" fromId="228" toId="41">
</dataflow>
<dataflow id="230" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln4" fromId="215" toId="42">
</dataflow>
<dataflow id="231" from="input_read" to="trunc_ln4" fromId="37" toId="42">
</dataflow>
<dataflow id="232" from="StgValue_218" to="trunc_ln4" fromId="218" toId="42">
</dataflow>
<dataflow id="233" from="StgValue_220" to="trunc_ln4" fromId="220" toId="42">
</dataflow>
<dataflow id="234" from="trunc_ln4" to="sext_ln82" fromId="42" toId="43">
</dataflow>
<dataflow id="235" from="gmem" to="gmem_addr_11" fromId="183" toId="44">
</dataflow>
<dataflow id="236" from="sext_ln82" to="gmem_addr_11" fromId="43" toId="44">
</dataflow>
<dataflow id="237" from="add_ln79" to="i" fromId="49" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln0" to="i" fromId="111" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="240" from="StgValue_239" to="i" fromId="239" toId="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="241" from="br_ln79" to="i" fromId="45" toId="46">
</dataflow>
<dataflow id="242" from="i" to="icmp_ln79" fromId="46" toId="47">
</dataflow>
<dataflow id="244" from="StgValue_243" to="icmp_ln79" fromId="243" toId="47">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="245" toId="48">
</dataflow>
<dataflow id="248" from="StgValue_247" to="empty_50" fromId="247" toId="48">
</dataflow>
<dataflow id="249" from="StgValue_247" to="empty_50" fromId="247" toId="48">
</dataflow>
<dataflow id="250" from="StgValue_247" to="empty_50" fromId="247" toId="48">
</dataflow>
<dataflow id="251" from="i" to="add_ln79" fromId="46" toId="49">
</dataflow>
<dataflow id="253" from="StgValue_252" to="add_ln79" fromId="252" toId="49">
</dataflow>
<dataflow id="254" from="icmp_ln79" to="br_ln79" fromId="47" toId="50">
</dataflow>
<dataflow id="256" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="51">
</dataflow>
<dataflow id="257" from="gmem_addr_11" to="empty_51" fromId="44" toId="51">
</dataflow>
<dataflow id="259" from="StgValue_258" to="empty_51" fromId="258" toId="51">
</dataflow>
<dataflow id="260" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="52">
</dataflow>
<dataflow id="261" from="gmem_addr_11" to="empty_51" fromId="44" toId="52">
</dataflow>
<dataflow id="262" from="StgValue_258" to="empty_51" fromId="258" toId="52">
</dataflow>
<dataflow id="263" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="53">
</dataflow>
<dataflow id="264" from="gmem_addr_11" to="empty_51" fromId="44" toId="53">
</dataflow>
<dataflow id="265" from="StgValue_258" to="empty_51" fromId="258" toId="53">
</dataflow>
<dataflow id="266" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="54">
</dataflow>
<dataflow id="267" from="gmem_addr_11" to="empty_51" fromId="44" toId="54">
</dataflow>
<dataflow id="268" from="StgValue_258" to="empty_51" fromId="258" toId="54">
</dataflow>
<dataflow id="269" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="55">
</dataflow>
<dataflow id="270" from="gmem_addr_11" to="empty_51" fromId="44" toId="55">
</dataflow>
<dataflow id="271" from="StgValue_258" to="empty_51" fromId="258" toId="55">
</dataflow>
<dataflow id="272" from="i" to="zext_ln79" fromId="46" toId="56">
</dataflow>
<dataflow id="273" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="57">
</dataflow>
<dataflow id="274" from="gmem_addr_11" to="empty_51" fromId="44" toId="57">
</dataflow>
<dataflow id="275" from="StgValue_258" to="empty_51" fromId="258" toId="57">
</dataflow>
<dataflow id="276" from="fc2_biases" to="fc2_biases_addr" fromId="186" toId="58">
</dataflow>
<dataflow id="278" from="StgValue_277" to="fc2_biases_addr" fromId="277" toId="58">
</dataflow>
<dataflow id="279" from="zext_ln79" to="fc2_biases_addr" fromId="56" toId="58">
</dataflow>
<dataflow id="280" from="fc2_biases_addr" to="fc2_biases_load" fromId="58" toId="59">
</dataflow>
<dataflow id="281" from="i" to="zext_ln81" fromId="46" toId="60">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="282" toId="61">
</dataflow>
<dataflow id="285" from="empty_13" to="specloopname_ln81" fromId="284" toId="61">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_51" fromId="255" toId="62">
</dataflow>
<dataflow id="287" from="gmem_addr_11" to="empty_51" fromId="44" toId="62">
</dataflow>
<dataflow id="288" from="StgValue_258" to="empty_51" fromId="258" toId="62">
</dataflow>
<dataflow id="289" from="fc2_biases_addr" to="fc2_biases_load" fromId="58" toId="63">
</dataflow>
<dataflow id="290" from="add_ln82" to="j" fromId="68" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="291" from="br_ln0" to="j" fromId="76" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="292" from="StgValue_239" to="j" fromId="239" toId="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="293" from="br_ln82" to="j" fromId="64" toId="65">
</dataflow>
<dataflow id="294" from="add_ln83_1" to="phi_mul" fromId="82" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="br_ln0" to="phi_mul" fromId="76" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="297" from="StgValue_296" to="phi_mul" fromId="296" toId="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="br_ln82" to="phi_mul" fromId="64" toId="66">
</dataflow>
<dataflow id="299" from="j" to="icmp_ln82" fromId="65" toId="67">
</dataflow>
<dataflow id="301" from="StgValue_300" to="icmp_ln82" fromId="300" toId="67">
</dataflow>
<dataflow id="302" from="j" to="add_ln82" fromId="65" toId="68">
</dataflow>
<dataflow id="303" from="StgValue_252" to="add_ln82" fromId="252" toId="68">
</dataflow>
<dataflow id="304" from="icmp_ln82" to="br_ln82" fromId="67" toId="69">
</dataflow>
<dataflow id="305" from="zext_ln81" to="add_ln83" fromId="60" toId="70">
</dataflow>
<dataflow id="306" from="phi_mul" to="add_ln83" fromId="66" toId="70">
</dataflow>
<dataflow id="307" from="add_ln83" to="zext_ln83" fromId="70" toId="71">
</dataflow>
<dataflow id="308" from="fc2_weights" to="fc2_weights_addr" fromId="187" toId="72">
</dataflow>
<dataflow id="309" from="StgValue_277" to="fc2_weights_addr" fromId="277" toId="72">
</dataflow>
<dataflow id="310" from="zext_ln83" to="fc2_weights_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="311" from="fc2_weights_addr" to="fc2_weights_load" fromId="72" toId="73">
</dataflow>
<dataflow id="312" from="add_ln82" to="ifzero" fromId="68" toId="74">
</dataflow>
<dataflow id="313" from="StgValue_300" to="ifzero" fromId="300" toId="74">
</dataflow>
<dataflow id="314" from="ifzero" to="br_ln82" fromId="74" toId="75">
</dataflow>
<dataflow id="316" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_11_read" fromId="315" toId="77">
</dataflow>
<dataflow id="317" from="gmem_addr_11" to="gmem_addr_11_read" fromId="44" toId="77">
</dataflow>
<dataflow id="318" from="fc2_weights_addr" to="fc2_weights_load" fromId="72" toId="78">
</dataflow>
<dataflow id="319" from="gmem_addr_11_read" to="bitcast_ln83" fromId="77" toId="79">
</dataflow>
<dataflow id="320" from="bitcast_ln83" to="mul" fromId="79" toId="80">
</dataflow>
<dataflow id="321" from="fc2_weights_load" to="mul" fromId="78" toId="80">
</dataflow>
<dataflow id="322" from="bitcast_ln83" to="mul" fromId="79" toId="81">
</dataflow>
<dataflow id="323" from="fc2_weights_load" to="mul" fromId="78" toId="81">
</dataflow>
<dataflow id="324" from="phi_mul" to="add_ln83_1" fromId="66" toId="82">
</dataflow>
<dataflow id="326" from="StgValue_325" to="add_ln83_1" fromId="325" toId="82">
</dataflow>
<dataflow id="327" from="bitcast_ln83" to="mul" fromId="79" toId="83">
</dataflow>
<dataflow id="328" from="fc2_weights_load" to="mul" fromId="78" toId="83">
</dataflow>
<dataflow id="329" from="bitcast_ln83" to="mul" fromId="79" toId="84">
</dataflow>
<dataflow id="330" from="fc2_weights_load" to="mul" fromId="78" toId="84">
</dataflow>
<dataflow id="331" from="sum_4" to="sum_3" fromId="93" toId="85">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="332" from="br_ln0" to="sum_3" fromId="76" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="334" from="StgValue_333" to="sum_3" fromId="333" toId="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="br_ln82" to="sum_3" fromId="64" toId="85">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="336" toId="86">
</dataflow>
<dataflow id="339" from="StgValue_338" to="specpipeline_ln0" fromId="338" toId="86">
</dataflow>
<dataflow id="341" from="StgValue_340" to="specpipeline_ln0" fromId="340" toId="86">
</dataflow>
<dataflow id="342" from="StgValue_340" to="specpipeline_ln0" fromId="340" toId="86">
</dataflow>
<dataflow id="343" from="StgValue_193" to="specpipeline_ln0" fromId="193" toId="86">
</dataflow>
<dataflow id="345" from="p_str" to="specpipeline_ln0" fromId="344" toId="86">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="empty_52" fromId="245" toId="87">
</dataflow>
<dataflow id="348" from="StgValue_347" to="empty_52" fromId="347" toId="87">
</dataflow>
<dataflow id="349" from="StgValue_347" to="empty_52" fromId="347" toId="87">
</dataflow>
<dataflow id="350" from="StgValue_347" to="empty_52" fromId="347" toId="87">
</dataflow>
<dataflow id="351" from="sum_3" to="sum_4" fromId="85" toId="88">
</dataflow>
<dataflow id="352" from="mul" to="sum_4" fromId="84" toId="88">
</dataflow>
<dataflow id="353" from="sum_3" to="sum_4" fromId="85" toId="89">
</dataflow>
<dataflow id="354" from="mul" to="sum_4" fromId="84" toId="89">
</dataflow>
<dataflow id="355" from="sum_3" to="sum_4" fromId="85" toId="90">
</dataflow>
<dataflow id="356" from="mul" to="sum_4" fromId="84" toId="90">
</dataflow>
<dataflow id="357" from="sum_3" to="sum_4" fromId="85" toId="91">
</dataflow>
<dataflow id="358" from="mul" to="sum_4" fromId="84" toId="91">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="282" toId="92">
</dataflow>
<dataflow id="361" from="empty_3" to="specloopname_ln81" fromId="360" toId="92">
</dataflow>
<dataflow id="362" from="sum_3" to="sum_4" fromId="85" toId="93">
</dataflow>
<dataflow id="363" from="mul" to="sum_4" fromId="84" toId="93">
</dataflow>
<dataflow id="364" from="sum_4" to="sum" fromId="93" toId="94">
</dataflow>
<dataflow id="365" from="fc2_biases_load" to="sum" fromId="63" toId="94">
</dataflow>
<dataflow id="366" from="sum_4" to="sum" fromId="93" toId="95">
</dataflow>
<dataflow id="367" from="fc2_biases_load" to="sum" fromId="63" toId="95">
</dataflow>
<dataflow id="368" from="sum_4" to="sum" fromId="93" toId="96">
</dataflow>
<dataflow id="369" from="fc2_biases_load" to="sum" fromId="63" toId="96">
</dataflow>
<dataflow id="370" from="sum_4" to="sum" fromId="93" toId="97">
</dataflow>
<dataflow id="371" from="fc2_biases_load" to="sum" fromId="63" toId="97">
</dataflow>
<dataflow id="372" from="sum_4" to="sum" fromId="93" toId="98">
</dataflow>
<dataflow id="373" from="fc2_biases_load" to="sum" fromId="63" toId="98">
</dataflow>
<dataflow id="374" from="sum" to="tmp_s" fromId="98" toId="99">
</dataflow>
<dataflow id="375" from="StgValue_333" to="tmp_s" fromId="333" toId="99">
</dataflow>
<dataflow id="376" from="sum" to="bitcast_ln86" fromId="98" toId="100">
</dataflow>
<dataflow id="378" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="377" toId="101">
</dataflow>
<dataflow id="379" from="bitcast_ln86" to="tmp" fromId="100" toId="101">
</dataflow>
<dataflow id="381" from="StgValue_380" to="tmp" fromId="380" toId="101">
</dataflow>
<dataflow id="383" from="StgValue_382" to="tmp" fromId="382" toId="101">
</dataflow>
<dataflow id="384" from="bitcast_ln86" to="trunc_ln86" fromId="100" toId="102">
</dataflow>
<dataflow id="385" from="tmp" to="icmp_ln86" fromId="101" toId="103">
</dataflow>
<dataflow id="387" from="StgValue_386" to="icmp_ln86" fromId="386" toId="103">
</dataflow>
<dataflow id="388" from="trunc_ln86" to="icmp_ln86_2" fromId="102" toId="104">
</dataflow>
<dataflow id="390" from="StgValue_389" to="icmp_ln86_2" fromId="389" toId="104">
</dataflow>
<dataflow id="391" from="icmp_ln86_2" to="or_ln86" fromId="104" toId="105">
</dataflow>
<dataflow id="392" from="icmp_ln86" to="or_ln86" fromId="103" toId="105">
</dataflow>
<dataflow id="393" from="sum" to="tmp_s" fromId="98" toId="106">
</dataflow>
<dataflow id="394" from="StgValue_333" to="tmp_s" fromId="333" toId="106">
</dataflow>
<dataflow id="395" from="or_ln86" to="and_ln86" fromId="105" toId="107">
</dataflow>
<dataflow id="396" from="tmp_s" to="and_ln86" fromId="106" toId="107">
</dataflow>
<dataflow id="397" from="and_ln86" to="select_ln86" fromId="107" toId="108">
</dataflow>
<dataflow id="398" from="bitcast_ln86" to="select_ln86" fromId="100" toId="108">
</dataflow>
<dataflow id="399" from="StgValue_193" to="select_ln86" fromId="193" toId="108">
</dataflow>
<dataflow id="401" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln86" fromId="400" toId="109">
</dataflow>
<dataflow id="402" from="gmem_addr" to="write_ln86" fromId="40" toId="109">
</dataflow>
<dataflow id="403" from="select_ln86" to="write_ln86" fromId="108" toId="109">
</dataflow>
<dataflow id="405" from="StgValue_404" to="write_ln86" fromId="404" toId="109">
</dataflow>
<dataflow id="407" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_53" fromId="406" toId="112">
</dataflow>
<dataflow id="408" from="gmem_addr" to="empty_53" fromId="40" toId="112">
</dataflow>
<dataflow id="409" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_53" fromId="406" toId="113">
</dataflow>
<dataflow id="410" from="gmem_addr" to="empty_53" fromId="40" toId="113">
</dataflow>
<dataflow id="411" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_53" fromId="406" toId="114">
</dataflow>
<dataflow id="412" from="gmem_addr" to="empty_53" fromId="40" toId="114">
</dataflow>
<dataflow id="413" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_53" fromId="406" toId="115">
</dataflow>
<dataflow id="414" from="gmem_addr" to="empty_53" fromId="40" toId="115">
</dataflow>
<dataflow id="415" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_53" fromId="406" toId="116">
</dataflow>
<dataflow id="416" from="gmem_addr" to="empty_53" fromId="40" toId="116">
</dataflow>
<dataflow id="417" from="icmp_ln82" to="StgValue_10" fromId="67" toId="10">
</dataflow>
<dataflow id="418" from="icmp_ln82" to="StgValue_11" fromId="67" toId="11">
</dataflow>
<dataflow id="419" from="icmp_ln82" to="StgValue_12" fromId="67" toId="12">
</dataflow>
<dataflow id="420" from="icmp_ln82" to="StgValue_13" fromId="67" toId="13">
</dataflow>
<dataflow id="421" from="icmp_ln82" to="StgValue_14" fromId="67" toId="14">
</dataflow>
<dataflow id="422" from="icmp_ln82" to="StgValue_15" fromId="67" toId="15">
</dataflow>
<dataflow id="423" from="icmp_ln82" to="StgValue_16" fromId="67" toId="16">
</dataflow>
<dataflow id="424" from="icmp_ln82" to="StgValue_17" fromId="67" toId="17">
</dataflow>
<dataflow id="425" from="icmp_ln82" to="StgValue_18" fromId="67" toId="18">
</dataflow>
<dataflow id="426" from="icmp_ln82" to="StgValue_19" fromId="67" toId="19">
</dataflow>
<dataflow id="427" from="icmp_ln82" to="StgValue_20" fromId="67" toId="20">
</dataflow>
<dataflow id="428" from="ifzero" to="StgValue_21" fromId="74" toId="21">
</dataflow>
<dataflow id="429" from="ifzero" to="StgValue_22" fromId="74" toId="22">
</dataflow>
<dataflow id="430" from="ifzero" to="StgValue_23" fromId="74" toId="23">
</dataflow>
<dataflow id="431" from="ifzero" to="StgValue_24" fromId="74" toId="24">
</dataflow>
<dataflow id="432" from="ifzero" to="StgValue_25" fromId="74" toId="25">
</dataflow>
<dataflow id="433" from="ifzero" to="StgValue_26" fromId="74" toId="26">
</dataflow>
<dataflow id="434" from="ifzero" to="StgValue_27" fromId="74" toId="27">
</dataflow>
<dataflow id="435" from="ifzero" to="StgValue_28" fromId="74" toId="28">
</dataflow>
<dataflow id="436" from="icmp_ln79" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="437" from="icmp_ln82" to="StgValue_21" fromId="67" toId="21">
</dataflow>
<dataflow id="438" from="icmp_ln82" to="StgValue_22" fromId="67" toId="22">
</dataflow>
<dataflow id="439" from="icmp_ln82" to="StgValue_23" fromId="67" toId="23">
</dataflow>
<dataflow id="440" from="icmp_ln82" to="StgValue_24" fromId="67" toId="24">
</dataflow>
<dataflow id="441" from="icmp_ln82" to="StgValue_25" fromId="67" toId="25">
</dataflow>
<dataflow id="442" from="icmp_ln82" to="StgValue_26" fromId="67" toId="26">
</dataflow>
<dataflow id="443" from="icmp_ln82" to="StgValue_27" fromId="67" toId="27">
</dataflow>
<dataflow id="444" from="icmp_ln82" to="StgValue_28" fromId="67" toId="28">
</dataflow>
<dataflow id="445" from="icmp_ln82" to="StgValue_161" fromId="67" toId="161">
</dataflow>
</dataflows>


</stg>
