-- VHDL for IBM SMS ALD page 15.70.33.1
-- Title: F CH LINE DRIVERS C AND WM BITS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/28/2020 10:30:43 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_70_33_1_F_CH_LINE_DRIVERS_C_AND_WM_BITS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_U:	 in STD_LOGIC;
		PS_F2_REG_C_BIT:	 in STD_LOGIC;
		MS_F2_REG_C_BIT:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_B:	 in STD_LOGIC;
		MS_F2_REG_WM_BIT:	 in STD_LOGIC;
		MC_CPU_TO_F_CH_TAU_C_BIT:	 out STD_LOGIC;
		TW_CPU_TO_F_CH_TAU_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1301_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1405_C_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1301_WM_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1405_WM_BIT:	 out STD_LOGIC);
end ALD_15_70_33_1_F_CH_LINE_DRIVERS_C_AND_WM_BITS;

architecture behavioral of ALD_15_70_33_1_F_CH_LINE_DRIVERS_C_AND_WM_BITS is 

	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_1D_G: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_1F_H: STD_LOGIC;

begin

	OUT_5C_NoPin <= NOT(PS_F_CH_SELECT_UNIT_U AND PS_F2_REG_C_BIT );
	OUT_4D_C <= NOT(OUT_5C_NoPin AND OUT_5E_NoPin );
	OUT_1D_G <= OUT_4D_C;
	OUT_5E_NoPin <= NOT(MS_F2_REG_C_BIT AND PS_F_CH_SELECT_UNIT_B );
	OUT_1E_G <= MS_F2_REG_C_BIT;
	OUT_1F_H <= MS_F2_REG_WM_BIT;

	MC_CPU_TO_F_CH_TAU_C_BIT <= OUT_1D_G;
	TW_CPU_TO_F_CH_TAU_C_BIT <= OUT_1D_G;
	MC_CPU_TO_F_CH_1301_C_BIT <= OUT_1E_G;
	MC_CPU_TO_F_CH_1405_C_BIT <= OUT_1E_G;
	MC_CPU_TO_F_CH_1301_WM_BIT <= OUT_1F_H;
	MC_CPU_TO_F_CH_1405_WM_BIT <= OUT_1F_H;


end;
