

================================================================
== Vitis HLS Report for 'Block_entry_proc'
================================================================
* Date:           Thu Oct  2 21:25:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.071 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  4.000 ns|  4.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 3 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 4 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer"   --->   Operation 5 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %value_cache_read"   --->   Operation 6 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] ( I:0.75ns O:0.75ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %value_cache_c7, i64 %value_cache_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %key_cache_read"   --->   Operation 8 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:0.75ns O:0.75ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %key_cache_c6, i64 %key_cache_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node mul7_loc_c2_0)   --->   "%empty = shl i32 %layer_read, i32 19"   --->   Operation 10 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node mul7_loc_c2_0)   --->   "%empty_510 = shl i32 %layer_read, i32 17"   --->   Operation 11 'shl' 'empty_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.85ns) (out node of the LUT)   --->   "%mul7_loc_c2_0 = sub i32 %empty, i32 %empty_510"   --->   Operation 12 'sub' 'mul7_loc_c2_0' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 14 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%position_cast = sext i32 %position_read"   --->   Operation 16 'sext' 'position_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_511 = shl i32 %position_read, i32 10"   --->   Operation 17 'shl' 'empty_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_512 = shl i32 %position_read, i32 8"   --->   Operation 18 'shl' 'empty_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%mul8 = sub i32 %empty_511, i32 %empty_512"   --->   Operation 19 'sub' 'mul8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add = add i32 %mul8, i32 %mul7_loc_c2_0"   --->   Operation 20 'add' 'add' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add, i2 0" [kernel_MHSA.cpp:55]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i34 %shl_ln" [kernel_MHSA.cpp:55]   --->   Operation 22 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln55 = add i64 %sext_ln55, i64 %key_cache_read" [kernel_MHSA.cpp:55]   --->   Operation 23 'add' 'add_ln55' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%add_ln55_1 = add i64 %sext_ln55, i64 %value_cache_read" [kernel_MHSA.cpp:55]   --->   Operation 24 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln68 = add i33 %position_cast, i33 1" [kernel_MHSA.cpp:68]   --->   Operation 25 'add' 'add_ln68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%add126_out_0 = add i32 %position_read, i32 1"   --->   Operation 26 'add' 'add126_out_0' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue i225 <undef>, i64 %add_ln55" [kernel_MHSA.cpp:55]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i225 %mrv, i64 %add_ln55_1" [kernel_MHSA.cpp:55]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i225 %mrv_1, i32 %add126_out_0" [kernel_MHSA.cpp:55]   --->   Operation 29 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i225 %mrv_2, i33 %add_ln68" [kernel_MHSA.cpp:55]   --->   Operation 30 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i225 %mrv_3, i32 %mul7_loc_c2_0" [kernel_MHSA.cpp:55]   --->   Operation 31 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln55 = ret i225 %mrv_4" [kernel_MHSA.cpp:55]   --->   Operation 32 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key_cache_c6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ value_cache_c7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
value_cache_read              (read          ) [ 001]
key_cache_read                (read          ) [ 001]
layer_read                    (read          ) [ 000]
muxLogicFIFOData_to_write_ln0 (muxlogic      ) [ 000]
write_ln0                     (write         ) [ 000]
muxLogicFIFOData_to_write_ln0 (muxlogic      ) [ 000]
write_ln0                     (write         ) [ 000]
empty                         (shl           ) [ 000]
empty_510                     (shl           ) [ 000]
mul7_loc_c2_0                 (sub           ) [ 001]
specinterface_ln0             (specinterface ) [ 000]
position_read                 (read          ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
position_cast                 (sext          ) [ 000]
empty_511                     (shl           ) [ 000]
empty_512                     (shl           ) [ 000]
mul8                          (sub           ) [ 000]
add                           (add           ) [ 000]
shl_ln                        (bitconcatenate) [ 000]
sext_ln55                     (sext          ) [ 000]
add_ln55                      (add           ) [ 000]
add_ln55_1                    (add           ) [ 000]
add_ln68                      (add           ) [ 000]
add126_out_0                  (add           ) [ 000]
mrv                           (insertvalue   ) [ 000]
mrv_1                         (insertvalue   ) [ 000]
mrv_2                         (insertvalue   ) [ 000]
mrv_3                         (insertvalue   ) [ 000]
mrv_4                         (insertvalue   ) [ 000]
ret_ln55                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="position">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="value_cache">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="key_cache_c6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache_c6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="value_cache_c7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache_c7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="value_cache_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="key_cache_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="layer_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="position_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="muxLogicFIFOData_to_write_ln0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_510_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_510/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul7_loc_c2_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul7_loc_c2_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="position_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="position_cast/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_511_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_511/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_512_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_512/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul8_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul8/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="34" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln55_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="34" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln55_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="34" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="1"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln55_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="34" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln68_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add126_out_0_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add126_out_0/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mrv_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="225" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mrv_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="225" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mrv_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="225" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="mrv_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="225" slack="0"/>
<pin id="199" dir="0" index="1" bw="33" slack="0"/>
<pin id="200" dir="1" index="2" bw="225" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mrv_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="225" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="225" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="value_cache_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="value_cache_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="key_cache_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="key_cache_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="mul7_loc_c2_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_loc_c2_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="52" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="52" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="58" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="64" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="64" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="86" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="86" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="122" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="118" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="86" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="157" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="162" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="173" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="167" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="52" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="216"><net_src comp="58" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="221"><net_src comp="112" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="203" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_cache_c6 | {1 }
	Port: value_cache_c7 | {1 }
 - Input state : 
	Port: Block_entry_proc : layer | {1 }
	Port: Block_entry_proc : position | {2 }
	Port: Block_entry_proc : key_cache | {1 }
	Port: Block_entry_proc : value_cache | {1 }
  - Chain level:
	State 1
	State 2
		add : 1
		shl_ln : 2
		sext_ln55 : 3
		add_ln55 : 4
		add_ln55_1 : 4
		add_ln68 : 1
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		mrv_4 : 9
		ret_ln55 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |              add_fu_140             |    0    |    65   |
|          |           add_ln55_fu_157           |    0    |    64   |
|    add   |          add_ln55_1_fu_162          |    0    |    64   |
|          |           add_ln68_fu_167           |    0    |    32   |
|          |         add126_out_0_fu_173         |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|    sub   |         mul7_loc_c2_0_fu_112        |    0    |    32   |
|          |             mul8_fu_134             |    0    |    65   |
|----------|-------------------------------------|---------|---------|
|          |     value_cache_read_read_fu_52     |    0    |    0    |
|   read   |      key_cache_read_read_fu_58      |    0    |    0    |
|          |        layer_read_read_fu_64        |    0    |    0    |
|          |       position_read_read_fu_86      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_70        |    0    |    0    |
|          |        write_ln0_write_fu_78        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| muxlogic | muxLogicFIFOData_to_write_ln0_fu_92 |    0    |    0    |
|          | muxLogicFIFOData_to_write_ln0_fu_96 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |             empty_fu_100            |    0    |    0    |
|    shl   |           empty_510_fu_106          |    0    |    0    |
|          |           empty_511_fu_122          |    0    |    0    |
|          |           empty_512_fu_128          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |         position_cast_fu_118        |    0    |    0    |
|          |           sext_ln55_fu_153          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|            shl_ln_fu_145            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              mrv_fu_179             |    0    |    0    |
|          |             mrv_1_fu_185            |    0    |    0    |
|insertvalue|             mrv_2_fu_191            |    0    |    0    |
|          |             mrv_3_fu_197            |    0    |    0    |
|          |             mrv_4_fu_203            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   354   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| key_cache_read_reg_213 |   64   |
|  mul7_loc_c2_0_reg_218 |   32   |
|value_cache_read_reg_208|   64   |
+------------------------+--------+
|          Total         |   160  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   354  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   354  |
+-----------+--------+--------+
