// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layer5_HH_
#define _layer5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CORRELATE_1.h"
#include "layer5_biases_lay5jm.h"
#include "layer5_weights_la6jw.h"
#include "layer3_subfilter_Ffa.h"
#include "layer1_correlate_fYi.h"
#include "layer3_img_channeHfu.h"
#include "layer3_img_channeIfE.h"
#include "layer3_img_channeJfO.h"
#include "layer2_channel_fryd2.h"
#include "layer2_out_layer_zec.h"
#include "layer2_out_layer_Aem.h"

namespace ap_rtl {

struct layer5 : public sc_module {
    // Port declarations 52
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<1> > corr4_out_V_valid_V_dout;
    sc_in< sc_logic > corr4_out_V_valid_V_empty_n;
    sc_out< sc_logic > corr4_out_V_valid_V_read;
    sc_in< sc_lv<12> > corr4_out_V_data_V_dout;
    sc_in< sc_logic > corr4_out_V_data_V_empty_n;
    sc_out< sc_logic > corr4_out_V_data_V_read;
    sc_in< sc_lv<4> > corr4_out_V_keep_V_dout;
    sc_in< sc_logic > corr4_out_V_keep_V_empty_n;
    sc_out< sc_logic > corr4_out_V_keep_V_read;
    sc_in< sc_lv<1> > corr4_out_V_user_V_dout;
    sc_in< sc_logic > corr4_out_V_user_V_empty_n;
    sc_out< sc_logic > corr4_out_V_user_V_read;
    sc_in< sc_lv<1> > corr4_out_V_last_V_dout;
    sc_in< sc_logic > corr4_out_V_last_V_empty_n;
    sc_out< sc_logic > corr4_out_V_last_V_read;
    sc_in< sc_lv<1> > corr4_out_V_id_V_dout;
    sc_in< sc_logic > corr4_out_V_id_V_empty_n;
    sc_out< sc_logic > corr4_out_V_id_V_read;
    sc_in< sc_lv<1> > corr4_out_V_dest_V_dout;
    sc_in< sc_logic > corr4_out_V_dest_V_empty_n;
    sc_out< sc_logic > corr4_out_V_dest_V_read;
    sc_out< sc_lv<1> > corr5_out_V_valid_V_din;
    sc_in< sc_logic > corr5_out_V_valid_V_full_n;
    sc_out< sc_logic > corr5_out_V_valid_V_write;
    sc_out< sc_lv<12> > corr5_out_V_data_V_din;
    sc_in< sc_logic > corr5_out_V_data_V_full_n;
    sc_out< sc_logic > corr5_out_V_data_V_write;
    sc_out< sc_lv<4> > corr5_out_V_keep_V_din;
    sc_in< sc_logic > corr5_out_V_keep_V_full_n;
    sc_out< sc_logic > corr5_out_V_keep_V_write;
    sc_out< sc_lv<1> > corr5_out_V_user_V_din;
    sc_in< sc_logic > corr5_out_V_user_V_full_n;
    sc_out< sc_logic > corr5_out_V_user_V_write;
    sc_out< sc_lv<1> > corr5_out_V_last_V_din;
    sc_in< sc_logic > corr5_out_V_last_V_full_n;
    sc_out< sc_logic > corr5_out_V_last_V_write;
    sc_out< sc_lv<1> > corr5_out_V_id_V_din;
    sc_in< sc_logic > corr5_out_V_id_V_full_n;
    sc_out< sc_logic > corr5_out_V_id_V_write;
    sc_out< sc_lv<1> > corr5_out_V_dest_V_din;
    sc_in< sc_logic > corr5_out_V_dest_V_full_n;
    sc_out< sc_logic > corr5_out_V_dest_V_write;


    // Module declarations
    layer5(sc_module_name name);
    SC_HAS_PROCESS(layer5);

    ~layer5();

    sc_trace_file* mVcdFile;

    layer5_biases_lay5jm* biases_layer5_V_U;
    layer5_weights_la6jw* weights_layer5_V_U;
    layer3_subfilter_Ffa* subfilter_layer_V_U;
    layer1_correlate_fYi* correlate_img_U;
    layer3_img_channeHfu* img_channel_valid_V_U;
    layer3_img_channeIfE* img_channel_data_V_U;
    layer3_img_channeJfO* img_channel_keep_V_U;
    layer3_img_channeHfu* img_channel_user_V_U;
    layer3_img_channeHfu* img_channel_last_V_U;
    layer3_img_channeHfu* img_channel_id_V_U;
    layer3_img_channeHfu* img_channel_dest_V_U;
    layer2_channel_fryd2* channel_from_prev_ou_U;
    layer2_out_layer_zec* out_layer_valid_V_U;
    layer2_out_layer_Aem* out_layer_data_V_U;
    CORRELATE_1* grp_CORRELATE_1_fu_1585;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<31> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > biases_layer5_V_address0;
    sc_signal< sc_logic > biases_layer5_V_ce0;
    sc_signal< sc_lv<3> > biases_layer5_V_q0;
    sc_signal< sc_lv<11> > weights_layer5_V_address0;
    sc_signal< sc_logic > weights_layer5_V_ce0;
    sc_signal< sc_lv<6> > weights_layer5_V_q0;
    sc_signal< sc_logic > corr4_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln710_fu_2084_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln729_fu_2218_p2;
    sc_signal< sc_logic > corr4_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr4_out_V_dest_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_valid_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > corr5_out_V_data_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_keep_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_user_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_last_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_id_V_blk_n;
    sc_signal< sc_logic > corr5_out_V_dest_V_blk_n;
    sc_signal< sc_lv<7> > row_idx_fu_1656_p2;
    sc_signal< sc_lv<7> > row_idx_reg_2923;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_fu_1668_p2;
    sc_signal< sc_lv<4> > i_reg_2931;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > zext_ln688_fu_1682_p1;
    sc_signal< sc_lv<11> > zext_ln688_reg_2936;
    sc_signal< sc_lv<1> > icmp_ln687_fu_1662_p2;
    sc_signal< sc_lv<1> > icmp_ln695_fu_1686_p2;
    sc_signal< sc_lv<1> > icmp_ln695_reg_2941;
    sc_signal< sc_lv<1> > icmp_ln707_fu_1692_p2;
    sc_signal< sc_lv<1> > icmp_ln707_reg_2945;
    sc_signal< sc_lv<1> > icmp_ln726_fu_1698_p2;
    sc_signal< sc_lv<1> > icmp_ln726_reg_2949;
    sc_signal< sc_lv<1> > and_ln745_fu_1710_p2;
    sc_signal< sc_lv<1> > and_ln745_reg_2953;
    sc_signal< sc_lv<13> > sext_ln321_fu_1746_p1;
    sc_signal< sc_lv<13> > sext_ln321_reg_2957;
    sc_signal< sc_lv<1> > or_ln726_fu_1750_p2;
    sc_signal< sc_lv<1> > or_ln726_reg_2963;
    sc_signal< sc_lv<7> > j_fu_1762_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > current_input_channe_6_fu_1788_p2;
    sc_signal< sc_lv<4> > current_input_channe_6_reg_2978;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > zext_ln697_fu_1794_p1;
    sc_signal< sc_lv<8> > zext_ln697_reg_2983;
    sc_signal< sc_lv<1> > icmp_ln692_fu_1782_p2;
    sc_signal< sc_lv<1> > grp_fu_1602_p2;
    sc_signal< sc_lv<1> > icmp_ln762_reg_2989;
    sc_signal< sc_lv<2> > filter_line_fu_1804_p2;
    sc_signal< sc_lv<2> > filter_line_reg_2996;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > add_ln321_56_fu_1873_p2;
    sc_signal< sc_lv<13> > add_ln321_56_reg_3001;
    sc_signal< sc_lv<1> > icmp_ln697_fu_1798_p2;
    sc_signal< sc_lv<13> > add_ln321_58_fu_1942_p2;
    sc_signal< sc_lv<13> > add_ln321_58_reg_3006;
    sc_signal< sc_lv<13> > add_ln321_60_fu_1969_p2;
    sc_signal< sc_lv<13> > add_ln321_60_reg_3011;
    sc_signal< sc_lv<12> > img_channel_valid_V_47_reg_3016;
    sc_signal< sc_lv<12> > img_channel_valid_V_48_reg_3021;
    sc_signal< sc_lv<12> > img_channel_valid_V_49_reg_3026;
    sc_signal< sc_lv<12> > img_channel_valid_V_50_reg_3031;
    sc_signal< sc_lv<12> > img_channel_data_V_a_34_reg_3036;
    sc_signal< sc_lv<12> > img_channel_data_V_a_35_reg_3041;
    sc_signal< sc_lv<12> > img_channel_data_V_a_36_reg_3046;
    sc_signal< sc_lv<12> > img_channel_data_V_a_37_reg_3051;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_35_reg_3056;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_36_reg_3061;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_37_reg_3066;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_38_reg_3071;
    sc_signal< sc_lv<12> > img_channel_user_V_a_33_reg_3076;
    sc_signal< sc_lv<12> > img_channel_user_V_a_34_reg_3081;
    sc_signal< sc_lv<12> > img_channel_user_V_a_35_reg_3086;
    sc_signal< sc_lv<12> > img_channel_user_V_a_36_reg_3091;
    sc_signal< sc_lv<12> > img_channel_last_V_a_35_reg_3096;
    sc_signal< sc_lv<12> > img_channel_last_V_a_36_reg_3101;
    sc_signal< sc_lv<12> > img_channel_last_V_a_37_reg_3106;
    sc_signal< sc_lv<12> > img_channel_last_V_a_38_reg_3111;
    sc_signal< sc_lv<12> > img_channel_id_V_add_35_reg_3116;
    sc_signal< sc_lv<12> > img_channel_id_V_add_36_reg_3121;
    sc_signal< sc_lv<12> > img_channel_id_V_add_37_reg_3126;
    sc_signal< sc_lv<12> > img_channel_id_V_add_38_reg_3131;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_35_reg_3136;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_36_reg_3141;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_37_reg_3146;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_38_reg_3151;
    sc_signal< sc_lv<7> > index_input_element_fu_2043_p2;
    sc_signal< sc_lv<7> > index_input_element_reg_3159;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln699_fu_2037_p2;
    sc_signal< sc_lv<13> > add_ln321_64_fu_2069_p2;
    sc_signal< sc_lv<13> > add_ln321_64_reg_3169;
    sc_signal< sc_lv<7> > index_input_element_16_fu_2110_p2;
    sc_signal< sc_logic > io_acc_block_signal_op247;
    sc_signal< bool > ap_block_state9;
    sc_signal< sc_lv<12> > add_ln321_68_fu_2150_p2;
    sc_signal< sc_lv<12> > add_ln321_68_reg_3212;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<12> > img_channel_valid_V_54_reg_3217;
    sc_signal< sc_lv<12> > img_channel_valid_V_55_reg_3222;
    sc_signal< sc_lv<12> > img_channel_valid_V_56_reg_3227;
    sc_signal< sc_lv<12> > img_channel_valid_V_57_reg_3232;
    sc_signal< sc_lv<12> > img_channel_data_V_a_39_reg_3237;
    sc_signal< sc_lv<12> > img_channel_data_V_a_40_reg_3242;
    sc_signal< sc_lv<12> > img_channel_data_V_a_41_reg_3247;
    sc_signal< sc_lv<12> > img_channel_data_V_a_42_reg_3252;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_40_reg_3257;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_41_reg_3262;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_42_reg_3267;
    sc_signal< sc_lv<12> > img_channel_keep_V_a_43_reg_3272;
    sc_signal< sc_lv<12> > img_channel_user_V_a_38_reg_3277;
    sc_signal< sc_lv<12> > img_channel_user_V_a_39_reg_3282;
    sc_signal< sc_lv<12> > img_channel_user_V_a_40_reg_3287;
    sc_signal< sc_lv<12> > img_channel_user_V_a_41_reg_3292;
    sc_signal< sc_lv<12> > img_channel_last_V_a_40_reg_3297;
    sc_signal< sc_lv<12> > img_channel_last_V_a_41_reg_3302;
    sc_signal< sc_lv<12> > img_channel_last_V_a_42_reg_3307;
    sc_signal< sc_lv<12> > img_channel_last_V_a_43_reg_3312;
    sc_signal< sc_lv<12> > img_channel_id_V_add_40_reg_3317;
    sc_signal< sc_lv<12> > img_channel_id_V_add_41_reg_3322;
    sc_signal< sc_lv<12> > img_channel_id_V_add_42_reg_3327;
    sc_signal< sc_lv<12> > img_channel_id_V_add_43_reg_3332;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_40_reg_3337;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_41_reg_3342;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_42_reg_3347;
    sc_signal< sc_lv<12> > img_channel_dest_V_a_43_reg_3352;
    sc_signal< sc_lv<7> > index_input_element_19_fu_2244_p2;
    sc_signal< sc_logic > io_acc_block_signal_op365;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<11> > add_ln321_73_fu_2278_p2;
    sc_signal< sc_lv<11> > add_ln321_73_reg_3365;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<13> > add_ln321_75_fu_2301_p2;
    sc_signal< sc_lv<13> > add_ln321_75_reg_3370;
    sc_signal< sc_lv<7> > index_input_element_20_fu_2313_p2;
    sc_signal< sc_lv<7> > index_input_element_20_reg_3378;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln747_fu_2307_p2;
    sc_signal< sc_lv<13> > add_ln321_77_fu_2343_p2;
    sc_signal< sc_lv<13> > add_ln321_77_reg_3388;
    sc_signal< sc_lv<11> > add_ln321_79_fu_2382_p2;
    sc_signal< sc_lv<11> > add_ln321_79_reg_3423;
    sc_signal< sc_lv<12> > add_ln321_80_fu_2388_p2;
    sc_signal< sc_lv<12> > add_ln321_80_reg_3428;
    sc_signal< sc_lv<7> > index_input_element_21_fu_2410_p2;
    sc_signal< sc_lv<7> > index_input_element_21_reg_3436;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<1> > icmp_ln755_fu_2404_p2;
    sc_signal< sc_lv<12> > add_ln321_82_fu_2440_p2;
    sc_signal< sc_lv<12> > add_ln321_82_reg_3446;
    sc_signal< sc_lv<4> > current_filter_fu_2461_p2;
    sc_signal< sc_lv<4> > current_filter_reg_3484;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln770_fu_2467_p1;
    sc_signal< sc_lv<64> > zext_ln770_reg_3489;
    sc_signal< sc_lv<1> > icmp_ln764_fu_2455_p2;
    sc_signal< sc_lv<12> > zext_ln162_fu_2471_p1;
    sc_signal< sc_lv<12> > zext_ln162_reg_3494;
    sc_signal< sc_lv<11> > zext_ln766_fu_2483_p1;
    sc_signal< sc_lv<11> > zext_ln766_reg_3499;
    sc_signal< sc_lv<4> > current_input_channe_7_fu_2493_p2;
    sc_signal< sc_lv<4> > current_input_channe_7_reg_3508;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<8> > zext_ln203_41_fu_2499_p1;
    sc_signal< sc_lv<8> > zext_ln203_41_reg_3513;
    sc_signal< sc_lv<1> > icmp_ln766_fu_2487_p2;
    sc_signal< sc_lv<8> > add_ln203_24_fu_2515_p2;
    sc_signal< sc_lv<8> > add_ln203_24_reg_3518;
    sc_signal< sc_lv<4> > subfilter_element_fu_2527_p2;
    sc_signal< sc_lv<4> > subfilter_element_reg_3531;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<12> > add_ln203_26_fu_2568_p2;
    sc_signal< sc_lv<12> > add_ln203_26_reg_3536;
    sc_signal< sc_lv<1> > icmp_ln768_fu_2521_p2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<2> > input_line_fu_2593_p2;
    sc_signal< sc_lv<2> > input_line_reg_3549;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<13> > add_ln203_28_fu_2666_p2;
    sc_signal< sc_lv<13> > add_ln203_28_reg_3554;
    sc_signal< sc_lv<1> > icmp_ln772_fu_2587_p2;
    sc_signal< sc_lv<9> > add_ln203_29_fu_2684_p2;
    sc_signal< sc_lv<9> > add_ln203_29_reg_3559;
    sc_signal< sc_lv<7> > index_input_element_18_fu_2696_p2;
    sc_signal< sc_lv<7> > index_input_element_18_reg_3567;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > icmp_ln774_fu_2690_p2;
    sc_signal< sc_lv<9> > add_ln203_31_fu_2720_p2;
    sc_signal< sc_lv<9> > add_ln203_31_reg_3577;
    sc_signal< sc_lv<7> > index_input_element_17_fu_2735_p2;
    sc_signal< sc_lv<7> > index_input_element_17_reg_3585;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<10> > out_layer_data_V_add_3_reg_3590;
    sc_signal< sc_lv<1> > icmp_ln780_fu_2729_p2;
    sc_signal< sc_lv<12> > sext_ln1265_fu_2767_p1;
    sc_signal< sc_lv<12> > sext_ln1265_reg_3600;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<11> > sext_ln703_fu_2771_p1;
    sc_signal< sc_lv<11> > sext_ln703_reg_3605;
    sc_signal< sc_lv<7> > index_input_element_15_fu_2781_p2;
    sc_signal< sc_lv<7> > index_input_element_15_reg_3613;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<1> > icmp_ln785_fu_2775_p2;
    sc_signal< sc_lv<10> > out_layer_data_V_add_4_reg_3624;
    sc_signal< sc_lv<12> > aux_sum_V_fu_2806_p2;
    sc_signal< sc_lv<12> > aux_sum_V_reg_3629;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<11> > add_ln203_fu_2811_p2;
    sc_signal< sc_lv<11> > add_ln203_reg_3635;
    sc_signal< sc_lv<1> > tmp_46_reg_3640;
    sc_signal< sc_lv<1> > out_layer_valid_V_q0;
    sc_signal< sc_lv<1> > tmp_valid_V_reg_3670;
    sc_signal< sc_lv<4> > subfilter_layer_V_address0;
    sc_signal< sc_logic > subfilter_layer_V_ce0;
    sc_signal< sc_logic > subfilter_layer_V_we0;
    sc_signal< sc_lv<12> > subfilter_layer_V_d0;
    sc_signal< sc_lv<12> > subfilter_layer_V_q0;
    sc_signal< sc_lv<6> > correlate_img_address0;
    sc_signal< sc_logic > correlate_img_ce0;
    sc_signal< sc_logic > correlate_img_we0;
    sc_signal< sc_lv<12> > correlate_img_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address0;
    sc_signal< sc_logic > img_channel_valid_V_ce0;
    sc_signal< sc_logic > img_channel_valid_V_we0;
    sc_signal< sc_lv<1> > img_channel_valid_V_d0;
    sc_signal< sc_lv<1> > img_channel_valid_V_q0;
    sc_signal< sc_lv<12> > img_channel_valid_V_address1;
    sc_signal< sc_logic > img_channel_valid_V_ce1;
    sc_signal< sc_logic > img_channel_valid_V_we1;
    sc_signal< sc_lv<1> > img_channel_valid_V_d1;
    sc_signal< sc_lv<1> > img_channel_valid_V_q1;
    sc_signal< sc_lv<12> > img_channel_data_V_address0;
    sc_signal< sc_logic > img_channel_data_V_ce0;
    sc_signal< sc_logic > img_channel_data_V_we0;
    sc_signal< sc_lv<12> > img_channel_data_V_d0;
    sc_signal< sc_lv<12> > img_channel_data_V_q0;
    sc_signal< sc_lv<12> > img_channel_data_V_address1;
    sc_signal< sc_logic > img_channel_data_V_ce1;
    sc_signal< sc_logic > img_channel_data_V_we1;
    sc_signal< sc_lv<12> > img_channel_data_V_d1;
    sc_signal< sc_lv<12> > img_channel_data_V_q1;
    sc_signal< sc_lv<12> > img_channel_keep_V_address0;
    sc_signal< sc_logic > img_channel_keep_V_ce0;
    sc_signal< sc_logic > img_channel_keep_V_we0;
    sc_signal< sc_lv<4> > img_channel_keep_V_d0;
    sc_signal< sc_lv<4> > img_channel_keep_V_q0;
    sc_signal< sc_lv<12> > img_channel_keep_V_address1;
    sc_signal< sc_logic > img_channel_keep_V_ce1;
    sc_signal< sc_logic > img_channel_keep_V_we1;
    sc_signal< sc_lv<4> > img_channel_keep_V_d1;
    sc_signal< sc_lv<4> > img_channel_keep_V_q1;
    sc_signal< sc_lv<12> > img_channel_user_V_address0;
    sc_signal< sc_logic > img_channel_user_V_ce0;
    sc_signal< sc_logic > img_channel_user_V_we0;
    sc_signal< sc_lv<1> > img_channel_user_V_d0;
    sc_signal< sc_lv<1> > img_channel_user_V_q0;
    sc_signal< sc_lv<12> > img_channel_user_V_address1;
    sc_signal< sc_logic > img_channel_user_V_ce1;
    sc_signal< sc_logic > img_channel_user_V_we1;
    sc_signal< sc_lv<1> > img_channel_user_V_d1;
    sc_signal< sc_lv<1> > img_channel_user_V_q1;
    sc_signal< sc_lv<12> > img_channel_last_V_address0;
    sc_signal< sc_logic > img_channel_last_V_ce0;
    sc_signal< sc_logic > img_channel_last_V_we0;
    sc_signal< sc_lv<1> > img_channel_last_V_d0;
    sc_signal< sc_lv<1> > img_channel_last_V_q0;
    sc_signal< sc_lv<12> > img_channel_last_V_address1;
    sc_signal< sc_logic > img_channel_last_V_ce1;
    sc_signal< sc_logic > img_channel_last_V_we1;
    sc_signal< sc_lv<1> > img_channel_last_V_d1;
    sc_signal< sc_lv<1> > img_channel_last_V_q1;
    sc_signal< sc_lv<12> > img_channel_id_V_address0;
    sc_signal< sc_logic > img_channel_id_V_ce0;
    sc_signal< sc_logic > img_channel_id_V_we0;
    sc_signal< sc_lv<1> > img_channel_id_V_d0;
    sc_signal< sc_lv<1> > img_channel_id_V_q0;
    sc_signal< sc_lv<12> > img_channel_id_V_address1;
    sc_signal< sc_logic > img_channel_id_V_ce1;
    sc_signal< sc_logic > img_channel_id_V_we1;
    sc_signal< sc_lv<1> > img_channel_id_V_d1;
    sc_signal< sc_lv<1> > img_channel_id_V_q1;
    sc_signal< sc_lv<12> > img_channel_dest_V_address0;
    sc_signal< sc_logic > img_channel_dest_V_ce0;
    sc_signal< sc_logic > img_channel_dest_V_we0;
    sc_signal< sc_lv<1> > img_channel_dest_V_d0;
    sc_signal< sc_lv<1> > img_channel_dest_V_q0;
    sc_signal< sc_lv<12> > img_channel_dest_V_address1;
    sc_signal< sc_logic > img_channel_dest_V_ce1;
    sc_signal< sc_logic > img_channel_dest_V_we1;
    sc_signal< sc_lv<1> > img_channel_dest_V_d1;
    sc_signal< sc_lv<1> > img_channel_dest_V_q1;
    sc_signal< sc_lv<13> > channel_from_prev_ou_address0;
    sc_signal< sc_logic > channel_from_prev_ou_ce0;
    sc_signal< sc_logic > channel_from_prev_ou_we0;
    sc_signal< sc_lv<12> > channel_from_prev_ou_q0;
    sc_signal< sc_lv<10> > out_layer_valid_V_address0;
    sc_signal< sc_logic > out_layer_valid_V_ce0;
    sc_signal< sc_lv<10> > out_layer_data_V_address0;
    sc_signal< sc_logic > out_layer_data_V_ce0;
    sc_signal< sc_logic > out_layer_data_V_we0;
    sc_signal< sc_lv<12> > out_layer_data_V_d0;
    sc_signal< sc_lv<12> > out_layer_data_V_q0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_ap_start;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_ap_done;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_ap_idle;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_ap_ready;
    sc_signal< sc_lv<13> > grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0;
    sc_signal< sc_lv<4> > grp_CORRELATE_1_fu_1585_filter_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_filter_V_ce0;
    sc_signal< sc_lv<6> > grp_CORRELATE_1_fu_1585_correlate_img_V_address0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_correlate_img_V_ce0;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_correlate_img_V_we0;
    sc_signal< sc_lv<12> > grp_CORRELATE_1_fu_1585_correlate_img_V_d0;
    sc_signal< sc_lv<7> > row_idx_0_reg_1395;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<4> > i_0_reg_1407;
    sc_signal< sc_lv<1> > icmp_ln688_fu_1756_p2;
    sc_signal< sc_lv<1> > icmp_ln684_fu_1650_p2;
    sc_signal< sc_lv<7> > j_0_reg_1418;
    sc_signal< sc_lv<4> > current_input_channe_reg_1429;
    sc_signal< sc_lv<2> > filter_line_0_reg_1441;
    sc_signal< sc_lv<7> > index_input_element_s_reg_1452;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<7> > index_input_element1_reg_1463;
    sc_signal< sc_lv<7> > index_input_element2_reg_1474;
    sc_signal< sc_lv<7> > index_input_element2_9_reg_1485;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<7> > index_input_element2_10_reg_1496;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<4> > current_filter_0_reg_1507;
    sc_signal< sc_lv<4> > current_input_channe_10_reg_1518;
    sc_signal< sc_lv<4> > subfilter_element_0_reg_1529;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<2> > input_line_0_reg_1541;
    sc_signal< sc_lv<7> > index_input_element2_11_reg_1552;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<7> > index_input_element2_12_reg_1563;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<7> > index_input_element2_13_reg_1574;
    sc_signal< sc_logic > io_acc_block_signal_op707;
    sc_signal< sc_logic > grp_CORRELATE_1_fu_1585_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln203_40_fu_1777_p1;
    sc_signal< sc_lv<64> > zext_ln321_92_fu_1992_p1;
    sc_signal< sc_lv<64> > zext_ln321_91_fu_1975_p1;
    sc_signal< sc_lv<64> > zext_ln321_93_fu_2009_p1;
    sc_signal< sc_lv<64> > zext_ln321_94_fu_2026_p1;
    sc_signal< sc_lv<64> > zext_ln321_96_fu_2058_p1;
    sc_signal< sc_lv<64> > zext_ln321_97_fu_2074_p1;
    sc_signal< sc_lv<64> > zext_ln321_101_fu_2099_p1;
    sc_signal< sc_lv<64> > zext_ln321_106_fu_2173_p1;
    sc_signal< sc_lv<64> > zext_ln321_105_fu_2156_p1;
    sc_signal< sc_lv<64> > zext_ln321_107_fu_2190_p1;
    sc_signal< sc_lv<64> > zext_ln321_108_fu_2207_p1;
    sc_signal< sc_lv<64> > zext_ln321_110_fu_2233_p1;
    sc_signal< sc_lv<64> > zext_ln321_116_fu_2332_p1;
    sc_signal< sc_lv<64> > zext_ln321_117_fu_2394_p1;
    sc_signal< sc_lv<64> > zext_ln321_123_fu_2429_p1;
    sc_signal< sc_lv<64> > zext_ln321_124_fu_2445_p1;
    sc_signal< sc_lv<64> > zext_ln203_45_fu_2573_p1;
    sc_signal< sc_lv<64> > zext_ln770_1_fu_2577_p1;
    sc_signal< sc_lv<64> > zext_ln203_52_fu_2715_p1;
    sc_signal< sc_lv<64> > zext_ln203_53_fu_2725_p1;
    sc_signal< sc_lv<64> > zext_ln1265_5_fu_2755_p1;
    sc_signal< sc_lv<64> > zext_ln782_fu_2741_p1;
    sc_signal< sc_lv<64> > zext_ln162_3_fu_2796_p1;
    sc_signal< sc_lv<64> > zext_ln321_99_fu_2837_p1;
    sc_signal< sc_lv<12> > add_ln703_fu_2760_p2;
    sc_signal< sc_lv<6> > grp_fu_1592_p4;
    sc_signal< sc_lv<10> > tmp_60_fu_1674_p3;
    sc_signal< sc_lv<1> > icmp_ln745_fu_1704_p2;
    sc_signal< sc_lv<11> > tmp_fu_1716_p3;
    sc_signal< sc_lv<9> > tmp_s_fu_1728_p3;
    sc_signal< sc_lv<12> > zext_ln321_fu_1724_p1;
    sc_signal< sc_lv<12> > zext_ln321_85_fu_1736_p1;
    sc_signal< sc_lv<12> > sub_ln321_fu_1740_p2;
    sc_signal< sc_lv<11> > zext_ln203_fu_1768_p1;
    sc_signal< sc_lv<11> > add_ln203_23_fu_1772_p2;
    sc_signal< sc_lv<6> > tmp_62_fu_1810_p3;
    sc_signal< sc_lv<4> > tmp_63_fu_1822_p3;
    sc_signal< sc_lv<7> > zext_ln321_86_fu_1818_p1;
    sc_signal< sc_lv<7> > zext_ln321_87_fu_1830_p1;
    sc_signal< sc_lv<7> > sub_ln321_5_fu_1834_p2;
    sc_signal< sc_lv<8> > sext_ln321_11_fu_1840_p1;
    sc_signal< sc_lv<8> > add_ln321_fu_1844_p2;
    sc_signal< sc_lv<7> > trunc_ln321_fu_1849_p1;
    sc_signal< sc_lv<9> > tmp_44_fu_1861_p3;
    sc_signal< sc_lv<13> > sext_ln321_12_fu_1869_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_1853_p3;
    sc_signal< sc_lv<6> > tmp_64_fu_1879_p3;
    sc_signal< sc_lv<4> > tmp_65_fu_1891_p3;
    sc_signal< sc_lv<7> > zext_ln321_88_fu_1887_p1;
    sc_signal< sc_lv<7> > zext_ln321_89_fu_1899_p1;
    sc_signal< sc_lv<7> > sub_ln321_6_fu_1903_p2;
    sc_signal< sc_lv<8> > sext_ln321_13_fu_1909_p1;
    sc_signal< sc_lv<8> > add_ln321_57_fu_1913_p2;
    sc_signal< sc_lv<7> > trunc_ln321_5_fu_1918_p1;
    sc_signal< sc_lv<9> > tmp_45_fu_1930_p3;
    sc_signal< sc_lv<13> > sext_ln321_14_fu_1938_p1;
    sc_signal< sc_lv<13> > p_shl22_cast_fu_1922_p3;
    sc_signal< sc_lv<13> > zext_ln321_90_fu_1948_p1;
    sc_signal< sc_lv<13> > add_ln321_59_fu_1952_p2;
    sc_signal< sc_lv<13> > shl_ln321_fu_1957_p2;
    sc_signal< sc_lv<13> > shl_ln321_4_fu_1963_p2;
    sc_signal< sc_lv<13> > or_ln321_fu_1986_p2;
    sc_signal< sc_lv<13> > add_ln321_61_fu_2003_p2;
    sc_signal< sc_lv<13> > add_ln321_62_fu_2020_p2;
    sc_signal< sc_lv<13> > zext_ln321_95_fu_2049_p1;
    sc_signal< sc_lv<13> > add_ln321_63_fu_2053_p2;
    sc_signal< sc_lv<13> > zext_ln321_100_fu_2090_p1;
    sc_signal< sc_lv<13> > add_ln321_66_fu_2094_p2;
    sc_signal< sc_lv<10> > tmp_70_fu_2116_p3;
    sc_signal< sc_lv<5> > tmp_71_fu_2128_p3;
    sc_signal< sc_lv<11> > zext_ln321_103_fu_2136_p1;
    sc_signal< sc_lv<11> > zext_ln321_102_fu_2124_p1;
    sc_signal< sc_lv<11> > add_ln321_67_fu_2140_p2;
    sc_signal< sc_lv<12> > zext_ln321_104_fu_2146_p1;
    sc_signal< sc_lv<12> > add_ln321_69_fu_2167_p2;
    sc_signal< sc_lv<12> > add_ln321_70_fu_2184_p2;
    sc_signal< sc_lv<12> > add_ln321_71_fu_2201_p2;
    sc_signal< sc_lv<12> > zext_ln321_109_fu_2224_p1;
    sc_signal< sc_lv<12> > add_ln321_72_fu_2228_p2;
    sc_signal< sc_lv<10> > tmp_72_fu_2254_p3;
    sc_signal< sc_lv<5> > tmp_73_fu_2266_p3;
    sc_signal< sc_lv<11> > zext_ln321_112_fu_2262_p1;
    sc_signal< sc_lv<11> > zext_ln321_113_fu_2274_p1;
    sc_signal< sc_lv<13> > zext_ln321_111_fu_2250_p1;
    sc_signal< sc_lv<13> > add_ln321_74_fu_2284_p2;
    sc_signal< sc_lv<13> > shl_ln321_5_fu_2289_p2;
    sc_signal< sc_lv<13> > shl_ln321_6_fu_2295_p2;
    sc_signal< sc_lv<11> > zext_ln321_115_fu_2323_p1;
    sc_signal< sc_lv<11> > add_ln321_76_fu_2327_p2;
    sc_signal< sc_lv<13> > zext_ln321_114_fu_2319_p1;
    sc_signal< sc_lv<10> > tmp_74_fu_2348_p3;
    sc_signal< sc_lv<5> > tmp_75_fu_2360_p3;
    sc_signal< sc_lv<11> > zext_ln321_119_fu_2368_p1;
    sc_signal< sc_lv<11> > zext_ln321_118_fu_2356_p1;
    sc_signal< sc_lv<11> > add_ln321_78_fu_2372_p2;
    sc_signal< sc_lv<12> > zext_ln321_120_fu_2378_p1;
    sc_signal< sc_lv<11> > zext_ln321_122_fu_2420_p1;
    sc_signal< sc_lv<11> > add_ln321_81_fu_2424_p2;
    sc_signal< sc_lv<12> > zext_ln321_121_fu_2416_p1;
    sc_signal< sc_lv<10> > tmp_61_fu_2475_p3;
    sc_signal< sc_lv<7> > tmp_66_fu_2503_p3;
    sc_signal< sc_lv<8> > zext_ln203_42_fu_2511_p1;
    sc_signal< sc_lv<8> > zext_ln203_43_fu_2533_p1;
    sc_signal< sc_lv<8> > add_ln203_25_fu_2537_p2;
    sc_signal< sc_lv<10> > tmp_47_fu_2550_p3;
    sc_signal< sc_lv<12> > p_shl26_cast_fu_2542_p3;
    sc_signal< sc_lv<12> > zext_ln203_44_fu_2558_p1;
    sc_signal< sc_lv<12> > sub_ln203_fu_2562_p2;
    sc_signal< sc_lv<6> > tmp_67_fu_2599_p3;
    sc_signal< sc_lv<4> > tmp_68_fu_2611_p3;
    sc_signal< sc_lv<7> > zext_ln203_46_fu_2607_p1;
    sc_signal< sc_lv<7> > zext_ln203_48_fu_2623_p1;
    sc_signal< sc_lv<7> > sub_ln203_3_fu_2627_p2;
    sc_signal< sc_lv<8> > sext_ln203_6_fu_2633_p1;
    sc_signal< sc_lv<8> > add_ln203_27_fu_2637_p2;
    sc_signal< sc_lv<7> > trunc_ln203_fu_2642_p1;
    sc_signal< sc_lv<9> > tmp_48_fu_2654_p3;
    sc_signal< sc_lv<13> > sext_ln203_7_fu_2662_p1;
    sc_signal< sc_lv<13> > p_shl28_cast_fu_2646_p3;
    sc_signal< sc_lv<8> > tmp_69_fu_2672_p3;
    sc_signal< sc_lv<9> > zext_ln203_47_fu_2619_p1;
    sc_signal< sc_lv<9> > zext_ln203_49_fu_2680_p1;
    sc_signal< sc_lv<13> > zext_ln203_51_fu_2706_p1;
    sc_signal< sc_lv<13> > add_ln203_30_fu_2710_p2;
    sc_signal< sc_lv<9> > zext_ln203_50_fu_2702_p1;
    sc_signal< sc_lv<11> > zext_ln1265_fu_2746_p1;
    sc_signal< sc_lv<11> > add_ln1265_fu_2750_p2;
    sc_signal< sc_lv<3> > sext_ln1265_fu_2767_p0;
    sc_signal< sc_lv<3> > sext_ln703_fu_2771_p0;
    sc_signal< sc_lv<11> > zext_ln162_2_fu_2787_p1;
    sc_signal< sc_lv<11> > add_ln162_fu_2791_p2;
    sc_signal< sc_lv<11> > trunc_ln703_fu_2802_p1;
    sc_signal< sc_lv<9> > zext_ln321_98_fu_2824_p1;
    sc_signal< sc_lv<9> > add_ln321_65_fu_2827_p2;
    sc_signal< sc_lv<10> > sext_ln321_15_fu_2833_p1;
    sc_signal< sc_lv<12> > select_ln7_fu_2851_p3;
    sc_signal< sc_lv<14> > shl_ln_fu_2861_p3;
    sc_signal< sc_lv<15> > sext_ln1118_1_fu_2869_p1;
    sc_signal< sc_lv<15> > sext_ln1118_fu_2857_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_2846_p2;
    sc_signal< sc_lv<11> > select_ln14_fu_2879_p3;
    sc_signal< sc_lv<15> > lhs_V_fu_2886_p3;
    sc_signal< sc_lv<15> > r_V_fu_2873_p2;
    sc_signal< sc_lv<16> > sext_ln1192_fu_2898_p1;
    sc_signal< sc_lv<16> > zext_ln728_fu_2894_p1;
    sc_signal< sc_lv<16> > ret_V_fu_2902_p2;
    sc_signal< sc_lv<31> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<31> ap_ST_fsm_state1;
    static const sc_lv<31> ap_ST_fsm_state2;
    static const sc_lv<31> ap_ST_fsm_state3;
    static const sc_lv<31> ap_ST_fsm_state4;
    static const sc_lv<31> ap_ST_fsm_state5;
    static const sc_lv<31> ap_ST_fsm_state6;
    static const sc_lv<31> ap_ST_fsm_state7;
    static const sc_lv<31> ap_ST_fsm_state8;
    static const sc_lv<31> ap_ST_fsm_state9;
    static const sc_lv<31> ap_ST_fsm_state10;
    static const sc_lv<31> ap_ST_fsm_state11;
    static const sc_lv<31> ap_ST_fsm_state12;
    static const sc_lv<31> ap_ST_fsm_state13;
    static const sc_lv<31> ap_ST_fsm_state14;
    static const sc_lv<31> ap_ST_fsm_state15;
    static const sc_lv<31> ap_ST_fsm_state16;
    static const sc_lv<31> ap_ST_fsm_state17;
    static const sc_lv<31> ap_ST_fsm_state18;
    static const sc_lv<31> ap_ST_fsm_state19;
    static const sc_lv<31> ap_ST_fsm_state20;
    static const sc_lv<31> ap_ST_fsm_state21;
    static const sc_lv<31> ap_ST_fsm_state22;
    static const sc_lv<31> ap_ST_fsm_state23;
    static const sc_lv<31> ap_ST_fsm_state24;
    static const sc_lv<31> ap_ST_fsm_state25;
    static const sc_lv<31> ap_ST_fsm_state26;
    static const sc_lv<31> ap_ST_fsm_state27;
    static const sc_lv<31> ap_ST_fsm_state28;
    static const sc_lv<31> ap_ST_fsm_state29;
    static const sc_lv<31> ap_ST_fsm_state30;
    static const sc_lv<31> ap_ST_fsm_state31;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<13> ap_const_lv13_6;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<13> ap_const_lv13_40;
    static const sc_lv<13> ap_const_lv13_41;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<12> ap_const_lv12_630;
    static const sc_lv<12> ap_const_lv12_631;
    static const sc_lv<12> ap_const_lv12_670;
    static const sc_lv<12> ap_const_lv12_671;
    static const sc_lv<11> ap_const_lv11_318;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<9> ap_const_lv9_118;
    static const sc_lv<11> ap_const_lv11_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_2750_p2();
    void thread_add_ln162_fu_2791_p2();
    void thread_add_ln203_23_fu_1772_p2();
    void thread_add_ln203_24_fu_2515_p2();
    void thread_add_ln203_25_fu_2537_p2();
    void thread_add_ln203_26_fu_2568_p2();
    void thread_add_ln203_27_fu_2637_p2();
    void thread_add_ln203_28_fu_2666_p2();
    void thread_add_ln203_29_fu_2684_p2();
    void thread_add_ln203_30_fu_2710_p2();
    void thread_add_ln203_31_fu_2720_p2();
    void thread_add_ln203_fu_2811_p2();
    void thread_add_ln321_56_fu_1873_p2();
    void thread_add_ln321_57_fu_1913_p2();
    void thread_add_ln321_58_fu_1942_p2();
    void thread_add_ln321_59_fu_1952_p2();
    void thread_add_ln321_60_fu_1969_p2();
    void thread_add_ln321_61_fu_2003_p2();
    void thread_add_ln321_62_fu_2020_p2();
    void thread_add_ln321_63_fu_2053_p2();
    void thread_add_ln321_64_fu_2069_p2();
    void thread_add_ln321_65_fu_2827_p2();
    void thread_add_ln321_66_fu_2094_p2();
    void thread_add_ln321_67_fu_2140_p2();
    void thread_add_ln321_68_fu_2150_p2();
    void thread_add_ln321_69_fu_2167_p2();
    void thread_add_ln321_70_fu_2184_p2();
    void thread_add_ln321_71_fu_2201_p2();
    void thread_add_ln321_72_fu_2228_p2();
    void thread_add_ln321_73_fu_2278_p2();
    void thread_add_ln321_74_fu_2284_p2();
    void thread_add_ln321_75_fu_2301_p2();
    void thread_add_ln321_76_fu_2327_p2();
    void thread_add_ln321_77_fu_2343_p2();
    void thread_add_ln321_78_fu_2372_p2();
    void thread_add_ln321_79_fu_2382_p2();
    void thread_add_ln321_80_fu_2388_p2();
    void thread_add_ln321_81_fu_2424_p2();
    void thread_add_ln321_82_fu_2440_p2();
    void thread_add_ln321_fu_1844_p2();
    void thread_add_ln703_fu_2760_p2();
    void thread_and_ln745_fu_1710_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state11();
    void thread_ap_block_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_aux_sum_V_fu_2806_p2();
    void thread_biases_layer5_V_address0();
    void thread_biases_layer5_V_ce0();
    void thread_channel_from_prev_ou_address0();
    void thread_channel_from_prev_ou_ce0();
    void thread_channel_from_prev_ou_we0();
    void thread_corr4_out_V_data_V_blk_n();
    void thread_corr4_out_V_data_V_read();
    void thread_corr4_out_V_dest_V_blk_n();
    void thread_corr4_out_V_dest_V_read();
    void thread_corr4_out_V_id_V_blk_n();
    void thread_corr4_out_V_id_V_read();
    void thread_corr4_out_V_keep_V_blk_n();
    void thread_corr4_out_V_keep_V_read();
    void thread_corr4_out_V_last_V_blk_n();
    void thread_corr4_out_V_last_V_read();
    void thread_corr4_out_V_user_V_blk_n();
    void thread_corr4_out_V_user_V_read();
    void thread_corr4_out_V_valid_V_blk_n();
    void thread_corr4_out_V_valid_V_read();
    void thread_corr5_out_V_data_V_blk_n();
    void thread_corr5_out_V_data_V_din();
    void thread_corr5_out_V_data_V_write();
    void thread_corr5_out_V_dest_V_blk_n();
    void thread_corr5_out_V_dest_V_din();
    void thread_corr5_out_V_dest_V_write();
    void thread_corr5_out_V_id_V_blk_n();
    void thread_corr5_out_V_id_V_din();
    void thread_corr5_out_V_id_V_write();
    void thread_corr5_out_V_keep_V_blk_n();
    void thread_corr5_out_V_keep_V_din();
    void thread_corr5_out_V_keep_V_write();
    void thread_corr5_out_V_last_V_blk_n();
    void thread_corr5_out_V_last_V_din();
    void thread_corr5_out_V_last_V_write();
    void thread_corr5_out_V_user_V_blk_n();
    void thread_corr5_out_V_user_V_din();
    void thread_corr5_out_V_user_V_write();
    void thread_corr5_out_V_valid_V_blk_n();
    void thread_corr5_out_V_valid_V_din();
    void thread_corr5_out_V_valid_V_write();
    void thread_correlate_img_address0();
    void thread_correlate_img_ce0();
    void thread_correlate_img_we0();
    void thread_current_filter_fu_2461_p2();
    void thread_current_input_channe_6_fu_1788_p2();
    void thread_current_input_channe_7_fu_2493_p2();
    void thread_filter_line_fu_1804_p2();
    void thread_grp_CORRELATE_1_fu_1585_ap_start();
    void thread_grp_fu_1592_p4();
    void thread_grp_fu_1602_p2();
    void thread_i_fu_1668_p2();
    void thread_icmp_ln1494_fu_2846_p2();
    void thread_icmp_ln684_fu_1650_p2();
    void thread_icmp_ln687_fu_1662_p2();
    void thread_icmp_ln688_fu_1756_p2();
    void thread_icmp_ln692_fu_1782_p2();
    void thread_icmp_ln695_fu_1686_p2();
    void thread_icmp_ln697_fu_1798_p2();
    void thread_icmp_ln699_fu_2037_p2();
    void thread_icmp_ln707_fu_1692_p2();
    void thread_icmp_ln710_fu_2084_p2();
    void thread_icmp_ln726_fu_1698_p2();
    void thread_icmp_ln729_fu_2218_p2();
    void thread_icmp_ln745_fu_1704_p2();
    void thread_icmp_ln747_fu_2307_p2();
    void thread_icmp_ln755_fu_2404_p2();
    void thread_icmp_ln764_fu_2455_p2();
    void thread_icmp_ln766_fu_2487_p2();
    void thread_icmp_ln768_fu_2521_p2();
    void thread_icmp_ln772_fu_2587_p2();
    void thread_icmp_ln774_fu_2690_p2();
    void thread_icmp_ln780_fu_2729_p2();
    void thread_icmp_ln785_fu_2775_p2();
    void thread_img_channel_data_V_address0();
    void thread_img_channel_data_V_address1();
    void thread_img_channel_data_V_ce0();
    void thread_img_channel_data_V_ce1();
    void thread_img_channel_data_V_d0();
    void thread_img_channel_data_V_d1();
    void thread_img_channel_data_V_we0();
    void thread_img_channel_data_V_we1();
    void thread_img_channel_dest_V_address0();
    void thread_img_channel_dest_V_address1();
    void thread_img_channel_dest_V_ce0();
    void thread_img_channel_dest_V_ce1();
    void thread_img_channel_dest_V_d0();
    void thread_img_channel_dest_V_d1();
    void thread_img_channel_dest_V_we0();
    void thread_img_channel_dest_V_we1();
    void thread_img_channel_id_V_address0();
    void thread_img_channel_id_V_address1();
    void thread_img_channel_id_V_ce0();
    void thread_img_channel_id_V_ce1();
    void thread_img_channel_id_V_d0();
    void thread_img_channel_id_V_d1();
    void thread_img_channel_id_V_we0();
    void thread_img_channel_id_V_we1();
    void thread_img_channel_keep_V_address0();
    void thread_img_channel_keep_V_address1();
    void thread_img_channel_keep_V_ce0();
    void thread_img_channel_keep_V_ce1();
    void thread_img_channel_keep_V_d0();
    void thread_img_channel_keep_V_d1();
    void thread_img_channel_keep_V_we0();
    void thread_img_channel_keep_V_we1();
    void thread_img_channel_last_V_address0();
    void thread_img_channel_last_V_address1();
    void thread_img_channel_last_V_ce0();
    void thread_img_channel_last_V_ce1();
    void thread_img_channel_last_V_d0();
    void thread_img_channel_last_V_d1();
    void thread_img_channel_last_V_we0();
    void thread_img_channel_last_V_we1();
    void thread_img_channel_user_V_address0();
    void thread_img_channel_user_V_address1();
    void thread_img_channel_user_V_ce0();
    void thread_img_channel_user_V_ce1();
    void thread_img_channel_user_V_d0();
    void thread_img_channel_user_V_d1();
    void thread_img_channel_user_V_we0();
    void thread_img_channel_user_V_we1();
    void thread_img_channel_valid_V_address0();
    void thread_img_channel_valid_V_address1();
    void thread_img_channel_valid_V_ce0();
    void thread_img_channel_valid_V_ce1();
    void thread_img_channel_valid_V_d0();
    void thread_img_channel_valid_V_d1();
    void thread_img_channel_valid_V_we0();
    void thread_img_channel_valid_V_we1();
    void thread_index_input_element_15_fu_2781_p2();
    void thread_index_input_element_16_fu_2110_p2();
    void thread_index_input_element_17_fu_2735_p2();
    void thread_index_input_element_18_fu_2696_p2();
    void thread_index_input_element_19_fu_2244_p2();
    void thread_index_input_element_20_fu_2313_p2();
    void thread_index_input_element_21_fu_2410_p2();
    void thread_index_input_element_fu_2043_p2();
    void thread_input_line_fu_2593_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op247();
    void thread_io_acc_block_signal_op365();
    void thread_io_acc_block_signal_op707();
    void thread_j_fu_1762_p2();
    void thread_lhs_V_fu_2886_p3();
    void thread_or_ln321_fu_1986_p2();
    void thread_or_ln726_fu_1750_p2();
    void thread_out_layer_data_V_address0();
    void thread_out_layer_data_V_ce0();
    void thread_out_layer_data_V_d0();
    void thread_out_layer_data_V_we0();
    void thread_out_layer_valid_V_address0();
    void thread_out_layer_valid_V_ce0();
    void thread_p_shl22_cast_fu_1922_p3();
    void thread_p_shl26_cast_fu_2542_p3();
    void thread_p_shl28_cast_fu_2646_p3();
    void thread_p_shl_cast_fu_1853_p3();
    void thread_r_V_fu_2873_p2();
    void thread_real_start();
    void thread_ret_V_fu_2902_p2();
    void thread_row_idx_fu_1656_p2();
    void thread_select_ln14_fu_2879_p3();
    void thread_select_ln7_fu_2851_p3();
    void thread_sext_ln1118_1_fu_2869_p1();
    void thread_sext_ln1118_fu_2857_p1();
    void thread_sext_ln1192_fu_2898_p1();
    void thread_sext_ln1265_fu_2767_p0();
    void thread_sext_ln1265_fu_2767_p1();
    void thread_sext_ln203_6_fu_2633_p1();
    void thread_sext_ln203_7_fu_2662_p1();
    void thread_sext_ln321_11_fu_1840_p1();
    void thread_sext_ln321_12_fu_1869_p1();
    void thread_sext_ln321_13_fu_1909_p1();
    void thread_sext_ln321_14_fu_1938_p1();
    void thread_sext_ln321_15_fu_2833_p1();
    void thread_sext_ln321_fu_1746_p1();
    void thread_sext_ln703_fu_2771_p0();
    void thread_sext_ln703_fu_2771_p1();
    void thread_shl_ln321_4_fu_1963_p2();
    void thread_shl_ln321_5_fu_2289_p2();
    void thread_shl_ln321_6_fu_2295_p2();
    void thread_shl_ln321_fu_1957_p2();
    void thread_shl_ln_fu_2861_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln203_3_fu_2627_p2();
    void thread_sub_ln203_fu_2562_p2();
    void thread_sub_ln321_5_fu_1834_p2();
    void thread_sub_ln321_6_fu_1903_p2();
    void thread_sub_ln321_fu_1740_p2();
    void thread_subfilter_element_fu_2527_p2();
    void thread_subfilter_layer_V_address0();
    void thread_subfilter_layer_V_ce0();
    void thread_subfilter_layer_V_d0();
    void thread_subfilter_layer_V_we0();
    void thread_tmp_44_fu_1861_p3();
    void thread_tmp_45_fu_1930_p3();
    void thread_tmp_47_fu_2550_p3();
    void thread_tmp_48_fu_2654_p3();
    void thread_tmp_60_fu_1674_p3();
    void thread_tmp_61_fu_2475_p3();
    void thread_tmp_62_fu_1810_p3();
    void thread_tmp_63_fu_1822_p3();
    void thread_tmp_64_fu_1879_p3();
    void thread_tmp_65_fu_1891_p3();
    void thread_tmp_66_fu_2503_p3();
    void thread_tmp_67_fu_2599_p3();
    void thread_tmp_68_fu_2611_p3();
    void thread_tmp_69_fu_2672_p3();
    void thread_tmp_70_fu_2116_p3();
    void thread_tmp_71_fu_2128_p3();
    void thread_tmp_72_fu_2254_p3();
    void thread_tmp_73_fu_2266_p3();
    void thread_tmp_74_fu_2348_p3();
    void thread_tmp_75_fu_2360_p3();
    void thread_tmp_fu_1716_p3();
    void thread_tmp_s_fu_1728_p3();
    void thread_trunc_ln203_fu_2642_p1();
    void thread_trunc_ln321_5_fu_1918_p1();
    void thread_trunc_ln321_fu_1849_p1();
    void thread_trunc_ln703_fu_2802_p1();
    void thread_weights_layer5_V_address0();
    void thread_weights_layer5_V_ce0();
    void thread_zext_ln1265_5_fu_2755_p1();
    void thread_zext_ln1265_fu_2746_p1();
    void thread_zext_ln162_2_fu_2787_p1();
    void thread_zext_ln162_3_fu_2796_p1();
    void thread_zext_ln162_fu_2471_p1();
    void thread_zext_ln203_40_fu_1777_p1();
    void thread_zext_ln203_41_fu_2499_p1();
    void thread_zext_ln203_42_fu_2511_p1();
    void thread_zext_ln203_43_fu_2533_p1();
    void thread_zext_ln203_44_fu_2558_p1();
    void thread_zext_ln203_45_fu_2573_p1();
    void thread_zext_ln203_46_fu_2607_p1();
    void thread_zext_ln203_47_fu_2619_p1();
    void thread_zext_ln203_48_fu_2623_p1();
    void thread_zext_ln203_49_fu_2680_p1();
    void thread_zext_ln203_50_fu_2702_p1();
    void thread_zext_ln203_51_fu_2706_p1();
    void thread_zext_ln203_52_fu_2715_p1();
    void thread_zext_ln203_53_fu_2725_p1();
    void thread_zext_ln203_fu_1768_p1();
    void thread_zext_ln321_100_fu_2090_p1();
    void thread_zext_ln321_101_fu_2099_p1();
    void thread_zext_ln321_102_fu_2124_p1();
    void thread_zext_ln321_103_fu_2136_p1();
    void thread_zext_ln321_104_fu_2146_p1();
    void thread_zext_ln321_105_fu_2156_p1();
    void thread_zext_ln321_106_fu_2173_p1();
    void thread_zext_ln321_107_fu_2190_p1();
    void thread_zext_ln321_108_fu_2207_p1();
    void thread_zext_ln321_109_fu_2224_p1();
    void thread_zext_ln321_110_fu_2233_p1();
    void thread_zext_ln321_111_fu_2250_p1();
    void thread_zext_ln321_112_fu_2262_p1();
    void thread_zext_ln321_113_fu_2274_p1();
    void thread_zext_ln321_114_fu_2319_p1();
    void thread_zext_ln321_115_fu_2323_p1();
    void thread_zext_ln321_116_fu_2332_p1();
    void thread_zext_ln321_117_fu_2394_p1();
    void thread_zext_ln321_118_fu_2356_p1();
    void thread_zext_ln321_119_fu_2368_p1();
    void thread_zext_ln321_120_fu_2378_p1();
    void thread_zext_ln321_121_fu_2416_p1();
    void thread_zext_ln321_122_fu_2420_p1();
    void thread_zext_ln321_123_fu_2429_p1();
    void thread_zext_ln321_124_fu_2445_p1();
    void thread_zext_ln321_85_fu_1736_p1();
    void thread_zext_ln321_86_fu_1818_p1();
    void thread_zext_ln321_87_fu_1830_p1();
    void thread_zext_ln321_88_fu_1887_p1();
    void thread_zext_ln321_89_fu_1899_p1();
    void thread_zext_ln321_90_fu_1948_p1();
    void thread_zext_ln321_91_fu_1975_p1();
    void thread_zext_ln321_92_fu_1992_p1();
    void thread_zext_ln321_93_fu_2009_p1();
    void thread_zext_ln321_94_fu_2026_p1();
    void thread_zext_ln321_95_fu_2049_p1();
    void thread_zext_ln321_96_fu_2058_p1();
    void thread_zext_ln321_97_fu_2074_p1();
    void thread_zext_ln321_98_fu_2824_p1();
    void thread_zext_ln321_99_fu_2837_p1();
    void thread_zext_ln321_fu_1724_p1();
    void thread_zext_ln688_fu_1682_p1();
    void thread_zext_ln697_fu_1794_p1();
    void thread_zext_ln728_fu_2894_p1();
    void thread_zext_ln766_fu_2483_p1();
    void thread_zext_ln770_1_fu_2577_p1();
    void thread_zext_ln770_fu_2467_p1();
    void thread_zext_ln782_fu_2741_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
