{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539380855972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539380855980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 12 16:47:35 2018 " "Processing started: Fri Oct 12 16:47:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539380855980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380855980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c lab6_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380855980 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1539380856696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867301 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867301 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cra_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cra_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRA_4bit " "Found entity 1: CRA_4bit" {  } { { "CRA_4bit.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/CRA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file csa_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_unit " "Found entity 1: CSA_unit" {  } { { "CSA_unit.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/CSA_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file internal_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_register " "Found entity 1: internal_register" {  } { { "internal_register.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1539380867393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(34) " "Verilog HDL warning at datapath.sv(34): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1539380867397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(68) " "Verilog HDL warning at datapath.sv(68): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1539380867401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZPlogic " "Found entity 1: NZPlogic" {  } { { "NZPlogic.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_mux " "Found entity 1: two_mux" {  } { { "multiplexer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867413 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_mux " "Found entity 2: four_mux" {  } { { "multiplexer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram2.v 1 1 " "Found 1 design units, including 1 entities, in source file myram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram2 " "Found entity 1: myram2" {  } { { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539380867541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:SwitchSync0 " "Elaborating entity \"sync\" for hierarchy \"sync:SwitchSync0\"" {  } { { "lab6_toplevel.sv" "SwitchSync0" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram2 myram2:hmmmmmm " "Elaborating entity \"myram2\" for hierarchy \"myram2:hmmmmmm\"" {  } { { "lab6_toplevel.sv" "hmmmmmm" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram2:hmmmmmm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram2:hmmmmmm\|altsyncram:altsyncram_component\"" {  } { { "myram2.v" "altsyncram_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram2:hmmmmmm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram2:hmmmmmm\|altsyncram:altsyncram_component\"" {  } { { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram2:hmmmmmm\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram2:hmmmmmm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 393216 " "Parameter \"numwords_a\" = \"393216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 393216 " "Parameter \"numwords_b\" = \"393216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539380867657 ""}  } { { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539380867657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlg2 " "Found entity 1: altsyncram_tlg2" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlg2 myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated " "Elaborating entity \"altsyncram_tlg2\" for hierarchy \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_iua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_iua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_iua " "Found entity 1: decode_iua" {  } { { "db/decode_iua.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/decode_iua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_iua myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|decode_iua:decode2 " "Elaborating entity \"decode_iua\" for hierarchy \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|decode_iua:decode2\"" {  } { { "db/altsyncram_tlg2.tdf" "decode2" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2pb " "Found entity 1: mux_2pb" {  } { { "db/mux_2pb.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/mux_2pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539380867981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380867981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2pb myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|mux_2pb:mux4 " "Elaborating entity \"mux_2pb\" for hierarchy \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|mux_2pb:mux4\"" {  } { { "db/altsyncram_tlg2.tdf" "mux4" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380867981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868033 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(63) " "Verilog HDL Case Statement information at datapath.sv(63): all case item expressions in this case statement are onehot" {  } { { "datapath.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1539380868037 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile slc3:my_slc\|datapath:d0\|registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"slc3:my_slc\|datapath:d0\|registerFile:registers\"" {  } { { "datapath.sv" "registers" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_register slc3:my_slc\|datapath:d0\|registerFile:registers\|internal_register:internal_register_generate\[0\].register " "Elaborating entity \"internal_register\" for hierarchy \"slc3:my_slc\|datapath:d0\|registerFile:registers\|internal_register:internal_register_generate\[0\].register\"" {  } { { "registerFile.sv" "internal_register_generate\[0\].register" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_mux slc3:my_slc\|datapath:d0\|four_mux:PCMux_Mux " "Elaborating entity \"four_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|four_mux:PCMux_Mux\"" {  } { { "datapath.sv" "PCMux_Mux" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mux slc3:my_slc\|datapath:d0\|two_mux:DRMUX_Mux " "Elaborating entity \"two_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|two_mux:DRMUX_Mux\"" {  } { { "datapath.sv" "DRMUX_Mux" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mux slc3:my_slc\|datapath:d0\|two_mux:ADDR1MUX_Mux " "Elaborating entity \"two_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|two_mux:ADDR1MUX_Mux\"" {  } { { "datapath.sv" "ADDR1MUX_Mux" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu slc3:my_slc\|datapath:d0\|alu:ALU_Inst " "Elaborating entity \"alu\" for hierarchy \"slc3:my_slc\|datapath:d0\|alu:ALU_Inst\"" {  } { { "datapath.sv" "ALU_Inst" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZPlogic slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic " "Elaborating entity \"NZPlogic\" for hierarchy \"slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic\"" {  } { { "datapath.sv" "conditionalLogic" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_register slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic\|internal_register:NZPregister " "Elaborating entity \"internal_register\" for hierarchy \"slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic\|internal_register:NZPregister\"" {  } { { "NZPlogic.sv" "NZPregister" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_register slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic\|internal_register:BENregister " "Elaborating entity \"internal_register\" for hierarchy \"slc3:my_slc\|datapath:d0\|NZPlogic:conditionalLogic\|internal_register:BENregister\"" {  } { { "NZPlogic.sv" "BENregister" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868097 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ISDU.sv(231) " "SystemVerilog warning at ISDU.sv(231): unique or priority keyword makes case statement complete" {  } { { "ISDU.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv" 231 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1539380868101 "|lab6_toplevel|slc3:my_slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539380868105 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380868105 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a8 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a9 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a10 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a11 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a12 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a13 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a14 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a15 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a16 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a17 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a18 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a19 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a20 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a21 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a22 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a23 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a24 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a25 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a26 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a27 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a28 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a29 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a30 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a31 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a32 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a33 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a34 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a35 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a36 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a37 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a38 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a39 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a40 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a41 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a42 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a43 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a44 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a45 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a46 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a47 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a48 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a49 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a50 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a51 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a52 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a53 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a54 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 1996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a55 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a56 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a57 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a58 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a59 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a60 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a61 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a62 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a63 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a64 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a65 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a66 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a67 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a68 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a69 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a70 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a71 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a72 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a73 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a74 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a75 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a76 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a77 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a78 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a79 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a80 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a81 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a82 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a83 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a84 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a85 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a86 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a87 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a88 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a89 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a90 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a91 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a92 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a93 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a94 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a95 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a96 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a97 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a98 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a99 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a100 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a101 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a102 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a103 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a104 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a105 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a106 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a107 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a108 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a109 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a110 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a111 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a112 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a113 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a114 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a115 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a116 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a117 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a118 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a119 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a120 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a121 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a122 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a123 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a124 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a125 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a126 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a127 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a128 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a129 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a130 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a131 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a132 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a133 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a134 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a135 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a136 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4948 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a137 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 4984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a138 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5020 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a139 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a140 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a141 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a142 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a143 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a144 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a145 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a146 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a147 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a148 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a149 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a150 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a151 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a152 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a153 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a154 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a155 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a156 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a157 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a158 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5740 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a159 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a160 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a161 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a162 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a163 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a164 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5956 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a165 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 5992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a166 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a167 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a168 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a169 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a170 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a171 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a172 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a173 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a174 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a175 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a176 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a177 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a178 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a179 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a180 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a181 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a182 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a183 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a184 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a185 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a186 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a187 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a188 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a189 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a190 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6892 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a191 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a192 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 6964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a193 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a194 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a195 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a196 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a197 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a198 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a199 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a200 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a201 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a202 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a203 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a204 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a205 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a206 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a207 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a208 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a209 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a210 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a211 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a212 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a213 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a214 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a215 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a216 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7828 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a217 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a218 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a219 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a220 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 7972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a221 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a222 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a223 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8080 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a224 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a225 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a226 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a227 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a228 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a229 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a230 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8332 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a231 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a232 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a233 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a234 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a235 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a236 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a237 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a238 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8620 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a239 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a240 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a241 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a242 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a243 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a244 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8836 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a245 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a246 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a247 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a248 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 8980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a249 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a250 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a251 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a252 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a253 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a254 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a255 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a256 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a257 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a258 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a259 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a260 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a261 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a262 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a263 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a264 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a265 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a266 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a267 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a268 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a269 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a270 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a271 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a272 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a273 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a274 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a275 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a276 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 9988 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a277 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a278 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a279 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a280 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a281 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a282 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a283 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a284 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a285 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a286 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a287 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a288 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a289 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a290 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a291 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a292 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a293 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a294 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a295 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a296 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a297 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a298 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a299 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a300 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a301 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a302 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a303 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a304 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 10996 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a305 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a306 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a307 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a308 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a309 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a310 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a311 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a312 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a313 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a314 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a315 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a316 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a317 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a318 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a319 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a320 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a321 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a322 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a323 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a324 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a325 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a326 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a327 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a328 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a329 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a330 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a331 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 11968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a332 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a333 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a334 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12076 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a335 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a336 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a337 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a338 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a339 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a340 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a341 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a342 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a343 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a344 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a345 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a346 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a347 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a348 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a349 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a350 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a351 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a352 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a353 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a354 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a355 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a356 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a357 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a358 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a359 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 12976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a360 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13012 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a361 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a362 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a363 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a364 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a365 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a366 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a367 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a368 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a369 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a370 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a371 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a372 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a373 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a374 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a375 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a376 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a377 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a378 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a379 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a380 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a381 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a382 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a383 " "Synthesized away node \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 13840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380868421 "|lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a383"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1539380868421 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1539380868421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539380869301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[8\] GND " "Pin \"test\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[9\] GND " "Pin \"test\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[10\] GND " "Pin \"test\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[11\] GND " "Pin \"test\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[12\] GND " "Pin \"test\[12\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[13\] GND " "Pin \"test\[13\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[14\] GND " "Pin \"test\[14\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[15\] GND " "Pin \"test\[15\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539380869569 "|lab6_toplevel|test[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539380869569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539380869677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539380870877 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"myram2:hmmmmmm\|altsyncram:altsyncram_component\|altsyncram_tlg2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_tlg2.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf" 52 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "myram2.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v" 97 0 0 } } { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 26 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380870885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnn/Documents/385/385_FPGA/Lab6/output_files/lab6_toplevel.map.smsg " "Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Lab6/output_files/lab6_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380871025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539380871373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539380871373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[0\] " "No output dependent on input pin \"test2\[0\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[1\] " "No output dependent on input pin \"test2\[1\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[2\] " "No output dependent on input pin \"test2\[2\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[3\] " "No output dependent on input pin \"test2\[3\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[4\] " "No output dependent on input pin \"test2\[4\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[5\] " "No output dependent on input pin \"test2\[5\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[6\] " "No output dependent on input pin \"test2\[6\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[7\] " "No output dependent on input pin \"test2\[7\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[8\] " "No output dependent on input pin \"test2\[8\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[9\] " "No output dependent on input pin \"test2\[9\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[10\] " "No output dependent on input pin \"test2\[10\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[11\] " "No output dependent on input pin \"test2\[11\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[12\] " "No output dependent on input pin \"test2\[12\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[13\] " "No output dependent on input pin \"test2\[13\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[14\] " "No output dependent on input pin \"test2\[14\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[15\] " "No output dependent on input pin \"test2\[15\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[16\] " "No output dependent on input pin \"test2\[16\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[17\] " "No output dependent on input pin \"test2\[17\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test2\[18\] " "No output dependent on input pin \"test2\[18\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539380871541 "|lab6_toplevel|test2[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1539380871541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539380871541 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539380871541 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539380871541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539380871541 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539380871541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539380871541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 417 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 417 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539380871625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 12 16:47:51 2018 " "Processing ended: Fri Oct 12 16:47:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539380871625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539380871625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539380871625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539380871625 ""}
