Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 22 00:18:01 2024
| Host         : DESKTOP-RVBEMOD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          364         
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.726    -1255.753                    506                 1306        0.098        0.000                      0                 1306        3.750        0.000                       0                   462  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -10.726    -1255.753                    506                 1306        0.098        0.000                      0                 1306        3.750        0.000                       0                   462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          506  Failing Endpoints,  Worst Slack      -10.726ns,  Total Violation    -1255.753ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.726ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 3.972ns (19.354%)  route 16.551ns (80.646%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.469    25.206    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.124    25.330 r  motherboard/memory_unit/instruction_memory/M_registers_q[911]_i_1_comp_1/O
                         net (fo=2, routed)           0.343    25.673    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[86]
    SLICE_X45Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.438    14.842    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[15]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.040    14.946    motherboard/beta/regfile_system/regfile/M_registers_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -25.673    
  -------------------------------------------------------------------
                         slack                                -10.726    

Slack (VIOLATED) :        -10.722ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[975]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.544ns  (logic 3.972ns (19.334%)  route 16.572ns (80.666%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.490    25.227    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X46Y52         LUT5 (Prop_lut5_I2_O)        0.124    25.351 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_1_comp_1/O
                         net (fo=2, routed)           0.342    25.693    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[150]
    SLICE_X46Y51         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[975]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.843    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[975]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)       -0.016    14.971    motherboard/beta/regfile_system/regfile/M_registers_q_reg[975]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -25.694    
  -------------------------------------------------------------------
                         slack                                -10.722    

Slack (VIOLATED) :        -10.695ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[911]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.516ns  (logic 3.972ns (19.360%)  route 16.544ns (80.640%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.469    25.206    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.124    25.330 r  motherboard/memory_unit/instruction_memory/M_registers_q[911]_i_1_comp_1/O
                         net (fo=2, routed)           0.336    25.666    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[86]
    SLICE_X46Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[911]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.438    14.842    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[911]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X46Y53         FDRE (Setup_fdre_C_D)       -0.016    14.970    motherboard/beta/regfile_system/regfile/M_registers_q_reg[911]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -25.666    
  -------------------------------------------------------------------
                         slack                                -10.695    

Slack (VIOLATED) :        -10.633ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.404ns  (logic 3.972ns (19.467%)  route 16.432ns (80.533%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.490    25.227    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X46Y52         LUT5 (Prop_lut5_I2_O)        0.124    25.351 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_1_comp_1/O
                         net (fo=2, routed)           0.203    25.554    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[150]
    SLICE_X47Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.843    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X47Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[79]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)       -0.067    14.920    motherboard/beta/regfile_system/regfile/M_registers_q_reg[79]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -25.554    
  -------------------------------------------------------------------
                         slack                                -10.633    

Slack (VIOLATED) :        -10.447ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.238ns  (logic 3.972ns (19.626%)  route 16.266ns (80.374%))
  Logic Levels:           25  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.338    25.074    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y51         LUT5 (Prop_lut5_I2_O)        0.124    25.198 r  motherboard/memory_unit/instruction_memory/M_registers_q[943]_i_1_comp_1/O
                         net (fo=2, routed)           0.189    25.387    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[118]
    SLICE_X45Y51         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.843    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[47]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.047    14.940    motherboard/beta/regfile_system/regfile/M_registers_q_reg[47]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -25.387    
  -------------------------------------------------------------------
                         slack                                -10.447    

Slack (VIOLATED) :        -10.432ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.349ns  (logic 4.096ns (20.129%)  route 16.253ns (79.871%))
  Logic Levels:           26  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.198    24.934    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.058 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3/O
                         net (fo=4, routed)           0.316    25.374    motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I3_O)        0.124    25.498 r  motherboard/memory_unit/instruction_memory/M_registers_q[111]_i_1_comp/O
                         net (fo=1, routed)           0.000    25.498    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[54]
    SLICE_X46Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.843    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[111]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.079    15.066    motherboard/beta/regfile_system/regfile/M_registers_q_reg[111]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -25.498    
  -------------------------------------------------------------------
                         slack                                -10.432    

Slack (VIOLATED) :        -10.385ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[942]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.179ns  (logic 4.096ns (20.298%)  route 16.083ns (79.701%))
  Logic Levels:           26  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.160    24.297    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.421 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_2_comp/O
                         net (fo=5, routed)           0.593    25.014    motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.124    25.138 r  motherboard/memory_unit/instruction_memory/M_registers_q[942]_i_1/O
                         net (fo=2, routed)           0.190    25.328    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[117]
    SLICE_X44Y54         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[942]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.438    14.842    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[942]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)       -0.043    14.943    motherboard/beta/regfile_system/regfile/M_registers_q_reg[942]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -25.328    
  -------------------------------------------------------------------
                         slack                                -10.385    

Slack (VIOLATED) :        -10.357ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.128ns  (logic 4.096ns (20.350%)  route 16.032ns (79.650%))
  Logic Levels:           26  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.160    24.297    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.421 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_2_comp/O
                         net (fo=5, routed)           0.336    24.757    motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124    24.881 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_1/O
                         net (fo=2, routed)           0.397    25.277    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[149]
    SLICE_X44Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.439    14.843    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[78]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)       -0.067    14.920    motherboard/beta/regfile_system/regfile/M_registers_q_reg[78]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -25.277    
  -------------------------------------------------------------------
                         slack                                -10.357    

Slack (VIOLATED) :        -10.290ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[974]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.095ns  (logic 4.096ns (20.383%)  route 15.999ns (79.616%))
  Logic Levels:           26  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.160    24.297    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.421 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_2_comp/O
                         net (fo=5, routed)           0.336    24.757    motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124    24.881 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_1/O
                         net (fo=2, routed)           0.364    25.244    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[149]
    SLICE_X42Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[974]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.437    14.841    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[974]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.031    14.954    motherboard/beta/regfile_system/regfile/M_registers_q_reg[974]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.244    
  -------------------------------------------------------------------
                         slack                                -10.290    

Slack (VIOLATED) :        -10.279ns  (required time - arrival time)
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[910]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.103ns  (logic 4.096ns (20.375%)  route 16.007ns (79.625%))
  Logic Levels:           26  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.160    24.297    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.421 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_2_comp/O
                         net (fo=5, routed)           0.385    24.806    motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]
    SLICE_X44Y53         LUT3 (Prop_lut3_I0_O)        0.124    24.930 r  motherboard/memory_unit/instruction_memory/M_registers_q[910]_i_1/O
                         net (fo=2, routed)           0.322    25.252    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[85]
    SLICE_X46Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[910]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.438    14.842    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[910]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X46Y53         FDRE (Setup_fdre_C_D)       -0.013    14.973    motherboard/beta/regfile_system/regfile/M_registers_q_reg[910]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -25.252    
  -------------------------------------------------------------------
                         slack                                -10.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.569     1.513    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.802    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.012    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X53Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.569     1.513    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.802    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.025    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[11]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.998    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X53Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.569     1.513    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.802    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.048 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.048    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.569     1.513    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.802    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.050 r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.050    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.567     1.511    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.835     2.025    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22   motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22   motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y54   M_next_button_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y54   fastclock_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y48   frequency_divider/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y50   frequency_divider/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y50   frequency_divider/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y51   frequency_divider/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y51   frequency_divider/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_21_21/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y46   motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y46   motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y47   motherboard/memory_unit/instruction_memory/ram_reg_0_31_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y46   motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y46   motherboard/memory_unit/instruction_memory/ram_reg_0_31_26_26/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.689ns  (logic 6.872ns (30.287%)  route 15.817ns (69.713%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050    14.029    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.148    14.177 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.744    18.921    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    22.689 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.689    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.491ns  (logic 6.647ns (29.555%)  route 15.844ns (70.445%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050    14.029    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.153 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.771    18.924    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    22.491 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.491    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.489ns  (logic 6.875ns (30.572%)  route 15.614ns (69.428%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815    13.794    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.117    13.911 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.775    18.686    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    22.489 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.489    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.409ns  (logic 6.650ns (29.678%)  route 15.758ns (70.322%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.199    14.178    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.124    14.302 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.536    18.838    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    22.409 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.409    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.270ns  (logic 6.658ns (29.898%)  route 15.612ns (70.102%))
  Logic Levels:           13  (IBUF=1 LUT5=5 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.652    13.632    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.756 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.935    18.691    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    22.270 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.270    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.238ns  (logic 6.884ns (30.956%)  route 15.354ns (69.044%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 f  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.199    14.178    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.153    14.331 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.132    18.463    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.776    22.238 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.238    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.017ns  (logic 6.648ns (30.193%)  route 15.369ns (69.807%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 r  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 f  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.143    11.624    motherboard/beta/pc_system/read_data_reg[27]_rep_3
    SLICE_X53Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.748 f  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.517    12.265    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_2
    SLICE_X52Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.389 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.466    12.855    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.979 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815    13.794    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124    13.918 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.531    18.449    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    22.017 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.017    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.187ns  (logic 6.256ns (34.397%)  route 11.931ns (65.603%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          1.778     8.379    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.299     8.678 r  motherboard/beta/pc_system/M_pc_q[5]_i_1/O
                         net (fo=2, routed)           1.679    10.357    motherboard/beta/pc_system/M_motherboard_debug[5]
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.481 f  motherboard/beta/pc_system/io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           1.019    11.500    motherboard/memory_unit/instruction_memory/io_led[5]
    SLICE_X53Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.624 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.015    14.639    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    18.187 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.187    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.896ns  (logic 6.210ns (34.703%)  route 11.685ns (65.297%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.442     5.598    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y46         LUT5 (Prop_lut5_I2_O)        0.124     5.722 f  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_22/O
                         net (fo=1, routed)           0.551     6.272    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_22_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.396 f  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_12/O
                         net (fo=1, routed)           0.000     6.396    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_12_n_0
    SLICE_X49Y50         MUXF7 (Prop_muxf7_I0_O)      0.212     6.608 f  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_6/O
                         net (fo=30, routed)          1.972     8.580    motherboard/beta/pc_system/M_control_system_pcsel[2]
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.299     8.879 r  motherboard/beta/pc_system/M_pc_q[14]_i_1/O
                         net (fo=2, routed)           0.844     9.723    motherboard/beta/pc_system/M_motherboard_debug[14]
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.847 f  motherboard/beta/pc_system/io_led_OBUF[14]_inst_i_3/O
                         net (fo=2, routed)           1.050    10.897    motherboard/memory_unit/instruction_memory/io_led[14]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.021 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.372    14.393    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    17.896 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.896    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.775ns  (logic 6.261ns (35.222%)  route 11.514ns (64.778%))
  Logic Levels:           10  (IBUF=1 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.272     5.428    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.552 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14/O
                         net (fo=1, routed)           0.714     6.266    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_14_n_0
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.390 r  motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8/O
                         net (fo=1, routed)           0.000     6.390    motherboard/memory_unit/instruction_memory/M_pc_q[31]_i_8_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     6.602 r  motherboard/memory_unit/instruction_memory/M_pc_q_reg[31]_i_4/O
                         net (fo=30, routed)          2.071     8.673    motherboard/beta/pc_system/M_control_system_pcsel[1]
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.299     8.972 r  motherboard/beta/pc_system/M_pc_q[13]_i_1/O
                         net (fo=2, routed)           1.129    10.101    motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_8_0[7]
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.225 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           1.253    11.478    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_3_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    11.602 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.620    14.222    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.775 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.775    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.451ns (79.280%)  route 0.379ns (20.720%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           0.379     0.600    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.830 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.830    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.464ns (79.429%)  route 0.379ns (20.571%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.379     0.611    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.843 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.843    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.559ns (71.121%)  route 0.633ns (28.879%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           0.633     0.929    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.192 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.500ns (51.815%)  route 1.395ns (48.185%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=48, routed)          0.827     1.080    motherboard/memory_unit/instruction_memory/io_dip_IBUF[2]
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.125 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.568     1.693    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.895 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.895    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.037ns  (logic 1.547ns (50.940%)  route 1.490ns (49.060%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          0.866     1.120    motherboard/memory_unit/instruction_memory/io_dip_IBUF[3]
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.165 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.624     1.789    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.037 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.037    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.541ns (49.308%)  route 1.585ns (50.692%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          0.910     1.164    motherboard/memory_unit/instruction_memory/io_dip_IBUF[3]
    SLICE_X54Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.209 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.675     1.884    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.126 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.126    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.185ns  (logic 1.540ns (48.350%)  route 1.645ns (51.650%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=48, routed)          0.938     1.191    motherboard/memory_unit/instruction_memory/io_dip_IBUF[2]
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.236 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.708     1.944    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.185 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.185    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.576ns (48.761%)  route 1.656ns (51.239%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_dip_IBUF[4]_inst/O
                         net (fo=3, routed)           0.604     0.840    motherboard/memory_unit/instruction_memory/io_dip_IBUF[4]
    SLICE_X56Y63         LUT4 (Prop_lut4_I1_O)        0.045     0.885 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_2/O
                         net (fo=22, routed)          0.371     1.256    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.301 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.680     1.982    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.232 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.232    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.549ns (47.719%)  route 1.697ns (52.281%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          0.838     1.092    motherboard/memory_unit/instruction_memory/io_dip_IBUF[3]
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.137 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.859     1.996    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.247 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.435ns  (logic 8.490ns (26.175%)  route 23.945ns (73.825%))
  Logic Levels:           30  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.694    15.344    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  motherboard/memory_unit/instruction_memory/s0_i_197/O
                         net (fo=4, routed)           0.628    16.096    motherboard/memory_unit/instruction_memory/read_data_reg[26]_6
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  motherboard/memory_unit/instruction_memory/s0_i_167/O
                         net (fo=4, routed)           0.881    17.100    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[103]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  motherboard/memory_unit/instruction_memory/s0_i_138/O
                         net (fo=3, routed)           0.737    17.961    motherboard/memory_unit/instruction_memory/s0_i_138_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    18.085 r  motherboard/memory_unit/instruction_memory/s0_i_136/O
                         net (fo=3, routed)           0.652    18.738    motherboard/memory_unit/instruction_memory/s0_i_136_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.862 r  motherboard/memory_unit/instruction_memory/s0_i_82/O
                         net (fo=5, routed)           0.653    19.515    motherboard/memory_unit/instruction_memory/s0_i_82_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    19.639 r  motherboard/memory_unit/instruction_memory/s0_i_76_comp/O
                         net (fo=5, routed)           0.569    20.207    motherboard/memory_unit/instruction_memory/s0_i_129_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  motherboard/memory_unit/instruction_memory/s0_i_53/O
                         net (fo=5, routed)           0.845    21.176    motherboard/beta/pc_system/s0_i_16
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  motherboard/beta/pc_system/s0_i_30/O
                         net (fo=5, routed)           0.655    21.956    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[11]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.080 r  motherboard/memory_unit/instruction_memory/s0_i_8/O
                         net (fo=4, routed)           0.527    22.607    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.731 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_7/O
                         net (fo=2, routed)           0.596    23.327    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.451 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4/O
                         net (fo=1, routed)           0.445    23.896    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.020 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3/O
                         net (fo=4, routed)           0.476    24.496    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.620 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_2/O
                         net (fo=6, routed)           1.388    26.008    motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.150    26.158 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.467    26.624    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.328    26.952 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.799    27.751    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.875 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050    28.925    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.148    29.073 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.744    33.817    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    37.585 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.585    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.336ns  (logic 8.299ns (25.664%)  route 24.037ns (74.336%))
  Logic Levels:           30  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.198    24.934    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.058 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3/O
                         net (fo=4, routed)           1.041    26.099    motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    26.223 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.471    26.694    motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_2_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.818 f  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.796    27.615    motherboard/memory_unit/instruction_memory/io_seg_OBUF[0]_inst_i_1_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.739 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016    28.755    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.152    28.907 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.775    33.682    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    37.485 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.485    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.238ns  (logic 8.266ns (25.640%)  route 23.972ns (74.360%))
  Logic Levels:           30  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.694    15.344    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  motherboard/memory_unit/instruction_memory/s0_i_197/O
                         net (fo=4, routed)           0.628    16.096    motherboard/memory_unit/instruction_memory/read_data_reg[26]_6
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  motherboard/memory_unit/instruction_memory/s0_i_167/O
                         net (fo=4, routed)           0.881    17.100    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[103]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  motherboard/memory_unit/instruction_memory/s0_i_138/O
                         net (fo=3, routed)           0.737    17.961    motherboard/memory_unit/instruction_memory/s0_i_138_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    18.085 r  motherboard/memory_unit/instruction_memory/s0_i_136/O
                         net (fo=3, routed)           0.652    18.738    motherboard/memory_unit/instruction_memory/s0_i_136_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.862 r  motherboard/memory_unit/instruction_memory/s0_i_82/O
                         net (fo=5, routed)           0.653    19.515    motherboard/memory_unit/instruction_memory/s0_i_82_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    19.639 r  motherboard/memory_unit/instruction_memory/s0_i_76_comp/O
                         net (fo=5, routed)           0.569    20.207    motherboard/memory_unit/instruction_memory/s0_i_129_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  motherboard/memory_unit/instruction_memory/s0_i_53/O
                         net (fo=5, routed)           0.845    21.176    motherboard/beta/pc_system/s0_i_16
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  motherboard/beta/pc_system/s0_i_30/O
                         net (fo=5, routed)           0.655    21.956    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[11]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.080 r  motherboard/memory_unit/instruction_memory/s0_i_8/O
                         net (fo=4, routed)           0.527    22.607    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.731 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_7/O
                         net (fo=2, routed)           0.596    23.327    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.451 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4/O
                         net (fo=1, routed)           0.445    23.896    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.020 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3/O
                         net (fo=4, routed)           0.476    24.496    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.620 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_2/O
                         net (fo=6, routed)           1.388    26.008    motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.150    26.158 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.467    26.624    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.328    26.952 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.799    27.751    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.875 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050    28.925    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124    29.049 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.771    33.820    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    37.388 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.388    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.155ns  (logic 8.269ns (25.716%)  route 23.886ns (74.284%))
  Logic Levels:           30  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.694    15.344    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  motherboard/memory_unit/instruction_memory/s0_i_197/O
                         net (fo=4, routed)           0.628    16.096    motherboard/memory_unit/instruction_memory/read_data_reg[26]_6
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  motherboard/memory_unit/instruction_memory/s0_i_167/O
                         net (fo=4, routed)           0.881    17.100    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[103]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  motherboard/memory_unit/instruction_memory/s0_i_138/O
                         net (fo=3, routed)           0.737    17.961    motherboard/memory_unit/instruction_memory/s0_i_138_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    18.085 r  motherboard/memory_unit/instruction_memory/s0_i_136/O
                         net (fo=3, routed)           0.652    18.738    motherboard/memory_unit/instruction_memory/s0_i_136_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.862 r  motherboard/memory_unit/instruction_memory/s0_i_82/O
                         net (fo=5, routed)           0.653    19.515    motherboard/memory_unit/instruction_memory/s0_i_82_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    19.639 r  motherboard/memory_unit/instruction_memory/s0_i_76_comp/O
                         net (fo=5, routed)           0.569    20.207    motherboard/memory_unit/instruction_memory/s0_i_129_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  motherboard/memory_unit/instruction_memory/s0_i_53/O
                         net (fo=5, routed)           0.845    21.176    motherboard/beta/pc_system/s0_i_16
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  motherboard/beta/pc_system/s0_i_30/O
                         net (fo=5, routed)           0.655    21.956    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[11]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.080 r  motherboard/memory_unit/instruction_memory/s0_i_8/O
                         net (fo=4, routed)           0.527    22.607    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.731 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_7/O
                         net (fo=2, routed)           0.596    23.327    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.451 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4/O
                         net (fo=1, routed)           0.445    23.896    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.020 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3/O
                         net (fo=4, routed)           0.476    24.496    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.620 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_2/O
                         net (fo=6, routed)           1.388    26.008    motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.150    26.158 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.467    26.624    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.328    26.952 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.799    27.751    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.875 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.199    29.074    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.124    29.198 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.536    33.734    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    37.305 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    37.305    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.115ns  (logic 8.047ns (25.056%)  route 24.069ns (74.944%))
  Logic Levels:           30  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 f  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.165    24.302    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    24.426 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_3/O
                         net (fo=2, routed)           0.868    25.294    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.418 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.021    26.439    motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_5_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    26.563 r  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.981    27.544    motherboard/memory_unit/instruction_memory/io_seg_OBUF[0]_inst_i_1_2
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.124    27.668 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.959    28.627    motherboard/memory_unit/instruction_memory/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I3_O)        0.124    28.751 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.935    33.686    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    37.265 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.265    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.985ns  (logic 8.503ns (26.583%)  route 23.483ns (73.417%))
  Logic Levels:           30  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.694    15.344    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  motherboard/memory_unit/instruction_memory/s0_i_197/O
                         net (fo=4, routed)           0.628    16.096    motherboard/memory_unit/instruction_memory/read_data_reg[26]_6
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  motherboard/memory_unit/instruction_memory/s0_i_167/O
                         net (fo=4, routed)           0.881    17.100    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[103]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  motherboard/memory_unit/instruction_memory/s0_i_138/O
                         net (fo=3, routed)           0.737    17.961    motherboard/memory_unit/instruction_memory/s0_i_138_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    18.085 r  motherboard/memory_unit/instruction_memory/s0_i_136/O
                         net (fo=3, routed)           0.652    18.738    motherboard/memory_unit/instruction_memory/s0_i_136_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.862 r  motherboard/memory_unit/instruction_memory/s0_i_82/O
                         net (fo=5, routed)           0.653    19.515    motherboard/memory_unit/instruction_memory/s0_i_82_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    19.639 r  motherboard/memory_unit/instruction_memory/s0_i_76_comp/O
                         net (fo=5, routed)           0.569    20.207    motherboard/memory_unit/instruction_memory/s0_i_129_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  motherboard/memory_unit/instruction_memory/s0_i_53/O
                         net (fo=5, routed)           0.845    21.176    motherboard/beta/pc_system/s0_i_16
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  motherboard/beta/pc_system/s0_i_30/O
                         net (fo=5, routed)           0.655    21.956    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[11]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.080 r  motherboard/memory_unit/instruction_memory/s0_i_8/O
                         net (fo=4, routed)           0.527    22.607    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.731 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_7/O
                         net (fo=2, routed)           0.596    23.327    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.451 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4/O
                         net (fo=1, routed)           0.445    23.896    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.020 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3/O
                         net (fo=4, routed)           0.476    24.496    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.620 f  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_2/O
                         net (fo=6, routed)           1.388    26.008    motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.150    26.158 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.467    26.624    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.328    26.952 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.799    27.751    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_13_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    27.875 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.199    29.074    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.153    29.227 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.132    33.359    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.776    37.135 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.135    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.828ns  (logic 8.036ns (25.248%)  route 23.792ns (74.752%))
  Logic Levels:           30  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.198    24.934    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.058 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3/O
                         net (fo=4, routed)           1.041    26.099    motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    26.223 f  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.471    26.694    motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_2_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.124    26.818 f  motherboard/beta/pc_system/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.796    27.615    motherboard/memory_unit/instruction_memory/io_seg_OBUF[0]_inst_i_1_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.124    27.739 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016    28.755    motherboard/memory_unit/instruction_memory/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I0_O)        0.124    28.879 r  motherboard/memory_unit/instruction_memory/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.531    33.410    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    36.978 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.978    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.787ns  (logic 8.127ns (28.232%)  route 20.660ns (71.768%))
  Logic Levels:           29  (CARRY4=2 LUT2=2 LUT3=2 LUT4=2 LUT5=6 LUT6=14 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.694    15.344    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  motherboard/memory_unit/instruction_memory/s0_i_197/O
                         net (fo=4, routed)           0.628    16.096    motherboard/memory_unit/instruction_memory/read_data_reg[26]_6
    SLICE_X40Y50         LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  motherboard/memory_unit/instruction_memory/s0_i_167/O
                         net (fo=4, routed)           0.881    17.100    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[103]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    17.224 r  motherboard/memory_unit/instruction_memory/s0_i_138/O
                         net (fo=3, routed)           0.737    17.961    motherboard/memory_unit/instruction_memory/s0_i_138_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124    18.085 r  motherboard/memory_unit/instruction_memory/s0_i_136/O
                         net (fo=3, routed)           0.652    18.738    motherboard/memory_unit/instruction_memory/s0_i_136_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124    18.862 r  motherboard/memory_unit/instruction_memory/s0_i_82/O
                         net (fo=5, routed)           0.653    19.515    motherboard/memory_unit/instruction_memory/s0_i_82_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.124    19.639 r  motherboard/memory_unit/instruction_memory/s0_i_76_comp/O
                         net (fo=5, routed)           0.569    20.207    motherboard/memory_unit/instruction_memory/s0_i_129_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.331 r  motherboard/memory_unit/instruction_memory/s0_i_53/O
                         net (fo=5, routed)           0.845    21.176    motherboard/beta/pc_system/s0_i_16
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.300 r  motherboard/beta/pc_system/s0_i_30/O
                         net (fo=5, routed)           0.655    21.956    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[11]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    22.080 r  motherboard/memory_unit/instruction_memory/s0_i_8/O
                         net (fo=4, routed)           0.527    22.607    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124    22.731 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_7/O
                         net (fo=2, routed)           0.596    23.327    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.451 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4/O
                         net (fo=1, routed)           0.445    23.896    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_4_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.124    24.020 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3/O
                         net (fo=4, routed)           0.476    24.496    motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.124    24.620 r  motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_2/O
                         net (fo=6, routed)           1.388    26.008    motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.150    26.158 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.484    26.641    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I2_O)        0.328    26.969 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.670    27.639    motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_4_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.124    27.763 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.620    30.384    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    33.937 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    33.937    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.558ns  (logic 8.105ns (28.380%)  route 20.453ns (71.620%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=18 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.617    23.625    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.124    23.749 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_8_comp/O
                         net (fo=1, routed)           0.264    24.013    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.137 r  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp/O
                         net (fo=2, routed)           0.165    24.302    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    24.426 f  motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_3/O
                         net (fo=2, routed)           1.256    25.682    motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_3_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.806 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.000    25.806    motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_5_n_0
    SLICE_X50Y58         MUXF7 (Prop_muxf7_I0_O)      0.209    26.015 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.520    26.535    motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.297    26.832 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.372    30.205    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    33.708 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    33.708    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.397ns  (logic 7.845ns (27.624%)  route 20.553ns (72.376%))
  Logic Levels:           29  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.565     5.149    motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  motherboard/memory_unit/instruction_memory/read_data_reg[26]_replica_2/Q
                         net (fo=2, routed)           0.411     6.017    motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.141 r  motherboard/memory_unit/instruction_memory/s0_i_158/O
                         net (fo=1, routed)           0.000     6.141    motherboard/memory_unit/instruction_memory/s0_i_158_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.691 r  motherboard/memory_unit/instruction_memory/s0_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.691    motherboard/memory_unit/instruction_memory/s0_i_90_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.805 r  motherboard/memory_unit/instruction_memory/s0_i_156/CO[3]
                         net (fo=52, routed)          1.540     8.345    motherboard/memory_unit/instruction_memory/s0_i_156_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.469 f  motherboard/memory_unit/instruction_memory/s0_i_105/O
                         net (fo=1, routed)           0.647     9.116    motherboard/memory_unit/instruction_memory/s0_i_105_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.240 f  motherboard/memory_unit/instruction_memory/s0_i_63/O
                         net (fo=4, routed)           0.719     9.959    motherboard/memory_unit/instruction_memory/s0_i_63_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.083 f  motherboard/memory_unit/instruction_memory/s0_i_45/O
                         net (fo=6, routed)           0.616    10.699    motherboard/memory_unit/instruction_memory/s0_i_45_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.823 r  motherboard/memory_unit/instruction_memory/mem_reg_i_183/O
                         net (fo=64, routed)          0.703    11.525    motherboard/beta/regfile_system/regfile/M_regfile_read_address_2[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.649 r  motherboard/beta/regfile_system/regfile/mem_reg_i_124/O
                         net (fo=1, routed)           0.421    12.071    motherboard/memory_unit/instruction_memory/mem_reg_22
    SLICE_X40Y44         LUT3 (Prop_lut3_I1_O)        0.124    12.195 r  motherboard/memory_unit/instruction_memory/mem_reg_i_61/O
                         net (fo=4, routed)           0.446    12.640    motherboard/memory_unit/instruction_memory/read_data_reg[27]_rep_0[3]
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124    12.764 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_8/O
                         net (fo=63, routed)          0.902    13.667    motherboard/memory_unit/instruction_memory/read_data_reg[26]_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.124    13.791 r  motherboard/memory_unit/instruction_memory/mem_reg_i_205/O
                         net (fo=3, routed)           0.735    14.525    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[2].adderarray/i__2
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.124    14.649 r  motherboard/memory_unit/instruction_memory/mem_reg_i_199/O
                         net (fo=6, routed)           0.816    15.465    motherboard/memory_unit/instruction_memory/mem_reg_i_199_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.589 r  motherboard/memory_unit/instruction_memory/mem_reg_i_187/O
                         net (fo=7, routed)           0.776    16.365    motherboard/memory_unit/instruction_memory/mem_reg_i_187_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124    16.489 r  motherboard/memory_unit/instruction_memory/s0_i_196/O
                         net (fo=2, routed)           0.650    17.139    motherboard/beta/pc_system/s0_i_143_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  motherboard/beta/pc_system/s0_i_166/O
                         net (fo=4, routed)           1.042    18.306    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.430 r  motherboard/memory_unit/instruction_memory/s0_i_145/O
                         net (fo=2, routed)           0.531    18.960    motherboard/memory_unit/instruction_memory/s0_i_145_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124    19.084 r  motherboard/memory_unit/instruction_memory/s0_i_147/O
                         net (fo=3, routed)           0.631    19.716    motherboard/beta/pc_system/s0_i_58_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    19.840 r  motherboard/beta/pc_system/s0_i_83/O
                         net (fo=5, routed)           0.669    20.508    motherboard/beta/pc_system/s0_i_30_0[8]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.124    20.632 r  motherboard/beta/pc_system/s0_i_56/O
                         net (fo=2, routed)           0.853    21.485    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[10]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.609 r  motherboard/memory_unit/instruction_memory/s0_i_39/O
                         net (fo=3, routed)           0.703    22.312    motherboard/beta/pc_system/s0__0_i_7_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    22.436 r  motherboard/beta/pc_system/s0_i_15/O
                         net (fo=2, routed)           0.448    22.884    motherboard/memory_unit/instruction_memory/s0__0_i_1_0[12]
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    23.008 r  motherboard/memory_unit/instruction_memory/s0_i_2/O
                         net (fo=5, routed)           0.669    23.678    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/s0__0_i_5/O
                         net (fo=1, routed)           0.811    24.613    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.737 r  motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp/O
                         net (fo=4, routed)           0.198    24.934    motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]
    SLICE_X44Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.058 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3/O
                         net (fo=4, routed)           0.515    25.573    motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0
    SLICE_X45Y52         LUT5 (Prop_lut5_I0_O)        0.124    25.697 r  motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_2/O
                         net (fo=1, routed)           1.285    26.982    motherboard/memory_unit/instruction_memory/M_motherboard_debug[63]
    SLICE_X54Y57         LUT5 (Prop_lut5_I2_O)        0.124    27.106 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.670    27.776    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.124    27.900 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.146    30.046    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    33.547 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    33.547    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frequency_divider/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.376ns (78.672%)  route 0.373ns (21.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.593     1.537    frequency_divider/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  frequency_divider/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  frequency_divider/M_ctr_q_reg[25]/Q
                         net (fo=4, routed)           0.373     2.051    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.285 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.285    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frequency_divider/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.370ns (77.714%)  route 0.393ns (22.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.593     1.537    frequency_divider/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  frequency_divider/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  frequency_divider/M_ctr_q_reg[27]/Q
                         net (fo=4, routed)           0.393     2.071    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.300 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.300    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.456ns (60.827%)  route 0.938ns (39.173%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  motherboard/M_system_output_buffer_q_reg[15]/Q
                         net (fo=2, routed)           0.145     1.816    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[14]
    SLICE_X54Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.861 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.224     2.085    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X54Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.130 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.698    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.900 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.900    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.504ns (60.933%)  route 0.964ns (39.067%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  motherboard/M_system_output_buffer_q_reg[9]/Q
                         net (fo=2, routed)           0.149     1.820    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[8]
    SLICE_X53Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.865 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.135     1.999    motherboard/memory_unit/instruction_memory/io_led_OBUF[9]_inst_i_4_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.044 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.680     2.725    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.975 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.975    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.502ns (58.684%)  route 1.058ns (41.316%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  motherboard/M_system_output_buffer_q_reg[8]/Q
                         net (fo=2, routed)           0.294     1.965    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[7]
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.045     2.010 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.140     2.149    motherboard/memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.194 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.818    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.067 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.067    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.496ns (58.250%)  route 1.073ns (41.750%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.564     1.508    motherboard/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  motherboard/M_system_output_buffer_q_reg[7]/Q
                         net (fo=2, routed)           0.174     1.846    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[6]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.224     2.115    motherboard/memory_unit/instruction_memory/io_led_OBUF[7]_inst_i_4_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.160 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.675     2.834    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.077 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.077    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.473ns (54.951%)  route 1.207ns (45.049%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  motherboard/M_system_output_buffer_q_reg[6]/Q
                         net (fo=2, routed)           0.345     1.993    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[5]
    SLICE_X51Y60         LUT5 (Prop_lut5_I0_O)        0.045     2.038 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.154     2.192    motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.237 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.945    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.187 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.187    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.476ns (54.082%)  route 1.253ns (45.918%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  motherboard/M_system_output_buffer_q_reg[12]/Q
                         net (fo=2, routed)           0.292     1.939    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[11]
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.155     2.140    motherboard/memory_unit/instruction_memory/io_led_OBUF[12]_inst_i_4_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.185 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.991    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.236 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.236    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.504ns (55.073%)  route 1.227ns (44.927%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  motherboard/M_system_output_buffer_q_reg[3]/Q
                         net (fo=2, routed)           0.208     1.878    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[2]
    SLICE_X54Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.923 f  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.160     2.084    motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.859     2.988    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.238 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.238    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motherboard/M_system_output_buffer_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.481ns (54.005%)  route 1.262ns (45.995%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.563     1.507    motherboard/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  motherboard/M_system_output_buffer_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  motherboard/M_system_output_buffer_q_reg[10]/Q
                         net (fo=2, routed)           0.162     1.809    motherboard/memory_unit/instruction_memory/io_led_OBUF[15]_inst_i_1_0[9]
    SLICE_X50Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.140     1.994    motherboard/memory_unit/instruction_memory/io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.039 r  motherboard/memory_unit/instruction_memory/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.960     3.000    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.250 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.250    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           523 Endpoints
Min Delay           523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[962]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.092ns  (logic 2.101ns (18.938%)  route 8.991ns (81.062%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         2.968    10.317    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.152    10.469 r  motherboard/memory_unit/instruction_memory/M_registers_q[962]_i_1/O
                         net (fo=1, routed)           0.623    11.092    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[137]
    SLICE_X42Y45         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[962]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[962]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.938ns  (logic 2.101ns (19.205%)  route 8.837ns (80.795%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         2.810    10.159    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X45Y46         LUT5 (Prop_lut5_I1_O)        0.152    10.311 r  motherboard/memory_unit/instruction_memory/M_registers_q[65]_i_1/O
                         net (fo=1, routed)           0.627    10.938    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[26]
    SLICE_X41Y46         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[65]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[963]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 2.225ns (20.518%)  route 8.617ns (79.482%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         1.502     8.851    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.975 r  motherboard/memory_unit/instruction_memory/M_registers_q[963]_i_2/O
                         net (fo=4, routed)           1.040    10.016    motherboard/memory_unit/instruction_memory/M_registers_q[963]_i_2_n_0
    SLICE_X46Y47         LUT4 (Prop_lut4_I3_O)        0.152    10.168 r  motherboard/memory_unit/instruction_memory/M_registers_q[963]_i_1/O
                         net (fo=1, routed)           0.674    10.842    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[138]
    SLICE_X41Y43         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[963]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[963]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.822ns  (logic 2.101ns (19.410%)  route 8.722ns (80.590%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         2.653    10.002    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X44Y47         LUT5 (Prop_lut5_I1_O)        0.152    10.154 r  motherboard/memory_unit/instruction_memory/M_registers_q[68]_i_1/O
                         net (fo=1, routed)           0.669    10.822    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[29]
    SLICE_X43Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[68]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.818ns  (logic 2.099ns (19.400%)  route 8.719ns (80.600%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         2.598     9.947    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X44Y46         LUT5 (Prop_lut5_I2_O)        0.150    10.097 r  motherboard/memory_unit/instruction_memory/M_registers_q[98]_i_1/O
                         net (fo=1, routed)           0.721    10.818    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[41]
    SLICE_X42Y46         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[98]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.732ns  (logic 2.073ns (19.313%)  route 8.659ns (80.687%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         0.739     8.088    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.212 r  motherboard/memory_unit/instruction_memory/M_registers_q[31]_i_1/O
                         net (fo=32, routed)          2.520    10.732    motherboard/beta/regfile_system/regfile/M_registers_q_reg[960]_1[0]
    SLICE_X39Y65         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.429     4.833    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[899]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 2.223ns (20.830%)  route 8.447ns (79.170%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         1.502     8.851    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.975 r  motherboard/memory_unit/instruction_memory/M_registers_q[963]_i_2/O
                         net (fo=4, routed)           1.068    10.044    motherboard/memory_unit/instruction_memory/M_registers_q[963]_i_2_n_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I0_O)        0.150    10.194 r  motherboard/memory_unit/instruction_memory/M_registers_q[899]_i_1/O
                         net (fo=1, routed)           0.476    10.670    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[74]
    SLICE_X41Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[899]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[899]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.663ns  (logic 2.190ns (20.534%)  route 8.474ns (79.466%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         1.667     9.016    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.140 r  motherboard/memory_unit/instruction_memory/M_registers_q[931]_i_2/O
                         net (fo=3, routed)           0.929    10.069    motherboard/memory_unit/instruction_memory/M_registers_q[931]_i_2_n_0
    SLICE_X46Y45         LUT4 (Prop_lut4_I3_O)        0.117    10.186 r  motherboard/memory_unit/instruction_memory/M_registers_q[99]_i_1/O
                         net (fo=1, routed)           0.477    10.663    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[42]
    SLICE_X47Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.448     4.853    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[99]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.634ns  (logic 2.101ns (19.753%)  route 8.534ns (80.247%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 r  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         2.650     9.999    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X44Y47         LUT5 (Prop_lut5_I1_O)        0.152    10.151 r  motherboard/memory_unit/instruction_memory/M_registers_q[66]_i_1/O
                         net (fo=1, routed)           0.483    10.634    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[27]
    SLICE_X43Y45         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.447     4.852    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[66]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            motherboard/beta/regfile_system/regfile/M_registers_q_reg[934]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.623ns  (logic 2.191ns (20.622%)  route 8.432ns (79.378%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  io_dip_IBUF[22]_inst/O
                         net (fo=3, routed)           1.294     2.746    frequency_divider/io_led_OBUF[0]
    SLICE_X64Y54         LUT5 (Prop_lut5_I0_O)        0.124     2.870 f  frequency_divider/M_irq_sampler_q_i_4/O
                         net (fo=1, routed)           0.162     3.032    frequency_divider/M_irq_sampler_q_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.156 f  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          2.311     5.467    motherboard/memory_unit/instruction_memory/M_registers_q_reg[96]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.591 f  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_4/O
                         net (fo=100, routed)         1.634     7.225    motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.349 r  motherboard/memory_unit/instruction_memory/M_registers_q[991]_i_7/O
                         net (fo=162, routed)         1.552     8.902    motherboard/memory_unit/instruction_memory/beta/regfile_system/M_regfile_write_address[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  motherboard/memory_unit/instruction_memory/M_registers_q[934]_i_2/O
                         net (fo=3, routed)           0.709     9.735    motherboard/memory_unit/instruction_memory/M_registers_q[934]_i_2_n_0
    SLICE_X43Y54         LUT4 (Prop_lut4_I0_O)        0.118     9.853 r  motherboard/memory_unit/instruction_memory/M_registers_q[934]_i_1/O
                         net (fo=1, routed)           0.770    10.623    motherboard/beta/regfile_system/regfile/M_registers_q_reg[991]_1[109]
    SLICE_X42Y49         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[934]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         1.448     4.853    motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  motherboard/beta/regfile_system/regfile/M_registers_q_reg[934]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.257ns (20.791%)  route 0.978ns (79.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.978     1.234    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/sync/D[0]
    SLICE_X57Y47         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.838     2.028    interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  interrupt_button_conditioner_gen_0[1].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.277ns (21.370%)  route 1.018ns (78.630%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.461     1.295    motherboard/beta/pc_system/E[0]
    SLICE_X50Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.830     2.020    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.277ns (21.370%)  route 1.018ns (78.630%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.461     1.295    motherboard/beta/pc_system/E[0]
    SLICE_X50Y62         FDSE                                         r  motherboard/beta/pc_system/M_pc_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.830     2.020    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X50Y62         FDSE                                         r  motherboard/beta/pc_system/M_pc_q_reg[31]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.260ns (19.851%)  route 1.049ns (80.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           1.049     1.309    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/sync/D[0]
    SLICE_X50Y46         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.837     2.027    interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  interrupt_button_conditioner_gen_0[0].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.277ns (20.256%)  route 1.089ns (79.744%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.533     1.366    motherboard/beta/pc_system/E[0]
    SLICE_X48Y61         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.831     2.021    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y61         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[23]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.268ns (19.471%)  route 1.110ns (80.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.110     1.378    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/sync/D[0]
    SLICE_X57Y47         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.838     2.028    interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  interrupt_button_conditioner_gen_0[2].interrupt_button_conditioner/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.277ns (19.534%)  route 1.140ns (80.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.583     1.417    motherboard/beta/pc_system/E[0]
    SLICE_X48Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.829     2.019    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[26]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.277ns (19.534%)  route 1.140ns (80.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.583     1.417    motherboard/beta/pc_system/E[0]
    SLICE_X48Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.829     2.019    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/FSM_sequential_M_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.322ns (20.984%)  route 1.211ns (79.016%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.655     1.488    motherboard/M_irq_sampler_q_reg
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.533 r  motherboard/FSM_sequential_M_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.533    motherboard/FSM_sequential_M_motherboard_q[1]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  motherboard/FSM_sequential_M_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.834     2.024    motherboard/clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  motherboard/FSM_sequential_M_motherboard_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            motherboard/beta/pc_system/M_pc_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.277ns (17.477%)  route 1.307ns (82.523%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=3, routed)           0.557     0.788    frequency_divider/io_led_OBUF[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  frequency_divider/M_irq_sampler_q_i_2/O
                         net (fo=44, routed)          0.750     1.583    motherboard/beta/pc_system/E[0]
    SLICE_X46Y61         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=461, routed)         0.830     2.019    motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X46Y61         FDRE                                         r  motherboard/beta/pc_system/M_pc_q_reg[24]/C





