# do Circuito_Combinacional_5_3bit.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:20 on Apr 23,2023
# vlog -work work Circuito_Combinacional_5_3bit.vo 
# -- Compiling module Circuito_Combinacional_5_3bit
# -- Compiling module hard_block
# 
# Top level modules:
# 	Circuito_Combinacional_5_3bit
# End time: 13:05:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:20 on Apr 23,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Circuito_Combinacional_5_3bit_vlg_vec_tst
# 
# Top level modules:
# 	Circuito_Combinacional_5_3bit_vlg_vec_tst
# End time: 13:05:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Circuito_Combinacional_5_3bit_vlg_vec_tst 
# Start time: 13:05:20 on Apr 23,2023
# Loading work.Circuito_Combinacional_5_3bit_vlg_vec_tst
# Loading work.Circuito_Combinacional_5_3bit
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(56)
#    Time: 1 us  Iteration: 0  Instance: /Circuito_Combinacional_5_3bit_vlg_vec_tst
# End time: 13:05:20 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
