// Seed: 2889376913
module module_0 (
    input wor id_0,
    output supply0 id_1
);
  always_ff @(posedge -1 or 1);
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_24,
    output tri0 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13,
    output wor id_14,
    input tri1 id_15,
    input wand id_16,
    output tri id_17,
    input supply0 id_18,
    output wor id_19,
    input wor id_20,
    output tri id_21,
    output tri0 id_22
);
  module_0 modCall_1 (
      id_7,
      id_2
  );
endmodule
