!SESSION 2023-04-24 14:36:50.565 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis

!ENTRY org.eclipse.ui 4 4 2023-04-24 14:37:27.544
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:37:35.587
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:37:35.590
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:37:35.591
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.829
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.830
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-9

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.830
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.840
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.845
!MESSAGE XSCT Command: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.872
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/bachelor_2023/Vitis/2022.2/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:38:00.874
!MESSAGE XSCT command with result: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:39:21.857
!MESSAGE Opening file dialog using preferences. Current path: D:\bachelor_2023\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.011
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.745
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.783
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.792
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.896
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.914
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.922
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:39.927
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Apr 24 13:25:44 2023",
"vivado_version": "2022.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:42.944
!MESSAGE XSCT Command: [platform create -name {ARTY_ETH2_platform} -hw {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\design_1_wrapper_hardware.xsa} -proc {microblaze_0} -os {standalone} -out {C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2023-04-24 14:39:43.152
!MESSAGE Indexed 'ARTY_ETH2_platform' (0 sources, 0 headers) in 0,003 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:47.520
!MESSAGE XSCT command with result: [platform create -name {ARTY_ETH2_platform} -hw {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\design_1_wrapper_hardware.xsa} -proc {microblaze_0} -os {standalone} -out {C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis};platform write], Result: [null, Successfully saved  the platform at "C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr"]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2023-04-24 14:39:47.574
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProject(NewPlatformProjectWizard.java:125)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProjectFromDSA(NewPlatformProjectWizard.java:110)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.performFinish(NewPlatformProjectWizard.java:80)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.run(OpenSCWWizardAction.java:23)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.clicked(OpenSCWWizardAction.java:40)
	at com.xilinx.ide.product.intro.IDEIntroPart.createPlatformProject(IDEIntroPart.java:479)
	at com.xilinx.ide.product.intro.IDEIntroPart$4.run(IDEIntroPart.java:279)
	at com.xilinx.ide.product.intro.IDEIntroPart$12.mouseUp(IDEIntroPart.java:402)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:48.008
!MESSAGE XSCT Command: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Thread: Worker-2: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:48.024
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-6: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:50.726
!MESSAGE XSCT command with result: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Result: [null, ]. Thread: Worker-2: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:50.728
!MESSAGE XSCT Command: [platform active {ARTY_ETH2_platform}], Thread: Worker-2: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:50.731
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-6: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:50.732
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:51.087
!MESSAGE XSCT command with result: [platform active {ARTY_ETH2_platform}], Result: [null, ]. Thread: Worker-2: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:51.095
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12102488169611835429/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.413
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.414
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.415
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.436
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.438
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.464
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.472
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.484
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.486
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.493
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.506
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.523
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.577
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.580
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.581
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.609
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.610
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.713
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.752
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.758
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.759
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.771
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.799
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:56.840
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.449
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.451
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.452
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.452
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.453
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.483
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.484
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.486
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.493
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.496
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.498
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.511
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.512
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.517
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.596
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.618
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.733
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.742
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.745
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.762
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_4": {"name": "libmetal",
"version": "2.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"lwip211_v1_8": {"name": "lwip211",
"version": "1.8",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"openamp_v1_7": {"name": "openamp",
"version": "1.7",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_8": {"name": "xilffs",
"version": "4.8",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilffs_v4_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilfpga_v6_3": {"name": "xilfpga",
"version": "6.3",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilfpga_v6_3",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilloader_v1_7": {"name": "xilloader",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilloader_v1_7",
"os": "standalone",
"proc": "psv_pmc psv_psm",
},
"xilmailbox_v1_6": {"name": "xilmailbox",
"version": "1.6",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu psv_pmc microblaze",
},
"xilnvm_v3_0": {"name": "xilnvm",
"version": "3.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilnvm_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilocp_v1_0": {"name": "xilocp",
"version": "1.0",
"desc": "Xilinx Open Compute Platform(OCP) support Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilocp_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpdi_v1_6": {"name": "xilpdi",
"version": "1.6",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpdi_v1_6",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc",
},
"xilplmi_v1_7": {"name": "xilplmi",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilplmi_v1_7",
"os": "standalone",
"proc": "psv_pmc",
},
"xilpm_v4_1": {"name": "xilpm",
"version": "4.1",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpm_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpuf_v2_0": {"name": "xilpuf",
"version": "2.0",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpuf_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_0": {"name": "xilsecure",
"version": "5.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsecure_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilsem_v1_6": {"name": "xilsem",
"version": "1.6",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsem_v1_6",
"os": "standalone",
"proc": "psv_pmc psv_cortexr5",
},
"xilskey_v7_3": {"name": "xilskey",
"version": "7.3",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilskey_v7_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xiltimer_v1_1": {"name": "xiltimer",
"version": "1.1",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xiltimer_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.766
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.772
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.774
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.788
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.873
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.882
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.907
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:57.911
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:59.971
!MESSAGE XSCT Command: [bsp setlib -name lwip211 -ver 1.8], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:59.991
!MESSAGE XSCT command with result: [bsp setlib -name lwip211 -ver 1.8], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:39:59.992
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:00.051
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:07.949
!MESSAGE XSCT Command: [bsp config phy_link_speed "CONFIG_LINKSPEED100"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:07.995
!MESSAGE XSCT command with result: [bsp config phy_link_speed "CONFIG_LINKSPEED100"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.172
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.232
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.234
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.269
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.270
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.292
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.294
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.328
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.363
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.393
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.394
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.400
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.432
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.553
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:08.627
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:40:12.555
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:34.972
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.011
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.027
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.729
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.730
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.741
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:35.813
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.528
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.528
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.538
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.539
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.548
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.550
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:36.558
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:38.068
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:44:38.079
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1682340278078, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:00.046
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:00.055
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1682340300054, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:02.929
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:02.937
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1682340302937, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:09.578
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:09.586
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:09.589
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:09.599
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:10.849
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:10.860
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:11.676
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:11.684
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:12.459
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:12.472
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1682340312471, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:31.379
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:45:31.384
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15197110752004176076/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:39.209
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:39.245
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:39.257
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:39.994
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:39.995
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:40.007
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:40.047
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:40.057
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:40.059
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:40.069
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:41.213
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:41.230
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:44.300
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:44.334
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:44.335
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:44.356
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.671
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.675
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.676
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.688
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.690
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.695
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.697
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.703
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.704
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.708
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.710
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.715
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.716
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.722
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.723
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.732
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.741
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.756
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.757
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.764
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.766
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.820
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.821
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.825
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.827
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.908
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:45.910
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.126
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.128
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.133
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.232
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.253
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.254
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.268
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.269
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss -app lwip_echo_server -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.632
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss -app lwip_echo_server -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.812
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_application\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.873
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_application\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.874
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:46.879
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Apr 24 13:25:44 2023",
"vivado_version": "2022.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:47.032
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:47.038
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:46:47.120
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:48.026
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:46:48.039
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7319834596964518156/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2023-04-24 14:46:48.763
!MESSAGE Indexed 'ARTY_ETH2_application' (11 sources, 103 headers) in 1,09 sec: 3Â 224 declarations; 5Â 409 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0Â %)

!ENTRY org.eclipse.cdt.core 1 0 2023-04-24 14:46:48.766
!MESSAGE Indexed 'ARTY_ETH2_application_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.501
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.517
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.518
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.552
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:47:26.553
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.555
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:26.569
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:47:31.605
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.572
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.583
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.584
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.593
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:47:37.593
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.603
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:37.615
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:45.066
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:45.071
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:47.184
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:47.191
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:47.192
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:47:47.202
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:16.178
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2023-04-24 14:48:18.971
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.008
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.010
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.488
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.511
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.521
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.551
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.553
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.554
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.563
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.565
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error Âcannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.566
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error Âcannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.568
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.579
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.579
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.611
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.613
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Arty A7-35T-210319B57FF6A-0362d093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.680
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B57FF6A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.729
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B57FF6A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:19.730
!MESSAGE XSCT Command: [fpga -file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:21.160
!MESSAGE XSCT command with result: [fpga -file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:21.978
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:48:21.982
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-24 14:48:31.660
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-24 14:48:31.662
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-24 14:48:31.662
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.544
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.547
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.548
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.552
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.554
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.559
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_FREQ], Result: [null, 81247969]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.911
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.918
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:17.919
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.011
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, {"axi_ethernetlite_0": {"MDIOADDR": {"description": "MDIO address register",
"address_offset": "0x07E4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"REGADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "PHY register address
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYADDR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "5",
"desc": "PHY device address
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OP": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Operation Access Type
  0 - Write Access
  1 - Read Access
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423908,
},
"MDIOWR": {"description": "MDIO Write Data register",
"address_offset": "0x07E8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDIO_WDATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO write data to be written to PHY register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423912,
},
"MDIORD": {"description": "MDIO Read Data register",
"address_offset": "0x07EC",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"MDIO_RDATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO read data from the PHY register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423916,
},
"MDIOCTRL": {"description": "MDIO Control register",
"address_offset": "0x07F0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDIO_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO status bit
  0 - MDIO transfer is complete and core is ready to accept a new MDIO request
  1 - MDIO transfer is in progress. Setting this bit initiates an MDIO transaction. When the MDIO transaction is complete, the AXI Ethernet Lite MAC core clears this bit PHY register address
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_Enable": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO enable bit
  0 - Disable MDIO interface
  1 - Enable MDIO interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423920,
},
"TX_Ping_Length": {"description": "Transmit length register for ping buffer",
"address_offset": "0x07F4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_Ping_Length_LSB": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "The lower 8 bits of the frame length
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Ping_Length_MSB": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "The higher 8 bits of the frame length
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423924,
},
"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x07F8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable bit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423928,
},
"TX_Ping_Control": {"description": "Transmit control register for ping buffer",
"address_offset": "0x07FC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit ping buffer status indicator
  0 - Transmit ping buffer is ready to accept new frame
  1 - Frame transfer is in progress. Setting this bit initiates transmit transaction. When transmit is complete, the AXI Ethernet Lite MAC core clears this bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Program": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "AXI Ethernet Lite MAC address program bit.
Setting this bit and status bit configures the new Ethernet MAC address for the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enable": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Interrupt Enable bit
  0 - Disable transmit interrupt
  1 - Enable transmit interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Internal loopback enable bit
  0 - No internal loopback
  1 - Internal loopback enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088423932,
},
"TX_Pong_Length": {"description": "Transmit length register for pong buffer",
"address_offset": "0x0FF4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_Pong_Length_LSB": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "The lower 8 bits of the frame length
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Pong_Length_MSB": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "The higher 8 bits of the frame length
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088425972,
},
"TX_Pong_Control": {"description": "Transmit control register for pong buffer",
"address_offset": "0x0FFC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit pong buffer status indicator
  0 - Transmit pong buffer is ready to accept new frame
  1 - Frame transfer is in progress. Setting this bit initiates transmit transaction. When transmit is complete, the AXI Ethernet Lite MAC core clears this bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Program": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "AXI Ethernet Lite MAC address program bit.
Setting this bit and status bit configures the new Ethernet MAC address for the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088425980,
},
"RX_Ping_Control": {"description": "Receive control register for ping buffer",
"address_offset": "0x17FC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive status indicator
  0 - Receive ping buffer is empty. AXI Ethernet Lite MAC can accept new valid packet.
  1 - Indicates presence of receive packet ready for software processing. When the software reads the packet from the receive ping buffer, the software must clear this bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Interrupt_Enable": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Interrupt Enable bit
  0 - Disable receive interrupt
  1 - Enable receive interrupt 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088428028,
},
"RX_Pong_Control": {"description": "Receive control register for pong buffer",
"address_offset": "0x1FFC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive status indicator   0 - Receive pong buffer is empty. AXI Ethernet Lite MAC can accept new available valid packet.   1 - Indicates presence of receive packet ready for software processing. When the software reads the packet from the receive pong buffer, the software must clear this bit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1088430076,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101952,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101956,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101960,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101968,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101972,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1103101976,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "3",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616452,
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616456,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.016
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.029
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernetlite_0_S_AXI": {"name": "axi_ethernetlite_0",
"base": "0x40E00000",
"high": "0x40E0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.030
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.037
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.040
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.046
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Result: [null, {}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.046
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.051
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.052
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.059
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.060
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.077
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.078
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.085
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.087
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.090
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.092
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.103
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.105
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.108
!MESSAGE XSCT command with result: [version -server], Result: [null, 2022.2]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.109
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.111
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2022.2.0
SW Build 0 on 2022-10-13-12:09:39
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.114
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.126
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.127
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.163
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.166
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.189
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.189
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.221
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.222
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.235
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.235
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.269
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.270
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.285
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.286
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.315
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.317
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.329
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-35T 210319B57FF6A]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.330
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.360
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.361
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty A7-35T 210319B57FF6A" && level == 0}], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.390
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty A7-35T 210319B57FF6A" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.391
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.393
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.395
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.401
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, {"Clk": "81247969",
"Dbg_Clk": "",
}]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.426
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-35T 210319B57FF6A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.436
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.459
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==1}], Result: [null,      2  xc7a35t (idcode 0362d093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.460
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B57FF6A-0362d093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.513
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B57FF6A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B57FF6A-0362d093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:18.515
!MESSAGE XSCT Command: [fpga -file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.791
!MESSAGE XSCT command with result: [fpga -file C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.821
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.872
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.875
!MESSAGE XSCT Command: [loadhw -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -regs], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.979
!MESSAGE XSCT command with result: [loadhw -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.981
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.983
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:19.984
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:20.017
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:20.019
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:20.023
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:20.025
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.032
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.034
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.067
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.068
!MESSAGE XSCT Command: [dow C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/Debug/ARTY_ETH2_application.elf], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.600
!MESSAGE XSCT command with result: [dow C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_application/Debug/ARTY_ETH2_application.elf], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.865
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.908
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.910
!MESSAGE XSCT Command: [con], Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:49:23.926
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3: Launching Debugger_ARTY_ETH2_application-Default

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-24 14:49:23.933
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:11.637
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:11.676
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:11.685
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.410
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.411
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.420
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.459
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.470
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.473
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:12.484
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:17.095
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:17.106
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341037106, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:50.621
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:57:50.633
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341070633, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:58:09.955
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:58:09.964
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341089964, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:36.349
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:36.360
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:43.409
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:43.420
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341183419, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:45.281
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 14:59:45.293
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341185292, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:10.885
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:10.895
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:10.897
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:10.905
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:12.409
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:00:12.420
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341212420, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:47.496
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:47.507
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:47.509
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:47.520
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:49.052
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:01:49.062
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341309062, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:03:09.775
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:03:09.784
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341389783, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:33.871
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:33.883
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:39.434
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:39.443
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341599442, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:41.110
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:41.120
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682341601119, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:56.907
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 15:06:56.919
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:04:42.684
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:04:42.697
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682345082696, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:04:49.899
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:04:49.906
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware15554027474932477294/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:35.453
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:35.520
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:35.531
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.514
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.515
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.524
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.571
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.586
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.588
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:36.599
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:38.146
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:38.157
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682345258157, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:41.754
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:07:41.764
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682345261763, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:15:04.748
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 16:15:04.756
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware12985637150332366459/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 18:47:32.847
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-257

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-24 18:47:33.152
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-257
!SESSION 2023-04-27 12:50:01.436 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-04-27 12:50:47.870
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:51:18.986
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:51:18.986
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:51:19.003
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-39

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.734
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.735
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.758
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.759
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-39

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.922
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/bachelor_2023/Vitis/2022.2/data]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.937
!MESSAGE XSCT Command: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Thread: Thread-39

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.978
!MESSAGE XSCT command with result: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Result: [null, ]. Thread: Thread-39

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:03.982
!MESSAGE XSCT Command: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:04.055
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:08.473
!MESSAGE XSCT command with result: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:08.477
!MESSAGE XSCT Command: [platform active {ARTY_ETH2_platform}], Thread: Worker-1: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:08.543
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:52:08.544
!MESSAGE XSCT command with result: [platform active {ARTY_ETH2_platform}], Result: [null, ]. Thread: Worker-1: Initializing the platform to enable editing

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-27 12:52:10.325
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-27 12:52:10.326
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-27 12:52:10.326
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:25.429
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:28.055
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:28.201
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:30.510
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:30.511
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:31.609
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:33.128
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:34.788
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:34.789
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:37.872
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:37.874
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:41.763
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:41.765
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:43.008
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:45.787
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:45.821
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592885820, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:47.551
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:47.561
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592887560, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:48.554
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:48.564
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592888564, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.009
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.019
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592889018, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.363
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.372
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592889371, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.840
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:49.869
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592889868, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:50.069
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:54:50.135
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682592890134, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:34.369
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:34.520
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware2160620737327402143/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:38.370
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:38.379
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:38.380
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:41.870
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:41.871
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:41.958
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.009
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.017
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.018
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.086
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-4: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.168
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.333
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.497
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.521
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.523
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.594
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.596
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:42.878
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.429
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.453
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.454
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.460
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.461
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.522
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.557
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.563
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.593
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:43.757
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:58.574
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:58.575
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:58.576
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:59.748
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:55:59.749
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.317
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.318
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.381
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.401
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.404
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.405
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.492
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.493
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:00.963
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.132
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.291
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.482
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.491
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.495
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.580
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_4": {"name": "libmetal",
"version": "2.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"lwip211_v1_8": {"name": "lwip211",
"version": "1.8",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"openamp_v1_7": {"name": "openamp",
"version": "1.7",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_8": {"name": "xilffs",
"version": "4.8",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilffs_v4_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilfpga_v6_3": {"name": "xilfpga",
"version": "6.3",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilfpga_v6_3",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilloader_v1_7": {"name": "xilloader",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilloader_v1_7",
"os": "standalone",
"proc": "psv_pmc psv_psm",
},
"xilmailbox_v1_6": {"name": "xilmailbox",
"version": "1.6",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu psv_pmc microblaze",
},
"xilnvm_v3_0": {"name": "xilnvm",
"version": "3.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilnvm_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilocp_v1_0": {"name": "xilocp",
"version": "1.0",
"desc": "Xilinx Open Compute Platform(OCP) support Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilocp_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpdi_v1_6": {"name": "xilpdi",
"version": "1.6",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpdi_v1_6",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc",
},
"xilplmi_v1_7": {"name": "xilplmi",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilplmi_v1_7",
"os": "standalone",
"proc": "psv_pmc",
},
"xilpm_v4_1": {"name": "xilpm",
"version": "4.1",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpm_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpuf_v2_0": {"name": "xilpuf",
"version": "2.0",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpuf_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_0": {"name": "xilsecure",
"version": "5.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsecure_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilsem_v1_6": {"name": "xilsem",
"version": "1.6",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsem_v1_6",
"os": "standalone",
"proc": "psv_pmc psv_cortexr5",
},
"xilskey_v7_3": {"name": "xilskey",
"version": "7.3",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilskey_v7_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xiltimer_v1_1": {"name": "xiltimer",
"version": "1.1",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xiltimer_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.583
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.753
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:01.754
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:03.216
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:03.765
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:04.715
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:04.838
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 12:56:07.475
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 13:21:49.269
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 13:21:49.705
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:55.366
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:55.382
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:55.383
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:55.398
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.215
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.232
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.233
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.245
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.247
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.253
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.255
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.266
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.267
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.274
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.276
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.293
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.295
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.302
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.303
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.323
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.354
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.376
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.377
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.385
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.386
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.424
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.425
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.452
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.453
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.461
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.462
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.589
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.591
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.607
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.737
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.743
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.784
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:24:58.786
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:00.536
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:00.766
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:00.843
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:00.845
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:00.857
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Apr 24 13:25:44 2023",
"vivado_version": "2022.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:01.082
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:25:01.089
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 14:25:01.251
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 14:25:07.062
!MESSAGE Indexed 'lwip_example_tftpclient_main_1' (11 sources, 112 headers) in 4,8 sec: 3Â 550 declarations; 6Â 128 references; 6 unresolved inclusions; 1 syntax errors; 29 unresolved names (0,3Â %)

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 14:25:07.072
!MESSAGE Indexed 'lwip_example_tftpclient_main_1_system' (0 sources, 0 headers) in 0,001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:40.231
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:40.249
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:40.251
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:40.296
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.293
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.299
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.300
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.313
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.314
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.327
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.328
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.332
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.365
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.374
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.375
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.390
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.391
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.522
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.588
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\freertos_lwip_example_tftpclient_main_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.666
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\freertos_lwip_example_tftpclient_main_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.752
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 14:31:41.758
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/freertos_lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 14:31:41.844
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 14:31:43.317
!MESSAGE Indexed 'freertos_lwip_example_tftpclient_main_1' (4 sources, 100 headers) in 0,816 sec: 3Â 027 declarations; 5Â 424 references; 2 unresolved inclusions; 1 syntax errors; 37 unresolved names (0,44Â %)

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 14:31:43.321
!MESSAGE Indexed 'freertos_lwip_example_tftpclient_main_1_system' (0 sources, 0 headers) in 0,001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:03.898
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:06.123
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:06.138
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.806
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.807
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.826
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.867
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.890
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.892
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:07.907
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:11.509
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:11.527
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_udp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682601551525, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:26.283
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:19:26.308
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware11974293721948726640/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:12.780
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:12.784
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:12.785
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:12.788
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:12.788
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.243
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.244
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.246
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.248
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.265
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.265
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.270
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.271
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.296
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.422
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.562
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.647
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.660
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.662
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.667
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.668
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:13.683
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:14.031
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:14.039
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:14.061
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:27:14.065
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:34.845
!MESSAGE XSCT Command: [bsp config lwip_tcp "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:34.998
!MESSAGE XSCT command with result: [bsp config lwip_tcp "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:40.642
!MESSAGE XSCT Command: [bsp config lwip_tcp "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:40.689
!MESSAGE XSCT command with result: [bsp config lwip_tcp "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:44.698
!MESSAGE XSCT Command: [bsp config lwip_tcp "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:44.747
!MESSAGE XSCT command with result: [bsp config lwip_tcp "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:45.474
!MESSAGE XSCT Command: [bsp config tcp_wnd "2048"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:45.520
!MESSAGE XSCT command with result: [bsp config tcp_wnd "2048"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:45.823
!MESSAGE XSCT Command: [bsp config tcp_ttl "255"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:45.874
!MESSAGE XSCT command with result: [bsp config tcp_ttl "255"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:46.128
!MESSAGE XSCT Command: [bsp config tcp_synmaxrtx "4"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:46.171
!MESSAGE XSCT command with result: [bsp config tcp_synmaxrtx "4"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:47.897
!MESSAGE XSCT Command: [bsp config tcp_queue_ooseq "1"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:47.944
!MESSAGE XSCT command with result: [bsp config tcp_queue_ooseq "1"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:54.084
!MESSAGE XSCT Command: [bsp config lwip_tcp "true"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:29:54.128
!MESSAGE XSCT command with result: [bsp config lwip_tcp "true"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:30:23.371
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:30:23.463
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:16.317
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:16.703
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm psxl_psm psx_psm",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc psxl_pmc psx_pmc",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72 psxl_cortexr52 psx_cortexr52 psx_cortexa78 psxl_cortexa78",
"supp_os": "freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72 psxl_cortexa78 psxl_cortexr52 psx_cortexa78 psx_cortexr52",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"platform_required": NO,
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:16.717
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.445
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.445
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.460
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.493
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.504
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.506
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:17.517
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:20.843
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:21.073
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:23.298
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:23.308
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682602283307, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:32.658
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:32.675
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:33.022
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:33.025
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:38.524
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:38.545
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:38.547
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:38.568
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:39.738
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:39.854
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw {} -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682602299853, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:40.874
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:40.907
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_echo_server -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:41.260
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_server -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:41.286
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_server -sw {} -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682602301286, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:41.752
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:31:41.771
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa -os standalone -processor microblaze_0 -app lwip_tcp_perf_client -sw {} -arch {}], Result: [{Format=This application requires an Ethernet MAC IP instance in the hardware., Time=1682602301770, Code=1}, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 15:32:15.530
!MESSAGE Opening file dialog using preferences. Current path: D:\bachelor_2023\Vitis\2022.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:32:19.364
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:32:19.371
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/AppData/Local/Temp/hwspec_design_1_wrapper_hardware7882941689190217363/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.317
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.320
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.321
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.323
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.323
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.535
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.536
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.538
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.540
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.544
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.545
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.566
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.566
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.572
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.639
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.767
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.906
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.916
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:44.919
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.217
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.218
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.237
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.907
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.918
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:45.958
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:46.003
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:57.652
!MESSAGE XSCT Command: [bsp config lwip_tcp "false"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:57:57.709
!MESSAGE XSCT command with result: [bsp config lwip_tcp "false"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:22.359
!MESSAGE XSCT Command: [bsp config phy_link_speed "CONFIG_LINKSPEED100"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:22.409
!MESSAGE XSCT command with result: [bsp config phy_link_speed "CONFIG_LINKSPEED100"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.160
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.533
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.537
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.560
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.561
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.568
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.570
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:44.591
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:45.253
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:45.261
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:45.262
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:45.268
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:45.320
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:46.188
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:58:46.539
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 15:59:22.064
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:24.749
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:25.024
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [{Format=C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1682604205023, Code=1}, ]. Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:25.025
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:25.053
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [{Format=C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1682604205053, Code=1}, ]. Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdx.core 1 0 2023-04-27 16:03:26.623
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:27.882
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:27.904
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [{Format=C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1682604207903, Code=1}, ]. Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:27.906
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:27.926
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [{Format=C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1682604207925, Code=1}, ]. Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:28.042
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:03:28.067
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [{Format=C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace, Time=1682604208065, Code=1}, ]. Thread: Worker-45: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.892
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.894
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.895
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.916
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.917
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.959
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.959
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.971
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:00.991
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.063
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.063
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.075
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.076
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.082
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.164
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.228
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "false",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.334
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.346
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.351
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.361
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.362
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.367
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.799
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.806
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.834
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:01.854
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:03.873
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:04.058
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:08.962
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:08.963
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:08.964
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:08.984
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:08.985
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.030
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.031
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.032
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.034
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.059
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.060
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.078
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.079
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.086
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.174
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.242
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "false",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.340
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.351
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.353
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.358
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.359
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.371
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.788
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.795
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.822
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:09.826
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.674
!MESSAGE XSCT Command: [bsp config lwip_tcp "true"], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.738
!MESSAGE XSCT command with result: [bsp config lwip_tcp "true"], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.862
!MESSAGE XSCT Command: [bsp write], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.932
!MESSAGE XSCT command with result: [bsp write], Result: [null, Successfully saved  the platform at "C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr"]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.949
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.967
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.968
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.981
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.982
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:17.993
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.478
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.483
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.484
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.506
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.557
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.684
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:18.726
!MESSAGE XSCT Command: [bsp regenerate], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:04:42.360
!MESSAGE XSCT command with result: [bsp regenerate], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.873
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.876
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.877
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.928
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.929
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.935
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:05:52.935
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.938
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:05:52.962
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:06:05.373
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:06:05.389
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-44: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:06:05.789
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.133
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.144
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.145
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.170
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:17:47.171
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.172
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:17:47.186
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-49: Building Workspace

!ENTRY com.xilinx.sdx.core 1 0 2023-04-27 16:17:48.889
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.007
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.017
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.018
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.028
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:18:30.029
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.030
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:18:30.033
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-46: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:18:32.370
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:30.675
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:30.705
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:30.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:30.720
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:31.963
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:31.973
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:31.974
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.001
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.003
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.007
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.008
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.017
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.018
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.043
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.044
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.061
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.062
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.076
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.077
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.092
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.094
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.114
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.115
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.139
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.140
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.173
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.174
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.183
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.184
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.191
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.235
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.241
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.243
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.288
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.289
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.869
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:32.971
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:33.185
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:33.186
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:33.193
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Apr 24 13:25:44 2023",
"vivado_version": "2022.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:33.370
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-27 16:42:33.378
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-04-27 16:42:33.436
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 16:42:34.985
!MESSAGE Indexed 'lwip_example_tftpclient_main_1' (11 sources, 112 headers) in 0,913 sec: 3Â 550 declarations; 6Â 128 references; 6 unresolved inclusions; 1 syntax errors; 29 unresolved names (0,3Â %)

!ENTRY org.eclipse.cdt.core 1 0 2023-04-27 16:42:34.988
!MESSAGE Indexed 'lwip_example_tftpclient_main_1_system' (0 sources, 0 headers) in 0,001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)
!SESSION 2023-04-28 14:49:10.721 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-04-28 14:49:52.040
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition
!SESSION 2023-04-28 14:53:14.209 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-04-28 14:53:57.638
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-28 14:54:21.637
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-28 14:54:21.639
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-28 14:54:21.640
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:26.901
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:26.913
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:26.918
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:26.948
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.723
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.724
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.725
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.729
!MESSAGE XSCT Command: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.731
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/bachelor_2023/Vitis/2022.2/data]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 14:54:54.748
!MESSAGE XSCT command with result: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Result: [null, ]. Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:01.410
!MESSAGE XSCT Command: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Thread: Worker-12: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:01.492
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:04.646
!MESSAGE XSCT command with result: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Result: [null, ]. Thread: Worker-12: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:04.649
!MESSAGE XSCT Command: [platform active {ARTY_ETH2_platform}], Thread: Worker-12: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:04.695
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:04.696
!MESSAGE XSCT command with result: [platform active {ARTY_ETH2_platform}], Result: [null, ]. Thread: Worker-12: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.727
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.729
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.730
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.758
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.761
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.779
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.816
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.832
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.833
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.937
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-13: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:05.997
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.037
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.195
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.201
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.206
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.234
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.236
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.401
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.581
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.589
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.591
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.602
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.604
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.619
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.620
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.636
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.695
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 15:40:06.869
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.620
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.624
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.626
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.631
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.632
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.689
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.692
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:17.696
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, microblaze_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.076
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.080
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.082
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.095
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.096
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.101
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.238
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.412
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "mb-as",
"default": "mb-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"pmu_sleep_timer": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Use PMU counters for sleep functionality applicable only for CortexR5 processor",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"xil_interrupt": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable xilinx interrupt wrapper API support",
"permit": "user",
"options": {},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED100",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug socket layer",
"permit": "",
"options": {},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"udp_tx_blocking": {"category": "udp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Application sending a UDP packet blocks till the pkt is txed",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.578
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.587
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.603
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.623
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_4": {"name": "libmetal",
"version": "2.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"lwip211_v1_8": {"name": "lwip211",
"version": "1.8",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"openamp_v1_7": {"name": "openamp",
"version": "1.7",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_8": {"name": "xilffs",
"version": "4.8",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilffs_v4_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilfpga_v6_3": {"name": "xilfpga",
"version": "6.3",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilfpga_v6_3",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilloader_v1_7": {"name": "xilloader",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilloader_v1_7",
"os": "standalone",
"proc": "psv_pmc psv_psm",
},
"xilmailbox_v1_6": {"name": "xilmailbox",
"version": "1.6",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu psv_pmc microblaze",
},
"xilnvm_v3_0": {"name": "xilnvm",
"version": "3.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilnvm_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilocp_v1_0": {"name": "xilocp",
"version": "1.0",
"desc": "Xilinx Open Compute Platform(OCP) support Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilocp_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpdi_v1_6": {"name": "xilpdi",
"version": "1.6",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpdi_v1_6",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc",
},
"xilplmi_v1_7": {"name": "xilplmi",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilplmi_v1_7",
"os": "standalone",
"proc": "psv_pmc",
},
"xilpm_v4_1": {"name": "xilpm",
"version": "4.1",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpm_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpuf_v2_0": {"name": "xilpuf",
"version": "2.0",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpuf_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_0": {"name": "xilsecure",
"version": "5.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsecure_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilsem_v1_6": {"name": "xilsem",
"version": "1.6",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsem_v1_6",
"os": "standalone",
"proc": "psv_pmc psv_cortexr5",
},
"xilskey_v7_3": {"name": "xilskey",
"version": "7.3",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilskey_v7_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xiltimer_v1_1": {"name": "xiltimer",
"version": "1.1",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xiltimer_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.629
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.634
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.637
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:18.659
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:19.290
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:19.301
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:19.397
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:19.417
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:54.626
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-28 16:09:54.785
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main
!SESSION 2023-04-30 14:45:12.118 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-04-30 14:46:09.003
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-30 14:46:32.113
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-30 14:46:32.114
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-04-30 14:46:32.115
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:46:34.314
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:46:34.314
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:46:34.315
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.816
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.817
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.818
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.838
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.844
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/bachelor_2023/Vitis/2022.2/data]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.864
!MESSAGE XSCT Command: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-04-30 14:47:01.879
!MESSAGE XSCT command with result: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Result: [null, ]. Thread: Thread-30
!SESSION 2023-05-01 12:16:57.476 -----------------------------------------------
eclipse.buildId=2022.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=no_NO
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-05-01 12:18:06.481
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:18:40.038
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:18:40.049
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:18:40.050
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.260
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.261
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.262
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.263
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.265
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/bachelor_2023/Vitis/2022.2/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.280
!MESSAGE XSCT Command: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Thread: Thread-30

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 12:19:15.309
!MESSAGE XSCT command with result: [setws C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis], Result: [null, ]. Thread: Thread-30

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-01 12:20:12.430
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-01 12:20:12.432
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-05-01 12:20:12.432
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:10:55.467
!MESSAGE XSCT Command: [platform read {C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr}], Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:10:57.718
!MESSAGE XSCT command with result: [platform read {C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/platform.spr}], Result: [null, ]. Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:10:57.782
!MESSAGE XSCT Command: [platform active {ARTY_ETH2_platform}], Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:10:57.786
!MESSAGE XSCT command with result: [platform active {ARTY_ETH2_platform}], Result: [null, ]. Thread: Worker-5: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:23.778
!MESSAGE XSCT Command: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Thread: Worker-14: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:23.804
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.072
!MESSAGE XSCT command with result: [platform read {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\platform.spr}], Result: [null, ]. Thread: Worker-14: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.182
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.228
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.231
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa]. Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.232
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.258
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.259
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.313
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.347
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.369
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.370
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.530
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-17: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.541
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.628
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.702
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.743
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.745
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.770
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.771
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:25.900
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.107
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.112
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.113
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.119
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.120
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.150
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.170
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.179
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.8"  && TYPE == "LIBRARY"}]], Result: [null, D:/bachelor_2023/Vitis/2022.2/data/embeddedsw\ThirdParty\sw_services\lwip211_v1_8]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.211
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:20:26.274
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:02.987
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.892
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.893
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.902
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"hier_name": "axi_ethernetlite_0",
"type": "axi_ethernetlite",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"rst_mig_7series_0_81M": {"hier_name": "rst_mig_7series_0_81M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.958
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.964
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.965
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:03.971
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.375
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.379
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.380
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.391
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.393
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.397
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.398
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.402
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.403
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.407
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.408
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.430
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.432
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.436
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.437
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.459
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.517
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.547
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_12": {"name": "freertos10_xilinx",
"version": "1.12",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.6",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_12",
},
"standalone_v8_0": {"name": "standalone",
"version": "8.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/bsp/standalone_v8_0",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.548
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.555
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.556
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.581
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, {"lwip211": "1.8",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.582
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.602
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_4": {"name": "libmetal",
"version": "2.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"lwip211_v1_8": {"name": "lwip211",
"version": "1.8",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"openamp_v1_7": {"name": "openamp",
"version": "1.7",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_8": {"name": "xilffs",
"version": "4.8",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilffs_v4_8",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilflash_v4_9": {"name": "xilflash",
"version": "4.9",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilflash_v4_9",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilfpga_v6_3": {"name": "xilfpga",
"version": "6.3",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilfpga_v6_3",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilloader_v1_7": {"name": "xilloader",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilloader_v1_7",
"os": "standalone",
"proc": "psv_pmc psv_psm",
},
"xilmailbox_v1_6": {"name": "xilmailbox",
"version": "1.6",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilmailbox_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu psv_pmc microblaze",
},
"xilnvm_v3_0": {"name": "xilnvm",
"version": "3.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilnvm_v3_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilocp_v1_0": {"name": "xilocp",
"version": "1.0",
"desc": "Xilinx Open Compute Platform(OCP) support Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilocp,-lxilplmi,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilocp_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpdi_v1_6": {"name": "xilpdi",
"version": "1.6",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpdi_v1_6",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5 psv_pmc",
},
"xilplmi_v1_7": {"name": "xilplmi",
"version": "1.7",
"desc": "Xilinx Versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilplmi_v1_7",
"os": "standalone",
"proc": "psv_pmc",
},
"xilpm_v4_1": {"name": "xilpm",
"version": "4.1",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpm_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xilpuf_v2_0": {"name": "xilpuf",
"version": "2.0",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilpuf_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v5_0": {"name": "xilsecure",
"version": "5.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsecure_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_pmc psv_cortexa72 psv_cortexr5 microblaze",
},
"xilsem_v1_6": {"name": "xilsem",
"version": "1.6",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilsem_v1_6",
"os": "standalone",
"proc": "psv_pmc psv_cortexr5",
},
"xilskey_v7_3": {"name": "xilskey",
"version": "7.3",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xilskey_v7_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
"xiltimer_v1_1": {"name": "xiltimer",
"version": "1.1",
"desc": "Xiltimer library provides generic timer interface for the timer IP's",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxiltimer,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/lib/sw_services/xiltimer_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72 psv_psm psv_pmc",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.604
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.607
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0], Result: [null, axi_ethernetlite_0 axi_timer_0 axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.608
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.629
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, {"axi_ethernetlite_0": {"name": "emaclite",
"ver": "4.7",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.9",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.7",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.15",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.8",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.16",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.630
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.730
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"axi_ethernetlite_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"emaclite_v4_7": {"name": "emaclite",
"version": "4.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emaclite_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"tmrctr_v4_9": {"name": "tmrctr",
"version": "4.9",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_0": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_5": {"name": "clk_wiz",
"version": "1.5",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_7": {"name": "uartlite",
"version": "3.7",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_16": {"name": "cpu",
"version": "2.16",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_16",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_15": {"name": "intc",
"version": "3.15",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_15",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_8": {"name": "bram",
"version": "4.8",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"mig_7series_v2_2": {"name": "mig_7series",
"version": "2.2",
"repo": "D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"rst_mig_7series_0_81M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "3.0 3.1",
"repo": "{D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {D:/bachelor_2023/Vitis/2022.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.732
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.738
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, lwip211]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.809
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.818
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.819
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.839
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:06.840
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.094
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa -sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss -app empty_application -processor microblaze_0 -os standalone -dir C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.235
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_2\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.339
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\lwip_example_tftpclient_main_2\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.341
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.352
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Apr 24 13:25:44 2023",
"vivado_version": "2022.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.494
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:21:08.498
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/lwip_example_tftpclient_main_2/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-01 13:21:08.566
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-05-01 13:21:09.776
!MESSAGE Indexed 'lwip_example_tftpclient_main_2_system' (0 sources, 0 headers) in 0,001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0Â %)

!ENTRY org.eclipse.cdt.core 1 0 2023-05-01 13:21:12.350
!MESSAGE Indexed 'lwip_example_tftpclient_main_2' (11 sources, 112 headers) in 2,57 sec: 3Â 550 declarations; 6Â 128 references; 6 unresolved inclusions; 1 syntax errors; 29 unresolved names (0,3Â %)

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.698
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.723
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.724
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.741
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "8.0",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-05-01 13:22:19.742
!MESSAGE Generating MD5 hash for file: C:\Users\Bruker\Documents\Bachelor_Elektro_ingenior_med_auto\fpga\ARTY_ETH\ATRY_ETH.vitis\ARTY_ETH2_platform\export\ARTY_ETH2_platform\sw\ARTY_ETH2_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.752
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:19.760
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/sw/ARTY_ETH2_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdx.core 1 0 2023-05-01 13:22:23.174
!MESSAGE Build step failed, canceling full build chain.

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:59.862
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:22:59.875
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Result: [null, {"microblaze_0": "design_1_i/microblaze_0:design_1_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:23:09.505
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:23:09.510
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:23:09.511
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-05-01 13:23:09.527
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ATRY_ETH.vitis/ARTY_ETH2_platform/export/ARTY_ETH2_platform/hw/design_1_wrapper_hardware.xsa microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext
