5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.1.vcd) 2 -o (real3.1.cdd) 2 -v (real3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.1.v 9 35 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 111000b 1 0 63 0 64 53 0 123.500000
1 b 2 12 107000b 1 0 63 0 64 17 0 ffffffffffffffff 0 7b 0 0
1 c 3 12 107000e 1 0 63 0 64 17 0 ffffffffffffffff 0 7c 0 0
1 d 4 13 107000b 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real3.1.v 15 24 1 
2 2 16 16 16 50009 1 0 61004 0 0 64 16 0 0
2 3 16 16 16 10001 0 1 1410 0 0 64 1 b
2 4 16 16 16 10009 1 37 16 2 3
2 5 17 17 17 50009 1 0 61004 0 0 64 16 0 0
2 6 17 17 17 10001 0 1 1410 0 0 64 1 c
2 7 17 17 17 10009 1 37 16 5 6
2 8 18 18 18 50008 1 0 21004 0 0 1 16 0 0
2 9 18 18 18 10001 0 1 1410 0 0 1 1 d
2 10 18 18 18 10008 1 37 16 8 9
2 11 19 19 19 20002 1 0 1008 0 0 32 48 5 0
2 12 19 19 19 10002 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 20 20 20 50009 1 0 1004 0 0 64 20 1 123.5
2 14 20 20 20 10001 0 1 1410 0 0 64 37 a
2 15 20 20 20 10009 1 37 16 13 14
2 16 21 21 21 c000c 1 1 1004 0 0 64 37 a
2 17 21 21 21 c000c 1 6c 1000 16 0 64 22 0 123.500000
2 18 21 21 21 5000e 1 75 1000 0 17 64 50 0 ffffffffffffffff 0 0 0 0
2 19 21 21 21 10001 0 1 1410 0 0 64 1 b
2 20 21 21 21 1000e 1 37 10003a 18 19
2 21 22 22 22 50005 1 1 1004 0 0 64 37 a
2 22 22 22 22 10001 0 1 1410 0 0 64 1 c
2 23 22 22 22 10005 1 37 16 21 22
2 24 23 23 23 b000b 1 1 1008 0 0 64 1 c
2 25 23 23 23 60006 1 1 1008 0 0 64 1 b
2 26 23 23 23 5000c 1 15 201008 24 25 1 18 0 1 0 1 0 0
2 27 23 23 23 10001 0 1 1410 0 0 1 1 d
2 28 23 23 23 1000c 1 37 1a 26 27
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 12 12 4
4 12 0 15 0 4
4 15 0 20 20 4
4 20 0 23 23 4
4 23 0 28 28 4
4 28 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real3.1.v 26 33 1 
