{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608310926209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608310926210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 18:02:06 2020 " "Processing started: Fri Dec 18 18:02:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608310926210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310926210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_interface -c bus_interfaceDP " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_interface -c bus_interfaceDP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310926210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608310926925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608310926925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interface_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interface_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_interfaceDP_tb-arch " "Found design unit 1: bus_interfaceDP_tb-arch" {  } { { "../BUS_INTERFACE_TB.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_INTERFACE_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941752 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_interfaceDP_tb " "Found entity 1: bus_interfaceDP_tb" {  } { { "../BUS_INTERFACE_TB.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_INTERFACE_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310941752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interfacedp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interfacedp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_interfaceDP-behav " "Found design unit 1: bus_interfaceDP-behav" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941756 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_interfaceDP " "Found entity 1: bus_interfaceDP" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310941756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-behavior " "Found design unit 1: mux_2_to_1-behavior" {  } { { "../MUX2TO1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/MUX2TO1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../MUX2TO1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/MUX2TO1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310941757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/controlunit_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/controlunit_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_bus-behav " "Found design unit 1: ControlUnit_bus-behav" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941760 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_bus " "Found entity 1: ControlUnit_bus" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310941760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_reg-behav " "Found design unit 1: bus_reg-behav" {  } { { "../BUS_REG.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_REG.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941763 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_reg " "Found entity 1: bus_reg" {  } { { "../BUS_REG.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_REG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608310941763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310941763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_interfaceDP " "Elaborating entity \"bus_interfaceDP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608310941818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX_ENABLE_S bus_interfaceDP.vhd(54) " "Verilog HDL or VHDL warning at bus_interfaceDP.vhd(54): object \"RX_ENABLE_S\" assigned a value but never read" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608310941820 "|bus_interfaceDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_ENABLE_S bus_interfaceDP.vhd(54) " "Verilog HDL or VHDL warning at bus_interfaceDP.vhd(54): object \"TX_ENABLE_S\" assigned a value but never read" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608310941820 "|bus_interfaceDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLRatn_S bus_interfaceDP.vhd(54) " "Verilog HDL or VHDL warning at bus_interfaceDP.vhd(54): object \"CLRatn_S\" assigned a value but never read" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608310941820 "|bus_interfaceDP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEL_MUX bus_interfaceDP.vhd(11) " "Output port \"SEL_MUX\" at bus_interfaceDP.vhd(11) has no driver" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608310941820 "|bus_interfaceDP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:mux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:mux\"" {  } { { "../bus_interfaceDP.vhd" "mux" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608310941822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_reg bus_reg:reg_TX_Data " "Elaborating entity \"bus_reg\" for hierarchy \"bus_reg:reg_TX_Data\"" {  } { { "../bus_interfaceDP.vhd" "reg_TX_Data" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608310941826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_bus ControlUnit_bus:control " "Elaborating entity \"ControlUnit_bus\" for hierarchy \"ControlUnit_bus:control\"" {  } { { "../bus_interfaceDP.vhd" "control" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608310941831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EN_RX_cu CONTROLUNIT_BUS.vhd(11) " "VHDL Signal Declaration warning at CONTROLUNIT_BUS.vhd(11): used implicit default value for signal \"EN_RX_cu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608310941832 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EN_TX_cu CONTROLUNIT_BUS.vhd(11) " "VHDL Signal Declaration warning at CONTROLUNIT_BUS.vhd(11): used implicit default value for signal \"EN_TX_cu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608310941832 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ERROR_cu CONTROLUNIT_BUS.vhd(142) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(142): signal \"ERROR_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608310941833 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLRatn_cu CONTROLUNIT_BUS.vhd(172) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(172): signal \"CLRatn_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608310941833 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ATNack_cu CONTROLUNIT_BUS.vhd(178) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(178): signal \"ATNack_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1608310941833 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLRatn_cu 0 CONTROLUNIT_BUS.vhd(12) " "Net \"CLRatn_cu\" at CONTROLUNIT_BUS.vhd(12) has no driver or initial value, using a default initial value '0'" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608310941834 "|bus_interfaceDP|ControlUnit_bus:control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEL_MUX GND " "Pin \"SEL_MUX\" is stuck at GND" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608310942487 "|bus_interfaceDP|SEL_MUX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608310942487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608310942580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608310943235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608310943235 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[1\] " "No output dependent on input pin \"ADD\[1\]\"" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608310943389 "|bus_interfaceDP|ADD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[2\] " "No output dependent on input pin \"ADD\[2\]\"" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608310943389 "|bus_interfaceDP|ADD[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608310943389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608310943390 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608310943390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608310943390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608310943390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608310943457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 18:02:23 2020 " "Processing ended: Fri Dec 18 18:02:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608310943457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608310943457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608310943457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608310943457 ""}
