TimeQuest Timing Analyzer report for sinalizador
Thu Nov 02 14:56:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Recovery: 'CLOCK'
 14. Slow Model Removal: 'CLOCK'
 15. Slow Model Minimum Pulse Width: 'CLOCK'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Recovery: 'CLOCK'
 28. Fast Model Removal: 'CLOCK'
 29. Fast Model Minimum Pulse Width: 'CLOCK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sinalizador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 251.7 MHz ; 251.7 MHz       ; CLOCK      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.973 ; -9.919        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -0.651 ; -8.552        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.188 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.380 ; -27.380               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.973 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 4.008      ;
; -2.958 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.993      ;
; -2.937 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.972      ;
; -2.922 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.957      ;
; -2.899 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.934      ;
; -2.884 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.919      ;
; -2.858 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.893      ;
; -2.847 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.883      ;
; -2.843 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.878      ;
; -2.832 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.868      ;
; -2.815 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.851      ;
; -2.800 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.836      ;
; -2.791 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.827      ;
; -2.790 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.825      ;
; -2.776 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.812      ;
; -2.775 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.810      ;
; -2.756 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.791      ;
; -2.741 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.776      ;
; -2.741 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.777      ;
; -2.738 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.774      ;
; -2.730 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.766      ;
; -2.723 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.759      ;
; -2.717 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.753      ;
; -2.702 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.738      ;
; -2.605 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.641      ;
; -2.590 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.626      ;
; -2.507 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.543      ;
; -2.496 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 3.532      ;
; -2.478 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.513      ;
; -2.467 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.502      ;
; -2.439 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.474      ;
; -2.428 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 3.463      ;
; -0.561 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[0]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.598      ;
; -0.561 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[1]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.598      ;
; -0.561 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[2]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.598      ;
; -0.561 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[3]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.598      ;
; -0.561 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.598      ;
; -0.332 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.367      ;
; -0.326 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.361      ;
; -0.276 ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.313      ;
; -0.164 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.200      ;
; -0.094 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.130      ;
; -0.087 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.123      ;
; -0.085 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.121      ;
; -0.079 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.115      ;
; -0.076 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.112      ;
; -0.073 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.109      ;
; -0.048 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.083      ;
; -0.030 ; controladora:Ctrl|state.s3                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.066      ;
; 0.053  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 0.982      ;
; 0.064  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.972      ;
; 0.067  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.969      ;
; 0.094  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.942      ;
; 0.096  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.940      ;
; 0.106  ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.930      ;
; 0.117  ; controladora:Ctrl|state.s2                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.920      ;
; 0.245  ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.791      ;
; 0.246  ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.790      ;
; 0.250  ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.786      ;
; 0.252  ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.784      ;
; 0.379  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                     ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.786      ;
; 0.524 ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.791      ;
; 0.653 ; controladora:Ctrl|state.s2                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.920      ;
; 0.664 ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.930      ;
; 0.674 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.940      ;
; 0.676 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.942      ;
; 0.703 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.969      ;
; 0.706 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.972      ;
; 0.717 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 0.982      ;
; 0.800 ; controladora:Ctrl|state.s3                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.066      ;
; 0.818 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.083      ;
; 0.843 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.115      ;
; 0.855 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.121      ;
; 0.857 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.123      ;
; 0.864 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.130      ;
; 0.934 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.200      ;
; 1.046 ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.313      ;
; 1.096 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.361      ;
; 1.102 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.367      ;
; 1.331 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.598      ;
; 1.331 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.598      ;
; 1.331 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.598      ;
; 1.331 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[3]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.598      ;
; 1.331 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.598      ;
; 2.808 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.074      ;
; 2.819 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.085      ;
; 2.915 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.180      ;
; 2.926 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.191      ;
; 2.951 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.217      ;
; 2.955 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.220      ;
; 2.958 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.224      ;
; 2.962 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.228      ;
; 2.966 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.231      ;
; 2.969 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.235      ;
; 3.015 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.281      ;
; 3.026 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.292      ;
; 3.041 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.306      ;
; 3.052 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.317      ;
; 3.060 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.325      ;
; 3.071 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.336      ;
; 3.072 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.337      ;
; 3.083 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.348      ;
; 3.087 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.353      ;
; 3.098 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.364      ;
; 3.102 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.367      ;
; 3.113 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.378      ;
; 3.143 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.408      ;
; 3.154 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.419      ;
; 3.163 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.429      ;
; 3.174 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.440      ;
; 3.175 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.440      ;
; 3.186 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.452      ;
; 3.186 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 3.451      ;
; 3.197 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.463      ;
; 3.212 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.478      ;
; 3.223 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 3.489      ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK'                                                                                                                            ;
+--------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.651 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 1.688      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
; -0.418 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.454      ;
+--------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK'                                                                                                                            ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.454      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
; 1.421 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 1.688      ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s0|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s0|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Descendo|registro[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Descendo|registro[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; E[*]      ; CLOCK      ; 4.209 ; 4.209 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; 4.008 ; 4.008 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; 4.209 ; 4.209 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; 3.749 ; 3.749 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; 3.934 ; 3.934 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; E[*]      ; CLOCK      ; -3.302 ; -3.302 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; -3.348 ; -3.348 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; -3.391 ; -3.391 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; -3.382 ; -3.382 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; -3.302 ; -3.302 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 9.993 ; 9.993 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 9.983 ; 9.983 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 9.730 ; 9.730 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 9.993 ; 9.993 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 8.783 ; 8.783 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 9.785 ; 9.785 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 8.878 ; 8.878 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 8.063 ; 8.063 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 8.897 ; 8.897 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 8.610 ; 8.610 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 8.907 ; 8.907 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 8.063 ; 8.063 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 8.662 ; 8.662 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 8.158 ; 8.158 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -0.686 ; -1.363        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.115 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.660 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.380 ; -27.380               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.686 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.717      ;
; -0.677 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.708      ;
; -0.672 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.703      ;
; -0.663 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.694      ;
; -0.649 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.680      ;
; -0.640 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.671      ;
; -0.633 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.664      ;
; -0.632 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.664      ;
; -0.624 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.655      ;
; -0.623 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.655      ;
; -0.612 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.644      ;
; -0.610 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.642      ;
; -0.603 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.635      ;
; -0.601 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.633      ;
; -0.599 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.630      ;
; -0.590 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.621      ;
; -0.589 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.620      ;
; -0.586 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.618      ;
; -0.580 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.611      ;
; -0.577 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.609      ;
; -0.575 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.607      ;
; -0.574 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.606      ;
; -0.569 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.601      ;
; -0.566 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.598      ;
; -0.520 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.552      ;
; -0.511 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.543      ;
; -0.480 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.512      ;
; -0.475 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 1.507      ;
; -0.470 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.501      ;
; -0.465 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.496      ;
; -0.455 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.486      ;
; -0.450 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 1.481      ;
; 0.196  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[0]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.837      ;
; 0.196  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[1]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.837      ;
; 0.196  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[2]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.837      ;
; 0.196  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[3]    ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.837      ;
; 0.196  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.837      ;
; 0.358  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 0.673      ;
; 0.359  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 0.672      ;
; 0.371  ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.661      ;
; 0.405  ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.628      ;
; 0.466  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.566      ;
; 0.467  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.565      ;
; 0.469  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.563      ;
; 0.470  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.562      ;
; 0.471  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.561      ;
; 0.474  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.558      ;
; 0.477  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 0.554      ;
; 0.509  ; controladora:Ctrl|state.s3                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.523      ;
; 0.544  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.488      ;
; 0.544  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.488      ;
; 0.553  ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.479      ;
; 0.553  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ; CLOCK        ; CLOCK       ; 1.000        ; -0.001     ; 0.478      ;
; 0.558  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.474      ;
; 0.561  ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.471      ;
; 0.575  ; controladora:Ctrl|state.s2                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.458      ;
; 0.621  ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.411      ;
; 0.637  ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.395      ;
; 0.639  ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.393      ;
; 0.641  ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.391      ;
; 0.665  ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                      ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                     ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s1                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; datapath:DPath|registrador:Reg_E|registro[2] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; datapath:DPath|registrador:Reg_E|registro[3] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; datapath:DPath|registrador:Reg_E|registro[1] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.395      ;
; 0.259 ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.411      ;
; 0.305 ; controladora:Ctrl|state.s2                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.458      ;
; 0.319 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.471      ;
; 0.322 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.474      ;
; 0.327 ; datapath:DPath|registrador:Reg_E|registro[0] ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 0.478      ;
; 0.336 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.488      ;
; 0.371 ; controladora:Ctrl|state.s3                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.523      ;
; 0.403 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 0.554      ;
; 0.406 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; controladora:Ctrl|state.s1                   ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.566      ;
; 0.475 ; controladora:Ctrl|state.s0                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.628      ;
; 0.509 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Descendo|registro[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.661      ;
; 0.521 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 0.672      ;
; 0.522 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 0.673      ;
; 0.684 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[0]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.837      ;
; 0.684 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[1]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.837      ;
; 0.684 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[2]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.837      ;
; 0.684 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Reg_E|registro[3]    ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.837      ;
; 0.684 ; controladora:Ctrl|state.s1                   ; datapath:DPath|registrador:Subindo|registro[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.837      ;
; 1.190 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.342      ;
; 1.195 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.347      ;
; 1.233 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.384      ;
; 1.238 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.389      ;
; 1.246 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.397      ;
; 1.251 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.402      ;
; 1.253 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.405      ;
; 1.258 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.410      ;
; 1.260 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.412      ;
; 1.265 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.417      ;
; 1.278 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.430      ;
; 1.283 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.435      ;
; 1.292 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.443      ;
; 1.297 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.448      ;
; 1.300 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.451      ;
; 1.305 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.456      ;
; 1.306 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.457      ;
; 1.311 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.462      ;
; 1.319 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.471      ;
; 1.320 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.471      ;
; 1.324 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.476      ;
; 1.325 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.476      ;
; 1.345 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.497      ;
; 1.348 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.499      ;
; 1.350 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.502      ;
; 1.350 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.502      ;
; 1.353 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.504      ;
; 1.357 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.508      ;
; 1.359 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.511      ;
; 1.362 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; -0.001     ; 1.513      ;
; 1.375 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s3                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.527      ;
; 1.380 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]  ; controladora:Ctrl|state.s2                      ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.532      ;
+-------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK'                                                                                                                           ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.115 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.001      ; 0.918      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.220 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK        ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK'                                                                                                                            ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
; 0.765 ; controladora:Ctrl|state.s0 ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3] ; CLOCK        ; CLOCK       ; 0.000        ; 0.001      ; 0.918      ;
+-------+----------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s0                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s1                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s2                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; controladora:Ctrl|state.s3                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var1[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var2[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var3[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|mean_4_clocks:Reg_MA|var4[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Descendo|registro[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Reg_E|registro[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; datapath:DPath|registrador:Subindo|registro[1]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s0|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s0|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; Ctrl|state.s3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; Ctrl|state.s3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Descendo|registro[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Descendo|registro[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_E|registro[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_E|registro[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var1[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var2[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; DPath|Reg_MA|var3[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; DPath|Reg_MA|var3[3]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; E[*]      ; CLOCK      ; 2.245 ; 2.245 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; 2.149 ; 2.149 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; 2.245 ; 2.245 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; 2.044 ; 2.044 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; 2.141 ; 2.141 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; E[*]      ; CLOCK      ; -1.876 ; -1.876 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; -1.885 ; -1.885 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; -1.898 ; -1.898 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; -1.891 ; -1.891 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; -1.876 ; -1.876 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 5.050 ; 5.050 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 5.040 ; 5.040 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 4.907 ; 4.907 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 5.050 ; 5.050 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 4.504 ; 4.504 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 4.935 ; 4.935 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 4.558 ; 4.558 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 4.219 ; 4.219 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 4.589 ; 4.589 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 4.453 ; 4.453 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 4.599 ; 4.599 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 4.219 ; 4.219 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 4.488 ; 4.488 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 4.273 ; 4.273 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.973 ; 0.215 ; -0.651   ; 0.660   ; -1.380              ;
;  CLOCK           ; -2.973 ; 0.215 ; -0.651   ; 0.660   ; -1.380              ;
; Design-wide TNS  ; -9.919 ; 0.0   ; -8.552   ; 0.0     ; -27.38              ;
;  CLOCK           ; -9.919 ; 0.000 ; -8.552   ; 0.000   ; -27.380             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; E[*]      ; CLOCK      ; 4.209 ; 4.209 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; 4.008 ; 4.008 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; 4.209 ; 4.209 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; 3.749 ; 3.749 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; 3.934 ; 3.934 ; Rise       ; CLOCK           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; E[*]      ; CLOCK      ; -1.876 ; -1.876 ; Rise       ; CLOCK           ;
;  E[0]     ; CLOCK      ; -1.885 ; -1.885 ; Rise       ; CLOCK           ;
;  E[1]     ; CLOCK      ; -1.898 ; -1.898 ; Rise       ; CLOCK           ;
;  E[2]     ; CLOCK      ; -1.891 ; -1.891 ; Rise       ; CLOCK           ;
;  E[3]     ; CLOCK      ; -1.876 ; -1.876 ; Rise       ; CLOCK           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 6.055 ; 6.055 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 9.993 ; 9.993 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 9.983 ; 9.983 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 9.730 ; 9.730 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 9.993 ; 9.993 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 8.783 ; 8.783 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 9.785 ; 9.785 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 8.878 ; 8.878 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 6.222 ; 6.222 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Descendo[*]      ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
;  Descendo[1]     ; CLOCK      ; 3.436 ; 3.436 ; Rise       ; CLOCK           ;
; Display_7seg[*]  ; CLOCK      ; 4.219 ; 4.219 ; Rise       ; CLOCK           ;
;  Display_7seg[0] ; CLOCK      ; 4.589 ; 4.589 ; Rise       ; CLOCK           ;
;  Display_7seg[2] ; CLOCK      ; 4.453 ; 4.453 ; Rise       ; CLOCK           ;
;  Display_7seg[3] ; CLOCK      ; 4.599 ; 4.599 ; Rise       ; CLOCK           ;
;  Display_7seg[4] ; CLOCK      ; 4.219 ; 4.219 ; Rise       ; CLOCK           ;
;  Display_7seg[5] ; CLOCK      ; 4.488 ; 4.488 ; Rise       ; CLOCK           ;
;  Display_7seg[6] ; CLOCK      ; 4.273 ; 4.273 ; Rise       ; CLOCK           ;
; Subindo[*]       ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
;  Subindo[1]      ; CLOCK      ; 3.516 ; 3.516 ; Rise       ; CLOCK           ;
+------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 253      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 253      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 02 14:56:54 2023
Info: Command: quartus_sta sinalizador -c sinalizador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sinalizador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.973        -9.919 CLOCK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK 
Info (332146): Worst-case recovery slack is -0.651
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.651        -8.552 CLOCK 
Info (332146): Worst-case removal slack is 1.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.188         0.000 CLOCK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.686        -1.363 CLOCK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK 
Info (332146): Worst-case recovery slack is 0.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.115         0.000 CLOCK 
Info (332146): Worst-case removal slack is 0.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.660         0.000 CLOCK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Thu Nov 02 14:56:55 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


