Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Mar 31 14:09:30 2019
| Host         : A203-31 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   297 |
| Unused register locations in slices containing registers |  1333 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             115 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           19 |
| Yes          | No                    | Yes                    |            1024 |          791 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+--------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_CLKDIV/rst                   |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/AR[0]              |                1 |              1 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/AR[0]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/AR[0]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/AR[0]              |                2 |              2 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              3 |
|  U_7SEG/seg7_clk |                                        | U_SCPU/U_RF/AR[0]              |                1 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/AR[1]              |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/AR[1]              |                3 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[16][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                1 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[17][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[18][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[19][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[1][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/AR[1]              |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[20][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[21][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[22][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[23][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[24][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[25][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[26][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[10][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[27][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[28][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[11][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[29][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[2][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[12][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[30][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[31][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[15][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[3][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[4][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[5][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[6][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[13][31][0] | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[7][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[8][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[14][31][0] | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][28]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/rf_reg[9][31][0]  | U_SCPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  clk_IBUF_BUFG   |                                        | U_SCPU/U_RF/AR[1]              |                2 |              8 |
|  Clk_CPU_BUFG    |                                        | U_SCPU/U_RF/AR[1]              |                6 |              9 |
|  clk_IBUF_BUFG   | U_SCPU/U_RF/E[0]                       | U_SCPU/U_RF/AR[1]              |                8 |              9 |
|  Clk_CPU_BUFG    |                                        | U_SCPU/U_RF/AR[0]              |               11 |             23 |
|  clk_IBUF_BUFG   | U_SCPU/U_RF/E[0]                       | U_SCPU/U_RF/AR[0]              |               18 |             23 |
|  Clk_CPU_BUFG    | U_SCPU/U_MUX4_GPR_A3/E[0]              |                                |               19 |             32 |
|  clk_IBUF_BUFG   |                                        | U_CLKDIV/rst                   |                9 |             33 |
|  clk_IBUF_BUFG   |                                        | U_SCPU/U_RF/AR[0]              |               22 |             39 |
|  Clk_CPU_BUFG    | U_SCPU/U_RF/ram_we                     |                                |               16 |             64 |
+------------------+----------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    36 |
| 2      |                     3 |
| 3      |                    43 |
| 4      |                   206 |
| 8      |                     1 |
| 9      |                     2 |
| 16+    |                     6 |
+--------+-----------------------+


