Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/User/Documents/FPGA/DISPLAY/DISPLAY_isim_beh.exe -prj C:/Users/User/Documents/FPGA/DISPLAY/DISPLAY_beh.prj work.DISPLAY work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/FPGA/DISPLAY/../FPA/Floating_Point_Adder.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/FPGA/DISPLAY/DISPLAY.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Floating_Point_Adder
Compiling module DISPLAY
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/User/Documents/FPGA/DISPLAY/DISPLAY_isim_beh.exe
Fuse Memory Usage: 28272 KB
Fuse CPU Usage: 249 ms
