#include "coreir_backend.h"
#include "lake_target.h"

#ifdef COREIR

#include "cwlib.h"
#include "cgralib.h"
std::ostream* verilog_collateral_file;

#include "coreir/passes/analysis/coreirjson.h"

using CoreIR::Wireable;
using CoreIR::CoreIRType;
using CoreIR::ArrayType;
using CoreIR::Context;
using CoreIR::Const;
using CoreIR::Params;
using CoreIR::ModuleDef;
using CoreIR::Generator;
using CoreIR::TypeGen;
using CoreIR::Type;
using CoreIR::Values;

using CoreIR::SelectPath;
using CoreIR::join;
using CoreIR::BitType;
using CoreIR::BitInType;
using CoreIR::isa;
using CoreIR::dyn_cast;
using CoreIR::ArrayType;
using CoreIR::Type;
using CoreIR::Params;
using CoreIR::Wireable;
using CoreIR::JsonType;
using CoreIR::Namespace;
using CoreIR::Instance;
using CoreIR::InstanceGraphPass;
using CoreIR::Const;
using CoreIR::Context;
using CoreIR::Values;
using CoreIR::Generator;
using CoreIR::ModuleDef;
using CoreIR::Module;
using CoreIR::RecordParams;

static int fully_optimizable = 0;
static int not_fully_optimizable = 0;

static int DATAPATH_WIDTH = 16;
static int CONTROLPATH_WIDTH = 16;

int wire_width(CoreIR::Wireable* w) {
  auto tp = w->getType();
  if (isBit(tp)) {
    return 1;
  } else if (isa<ArrayType>(tp)) {
    cout << "Casting to array..." << endl;

    auto atp = static_cast<ArrayType*>(tp);
    //auto elem_type = atp->getElemType();

    //assert(isa<ArrayType>(elem_type));

    //cout << "Getting array..." << endl;

    //auto elem_arr =
    //static_cast<ArrayType*>(elem_type);
    //int elem_width = elem_arr->getLen();
    int len = atp->getLen();
    return len;
  }
  assert(false);
}

CoreIR::Module* generate_coreir(CodegenOptions& options, CoreIR::Context* context, prog& prg, UBuffer& buf, schedule_info& hwinfo) {
  auto ns = context->getNamespace("global");

  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", context->Named("coreir.clkIn")},
      {"flush", context->BitIn()},
      {"rst_n", context->BitIn()}};

  for (auto b : buf.port_bundles) {
    int pt_width = buf.port_widths;
    int bd_width = buf.lanes_in_bundle(b.first);
    string name = b.first;
    string pt_rep = pick(b.second);
    auto acc_maps = get_maps(buf.access_map.at(pt_rep));
    assert(acc_maps.size() > 0);
    int control_dimension = num_in_dims(pick(acc_maps));
    if (buf.is_input_bundle(b.first)) {
      if (options.rtl_options.use_external_controllers) {
        ub_field.push_back(make_pair(name + "_wen", context->BitIn()));
        ub_field.push_back(make_pair(name + "_ctrl_vars", context->BitIn()->Arr(CONTROLPATH_WIDTH)->Arr(control_dimension)));
      }
      ub_field.push_back(make_pair(name, context->BitIn()->Arr(pt_width)->Arr(bd_width)));
    } else {
      if (options.rtl_options.use_external_controllers) {
        ub_field.push_back(make_pair(name + "_ren", context->BitIn()));
        ub_field.push_back(make_pair(name + "_ctrl_vars", context->BitIn()->Arr(CONTROLPATH_WIDTH)->Arr(control_dimension)));
      }
      ub_field.push_back(make_pair(name, context->Bit()->Arr(pt_width)->Arr(bd_width)));
    }
  }

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto ub = ns->newModuleDecl(buf.name + "_ub", utp);
  auto def = ub->newModuleDef();

  if (options.rtl_options.target_tile == TARGET_TILE_PLATONIC) {
    generate_platonic_ubuffer(options, prg, buf, hwinfo);
  } else {
    generate_synthesizable_functional_model(options, buf, def, hwinfo);
  }

  ub->setDef(def);
  return ub;
}

std::string codegen_verilog(const std::string& ctrl_vars, isl_aff* const aff) {
  vector<string> terms;
  if (!is_zero(const_coeff(aff))) {
    terms.push_back(str(const_coeff(aff)));
  }
  for (int i = 0; i < num_in_dims(aff); i++) {
    if (!is_zero(get_coeff(aff, i))) {
      string cf = str(get_coeff(aff, i));
      string rn = ctrl_vars + brackets(str(i));
      terms.push_back(cf + "*" + rn);
    }
  }

  for (int d = 0; d < num_div_dims(aff); d++) {
    auto v = isl_aff_get_coefficient_val(aff, isl_dim_div, d);
    if (!is_zero(v)) {

      isl_aff * a = isl_aff_get_div(aff, d);
      isl_val * denom = isl_aff_get_denominator_val(a);
      int denom_int = to_int( denom);
      auto denom_str = str(denom);
      auto astr = codegen_verilog(ctrl_vars, isl_aff_scale_val(a, denom));

      assert(isl_val_is_int(v));

      if(ceil(log2(denom_int)) == log2(denom_int))
      {
      terms.push_back(parens(str(v) + "*" + "(" + astr + " >> " + str(log2(denom_int)) + ")"));


      } else{
      terms.push_back(parens(str(v) + "*" + "$rtoi($floor(" + astr + " / " + denom_str + "))"));

      }
    }
  }
  if (terms.size() == 0) {
    return "0";
  }
  string res_str = sep_list(terms, "(", ")", " + ");
  return parens(res_str);
}

vector<string> generate_verilog_addr_components(const std::string& pt, bank& bnk, UBuffer& buf) {
  string ctrl_vars = buf.container_bundle(pt) + "_ctrl_vars_fsm_out";

  vector<int> mins;
  for (int i = 0; i < buf.logical_dimension(); i++) {
    auto s = project_all_but(to_set(bnk.rddom), i);
    auto min = to_int(lexminval(s));
    mins.push_back(min);
    //auto max = to_int(lexmaxval(s));
    //int length = max - min + 1;
    //lengths.push_back(length);
  }


  isl_map* m = to_map(buf.access_map.at(pt));
  auto svec = isl_pw_multi_aff_from_map(m);
  vector<pair<isl_set*, isl_multi_aff*> > pieces =
    get_pieces(svec);
  assert(pieces.size() == 1);

  vector<string> domains;
  vector<string> addr_vec_out;
  for (auto piece : pieces) {
    vector<string> addr_vec;
    isl_multi_aff* ma = piece.second;
    for (int d = 0; d < isl_multi_aff_dim(ma, isl_dim_set); d++) {
      isl_aff* aff = isl_multi_aff_get_aff(ma, d);
      addr_vec.push_back(codegen_verilog(ctrl_vars, aff));
    }

    for (int i = 0; i < buf.logical_dimension(); i++) {
      string item = "(" + addr_vec.at(i) + " - " + str(mins.at(i)) + ")";
      addr_vec_out.push_back(item);
    }

    string addr = sep_list(addr_vec_out, "", "", " + ");
  }

  return addr_vec_out;
}

string generate_linearized_verilog_inner_bank_offset(const std::string& pt, vector<int>& banking, bank& bnk, UBuffer& buf) {
  auto comps = generate_verilog_addr_components(pt, bnk, buf);
  assert(comps.size() == banking.size());
  vector<int> lengths;
  for (int i = 0; i < buf.logical_dimension(); i++) {
    auto s = project_all_but(to_set(bnk.rddom), i);
    auto max = to_int(lexmaxval(s));
    auto min = to_int(lexminval(s));
    int length = max - min + 1;
    lengths.push_back(length);
  }
  auto strs = strides(lengths);

  vector<string> terms;
  for (int i = 0; i < comps.size(); i++) {
    string comp = "(" + comps.at(i) + " / " + str(banking.at(i)) + ")";
    string stride = str(strs.at(i));
    terms.push_back(parens(comp + "*" + stride));
  }
  return sep_list(terms, "(", ")", " + ");
}

isl_aff* flatten(const std::vector<int>& bank_factors, isl_multi_aff* ma, isl_set* dom) {
  vector<int> lengths;
  vector<int> mins;
  for (int i = 0; i < num_dims(dom); i++) {
    auto s = project_all_but(dom, i);
    auto min = to_int(lexminval(s));
    mins.push_back(min);
    auto max = to_int(lexmaxval(s));
    int length = max - min + 1;
    lengths.push_back(length);
  }

  assert(isl_multi_aff_dim(ma, isl_dim_set) == num_dims(dom));

  vector<isl_aff*> addr_vec;
  isl_aff* flat = constant_aff(
      isl_multi_aff_get_aff(ma, 0),
      0);

  for (int d = 0; d < isl_multi_aff_dim(ma, isl_dim_set); d++) {
    isl_aff* aff = isl_multi_aff_get_aff(ma, d);
    cout << tab(1) << "aff: " << str(aff) << endl;
    int length = 1;
    for (int i = 0; i < d; i++) {
      length *= lengths.at(i);
    }
    isl_aff* flt = mul(isl_aff_floor(div(sub(aff, mins.at(d)), bank_factors.at(d))), length);
    //isl_aff* flt = mul(sub(aff, mins.at(d)), length);
    flat = add(flat, flt);
    cout << "flat: " << str(flat) << endl;
  }

  return flat;
  //return isl_aff_floor(div(flat, 2));
}

isl_aff* flatten(isl_multi_aff* ma, isl_set* dom) {
  vector<int> lengths;
  vector<int> mins;
  for (int i = 0; i < num_dims(dom); i++) {
    auto s = project_all_but(dom, i);
    auto min = to_int(lexminval(s));
    mins.push_back(min);
    auto max = to_int(lexmaxval(s));
    int length = max - min + 1;
    lengths.push_back(length);
  }

  assert(isl_multi_aff_dim(ma, isl_dim_set) == num_dims(dom));

  vector<isl_aff*> addr_vec;
  isl_aff* flat = constant_aff(
      isl_multi_aff_get_aff(ma, 0),
      0);

  for (int d = 0; d < isl_multi_aff_dim(ma, isl_dim_set); d++) {
    isl_aff* aff = isl_multi_aff_get_aff(ma, d);
    cout << tab(1) << "aff: " << str(aff) << endl;
    int length = 1;
    for (int i = 0; i < d; i++) {
      length *= lengths.at(i);
    }
    isl_aff* flt = mul(sub(aff, mins.at(d)), length);
    flat = add(flat, flt);
    cout << "flat: " << str(flat) << endl;
  }

  return flat;
}


string generate_linearized_verilog_addr(
    const std::vector<int>& bank_factors,
    const std::string& pt,
    bank& bnk,
    UBuffer& buf) {

  isl_set* dom = to_set(bnk.rddom);

  string ctrl_vars = buf.container_bundle(pt) + "_ctrl_vars";

  isl_map* m = to_map(buf.access_map.at(pt));
  isl_aff* flattened = flatten(bank_factors, get_multi_aff(m), dom);

  return codegen_verilog(ctrl_vars, flattened);
}

string generate_linearized_verilog_addr(const std::string& pt, bank& bnk, UBuffer& buf) {
  isl_set* dom = to_set(bnk.rddom);

  string ctrl_vars = buf.container_bundle(pt) + "_ctrl_vars";

  isl_map* m = to_map(buf.access_map.at(pt));
  isl_aff* flattened = flatten(get_multi_aff(m), dom);

  return codegen_verilog(ctrl_vars, flattened);
}

void generate_verilog_for_bank_storage(CodegenOptions& options,
    std::ostream& out,
    stack_bank& bank) {

  auto name = bank.name;
  auto pt_type_string = bank.pt_type_string;
  auto read_delays = bank.read_delays;
  auto num_readers = bank.num_readers;
  auto maxdelay = bank.maxdelay;
  auto layout = bank.extract_layout();

  //out << "struct " << name << "_cache" <<  " {" << endl;
  out << "\t// RAM Box: " << layout << endl;

  //C array with read and write method
  if (bank.tp == INNER_BANK_OFFSET_LINEAR) {
    auto partitions =
      bank.get_partitions();
    int partition_size = partitions.size();
    //add a ram capacity compute pass is different from stack bank
    int capacity = 1;
    auto dsets = get_sets(bank.rddom);
    int dims = dsets.size() > 0 ? num_dims(pick(get_sets(bank.rddom))) : 0;
    for (int i = 0; i < dims; i++) {
      auto s = project_all_but(to_set(bank.rddom), i);
      auto min = to_int(lexminval(s));
      auto max = to_int(lexmaxval(s));
      int length = max - min + 1;
      capacity *= length;
    }

    out << "\t// Capacity: " << capacity << endl;
    out << tab(1) << "logic [15:0] " << " RAM [" << capacity - 1 << ":0];" << endl;

  } else {
    assert(false);
  }
}

void print_embarassing_banks_selector(std::ostream& out, const map<int, int>& partitioned_dimension_sizes, UBuffer& buf) {

  out << endl;
  vector<string> port_decls{"input logic [" + str(CONTROLPATH_WIDTH) + "*" + str(buf.logical_dimension()) + " - 1 :0] d", "output logic [" + str(CONTROLPATH_WIDTH - 1) + ":0] out"};
  out << "module " << buf.name << "_embarassing_bank_selector(" << comma_list(port_decls) << ");" << endl;

  map<int, string> bank_strides;
  int stride = 1;
  for (auto p : partitioned_dimension_sizes) {
    bank_strides[p.first] = (str(stride));
    stride *= p.second;
  }

  vector<string> terms;
  for (auto p : partitioned_dimension_sizes) {
    int i = p.first;
    string var = "d[" + str((i + 1)*CONTROLPATH_WIDTH - 1) + ":" + str(i*CONTROLPATH_WIDTH) + "]";
    out << tab(1) << "logic [" << CONTROLPATH_WIDTH - 1 << ":0] bank_index_" << i << ";" << endl;
    out << tab(1) << "assign " << "bank_index_" << i << " = " << "(" << var << ");" << endl;
    terms.push_back("bank_index_" + str(i) + "*" + map_find(i, bank_strides));
  }

  out << tab(1) << "assign out = " << sep_list(terms, "", "", "+") << ";" << endl << endl;

  out << "endmodule" << endl << endl;
}

void print_cyclic_banks_selector(std::ostream& out, const vector<int>& bank_factors, UBuffer& buf) {

  assert(bank_factors.size() == buf.logical_dimension());

  vector<string> vars = {};
  vector<string> vars1 = {};

  out << endl;
  vector<string> port_decls{"input logic [" + str(CONTROLPATH_WIDTH) + "*" + str(bank_factors.size()) + " - 1 :0] d", "output logic [" + str(CONTROLPATH_WIDTH - 1) + ":0] out"};
  out << "module " << buf.name << "_bank_selector(" << comma_list(port_decls) << ");" << endl;

  vector<string> bank_strides;
  int stride = 1;
  for (auto p : bank_factors) {
    bank_strides.push_back(str(stride));
    stride *= p;
  }
  int i = 0;
  vector<string> terms;
  for (auto p : bank_factors) {
    string var = "d[" + str((i + 1)*CONTROLPATH_WIDTH - 1) + ":" + str(i*CONTROLPATH_WIDTH) + "]";
    out << tab(1) << "logic [" << CONTROLPATH_WIDTH - 1 << ":0] bank_index_" << i << ";" << endl;
    out << tab(1) << "assign " << "bank_index_" << i << " = " << "(" << var << " % " << p << ");" << endl;
    terms.push_back("bank_index_" + str(i) + "*" + bank_strides.at(i));
    i++;
  }

  out << tab(1) << "assign out = " << sep_list(terms, "", "", "+") << ";" << endl << endl;

  out << "endmodule" << endl << endl;
}

string print_embarassing_banks_inner_bank_offset_func(UBuffer& buf, vector<string> vars, vector<int> capacities, map<int, int> partitioned_dimension_extents)
{
 int capacity_prod = 1;
 vector<string> vars1;
  for(int i = 0; i < buf.logical_dimension(); i++) {
    if (!contains_key(i, partitioned_dimension_extents)) {
      vars1.push_back("(" + vars[i] + ")*" + to_string(capacity_prod));
      capacity_prod *= capacities[i];
    }
  }

  string func = sep_list(vars1,"(",")","+");
  cout << func << endl;
  return func;

}
string print_cyclic_banks_inner_bank_offset_func(UBuffer& buf, vector<string> vars, vector<int> capacities, vector<int> bank_factors)
{
 int capacity_prod = 1;
 vector<string> vars1;
  for(int i = 0; i < buf.logical_dimension(); i ++)
  {
      if(ceil(log2(bank_factors[i])) == log2(bank_factors[i]))
      {
          cout << vars[i] << endl;
      vars1.push_back("(" + vars[i] + ">>" + to_string((int)log2(bank_factors[i])) + ")*" + to_string(capacity_prod));
      } else{
      vars1.push_back("$rtoi($floor(" + vars[i] + "/ " + to_string(bank_factors[i]) + "))*" + to_string(capacity_prod));

      }
      capacity_prod *= capacities[i];
  }
          //assert(false);

    string func = sep_list(vars1,"(",")","+");
  cout << func << endl;
  //assert(false);
  return func;

}

void print_embarassing_banks(std::ostream& out, const map<int, int>& partitioned_dimension_extents, UBuffer& buf) {
  bank bnk = buf.compute_bank_info();
  int num_banks = 1;
  for (auto ent : partitioned_dimension_extents) {
    num_banks *= ent.second;
  }
  out << tab(1) << "// # of banks: " << num_banks << endl;

  int capacity = 1;
  auto dsets = get_sets(bnk.rddom);
  int dims = dsets.size() > 0 ? num_dims(pick(get_sets(bnk.rddom))) : 0;
  for (int i = 0; i < dims; i++) {
    if (!contains_key(i, partitioned_dimension_extents)) {
      auto s = project_all_but(to_set(bnk.rddom), i);
      auto min = to_int(lexminval(s));
      auto max = to_int(lexmaxval(s));
      int length = max - min + 1;
      capacity *= length;
    }
  }

  for (int i = 0; i < num_banks; i++) {
    out << tab(1) << "logic [" << CONTROLPATH_WIDTH - 1 << ":0] " << " bank_" << i << " [" << capacity << "];" << endl;
  }
}

vector<int> print_cyclic_banks(std::ostream& out, const vector<int>& bank_factors, bank& bnk) {
  int num_banks = card(bank_factors);
  out << tab(1) << "// # of banks: " << num_banks << endl;

  int capacity = 1;
  vector<int> capacities;
  auto dsets = get_sets(bnk.rddom);
  int dims = dsets.size() > 0 ? num_dims(pick(get_sets(bnk.rddom))) : 0;
  for (int i = 0; i < dims; i++) {
    auto s = project_all_but(to_set(bnk.rddom), i);
    auto min = to_int(lexminval(s));
    auto max = to_int(lexmaxval(s));
    int length = max - min + 1;
    length = ((length - 1) / bank_factors[i]) + 1;
    capacity *= length;
    capacities.push_back(length);
  }

  vector<int> current_index;

  for (int i = 0; i < num_banks; i++) {
    out << tab(1) << "logic [" << CONTROLPATH_WIDTH - 1 << ":0] " << "bank_" << i << " [" << capacity << "];" << endl;
  }

  return capacities;
}

int total_capacity(UBuffer& buf) {
  bank bank = buf.compute_bank_info();
  int capacity = 1;
  auto dsets = get_sets(bank.rddom);
  int dims = dsets.size() > 0 ? num_dims(pick(get_sets(bank.rddom))) : 0;
  for (int i = 0; i < dims; i++) {
    auto s = project_all_but(to_set(bank.rddom), i);
    auto min = to_int(lexminval(s));
    auto max = to_int(lexmaxval(s));
    int length = max - min + 1;
    capacity *= length;
  }
  return capacity;
}

UBuffer latency_adjusted_buffer(
    CodegenOptions& options,
    prog& prg,
    UBuffer& buf,
    schedule_info& hwinfo) {
  UBuffer cpy = buf;
  cout << "Adjusted latencies" << endl;
  for (auto l : hwinfo.compute_unit_latencies) {
      cout << tab(1) << l.first << " -> " << l.second << endl;
  }
  for (auto pt : buf.get_in_ports()) {
      string op_name = domain_name(pick(get_maps(buf.access_map.at(pt))));
      cout << "latency adjustment for op name = " << op_name << endl;
      op* op = prg.find_op(op_name);
      int write_start = 0;
      cout << "bumpbump" << op->func << endl;
      if (contains_key(op->func, hwinfo.compute_unit_latencies)) {
          write_start = map_find(op->func, hwinfo.compute_unit_latencies);
          cout << "bumpbumpbump " << write_start << endl;

      }

    isl_aff* adjusted =
      add(get_aff(buf.schedule.at(pt)), (int)write_start);
    cpy.schedule[pt] =
      //to_umap(to_map(adjusted));
      its(to_umap(to_map(adjusted)),buf.domain.at(pt));
  }
//  for (auto pt : buf.get_out_ports()) {
//    int read_start = 0;
//    isl_aff* adjusted =
//      add(get_aff(buf.schedule.at(pt)), read_start);
//    cpy.schedule[pt] =
//      to_umap(to_map(adjusted));
//  }
  cout << "---- Original" << endl;
  cout << buf << endl;
  cout << "---- Latency adjusted" << endl;
  cout << cpy << endl;

  // Now: How do we search for good bankings?
  //  1. The basic object is the map from times to locations written for each port
  cout << "Timing maps..." << endl;
  for (auto pt : cpy.get_all_ports()) {
    auto timing_map = dot(inv(cpy.schedule[pt]), cpy.access_map[pt]);
    cout << pt << ": " << str(timing_map) << endl;
  }
  return cpy;
}

vector<int> cyclic_banking(prog& prg, UBuffer& buf, schedule_info& info) {
  vector<int> bank_factors;
  for (int i = 0; i < buf.logical_dimension(); i++) {
    bank_factors.push_back(2);
  }

  return bank_factors;
}

isl_map* cyclic_function(isl_ctx* ctx, const std::string& name, const std::vector<int>& bank_factors) {
  vector<string> dvs;
  vector<string> bank_exprs;
  for (int i = 0; i < (int) bank_factors.size(); i++) {
    dvs.push_back("d" + str(i));
    bank_exprs.push_back("d" + str(i) + " % " + str(bank_factors.at(i)));
  }

  string folded_output = "Bank" + brackets(sep_list(bank_exprs, "", "", ", "));

  string bank_str = curlies(name + brackets(sep_list(dvs, "", "", ", ")) + " -> " + folded_output);
  return isl_map_read_from_str(ctx, bank_str.c_str());
}

int bank_folding_factor(const vector<int>& bank_factors, prog& prg, UBuffer& buf, schedule_info& hwinfo) {
  isl_map* bank_func = cyclic_function(buf.ctx, buf.name, bank_factors);

  bank bnk = buf.compute_bank_info();
  vector<int> lengths;
  for (int i = 0; i < buf.logical_dimension(); i++) {
    auto s = project_all_but(to_set(bnk.rddom), i);
    auto max = to_int(lexmaxval(s));
    auto min = to_int(lexminval(s));
    int length = max - min + 1;
    lengths.push_back(length);
  }
  auto strs = strides(lengths);

  cout << "Strides..." << endl;
  for (auto s : strs) {
    cout << tab(1) << s << endl;
  }

  cout << endl;
  cout << "Terms" << endl;
  vector<string> terms;
  for (int i = 0; i < buf.logical_dimension(); i++) {
    string var = "d" + str(i);
    string fold = "floor(" + var + " / "  + str(bank_factors.at(i)) + ")" + "*" + str(strs.at(i));
    cout << tab(1) << fold << endl;
    terms.push_back(fold);
  }
  vector<string> dvs;
  for (int i = 0; i < (int) bank_factors.size(); i++) {
    dvs.push_back("d" + str(i));
  }

  string aff_str = curlies("Bank" + sep_list(dvs, "[", "]", ", ") + " -> " + brackets(parens(sep_list(terms, "", "", " + "))));
  cout << "aff_str = " << aff_str << endl;
  cout << "Bank func        : " << str(bank_func) << endl;
  isl_map* aff = isl_map_read_from_str(buf.ctx, aff_str.c_str());
  cout << "Inner bank offset: " << str(aff) << endl;

  auto app = dot(bank_func, aff);
  cout << endl << "Application: " << str(app) << endl;
  //assert(false);
  return 100000;
}

template <typename T>
void print_shift_registers(
    std::ostream& out,
    const T& shift_registered_outputs,
    CodegenOptions& options,
    prog& prg,
    UBuffer& buf,
    schedule_info& hwinfo) {
  for (auto sr : shift_registered_outputs) {
    int delay = sr.second.second;
    vector<string> port_decls{"input clk", "input flush", "input rst_n", "input logic [" + str(DATAPATH_WIDTH - 1) + ":0] in", "output logic [" + str(DATAPATH_WIDTH - 1) + ":0] out"};
    out << "module " << buf.name << "_" << sr.first << "_to_" << sr.second.first << "_sr(" << comma_list(port_decls) << ");" << endl;

    int addrwidth = ceil(log2(delay + 1));

    out << tab(1) << "logic [15:0] storage [" << delay << ":0];" << endl << endl;

    out << tab(1) << "reg [" + str(max(addrwidth - 1, 0)) + ":0] read_addr;" << endl;
    out << tab(1) << "reg [" + str(max(addrwidth - 1, 0)) + ":0] write_addr;" << endl;

    //out << tab(1) << "reg [15:0] read_addr;" << endl;
    //out << tab(1) << "reg [15:0] write_addr;" << endl;

    out << tab(1) << "always @(posedge clk or negedge rst_n) begin" << endl;
    out << tab(2) << "if (~rst_n) begin" << endl;
    out << tab(3) << "read_addr <= 0;" << endl;
    out << tab(3) << "write_addr <= " << delay << ";" << endl;
    out << tab(2) << "end else begin" << endl;
    out << tab(3) << "storage[write_addr] <= in;" << endl;
    out << tab(3) << "read_addr <= read_addr == " << delay << " ? 0 : read_addr + 1;" << endl;
    out << tab(3) << "write_addr <= write_addr == " << delay << " ? 0 : write_addr + 1;" << endl;

    out << tab(2) << "end" << endl << endl;
    out << tab(1) << "end" << endl << endl;

    out << tab(1) << "always @(*) begin" << endl;
    out << tab(2) << "out = storage[read_addr];" << endl;
    out << tab(1) << "end" << endl << endl;

    out << "endmodule" << endl << endl;
}
}
vector<pair<string, pair<string, int> >> determine_output_shift_reg_map(
        prog& prg,
    UBuffer& buf,
    schedule_info& hwinfo)
{
  auto sc = buf.global_schedule();
  bool any_reduce_ops_on_buffer = false;
  vector<pair<string, pair<string, int> >> shift_registered_outputs;
  for (auto op : prg.all_ops()) {
    //if (intersection(op->buffers_read(), op->buffers_written()).size() != 0 ) {
      if (elem(buf.name, op->buffers_read()) && elem(buf.name, op->buffers_written())) {
        cout << buf.name << endl;

          any_reduce_ops_on_buffer = true;
        break;
    }
  }

  if (!any_reduce_ops_on_buffer) {
    for (auto outpt : buf.get_out_ports()) {
      for (auto outpt_src : buf.get_out_ports()) {

          if(outpt == outpt_src) {
              continue;
          }

            auto reads = buf.access_map.at(outpt);
              auto reads_src = buf.access_map.at(outpt_src);
              cout << "reads: " << str(reads) << endl;
              cout << "reads_src: " << str(reads_src) << endl;

              auto outpt_read_data = range(reads);
              auto outpt_src_read_data = range(reads_src);
              if(num_in_dims(to_map(reads)) != num_in_dims(to_map(reads_src)))
              {
                continue;
              }

              if(!subset(outpt_read_data,outpt_src_read_data))
              {
                  continue;
              }

              cout << str(buf.schedule.at(outpt)) << endl;
              cout << str(buf.schedule.at(outpt_src)) << endl;
              isl_aff * outpt_sched = get_aff(buf.schedule.at(outpt));
              isl_aff * outpt_src_sched = get_aff(buf.schedule.at(outpt_src));
              outpt_sched = set_name(outpt_sched,"bump");
              outpt_src_sched = set_name(outpt_src_sched,"bump");
              isl_aff * diff = sub(outpt_sched,outpt_src_sched);
              isl_aff * reads_aff = get_aff(reads);
              isl_aff * reads_src_aff = get_aff(reads_src);
              reads_aff = set_name(reads_aff,"bump");
              reads_src_aff = set_name(reads_src_aff,"bump");
              isl_aff * diff_loc = sub(reads_aff, reads_src_aff);

              cout << str(diff) << endl;

              if(!isl_aff_is_cst(diff) || to_int(const_coeff(diff)) < 0)
              {
                  continue;
              }

              if (!isl_aff_is_cst(diff_loc) || to_int(const_coeff(diff_loc)) < 0)
              {
                  continue;
              }

              auto time_to_read_src = dot(inv(sc), (reads_src));
              auto time_to_read = dot(inv(sc), (reads));

             shift_registered_outputs.push_back({outpt,{outpt_src, to_int(const_coeff(diff))-1}});
        }

    }
  }
  return shift_registered_outputs;
}

vector<string> verilog_port_decls(CodegenOptions& options, UBuffer& buf) {
  vector<string> port_decls{"input clk", "input flush", "input rst_n"};

  for (auto b : buf.port_bundles) {
    int pt_width = buf.port_widths;
    int bd_width = buf.lanes_in_bundle(b.first);
    string name = b.first;
    string pt_rep = pick(b.second);
    auto acc_maps = get_maps(buf.access_map.at(pt_rep));
    assert(acc_maps.size() > 0);
    int control_dimension = num_in_dims(pick(acc_maps));
    if (buf.is_input_bundle(b.first)) {
      if (options.rtl_options.use_external_controllers) {
        port_decls.push_back("input " + name + "_wen");
        port_decls.push_back( "input [15:0] " + name + "_ctrl_vars [" + str(control_dimension - 1) + ":0] ");
      }
      port_decls.push_back( "input logic [" + str(pt_width - 1) + ":0] " + name + " [" + str(bd_width - 1) + ":0] ");
    } else {
      if (options.rtl_options.use_external_controllers) {
        port_decls.push_back("input " + name + "_ren");
        port_decls.push_back( "input [15:0] " + name + "_ctrl_vars [" + str(control_dimension - 1) + ":0] ");
      }
      port_decls.push_back( "output logic [" + str(pt_width - 1) + ":0] " + name + " [" + str(bd_width - 1) + ":0] ");
    }
  }

  return port_decls;
}


void generate_platonic_ubuffer(
    CodegenOptions& options,
    prog& prg,
    UBuffer& buf,
    schedule_info& hwinfo) {
  ostream& out = *verilog_collateral_file;

  prg.pretty_print();

  vector<int> bank_factors = cyclic_banking(prg, buf, hwinfo);

  auto shift_registered_outputs = determine_shift_reg_map(prg, buf,hwinfo);
  auto shift_registered_outputs_to_outputs = determine_output_shift_reg_map(prg, buf,hwinfo);

  if(buf.name == "hw_input_global_wrapper_stencil")
  {
          cout << buf;
          cout << "Output to output srs..." << endl;
          for (auto ent : shift_registered_outputs_to_outputs) {
              cout << tab(1) << ent.first << " -> " << ent.second.first << ", " << ent.second.second << endl;
          }
  }


  maybe<std::set<int> > embarassing_banking =
    embarassing_partition(buf);
  bool has_embarassing_partition = embarassing_banking.has_value();
  //bool has_embarassing_partition = false;

  if (has_embarassing_partition)  {
    std::set<int> partition_dims = embarassing_banking.get_value();
    vector<int> min_offsets = min_offsets_by_dimension(buf);
    vector<int> max_offsets = max_offsets_by_dimension(buf);
    vector<int> extents;
    for (int i = 0; i < min_offsets.size(); i++) {
      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
    }
    cout << "Extents in selected dimensions..." << endl;
    map<int, int> partitioned_dimension_extents;
    for (auto d : partition_dims) {
      cout << tab(1) << extents.at(d) << endl;
      partitioned_dimension_extents[d] = extents.at(d);
    }

    print_embarassing_banks_selector(out, partitioned_dimension_extents, buf);
  }

  print_cyclic_banks_selector(out, bank_factors, buf);
  print_shift_registers(out, shift_registered_outputs, options, prg, buf, hwinfo);
  print_shift_registers(out, shift_registered_outputs_to_outputs, options, prg, buf, hwinfo);

  // todo: print the fsm modules that get the ctrl_variables

  unordered_set<string> done_ctrl_vars;

  for(auto pt: buf.get_all_ports()){
      string name = buf.container_bundle(pt);
      string ctrl_vars = name + "_ctrl_vars";
      string enable = (name.find("write") != string::npos) ? name + "_wen" : name + "_ren";
      if(done_ctrl_vars.find(ctrl_vars) != done_ctrl_vars.end())
      {
          continue;
      }
      done_ctrl_vars.insert(ctrl_vars);
      auto adjusted_buf = latency_adjusted_buffer( options, prg, buf, hwinfo);
      cout << "adjusted buffer " << adjusted_buf << endl;
      cout << "actual buffer " << buf << endl;
      //auto adjusted_buf = buf;
      assert(get_maps(adjusted_buf.schedule.at(pt)).size()==1);
      auto aff = get_aff(get_maps(adjusted_buf.schedule.at(pt))[0]);
      int dims = num_in_dims(aff);
      isl_set * dom = domain(get_maps(adjusted_buf.schedule.at(pt))[0]);
//        cout << "domain " << str(dom) << endl;
//        cout << get_dim(dom) << endl;
//        cout << get_dim_max(dom,0) << endl;
//        cout << get_dim_min(dom,0) << endl;
//        cout << get_dim_max(dom,1) << endl;
//        cout << get_dim_min(dom,1) << endl;
//        cout << get_dim_max(dom,2) << endl;
//        cout << get_dim_min(dom,2) << endl;
      out << "//" << str(get_maps(adjusted_buf.schedule.at(pt))[0]) << endl;
//      cout << dims << endl;
//      assert(false);

      cout << to_int(const_coeff(aff)) << endl;
      for(int i = 0; i < dims; i ++)
      {
            cout << str(get_coeff(aff,i)) << endl;

      }
      out << "module " << adjusted_buf.name << "_" <<  adjusted_buf.container_bundle(pt) << "_fsm(input clk, input flush, input rst_n, output logic [15:0] " << ctrl_vars << "[" << dims-1 << ":0], output " << enable << " );" << endl;
      out << tab(1) << "logic [15:0] counter[" << dims << ":0];" << endl;
      out << tab(1) << "logic on;" << endl;
      out << tab(1) << "logic on2;" << endl;
      out << tab(1) << "integer i;" << endl;
      out << tab(1) << "integer dims = " << dims << ";" << endl;

      string condition = "assign " + enable + " =(on && on2 && " + ctrl_vars + brackets(str(0)) + "==0";
      for(int i =1; i< dims; i ++)
      {
        condition += " && " + ctrl_vars + brackets(str(i)) + "<=" + str(get_dim_max(dom,i));
        //condition += " && " + ctrl_vars + brackets(str(i)) + ">=0";
      }
      condition += ");";
      out << tab(1) << condition << endl;

      out << tab(1) << "always @(posedge clk or negedge rst_n) begin" << endl;
      out << tab(2) << "if (~rst_n) begin" << endl;
      for(int i = 0; i < dims ;i ++) {
      out << tab(3) <<  ctrl_vars << brackets(str(i)) << "<= 16'b1010101010101010;" << endl;
      out << tab(3) <<  "counter" << brackets(str(i)) << " <= 16'b0;" << endl;
      }
      out << tab(3) << "on <=0;" << endl;
      out << tab(3) << "on2 <= 0;" << endl;
      out << tab(2) <<  "end else begin" << endl;
      out << tab(3) <<   "if(counter[0] ==" << to_int(const_coeff(aff)) - 1 << ") begin" << endl;
      out << tab(4) << "on <=1;" << endl;
      out << tab(4) << "on2 <= 1;" << endl;
      out << tab(4) <<  ctrl_vars << brackets(str(0)) << "<= 16'b0;" << endl;
      out << tab(4) <<  "counter" << brackets(str(0)) << " <= counter" << brackets(str(0)) << "+1;" << endl;
      for(int i = 1; i < dims ;i ++) {
        out << tab(4) <<  ctrl_vars << brackets(str(i)) << "<= 16'b0;" << endl;
        out << tab(4) <<  "counter " << brackets(str(i)) << " <= 16'b0;" << endl;
      }

      out << tab(3) <<  "end else begin" << endl;
      out << tab(4) << "counter[0] <= counter[0] + 1;" << endl;
      out << tab(4) << "if(counter[1] == " << to_int(get_coeff(aff,1)) - 1 << ") begin" << endl;
      for(int i = 1; i < dims; i ++ ) {
        out << tab(5) << "counter" << brackets(str(i)) << "<= 0;" << endl;
      }
      for(int i = 2; i < dims; i ++ ){
        out << tab(5) << ctrl_vars << brackets(str(i)) << "<= 0;" << endl;
      }
      out << tab(5) << ctrl_vars << "[1] <= " << ctrl_vars << "[1] + 1;" << endl;
      out << tab(5) << "on2 <= 1;" <<endl;
      for(int i = 2; i < dims; i ++)
      {
            out << tab(4) << "end else if(counter[" << i << "] == " << to_int(get_coeff(aff,i)) - 1 << ") begin" << endl;
            for(int j = 1; j< i; j ++ ) {
                out << tab(5) << "counter" << brackets(str(j)) << " <= counter" << brackets(str(j)) << " + 1;" << endl;
            }
            for(int j = i; j < dims; j ++ ) {
                out << tab(5) << "counter" << brackets(str(j)) << " <= 0;" << endl;
            }
            for(int j = i + 1; j < dims; j ++ ) {
                out << tab(5) << ctrl_vars << brackets(str(j)) << "<= 0;" << endl;
            }
            out << tab(5) << ctrl_vars << "[" << i << "] <= " << ctrl_vars << "[" << i << "] + 1;" << endl;
            out << tab(5) << "on2 <= 1;" << endl;
      }
      out << tab(4) << "end else begin" << endl;
      for(int i = 1; i < dims; i ++ ) {
        out << tab(5) << "counter" << brackets(str(i)) << " <= counter" << brackets(str(i)) << " + 1;" << endl;
      }
        out << tab(5) << "on2 <= 0;" << endl;
      out << tab(4) << "end" << endl;
      out << tab(3) << "end" << endl;
       out << tab(2) << "end" << endl;
       out << tab(1) << "end" << endl;
    out << "endmodule" << endl;

  }

   //assert(false);



  vector<string> port_decls = verilog_port_decls(options, buf);

  out << "module " << buf.name << "_ub" << "(" << sep_list(port_decls, "\n\t", "", ",\n\t") << ");" << endl;
  out << endl;

  out << tab(1) << "// Storage capacity pre-banking: " << total_capacity(buf) << endl;

  done_ctrl_vars.clear();
  for(auto pt: buf.get_all_ports())
  {
      string name = buf.container_bundle(pt);
      string ctrl_vars = name + "_ctrl_vars";
      string enable = (name.find("write") != string::npos) ? name + "_wen" : name + "_ren";
      if(done_ctrl_vars.find(ctrl_vars) != done_ctrl_vars.end())
      {
          continue;
      }
      done_ctrl_vars.insert(ctrl_vars);
      auto aff = get_aff(get_maps(buf.schedule.at(pt))[0]);
      int dims = num_in_dims(aff);

      out << tab(1) << "logic [15:0]" << ctrl_vars << "_fsm_out[" << dims -1 << ":0];" << endl;
     out << tab(1) << "logic " << enable << "_fsm_out;" << endl;

      out << tab(1) << buf.name << "_" <<  buf.container_bundle(pt) << "_fsm " <<
      buf.name << "_" <<  buf.container_bundle(pt) << "_fsm_inst "
      << "(.clk(clk), .flush(flush), .rst_n(rst_n), ." << ctrl_vars << "( " + ctrl_vars << "_fsm_out), ." << enable << "("
      << enable << "_fsm_out));" << endl;


  }
  //assert(false);

  map<int, int> partitioned_dimension_extents;
  if (has_embarassing_partition) {
    std::set<int> partition_dims = embarassing_banking.get_value();
    vector<int> min_offsets = min_offsets_by_dimension(buf);
    vector<int> max_offsets = max_offsets_by_dimension(buf);
    vector<int> extents;
    for (int i = 0; i < min_offsets.size(); i++) {
      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
    }
    cout << "Extents in selected dimensions..." << endl;
    for (auto d : partition_dims) {
      cout << tab(1) << extents.at(d) << endl;
      partitioned_dimension_extents[d] = extents.at(d);
    }

    print_embarassing_banks(out, partitioned_dimension_extents, buf);
  }


  bank bnk = buf.compute_bank_info();

  vector<int> capacities;
  if (!has_embarassing_partition) {
    capacities = print_cyclic_banks(out, bank_factors, bnk);
  } else {
    std::set<int> partition_dims = embarassing_banking.get_value();
    vector<int> min_offsets = min_offsets_by_dimension(buf);
    vector<int> max_offsets = max_offsets_by_dimension(buf);
    vector<int> extents;
    for (int i = 0; i < min_offsets.size(); i++) {
      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
    }
    cout << "Extents in selected dimensions..." << endl;
    for (auto d : partition_dims) {
      cout << tab(1) << extents.at(d) << endl;
      partitioned_dimension_extents[d] = extents.at(d);
    }
    capacities = extents;
  }

  out << "// Capacities in " << buf.name << endl;
  for (auto c : capacities) {
    out << tab(1) << "// " << c << endl;
  }
  out << endl;

  for (auto in : buf.get_all_ports()) {
    auto comps_raw =
      generate_verilog_addr_components(in, bnk, buf);

    vector<string> comps;
    int i = 0;
    for (auto c : comps_raw) {
      out << tab(1) << "logic [15:0] " << buf.name << "_" << in << "_" << i << ";" << endl;
      out << tab(1) << "assign " << buf.name << "_" << in << "_" << i << " = " << c << ";" << endl;
      comps.push_back(buf.name + "_" + in + "_" + str(i));
      i++;
    }
    reverse(comps);
    if (has_embarassing_partition) {
      out << buf.name << "_embarassing_bank_selector " << buf.name << "_" << in << "_bank_selector(.d(" << sep_list(comps, "{", "}", ",") << "));" << endl;
    } else {
      out << buf.name << "_bank_selector " << buf.name << "_" << in << "_bank_selector(.d(" << sep_list(comps, "{", "}", ",") << "));" << endl;
    }
  }

  out << endl;

  vector<pair<string,pair<string,int>>> sorted_shift_registered_outputs_to_outputs = shift_registered_outputs_to_outputs;
  sort_lt(sorted_shift_registered_outputs_to_outputs,[](const pair<string,pair<string,int>> &x) {return x.second.second;});

  unordered_set<string> done_outpt;
  for (auto pt : shift_registered_outputs_to_outputs) {

        if(done_outpt.find(pt.first)!=done_outpt.end())
        {
            continue;
        } else{
            done_outpt.insert(pt.first);
        }

        string dst = buf.container_bundle(pt.first) + brackets(str(buf.bundle_offset(pt.first)));

    string src = buf.container_bundle(pt.second.first) + brackets(str(buf.bundle_offset(pt.second.first)));
      out << tab(2) << buf.name << "_" << pt.first << "_to_" << pt.second.first << "_sr " << pt.first << "_delay(.clk(clk), .rst_n(rst_n), .flush(flush), .in(" + src + "), .out(" + dst + "));" << endl << endl;

  }
  for (auto in : buf.get_in_ports()) {
    string src = buf.container_bundle(in) + brackets(str(buf.bundle_offset(in)));
    for (auto pt : shift_registered_outputs) {
      string dst = buf.container_bundle(pt.first) + brackets(str(buf.bundle_offset(pt.first)));
      if (pt.second.first == in) {
        if(done_outpt.find(pt.first)!=done_outpt.end()) {
          continue;
        } else
        {
          done_outpt.insert(pt.first);
          out << tab(2) << buf.name << "_" << pt.first << "_to_" << pt.second.first << "_sr " << pt.first << "_delay(.clk(clk), .rst_n(rst_n), .flush(flush), .in(" + src + "), .out(" + dst + "));" << endl << endl;
        }
      }
    }
  }


  out << endl;
  int num_banks = card(bank_factors);
  if (has_embarassing_partition) {
    num_banks = 1;
    for (auto ent : partitioned_dimension_extents) {
      num_banks *= ent.second;
    }
  }

  out << tab(1) << "always @(posedge clk) begin" << endl;
  done_ctrl_vars.clear();
  for(auto pt: buf.get_all_ports())
  {
      string name = buf.container_bundle(pt);

      string ctrl_vars = name + "_ctrl_vars";
      string enable = (name.find("write") == string::npos) ? name + "_ren" : name + "_wen";
      if(done_ctrl_vars.find(ctrl_vars) != done_ctrl_vars.end())
      {
          continue;
      }
      done_ctrl_vars.insert(ctrl_vars);
      auto aff = get_aff(get_maps(buf.schedule.at(pt))[0]);
      int dims = num_in_dims(aff);
      string gen_ctrl_vars = ctrl_vars + "_fsm_out";
      out << tab(2) << "if(" << enable << ")begin" << endl;
      out << tab(3) << "if(" << ctrl_vars << "!=" << gen_ctrl_vars << ") begin" << endl;
      out << tab(4) << "$display(\"Different\");" << endl;
//      out << tab(4) << "$display(" << ctrl_vars << "[1]);" << endl;
//      out << tab(4) << "$display(" << gen_ctrl_vars << "[1]);" << endl;
//      out << tab(4) << "$display(" << ctrl_vars << "[2]);" << endl;
//      out << tab(4) << "$display(" << gen_ctrl_vars << "[2]);" << endl;
//      out << tab(4) << "$display(" << ctrl_vars << "[0]);" << endl;
//      out << tab(4) << "$display(" << gen_ctrl_vars << "[0]);" << endl;
      //out << tab(4) << "$finish(-1);" << endl;
      out << tab(3) << "end" << endl;
      out << tab(2) << "end" << endl;
  }
  for (auto in : buf.get_in_ports()) {
    string addr = print_cyclic_banks_inner_bank_offset_func(buf,generate_verilog_addr_components(in,bnk,buf),capacities,bank_factors);
    if (has_embarassing_partition) {
      addr = print_embarassing_banks_inner_bank_offset_func(buf,generate_verilog_addr_components(in,bnk,buf),capacities, partitioned_dimension_extents);
    }

    string bundle_wen = buf.container_bundle(in) + "_wen";
    out << tab(2) << "if (" << bundle_wen << "!=" << bundle_wen << "_fsm_out) begin" << endl;
    out << tab(4)<< "$display(" << bundle_wen << ");" << endl;
      out << tab(4) << "$display("<< bundle_wen << "_fsm_out);" << endl;
    out << tab(3) << "$finish(-1);" << endl;
    out << tab(2) << "end" << endl;
    out << tab(2) << "if (" << bundle_wen << "_fsm_out) begin" << endl;


    out << tab(3) << "case( " << buf.name << "_" << in << "_bank_selector.out)" << endl;
    for (int b = 0; b < num_banks; b++) {
      string source_ram = "bank_" + str(b);
      out << tab(4) << b << ":" << source_ram << "[" << addr << "]" << " <= " << buf.container_bundle(in) << "[" << buf.bundle_offset(in) << "]" << ";" << endl;
    }
    out << tab(4) << "default: $finish(-1);" << endl;
    out << tab(3) << "endcase" << endl;
    out << tab(2) << "end" << endl;
  }
  out << tab(1) << "end" << endl;


  out << tab(1) << "always @(*) begin" << endl;
  for (auto outpt : buf.get_out_ports()) {
    if (done_outpt.find(outpt) == done_outpt.end()) {
      string addr =
        print_cyclic_banks_inner_bank_offset_func(buf, generate_verilog_addr_components(outpt, bnk, buf), capacities, bank_factors);

      if (has_embarassing_partition) {
        addr =
          print_embarassing_banks_inner_bank_offset_func(buf, generate_verilog_addr_components(outpt, bnk, buf), capacities, partitioned_dimension_extents);
      }

    string bundle_ren = buf.container_bundle(outpt) + "_ren";
    out << tab(2) << "if (" << bundle_ren << "!=" << bundle_ren << "_fsm_out) begin" << endl;
    out << tab(4)<< "$display(" << bundle_ren << ");" << endl;
      out << tab(4) << "$display("<< bundle_ren << "_fsm_out);" << endl;
    out << tab(3) << "$finish(-1);" << endl;
    out << tab(2) << "end" << endl;
    out << tab(2) << "if (" << bundle_ren << ") begin" << endl;
      out << tab(3) << "case( " << buf.name << "_" << outpt << "_bank_selector.out)" << endl;
      for (int b = 0; b < num_banks; b++) {
        string source_ram = "bank_" + str(b);
        out << tab(4) << b << ":" << buf.container_bundle(outpt) << "[" << buf.bundle_offset(outpt) << "]" << " = " << source_ram << "[" << addr << "]" << ";" << endl;
      }
      out << tab(4) << "default: $finish(-1);" << endl;
      out << tab(3) << "endcase" << endl;
      out << tab(2) << "end" << endl;
    }
  }

  out << tab(1) << "end" << endl;

  out << endl;

  if (!has_embarassing_partition &&
      done_outpt.size() < buf.get_out_ports().size()) {
    cout << "BUFFER: " << buf.name << " cannot be fully optimized by shift registers and embarassing partitioning" << endl;
    not_fully_optimizable++;
  } else {
    fully_optimizable++;
  }
  cout << "FULLY OPTIMIZABLE: " << fully_optimizable << " / " << (fully_optimizable + not_fully_optimizable) << endl;
  out << "endmodule" << endl << endl;
}


//Assumes common has been loaded
void load_mem_ext(Context* c) {
  //Specialized extensions
  Generator* lbmem = c->getGenerator("memory.rowbuffer");
  lbmem->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    uint depth = args.at("depth")->get<int>();
    ASSERT(width==DATAPATH_WIDTH,"NYI Non 16 bit width");
    Values rbGenargs({{"width",Const::make(c,width)},{"total_depth",Const::make(c,1024)}});
    nlohmann::json jdata;
    def->addInstance("cgramem","cgralib.Mem_jade",
      rbGenargs,
      {{"mode",Const::make(c,"linebuffer")},{"depth",Const::make(c,depth)}, {"init", CoreIR::Const::make(c, jdata)}});
    def->addInstance("c1","corebit.const",{{"value",Const::make(c,true)}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.wdata","cgramem.wdata");
    def->connect("self.wen","cgramem.wen");
    def->connect("self.rdata","cgramem.rdata");
    def->connect("self.valid","cgramem.valid");
    def->connect("c0.out","cgramem.cg_en");
    def->connect("c1.out","cgramem.ren");

  });

  Generator* ubmem = c->getGenerator("lakelib.unified_buffer");
  ubmem->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    uint depth = args.at("depth")->get<int>();
    bool rate_matched = args.at("rate_matched")->get<bool>();
    uint stencil_width = args.at("stencil_width")->get<int>();
    uint iter_cnt = args.at("iter_cnt")->get<int>();
    uint dimensionality = args.at("dimensionality")->get<int>();
    uint stride_0 = args.at("stride_0")->get<int>();
    uint range_0 = args.at("range_0")->get<int>();
    uint stride_1 = args.at("stride_1")->get<int>();
    uint range_1 = args.at("range_1")->get<int>();
    uint stride_2 = args.at("stride_2")->get<int>();
    uint range_2 = args.at("range_2")->get<int>();
    uint stride_3 = args.at("stride_3")->get<int>();
    uint range_3 = args.at("range_3")->get<int>();
    uint stride_4 = args.at("stride_4")->get<int>();
    uint range_4 = args.at("range_4")->get<int>();
    uint stride_5 = args.at("stride_5")->get<int>();
    uint range_5 = args.at("range_5")->get<int>();
    bool chain_en = args.at("chain_en")->get<bool>();
    uint chain_idx = args.at("chain_idx")->get<int>();
    uint starting_addr = (args.at("output_starting_addrs")->get<Json>())["output_start"][0];
    ASSERT(width==DATAPATH_WIDTH,"NYI Non 16 bit width");
    Values rbGenargs({{"width",Const::make(c,width)},{"total_depth",Const::make(c,1024)}});
    def->addInstance("cgramem","cgralib.Mem_jade",
      rbGenargs,
      {{"mode",Const::make(c,"unified_buffer")},{"depth",Const::make(c,depth)},
       {"init", CoreIR::Const::make(c, args.at("init")->get<Json>())},
       {"rate_matched", Const::make(c, rate_matched)}, {"stencil_width", Const::make(c, stencil_width)},
       {"iter_cnt", Const::make(c, iter_cnt)}, {"dimensionality", Const::make(c, dimensionality)},
       {"stride_0", Const::make(c, stride_0)}, {"range_0", Const::make(c, range_0)},
       {"stride_1", Const::make(c, stride_1)}, {"range_1", Const::make(c, range_1)},
       {"stride_2", Const::make(c, stride_2)}, {"range_2", Const::make(c, range_2)},
       {"stride_3", Const::make(c, stride_3)}, {"range_3", Const::make(c, range_3)},
       {"stride_4", Const::make(c, stride_4)}, {"range_4", Const::make(c, range_4)},
       {"stride_5", Const::make(c, stride_5)}, {"range_5", Const::make(c, range_5)},
       {"chain_en", Const::make(c, chain_en)}, {"chain_idx", Const::make(c, chain_idx)},
       {"starting_addr", Const::make(c, starting_addr)}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.datain0","cgramem.wdata");
    def->connect("self.wen","cgramem.wen");
    def->connect("self.dataout0","cgramem.rdata");
    def->connect("self.valid","cgramem.valid");
    def->connect("c0.out","cgramem.cg_en");
    def->connect("self.ren","cgramem.ren");

  });

  Generator* ram = c->getGenerator("memory.ram2");
  ram->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    Values rbGenargs({{"width",Const::make(c,width)},{"total_depth",Const::make(c,1024)}});
    def->addInstance("cgramem","cgralib.Mem_jade",
      rbGenargs,
      {{"mode",Const::make(c,"sram")}});
    def->addInstance("c1","corebit.const",{{"value",Const::make(c,true)}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.rdata","cgramem.rdata");
    def->connect("self.ren","cgramem.ren");
    def->connect("self.raddr","cgramem.addr");
    def->connect("self.wdata","cgramem.wdata");
    def->connect("self.wen","cgramem.wen");
  });

  Generator* rom = c->getGenerator("memory.rom2");
  rom->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    Values rbGenargs({{"width",Const::make(c,width)},{"total_depth",Const::make(c,1024)}});
    def->addInstance("cgramem","cgralib.Mem",
      rbGenargs,
      {{"mode",Const::make(c,"sram")}, {"init", def->getModule()->getArg("init")}});
    def->addInstance("c1","corebit.const",{{"value",Const::make(c,true)}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.rdata","cgramem.rdata");
    def->connect("self.ren","cgramem.ren");
    def->connect("self.raddr", "cgramem.addr");
  });
}

void load_commonlib_ext(Context* c) {
  Generator* smax = c->getGenerator("commonlib.smax");
  smax->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    ASSERT(width==DATAPATH_WIDTH,"NYI non 16");
    Values PEArgs({
      {"alu_op",Const::make(c,"max")},
      {"flag_sel",Const::make(c,"pe")},
      {"signed",Const::make(c,true)}
    });
    def->addInstance("cgramax","cgralib.PE",{{"op_kind",Const::make(c,"combined")}},PEArgs);
    def->connect("self.in0","cgramax.data.in.0");
    def->connect("self.in1","cgramax.data.in.1");
    def->connect("self.out","cgramax.data.out");

  });

  Generator* umax = c->getGenerator("commonlib.umax");
  umax->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    ASSERT(width==DATAPATH_WIDTH,"NYI non 16");
    Values PEArgs({
      {"alu_op",Const::make(c,"umax")},
      {"flag_sel",Const::make(c,"pe")},
      {"signed",Const::make(c,false)}
    });
    def->addInstance("cgramax","cgralib.PE",{{"op_kind",Const::make(c,"combined")}},PEArgs);
    def->connect("self.in0","cgramax.data.in.0");
    def->connect("self.in1","cgramax.data.in.1");
    def->connect("self.out","cgramax.data.out");

  });

  Generator* abs = c->getGenerator("commonlib.abs");
  abs->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    uint width = args.at("width")->get<int>();
    ASSERT(width==DATAPATH_WIDTH,"NYI non 16");
    Values PEArgs({
      {"alu_op",Const::make(c,"abs")},
      {"signed",Const::make(c,false)}
    });
    def->addInstance("abs","cgralib.PE",{{"op_kind",Const::make(c,"alu")}},PEArgs);
    def->connect("self.in","abs.data.in.0");
    def->connect("self.out","abs.data.out");

  });

}


void load_float(Context* c) {
  Generator* fadd = c->getGenerator("float.add");
  fadd->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    Values PEArgs({
      {"alu_op",Const::make(c,"fadd")},
      {"signed",Const::make(c,false)}
    });
    def->addInstance("binop","cgralib.PE",{{"op_kind",Const::make(c,"alu")}}, PEArgs);
    def->connect("self.in0","binop.data.in.0");
    def->connect("self.in1","binop.data.in.1");
    def->connect("self.out","binop.data.out");

  });

  Generator* fmul = c->getGenerator("float.mul");
  fmul->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    Values PEArgs({
      {"alu_op",Const::make(c,"fmul")},
      {"signed",Const::make(c,false)}
    });
    def->addInstance("binop","cgralib.PE",{{"op_kind",Const::make(c,"alu")}},PEArgs);
    def->connect("self.in0","binop.data.in.0");
    def->connect("self.in1","binop.data.in.1");
    def->connect("self.out","binop.data.out");

  });

}

void load_opsubstitution(Context* c) {
  //coreir.neg should be  0 - in
  c->getGenerator("coreir.neg")->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    def->addInstance("sub","coreir.sub");
    def->addInstance("c0","coreir.const",Values(),{{"value",Const::make(c,16,0)}});
    def->connect("self.in","sub.in1");
    def->connect("c0.out","sub.in0");
    def->connect("sub.out","self.out");
  });

  c->getGenerator("coreir.not")->setGeneratorDefFromFun([](Context* c, Values args, ModuleDef* def) {
    def->addInstance("xor","coreir.xor");
    def->addInstance("cffff","coreir.const",Values(),{{"value",Const::make(c,16,0xffff)}});
    def->connect("self.in","xor.in1");
    def->connect("cffff.out","xor.in0");
    def->connect("xor.out","self.out");
  });

  //coreir operators that have 1 bit width should be swapped with their corebit counterparts
  for (string op : {"and", "or", "xor"}) {

    Module* m = c->getGenerator("coreir." + op)->getModule({{"width",Const::make(c,1)}});
    ModuleDef* def = m->newModuleDef();
    def->addInstance("inst", "corebit." + op);
    def->connect("self.in0.0","inst.in0");
    def->connect("self.in1.0","inst.in1");
    def->connect("self.out.0","inst.out");
    m->setDef(def);
  }

}

void load_corebit2lut(Context* c) {
#define B0 170
#define B1 (12*17)
#define B2 (15*16)

  {
    //wire
    Module* mod = c->getModule("corebit.wire");
    ModuleDef* def = mod->newModuleDef();
    def->connect("self.in","self.out");
    mod->setDef(def);
  }

  //{
    //// bitconst -> lut
    //Module* mod = c->getModule("corebit.const");
    //ModuleDef* def = mod->newModuleDef();

    //bool val = mod->getModArgs().at("value")->get<bool>();
    //assert(val == 0 || val == 1);

    //int lutval = 0;
    //if (val) {
      //lutval = ~lutval;
    //}
    //def->addInstance("lut","commonlib.lutN",{{"N", Const::make(c, 3)}},{{"init",Const::make(c,8,lutval)}});
    //def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    //def->connect("self.in","lut.in.0");
    //def->connect("c0.out","lut.in.1");
    //def->connect("c0.out","lut.in.2");
    //def->connect("lut.out","self.out");
    //mod->setDef(def);
  //}
  {
    //unary
    Module* mod = c->getModule("corebit.not");
    ModuleDef* def = mod->newModuleDef();
    //Add the Lut
    //def->addInstance("lut","commonlib.lutN",Values(),{{"init",Const::make(c,8,~B0)}});
    def->addInstance("lut","commonlib.lutN",{{"N", Const::make(c, 3)}},{{"init",Const::make(c,8,~B0)}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.in","lut.in.0");
    def->connect("c0.out","lut.in.1");
    def->connect("c0.out","lut.in.2");
    def->connect("lut.out","self.out");
    mod->setDef(def);
  }
  vector<std::pair<string,uint>> binops({{"and",B0&B1},{"or",B0|B1},{"xor",B0^B1}});
  for (auto op : binops) {
    CoreIR::Value* lutval = Const::make(c,8,op.second);
    Module* mod = c->getModule("corebit."+op.first);
    ModuleDef* def = mod->newModuleDef();
    //Add the Lut
    //def->addInstance("lut","commonlib.lutN",Values(),{{"init",lutval}});
    def->addInstance("lut","commonlib.lutN",{{"N", Const::make(c, 3)}},{{"init",lutval}});
    def->addInstance("c0","corebit.const",{{"value",Const::make(c,false)}});
    def->connect("self.in0","lut.in.0");
    def->connect("self.in1","lut.in.1");
    def->connect("c0.out","lut.in.2");
    def->connect("lut.out","self.out");
    mod->setDef(def);
  }
  {
    //mux
    Module* mod = c->getModule("corebit.mux");
    ModuleDef* def = mod->newModuleDef();
    //Add the Lut
    //def->addInstance("lut","commonlib.lutN",Values(),{{"init",Const::make(c,8,(B2&B1)|((~B2)&B0))}});
    def->addInstance("lut","commonlib.lutN",{{"N", Const::make(c, 3)}},{{"init",Const::make(c,8,(B2&B1)|((~B2)&B0))}});
    def->connect("self.in0","lut.in.0");
    def->connect("self.in1","lut.in.1");
    def->connect("self.sel","lut.in.2");
    def->connect("lut.out","self.out");
    mod->setDef(def);
  }

#undef B0
#undef B1
#undef B2
}

void load_cgramapping(Context* c) {
  //commonlib.lut def
  {
    Module* mod = c->getGenerator("commonlib.lutN")->getModule({{"N",Const::make(c,3)}});
    ModuleDef* def = mod->newModuleDef();
    Values bitPEArgs({{"lut_value",mod->getArg("init")}});
    def->addInstance(+"lut","cgralib.PE",{{"op_kind",Const::make(c,"bit")}},bitPEArgs);

    def->connect("self.in","lut.bit.in");
    def->connect("lut.bit.out","self.out");
    mod->setDef(def);
  }
  {
    //binary op (width,width)->width
    std::vector<std::tuple<string,string,uint>> binops({
      std::make_tuple("add","add",0),
      std::make_tuple("sub","sub",0),
      std::make_tuple("mul","mult_0",0),
      std::make_tuple("or","or",0),
      std::make_tuple("and","and",0),
      std::make_tuple("xor","xor",0),
      std::make_tuple("ashr","rshft",1),
      std::make_tuple("lshr","rshft",0),
      std::make_tuple("shl","lshft",0),
    });
    for (auto op : binops) {
      string opstr = std::get<0>(op);
      string alu_op = std::get<1>(op);
      uint is_signed = std::get<2>(op);
      Module* mod = c->getGenerator("coreir."+opstr)->getModule({{"width",Const::make(c,16)}});
      ModuleDef* def = mod->newModuleDef();
      Values dataPEArgs({
        {"alu_op",Const::make(c,alu_op)},
        {"signed",Const::make(c,(bool) is_signed)}});
      def->addInstance("binop","cgralib.PE",{{"op_kind",Const::make(c,"alu")}},dataPEArgs);

      def->connect("self.in0","binop.data.in.0");
      def->connect("self.in1","binop.data.in.1");
      def->connect("self.out","binop.data.out");
      mod->setDef(def);
    }
  }
  //Mux
  {
    Module* mod = c->getGenerator("coreir.mux")->getModule({{"width",Const::make(c,16)}});
    ModuleDef* def = mod->newModuleDef();
    Values PEArgs({
      {"alu_op",Const::make(c,"sel")},
      {"flag_sel",Const::make(c,"pe")},
      {"signed",Const::make(c,false)}
    });
    def->addInstance("mux","cgralib.PE",{{"op_kind",Const::make(c,"combined")}},PEArgs);
    def->connect("self.in0","mux.data.in.1");
    def->connect("self.in1","mux.data.in.0");
    def->connect("self.sel","mux.bit.in.0");
    def->connect("mux.data.out","self.out");
    mod->setDef(def);
  }
  {
    //comp op (width,width)->bit
    std::vector<std::tuple<string,string,string,uint>> compops({
      std::make_tuple("eq","eq","eq",0),
      std::make_tuple("neq","neq","ne",0),
      std::make_tuple("sge","ge","pe",1),
      std::make_tuple("uge","uge","pe",0),
      std::make_tuple("sle","le","pe",1),
      std::make_tuple("ule","ule","pe",0),
      std::make_tuple("sgt","gt","pe",1),
      std::make_tuple("ugt","ugt","pe",0),
      std::make_tuple("slt","lt","pe",1),
      std::make_tuple("ult","ult","pe",0),
    });
    for (auto op : compops) {
      string opstr = std::get<0>(op);
      string alu_op = std::get<1>(op);
      string flag_sel = std::get<2>(op);
      uint is_signed = std::get<3>(op);
      Module* mod = c->getGenerator("coreir."+opstr)->getModule({{"width",Const::make(c,16)}});
      ModuleDef* def = mod->newModuleDef();
      Values PEArgs({
        {"alu_op",Const::make(c,alu_op)},
        {"flag_sel",Const::make(c,flag_sel)},
        {"signed",Const::make(c,(bool) is_signed)}
      });
      def->addInstance("compop","cgralib.PE",{{"op_kind",Const::make(c,"combined")}},PEArgs);

      def->connect("self.in0","compop.data.in.0");
      def->connect("self.in1","compop.data.in.1");
      def->connect("self.out","compop.bit.out");
      mod->setDef(def);
    }
  }

  //term
  {
    Module* mod = c->getGenerator("coreir.term")->getModule({{"width",Const::make(c,16)}});
    ModuleDef* def = mod->newModuleDef();
    mod->setDef(def);
  }

  //bitterm
  {
    Module* mod = c->getModule("corebit.term");
    ModuleDef* def = mod->newModuleDef();
    mod->setDef(def);
  }


}

void LoadDefinition_cgralib(Context* c) {

  //load_mem_ext(c);
  //load_commonlib_ext(c);
  //load_opsubstitution(c);
  //load_corebit2lut(c);
  //load_cgramapping(c);
  //lad_float(c);
}

std::string exe_start_name(const std::string& n) {
  return n + "_exe_start";
}

std::string exe_start_control_vars_name(const std::string& n) {
  return n + "_exe_start_control_vars";
}

std::string read_start_control_vars_name(const std::string& n) {
  return n + "_read_start_control_vars";
}

std::string write_start_control_vars_name(const std::string& n) {
  return n + "_write_start_control_vars";
}

std::string read_start_name(const std::string& n) {
  return n + "_read_start";
}

std::string write_start_name(const std::string& n) {
  return n + "_write_start";
}
std::string cu_name(const std::string& n) {
  return "cu_" + n;
}

std::string pg(const std::string& buf, const std::string& bundle) {
  return buf + "_" + bundle;
}

std::string pg(const pair<string, string>& b) {
  return pg(b.first, b.second);
}

  CoreIR::Wireable* wire(CoreIR::ModuleDef* bdef,
      const int width,
      const std::string& name,
      CoreIR::Wireable* w) {
    auto c = bdef->getContext();
    auto r = bdef->addInstance(
        name,
        "coreir.wire", {{"width", COREMK(c, width)}});

    bdef->connect(r->sel("in"), w);
    return r->sel("out");
  }
  CoreIR::Wireable* wirebit(CoreIR::ModuleDef* bdef,
      const std::string& name,
      CoreIR::Wireable* w) {
    auto c = bdef->getContext();
    auto r = bdef->addInstance(
        name,
        "corebit.wire");
    bdef->connect(r->sel("in"), w);
    return r->sel("out");
  }
CoreIR::Wireable* andVals(CoreIR::ModuleDef* def, CoreIR::Wireable* a, CoreIR::Wireable* b) {
  auto ad = def->addInstance("and_all_" + def->getContext()->getUnique(), "corebit.and");
  def->connect(ad->sel("in0"), a);
  def->connect(ad->sel("in1"), b);

  return ad->sel("out");
}

CoreIR::Wireable* orVals(CoreIR::ModuleDef* def, CoreIR::Wireable* a, CoreIR::Wireable* b) {
  auto context = def->getContext();
  auto ad = def->addInstance("or_all_" + def->getContext()->getUnique(), "corebit.or");
  def->connect(ad->sel("in0"), a);
  def->connect(ad->sel("in1"), b);

  return ad->sel("out");
}

CoreIR::Wireable* addVals(CoreIR::ModuleDef* def, CoreIR::Wireable* a, CoreIR::Wireable* b) {
  auto context = def->getContext();
  auto ad = def->addInstance("add_all_" + def->getContext()->getUnique(), "coreir.add", {{"width", COREMK(context, 16)}});
  def->connect(ad->sel("in0"), a);
  def->connect(ad->sel("in1"), b);

  return ad->sel("out");
}

CoreIR::Wireable* orList(CoreIR::ModuleDef* def, const std::vector<CoreIR::Wireable*>& vals) {
  assert(vals.size() > 0);
  auto context = def->getContext();
  CoreIR::Wireable* val = nullptr;

  if (vals.size() == 1) {
    return vals[0];
  }

  val = vals[0];
  for (int i = 1; i < ((int) vals.size()); i++) {
    val = orVals(def, val, vals[i]);
  }
  return val;
}

CoreIR::Wireable* mkConst(CoreIR::ModuleDef* def, const int width, const int val) {
  auto context = def->getContext();
  auto c = def->getContext();
  auto one = def->addInstance(context->getUnique(),
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, val))}});
  return one->sel("out");
}


CoreIR::Wireable* addList(CoreIR::ModuleDef* def, const std::vector<CoreIR::Wireable*>& vals) {
  if (vals.size() == 0) {
    return mkConst(def, 16, 0);
  }
  assert(vals.size() > 0);
  auto context = def->getContext();
  CoreIR::Wireable* val = nullptr;

  if (vals.size() == 1) {
    return vals[0];
  }

  val = vals[0];
  for (int i = 1; i < ((int) vals.size()); i++) {
    val = addVals(def, val, vals[i]);
  }
  return val;
}

CoreIR::Wireable* andList(CoreIR::ModuleDef* def, const std::vector<CoreIR::Wireable*>& vals) {
  CoreIR::Wireable* val = nullptr;
  if (vals.size() == 0) {
    return def->addInstance("and_all_" + def->getContext()->getUnique(), "corebit.const", {{"value", COREMK(def->getContext(), true)}})->sel("out");
  }

  if (vals.size() == 1) {
    return vals[0];
  }

  val = vals[0];
  for (int i = 1; i < ((int) vals.size()); i++) {
    val = andVals(def, val, vals[i]);
  }
  return val;
}

bool connected(CoreIR::Wireable* w) {
  return w->getConnectedWireables().size() > 0;
}

void connect_signal(const std::string& signal, CoreIR::Module* m) {
  auto def = m->getDef();
  for (auto inst : def->getInstances()) {
    for (auto f : m->getType()->getFields()) {
      if (f == signal && !connected(inst.second->sel(f))) {
        cout << inst.first << " has reset " << endl;
        def->connect(def->sel("self")->sel(f), inst.second->sel(f));
      }
    }
  }
}

void generate_coreir_compute_unit(CodegenOptions& options, bool found_compute,
        CoreIR::ModuleDef* def, op* op, prog& prg, map<string, UBuffer>& buffers, schedule_info& hwinfo) {
  auto context = def->getContext();
  auto ns = context->getNamespace("global");

  cout << "Generating compute unit for " << op->name << endl;

  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", context->Named("coreir.clkIn")}};

  // add pass through valid
  if (options.pass_through_valid) {
      ub_field.push_back({"valid_pass_in", context->BitIn()});
      ub_field.push_back({"valid_pass_out", context->Bit()});
  }
  for (auto var : op->index_variables_needed_by_compute) {
    ub_field.push_back({var, context->BitIn()->Arr(16)});
  }
  for (pair<string, string> bundle : incoming_bundles(op, buffers, prg)) {
    string buf_name = bundle.first;
    string bundle_name = bundle.second;
    auto buf = map_find(buf_name, buffers);
    int pixel_width = buf.port_widths;
    int pix_per_burst =
      buf.lanes_in_bundle(bundle_name);

    assert(buf.is_output_bundle(bundle.second));
    ub_field.push_back(make_pair(buf_name + "_" + bundle_name, context->BitIn()->Arr(pixel_width)->Arr(pix_per_burst)));
  }

  for (pair<string, string> bundle : outgoing_bundles(op, buffers, prg)) {
    string buf_name = bundle.first;
    string bundle_name = bundle.second;
    auto buf = map_find(buf_name, buffers);
    int pixel_width = buf.port_widths;
    int pix_per_burst =
      buf.lanes_in_bundle(bundle_name);

    assert(buf.is_input_bundle(bundle.second));
    ub_field.push_back(make_pair(buf_name + "_" + bundle_name, context->Bit()->Arr(pixel_width)->Arr(pix_per_burst)));
  }

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto compute_unit =
    ns->newModuleDecl(cu_name(op->name), utp);

  {
    auto def = compute_unit->newModuleDef();
    if (options.pass_through_valid) {
      //TODO: check the computation kernel delay
      def->connect(def->sel("self.valid_pass_in"), def->sel("self.valid_pass_out"));
    }
    if (found_compute) {
      cout << "Found compute file for " << prg.name << endl;
      Instance* halide_cu = nullptr;
      if (hwinfo.use_dse_compute) {
        halide_cu = def->addInstance("inner_compute", ns->getModule(op->func + "_mapped"));
      } else {
        halide_cu = def->addInstance("inner_compute", ns->getModule(op->func));
      }
      assert(halide_cu != nullptr);

      for (auto var : op->index_variables_needed_by_compute) {
        def->connect(halide_cu->sel(var), def->sel("self")->sel(var));
      }

      for (pair<string, string> bundle : incoming_bundles(op, buffers, prg)) {
        auto buf = map_find(bundle.first, buffers);

        bool found = false;
        cout << "# of selects = " << halide_cu->getSelects().size() << endl;
        cout << CoreIR::toString(halide_cu) << endl;
        for (auto s : halide_cu->getModuleRef()->getType()->getFields()) {
          string name = s;
          cout << "name = " << name << endl;
          string sname = split_at(bundle.first, "_clkwrk_").at(0);
          if (is_prefix("in", name) &&
              contains(name, sname)) {

            int lanes = buf.lanes_in_bundle(bundle.second);
            for (int l = 0; l < lanes; l++) {
              def->connect(halide_cu->sel(name)->sel(l), def->sel("self")->sel(pg(bundle.first, bundle.second))->sel(l));
            }
            found = true;
            break;
          }
        }
        if (!found) {
          cout << tab(1) << "No connection found for: " << pg(bundle) << endl;
        }
        assert(found);
      }

      cout << "More than oune outgoing bundle" << endl;
      for (pair<string, string> bundle : outgoing_bundles(op, buffers, prg)) {
        auto buf = map_find(bundle.first, buffers);
        bool found = false;
        cout << "# of selects = " << halide_cu->getSelects().size() << endl;
        cout << CoreIR::toString(halide_cu) << endl;
        for (auto s : halide_cu->getModuleRef()->getType()->getFields()) {
          string name = s;
          cout << tab(1) << "name = " << name << endl;
          cout << tab(1) << "bundle.first = " << bundle.first << endl;
          string sname = split_at(bundle.first, "_clkwrk_").at(0);
          cout << tab(1) << "after split  = " << sname << endl;
          if (is_prefix("out", name) &&
              //contains(name, bundle.first)) {
              contains(name, sname)) {
            int lanes = buf.lanes_in_bundle(bundle.second);
            assert(lanes == 1);

            def->connect(halide_cu->sel(name), def->sel("self")->sel(pg(bundle.first, bundle.second))->sel(0));
            found = true;
            break;
          }
        }
        if (!found) {
          cout << "Error: Could not find compute unit connection for " << pg(bundle.first, bundle.second) << " in compute unit " << halide_cu->getInstname() << endl;
        }
        assert(found);
      }

    } else {
      // Generate dummy compute logic
      cout << "generating dummy compute" << endl;
      vector<CoreIR::Wireable*> inputs;
      for (pair<string, string> bundle : incoming_bundles(op, buffers, prg)) {
        string buf_name = bundle.first;
        string bundle_name = bundle.second;

        cout << tab(1) << "buf = " << buf_name << ", bundle = " << bundle_name << endl;

        auto buf = map_find(buf_name, buffers);
        int pix_width = buf.port_widths;
        int nlanes = buf.lanes_in_bundle(bundle_name);
        int bundle_width = buf.port_bundle_width(bundle_name);
        int offset = 0;
        CoreIR::Wireable* bsel =
          def->sel("self." + pg(buf_name, bundle_name));
        for (int l = 0; l < nlanes; l++) {
          inputs.push_back(bsel->sel(l));
        }
      }
      auto result = addList(def, inputs);

      for (pair<string, string> bundle : outgoing_bundles(op, buffers, prg)) {
        def->connect(result, def->sel("self")->sel(pg(bundle))->sel(0));
      }

      cout << "done with dummy compute" << endl;
    }

    compute_unit->setDef(def);
  }

  def->addInstance(op->name, compute_unit);
}

Wireable* exe_start_control_vars(ModuleDef* def, const std::string& opname) {
  return def->sel(exe_start_control_vars_name(opname))->sel("out");
}

Wireable* read_start_control_vars(ModuleDef* def, const std::string& opname) {
  return def->sel(controller_name(opname))->sel("d");
  //return def->sel(read_start_control_vars_name(opname))->sel("out");
}

Wireable* write_start_control_vars(ModuleDef* def, const std::string& opname) {
  //return def->sel(controller_name(opname))->sel("d");
  return def->sel(write_start_control_vars_name(opname))->sel("out");
}

Wireable* read_start_wire(ModuleDef* def, const std::string& opname) {
  return def->sel(read_start_name(opname))->sel("out");
}

Wireable* write_start_wire(ModuleDef* def, const std::string& opname) {
  return def->sel(write_start_name(opname))->sel("out");
}

void connect_op_control_wires(CodegenOptions& options, ModuleDef* def, op* op, schedule_info& hwinfo, Instance* controller) {
  cout << "Find compute" << endl;
  int op_latency = map_find(op->name, hwinfo.op_compute_unit_latencies);
  int read_latency =
    op->buffers_read().size() == 0 ? 0 :
    map_find(pick(op->buffers_read()), hwinfo.buffer_load_latencies);
    cout << "Done Finding compute , op Latency : " << op_latency
        << ", read Latency: " << read_latency << endl;

  if (options.rtl_options.use_external_controllers) {
    Wireable* op_start_wire = controller->sel("valid");
    Wireable* op_start_loop_vars = controller->sel("d");

    cout << "Delaying read" << endl;
    Wireable* read_start_wire =
      delay_by(def, read_start_name(op->name), op_start_wire, 0);
    Wireable* read_start_loop_vars =
      delay_by(def, read_start_control_vars_name(op->name), op_start_loop_vars, 0);

    cout << "Delaying exe" << endl;
    Wireable* exe_start_wire =
      delay_by(def, exe_start_name(op->name), op_start_wire, read_latency);
    Wireable* exe_start_loop_vars =
      delay_by(def, exe_start_control_vars_name(op->name), op_start_loop_vars, read_latency);

    cout << "Delaying writes" << endl;
    Wireable* write_start_wire =
      delay_by(def, write_start_name(op->name), op_start_wire, read_latency + op_latency);
    Wireable* write_start_loop_vars =
      delay_by(def, write_start_control_vars_name(op->name), op_start_loop_vars, read_latency + op_latency);
  } else {
    Wireable* op_start_wire = controller->sel("stencil_valid");
    cout << "Delaying read" << endl;
    Wireable* read_start_wire =
      delay_by(def, read_start_name(op->name), op_start_wire, 0);
    cout << "Delaying exe" << endl;
    Wireable* exe_start_wire =
      delay_by(def, exe_start_name(op->name), op_start_wire, read_latency);
    cout << "Delaying writes" << endl;
    Wireable* write_start_wire =
      delay_by(def, write_start_name(op->name), op_start_wire, read_latency + op_latency);
  }

  //auto c = def->getContext();
  //wirebit(def, read_start_name(op->name), op_start_wire);
  //auto exe_start = delaybit(def, exe_start_name(op->name), op_start_wire);

  //auto write_start = delay_by(def, write_start_name(op->name), exe_start, op_latency);

  //delay_by(def,
      //write_start_control_vars_name(op->name),
      //op_start_loop_vars,
      //1);
  //delay_by(def,
      //exe_start_control_vars_name(op->name),
      //op_start_loop_vars,
      //1);
}

//TODO: Remove this hack naming method after ross update coreIR
string get_coreir_genenerator_name(const string & name) {
  string v_name = take_from(name, ": ");
  v_name = take_until_str(v_name, "Type");
  v_name = trim(v_name);
  v_name = trim(v_name, "\n");
  v_name = ReplaceString(v_name, ".", "_");
  v_name = ReplaceString(v_name, "(","__");
  v_name = ReplaceString(v_name, ":", "");
  v_name = ReplaceString(v_name, ", ", "__");
  v_name = ReplaceString(v_name, ")", "");
  cout << "Verilog module type: " << v_name << endl;
  return v_name;
}

/* Helper function for generating csv
 * */
void emit_lake_config2csv(json data, ofstream& out) {
    cout << "\t\tEnter the specific controller" << endl;
    for (auto it = data.begin(); it != data.end(); ++it) {
        cout << "\t\t\tFeature: " << it.key() << ", val: " << it.value() << endl;
        //cout << "\t\t\tis array" << it.value().is_array() << endl;
        auto data_domain = it.value();
        string key = it.key();
        if (data_domain.is_array()) {
          int cnt = 0;
          for (auto data_it : data_domain) {
            //cout << tab(2) << "\""+key+"_"+to_string(cnt)+"\"," << data_it << ",0"<< endl;
            if (data_domain.size() == 1)
              out << "\""+key+"\"," << data_it << ",0"<< endl;
            else
              out << "\""+key+"_"+to_string(cnt)+"\"," << data_it << ",0"<< endl;
            cnt ++;
          }
        } else {
            //cout << tab(2) << "\""+key+"\"," << data_domain << ",0"<< endl;
            out << "\""+key+"\"," << data_domain << ",0"<< endl;
        }
    }
}


void emit_lake_config_collateral(CodegenOptions options, string tile_name, json config_file) {
    cout << "\tGenerate collateral for buffer: " << tile_name << endl;
    string file_dir = options.dir + "lake_collateral/" + tile_name;
    cmd("mkdir -p " + file_dir);
    for (auto it = config_file.begin(); it != config_file.end(); ++it) {
        cout << "\t\tconfig key: " << it.key() << ", " << it.value() << endl;
        ofstream out(file_dir + "/" + it.key() + ".csv");
        emit_lake_config2csv(it.value(), out);
        out.close();
    }
}

void run_lake_verilog_codegen(CodegenOptions& options, string v_name, string ub_ins_name) {
  //cmd("export LAKE_CONTROLLERS=$PWD");
  cout << "Runing cmd$ python /nobackup/joeyliu/aha/lake/tests/wrapper_lake.py -c " + options.dir + "lake_collateral/" + ub_ins_name + " -s True -n " + v_name  <<  endl;
  ASSERT(getenv("LAKE_PATH"), "Define env var $LAKE_PATH which is the /PathTo/lake");
  int res_lake = cmd("python $LAKE_PATH/tests/wrapper_lake.py -c " + options.dir + "lake_collateral/" + ub_ins_name + " -s True -n " + v_name);
  assert(res_lake == 0);
  cmd("mkdir -p "+options.dir+"verilog");
  cmd("mv LakeWrapper_"+v_name+".v " + options.dir + "verilog");
}

void generate_lake_tile_verilog(CodegenOptions& options, Instance* buf) {
  cout << "Generating Verilog Testing Collateral for: " << buf->toString() << endl
      << buf->getModuleRef()->toString() << endl;
  string ub_ins_name = buf->toString();
  //FIXME: a hack to get correct module name, fix this after coreIR update
  string v_name =  get_coreir_genenerator_name(buf->getModuleRef()->toString());

  //dump the collateral file
  emit_lake_config_collateral(options, ub_ins_name, buf->getMetaData()["config"]);

  if (options.config_gen_only)
    return;
  //run the lake generation cmd
  run_lake_verilog_codegen(options, v_name, ub_ins_name);
}

//Add CodegenOptions, if we do not use extra control,
//we will use lake tile to generate affine controller
Instance* generate_coreir_op_controller(CodegenOptions& options, ModuleDef* def, op* op, vector<isl_map*>& sched_maps, schedule_info& hwinfo) {
  auto c = def->getContext();

  isl_map* sched = nullptr;
  for (auto s : sched_maps) {
    if (domain_name(s) == op->name) {
      sched = s;
      break;
    }
  }
  assert(sched != nullptr);

  auto svec = isl_pw_multi_aff_from_map(sched);

  vector<pair<isl_set*, isl_multi_aff*> > pieces =
    get_pieces(svec);
  assert(pieces.size() == 1);

  auto saff = pieces.at(0).second;
  auto dom = pieces.at(0).first;

  cout << "sched = " << str(saff) << endl;
  cout << tab(1) << "dom = " << str(dom) << endl;

  // TODO: Assert multi size == 1
  auto aff = isl_multi_aff_get_aff(saff, 0);
  Instance* controller;
  if (options.rtl_options.use_external_controllers) {
    auto aff_c = affine_controller(c, dom, aff);
    aff_c->print();
    controller = def->addInstance(controller_name(op->name), aff_c);
  } else {
    controller = affine_controller_use_lake_tile(
            def, c, dom, aff,
            controller_name(op->name));
    //generate verilog collateral
    generate_lake_tile_verilog(options, controller);
  }

  connect_op_control_wires(options, def, op, hwinfo, controller);
  return controller;
}

//CoreIR::Module* create_prog_declaration(CodegenOptions& options,
    //map<string, UBuffer>& buffers,
    //prog& prg,
    //umap* schedmap,
    //CoreIR::Context* context) {
  //auto ns = context->getNamespace("global");
  //vector<pair<string, CoreIR::Type*> >
    //ub_field{{"clk", context->Named("coreir.clkIn")}, {"rst_n", context->BitIn()}};
  //ub_field.push_back({"rst_n", context->BitIn()});
  //ub_field.push_back({"flush", context->BitIn()});

  //for (auto eb : edge_buffers(buffers, prg)) {
    //string out_rep = eb.first;
    //string out_bundle = eb.second;

    //UBuffer out_buf = map_find(out_rep, buffers);

    //int pixel_width = out_buf.port_widths;
    //int pix_per_burst =
      //out_buf.lanes_in_bundle(out_bundle);

    //if (prg.is_input(out_rep)) {
      //ub_field.push_back(make_pair(pg(out_rep, out_bundle) + "_valid", context->Bit()));
      //ub_field.push_back(make_pair(pg(out_rep, out_bundle), context->BitIn()->Arr(pixel_width)->Arr(pix_per_burst)));
    //} else {
      //ub_field.push_back(make_pair(pg(out_rep, out_bundle) + "_en", context->Bit()));
      //ub_field.push_back(make_pair(pg(out_rep, out_bundle), context->Bit()->Arr(pixel_width)->Arr(pix_per_burst)));
    //}
  //}

  //CoreIR::RecordType* utp = context->Record(ub_field);
  //auto ub = ns->newModuleDecl(prg.name, utp);
  //return ub;
//}

CoreIR::Module* generate_dual_port_addrgen_buf(CodegenOptions& options, CoreIR::Context* context, UBuffer& buf) {

  CoreIRLoadLibrary_commonlib(context);

  auto ns = context->getNamespace("global");
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", context->Named("coreir.clkIn")}};

  for (auto b : buf.port_bundles) {
    int pt_width = buf.port_widths;
    int bd_width = buf.lanes_in_bundle(b.first);
    string name = b.first;
    string pt_rep = pick(b.second);
    auto acc_maps = get_maps(buf.access_map.at(pt_rep));
    assert(acc_maps.size() > 0);
    int control_dimension = num_in_dims(pick(acc_maps));
    if (buf.is_input_bundle(b.first)) {
      ub_field.push_back(make_pair(name + "_wen", context->BitIn()));

      //ub_field.push_back(make_pair(name + "_en", context->BitIn()));
      ub_field.push_back(make_pair(name, context->BitIn()->Arr(pt_width)->Arr(bd_width)));
    } else {
      ub_field.push_back(make_pair(name + "_ren", context->BitIn()));

      ub_field.push_back(make_pair(name, context->Bit()->Arr(pt_width)->Arr(bd_width)));
    }
  }

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto ub = ns->newModuleDecl(buf.name + "_ub", utp);
  auto def = ub->newModuleDef();

  if (true) {
    //generate_synthesizable_functional_model(options, buf, def);
  } else {
    //buf.generate_coreir(options, def);
  }

  ub->setDef(def);
  return ub;
}

CoreIR::Module* generate_coreir_addrgen_in_tile(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap,
    CoreIR::Context* context) {
  return nullptr;

}

void generate_coreir_addrgen_in_tile(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap) {
  CoreIR::Context* context = CoreIR::newContext();
  CoreIRLoadLibrary_cgralib(context);
  auto c = context;

  auto prg_mod = generate_coreir_addrgen_in_tile(options, buffers, prg, schedmap, context);

  auto ns = context->getNamespace("global");
  if(!saveToFile(ns, prg.name + ".json", prg_mod)) {
    cout << "Could not save ubuffer coreir" << endl;
    context->die();
  }

  deleteContext(context);

}

CoreIR::Module*
coreir_moduledef(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap,
    CoreIR::Context* context,
    schedule_info& hwinfo) {
  auto ns = context->getNamespace("global");
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", context->Named("coreir.clkIn")}};
  if (options.rtl_options.use_prebuilt_memory) {
    ub_field.push_back({"reset", context->BitIn()});
    //ub_field.push_back({"rst_n", context->BitIn()});
    //ub_field.push_back({"flush", context->BitIn()});
  } else {
    ub_field.push_back({"rst_n", context->BitIn()});
    ub_field.push_back({"flush", context->BitIn()});
  }
  for (auto eb : edge_buffers(buffers, prg)) {
    string out_rep = eb.first;
    string out_bundle = eb.second;

    UBuffer out_buf = map_find(out_rep, buffers);

    int pixel_width = out_buf.port_widths;
    int pix_per_burst =
      out_buf.lanes_in_bundle(out_bundle);

    if (prg.is_input(out_rep)) {
      //if (options.rtl_options.use_external_controllers ||
      //        (options.rtl_options.use_prebuilt_memory == false)) {
        ub_field.push_back(make_pair(pg(out_rep, out_bundle) + "_en", context->Bit()));
      //}
      ub_field.push_back(make_pair(pg(out_rep, out_bundle), context->BitIn()->Arr(pixel_width)->Arr(pix_per_burst)));
    } else {
      //if (options.rtl_options.use_external_controllers ||
      //        (options.rtl_options.use_prebuilt_memory == false)) {
        ub_field.push_back(make_pair(pg(out_rep, out_bundle) + "_valid", context->Bit()));
      //}
      ub_field.push_back(make_pair(pg(out_rep, out_bundle), context->Bit()->Arr(pixel_width)->Arr(pix_per_burst)));
    }
  }

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto ub = ns->newModuleDecl(prg.name, utp);

  return ub;
}

bool app_contains_memory_tiles(map<string, UBuffer> &buffers) {
  for (auto it: buffers) {
    if (it.second.contain_memory_tile) {
      return true;
    }
  }
  return false;
}

CoreIR::Module*  generate_coreir_without_ctrl(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap,
    CoreIR::Context* context,
    schedule_info& hwinfo) {

  Module* ub = coreir_moduledef(options, buffers, prg, schedmap, context, hwinfo);

  bool found_compute = true;
  string compute_file = "./coreir_compute/" + prg.name + "_compute.json";
  if (hwinfo.use_dse_compute) {
    compute_file = "./dse_compute/" + prg.name + "_mapped.json";
    //compute_file = "./dse_apps/" + prg.name + ".json";
  }
  ifstream cfile(compute_file);
  if (!cfile.good()) {
    cout << "No compute unit file: " << compute_file << endl;
    //assert(false);
  }
  if (!loadFromFile(context, compute_file)) {
    found_compute = false;
    cout << "Could not load compute file for: " << prg.name << ", file name = " << compute_file << endl;
    if (hwinfo.use_dse_compute) {
      assert(false);
    }
  }

  auto def = ub->newModuleDef();

  auto sched_maps = get_maps(schedmap);
  for (auto op : prg.all_ops()) {
    generate_coreir_compute_unit(options, found_compute, def, op, prg, buffers, hwinfo);
  }

  for (auto& buf : buffers) {
    if (!prg.is_boundary(buf.first)) {
      auto ub_mod = generate_coreir_without_ctrl(options, context, buf.second, hwinfo);
      def->addInstance(buf.second.name, ub_mod);
      //TODO: add reset connection for garnet mapping
      //cout << "connected reset for " << buf.first << buf.second.name <<  endl;
      def->connect(def->sel(buf.first + ".reset"), def->sel("self.reset"));
      //def->connect(def->sel(buf.first + ".rst_n"), def->sel("self.rst_n"));
      //def->connect(def->sel(buf.first + ".flush"), def->sel("self.flush"));
    }
  }

  auto levels = get_variable_levels(prg);
  // Connect compute units to buffers

  //dft get the ops from input to output
  auto ops_dft= get_dft_ops(prg);
  std::reverse(ops_dft.begin(), ops_dft.end());

  //this is the flag to wire stencil valid signal
  bool need_pass_valid = false;

  for (auto op : ops_dft) {
    cout << "Visit op: " << op->name << endl;
    vector<string> surrounding = surrounding_vars(op, prg);
    for (auto var : op->index_variables_needed_by_compute) {
      int level = map_find(var, levels);
      auto var_wire = exe_start_control_vars(def, op->name)->sel(level);
      def->connect(def->sel(op->name)->sel(var), var_wire);
    }


    for (pair<string, string> bundle : outgoing_bundles(op, buffers, prg)) {
      string buf_name = bundle.first;
      string bundle_name = bundle.second;
      auto buf = map_find(buf_name, buffers);
      int pixel_width = buf.port_widths;

      assert(buf.is_input_bundle(bundle.second));

      if (prg.is_output(buf_name)) {
        def->connect("self." + pg(buf_name, bundle_name), op->name + "." + pg(buf_name, bundle_name));
        if (options.pass_through_valid) {
          if (app_contains_memory_tiles(buffers)) {
            def->connect("self." + pg(buf_name, bundle_name) + "_valid", op->name + ".valid_pass_out");
            need_pass_valid = true;
          } else {
            cout << "This app does not have memory tile!" << endl;
            //This is the situation does not have memory tile, we need to use affine generator
            generate_coreir_op_controller(options, def, op, sched_maps, hwinfo);
            auto output_en = "self." + pg(buf_name, bundle_name) + "_valid";
            def->connect(def->sel(output_en),
                write_start_wire(def, op->name));
          }
        }
      } else {
        def->connect(buf_name + "." + bundle_name, op->name + "." + pg(buf_name, bundle_name));
        /*def->connect(def->sel(buf_name + "." + bundle_name + "_wen"),
            write_start_wire(def, op->name));
        def->connect(def->sel(buf_name + "." + bundle_name + "_ctrl_vars"),
            write_start_control_vars(def, op->name));*/
        if (options.pass_through_valid) {
          if (need_pass_valid) {
            def->connect(buf_name + "." + bundle_name + "_extra_ctrl", op->name + ".valid_pass_out");
          }
        }
      }
    }

    for (pair<string, string> bundle : incoming_bundles(op, buffers, prg)) {
      string buf_name = bundle.first;
      string bundle_name = bundle.second;
      auto buf = map_find(buf_name, buffers);

      assert(buf.is_output_bundle(bundle.second));

      if (prg.is_input(buf_name)) {

        //create the op controller for input will remove for garnet test
        generate_coreir_op_controller(options, def, op, sched_maps, hwinfo);

        auto output_valid = "self." + pg(buf_name, bundle_name) + "_en";
        auto input_bus = "self." + pg(buf_name, bundle_name);


        def->connect(def->sel(input_bus),
            def->sel(op->name + "." + pg(buf_name, bundle_name)));

        def->connect(def->sel(output_valid),
            read_start_wire(def, op->name));
        //auto const_1 = def->addInstance("true",
        //    "corebit.const",
        //    {{"value", CoreIR::Const::make(context, true)}});
        //def->connect(def->sel(output_valid), const_1->sel("out"));

        auto delayed_input = delay(def, def->sel(input_bus)->sel(0), DATAPATH_WIDTH);
        // TODO: This delayed input is a hack that I insert to
        // ensure that I can assume all buffer reads take 1 cycle
        //def->connect(def->sel(input_bus)->sel(0),
        //    def->sel(op->name + "." + pg(buf_name, bundle_name))->sel(0));
      } else {
        def->connect(buf_name + "." + bundle_name, op->name + "." + pg(buf_name, bundle_name));

        //wire the stencil valid from last buffer to the next one
        if (options.pass_through_valid) {
          //we disable wiring if we found first memory tile
          if (need_pass_valid) {
            //skip the self loop I/O, or the node with init
            //FIXME this may not work with multiple input
            if ( (!elem(buf_name, outgoing_buffers(buffers, op, prg))) &&
                    (!contains(buf_name, "clkwrk_dsa"))){
               def->connect(buf_name + "." + bundle_name +"_extra_ctrl", op->name + ".valid_pass_in" );
            }
          }
          //Stop at the ubuffer with memory tile inside
          if (buffers.at(buf_name).contain_memory_tile) {
            need_pass_valid = false;
          }
        }
        //def->connect(def->sel(buf_name + "." + bundle_name + "_ren"),
        //    read_start_wire(def, op->name));
        //def->connect(def->sel(buf_name + "." + bundle_name + "_ctrl_vars"),
        //    read_start_control_vars(def, op->name));
      }
    }
  }

  ub->setDef(def);

  ub->print();

  //connect_signal("reset", ub);
  //context->runPasses({"wireclocks-coreir"});
  //context->runPasses({"rungenerators", "wireclocks-coreir"});
  context->runPasses({"rungenerators", "wireclocks-clk"});

  return ub;
  //assert(false);

}

void generate_micro_op_controllers(CodegenOptions& options,
    ModuleDef* def,
    prog& prg,
    schedule_info& hwinfo) {
  auto c = def->getContext();

  cout << "Buffer load latencies..." << endl;
  for (auto bl : hwinfo.buffer_load_latencies) {
    cout << tab(1) << bl.first << " -> " << bl.second << endl;
  }

  cout << "Buffer store latencies..." << endl;
  for (auto bl : hwinfo.buffer_store_latencies) {
    cout << tab(1) << bl.first << " -> " << bl.second << endl;
  }

  auto start_times = op_start_times(hwinfo, prg);
  auto end_times = op_end_times(hwinfo, prg);
  auto domains = op_start_times_domains(prg);
  for (auto d : domains) {
    cout << d.first << " -> " << str(d.second) << endl;
  }

  map<string, Wireable*> micro_op_enables;
  cout << "Micro-op breakdown" << endl;
  for (auto op : prg.all_ops()) {
    auto start_time_aff = map_find(op, start_times);
    auto domain = map_find("start_" + op->name, domains);
    int compute_latency = op->func == "" ? 0 : map_find(op->func, hwinfo.compute_unit_latencies);
    cout << tab(1) << "--- " << op->name << endl;
    cout << tab(2) << "Start: " << str(map_find(op, start_times)) << endl;
    cout << tab(2) << "End  : " << str(map_find(op, end_times)) << endl;
    cout << tab(2) << "Dom  : " << str(domain) << endl;
    for (auto b : op->buffers_read()) {
      int l = map_find(b, hwinfo.buffer_load_latencies);
      auto cst_aff = constant_aff(start_time_aff, l);
      cout << "cst_aff = " << str(cst_aff) << endl;

      isl_aff* offset = sub(start_time_aff, cst_aff);

      auto start_controller = def->addInstance(controller_name(op->name) + c->getUnique(),
        affine_controller(c, domain, offset));
      auto end_controller = def->addInstance(
          controller_name(op->name) + c->getUnique(),
          affine_controller(c, domain, start_time_aff));

      string rd_start = op->name + "_ISSUE_Read_" + b;
      string rd_end = op->name + "_RCV_Read_" + b;

      micro_op_enables[rd_start] = start_controller;
      micro_op_enables[rd_end] = end_controller;

      cout << tab(2) << op->name << " (Issue) Read  " << b << " at " << -1*l << endl;
      cout << tab(2) << op->name << " (Rcv)   Read  " << b << " at " << 0 << endl;
    }


    string rd_start = op->name + "_ISSUE_exe";
    string rd_end = op->name + "_RCV_exe";

    isl_aff* offset = add(start_time_aff, compute_latency);

    auto start_controller = def->addInstance(controller_name(op->name) + c->getUnique(),
        affine_controller(c, domain, start_time_aff));
    auto end_controller = def->addInstance(
        controller_name(op->name) + c->getUnique(),
        affine_controller(c, domain, offset));

    micro_op_enables[rd_start] = start_controller;
    micro_op_enables[rd_end] = end_controller;

    if (op->func != "") {
      cout << tab(2) << op->name << " (Issue) Exe   " << op->func << " at " << 0 << endl;
      cout << tab(2) << op->name << " (Rcv)   Exe   " << op->func << " at " << compute_latency << endl;
    } else {
      cout << tab(2) << op->name << " (Issue) Exe   " << "NONE" << " at " << 0 << endl;
      cout << tab(2) << op->name << " (Rcv)   Exe   " << "NONE" << " at " << compute_latency << endl;
    }

    for (auto b : op->buffers_written()) {
      int l = map_find(b, hwinfo.buffer_store_latencies);
      auto start_write_aff = add(start_time_aff, compute_latency);
      auto end_write_aff = add(start_time_aff, l + compute_latency);

      string rd_start = op->name + "_ISSUE_Write_" + b;
      string rd_end = op->name + "_RCV_Write_" + b;

      auto start_controller = def->addInstance(controller_name(op->name) + c->getUnique(),
          affine_controller(c, domain, start_write_aff));
      auto end_controller = def->addInstance(
          controller_name(op->name) + c->getUnique(),
          affine_controller(c, domain, end_write_aff));
      micro_op_enables[rd_start] = start_controller;
      micro_op_enables[rd_end] = end_controller;

      cout << tab(2) << op->name << " (Issue) Write " << b << " at " << compute_latency << endl;
      cout << tab(2) << op->name << " (Rcv)   Write " << b << " at " << compute_latency + l << endl;
    }
  }

  cout << "Ops..." << endl;
  for (auto op : micro_op_enables) {
    cout << tab(1) << op.first << endl;
    assert(op.second != nullptr);
  }
  //assert(false);
}

CoreIR::Module* generate_coreir(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap,
    CoreIR::Context* context,
    schedule_info& hwinfo) {


  ofstream verilog_collateral(prg.name + "_verilog_collateral.sv");
  verilog_collateral_file = &verilog_collateral;
  Module* ub = coreir_moduledef(options, buffers, prg, schedmap, context, hwinfo);

  bool found_compute = true;
  string compute_file = "./coreir_compute/" + prg.name + "_compute.json";
  if (hwinfo.use_dse_compute) {
    compute_file = "./dse_compute/" + prg.name + "_mapped.json";
  }
  ifstream cfile(compute_file);
  if (!cfile.good()) {
    cout << "No compute unit file: " << compute_file << endl;
  }
  if (!loadFromFile(context, compute_file)) {
    found_compute = false;
    cout << "Could not load compute file for: " << prg.name << ", file name = " << compute_file << endl;
    if (hwinfo.use_dse_compute) {
      assert(false);
    }
  }

  auto def = ub->newModuleDef();
  //generate_micro_op_controllers(options, def, prg, hwinfo);

  auto sched_maps = get_maps(schedmap);
  for (auto op : prg.all_ops()) {
    if (options.rtl_options.use_external_controllers) {
      generate_coreir_op_controller(options, def, op, sched_maps, hwinfo);
    }
    generate_coreir_compute_unit(options, found_compute, def, op, prg, buffers, hwinfo);
  }

  for (auto& buf : buffers) {
    if (!prg.is_boundary(buf.first)) {
      auto ub_mod = generate_coreir(options, context, prg, buf.second, hwinfo);
      auto b = def->addInstance(buf.second.name, ub_mod);

      auto self = def->sel("self");
      def->connect(self->sel("rst_n"), b->sel("rst_n"));
      def->connect(self->sel("flush"), b->sel("flush"));
    }
  }

  auto levels = get_variable_levels(prg);
  // Connect compute units to buffers
  for (auto op : prg.all_ops()) {
    vector<string> surrounding = surrounding_vars(op, prg);
    for (auto var : op->index_variables_needed_by_compute) {
      assert(options.rtl_options.use_external_controllers);
      int level = map_find(var, levels);
      auto var_wire = exe_start_control_vars(def, op->name)->sel(level);
      def->connect(def->sel(op->name)->sel(var), var_wire);
    }

    for (pair<string, string> bundle : outgoing_bundles(op, buffers, prg)) {
      string buf_name = bundle.first;
      string bundle_name = bundle.second;
      auto buf = map_find(buf_name, buffers);
      int pixel_width = buf.port_widths;

      assert(buf.is_input_bundle(bundle.second));

      if (prg.is_output(buf_name)) {
        if (options.rtl_options.use_external_controllers) {
          auto output_en = "self." + pg(buf_name, bundle_name) + "_valid";
          def->connect(def->sel(output_en),
              write_start_wire(def, op->name));
        }
        def->connect("self." + pg(buf_name, bundle_name), op->name + "." + pg(buf_name, bundle_name));
      } else {
        def->connect(buf_name + "." + bundle_name, op->name + "." + pg(buf_name, bundle_name));
        if (options.rtl_options.use_external_controllers) {
          def->connect(def->sel(buf_name + "." + bundle_name + "_wen"),
              write_start_wire(def, op->name));
          def->connect(def->sel(buf_name + "." + bundle_name + "_ctrl_vars"),
              write_start_control_vars(def, op->name));
        }
      }
    }

    for (pair<string, string> bundle : incoming_bundles(op, buffers, prg)) {
      string buf_name = bundle.first;
      string bundle_name = bundle.second;
      auto buf = map_find(buf_name, buffers);

      assert(buf.is_output_bundle(bundle.second));

      if (prg.is_input(buf_name)) {
        auto output_valid = "self." + pg(buf_name, bundle_name) + "_en";
        auto input_bus = "self." + pg(buf_name, bundle_name);

        def->connect(def->sel(input_bus),
            def->sel(op->name + "." + pg(buf_name, bundle_name)));

        if (options.rtl_options.use_external_controllers) {
          def->connect(def->sel(output_valid),
              read_start_wire(def, op->name));
        }
      } else {
        def->connect(buf_name + "." + bundle_name, op->name + "." + pg(buf_name, bundle_name));
        if (options.rtl_options.use_external_controllers) {
          def->connect(def->sel(buf_name + "." + bundle_name + "_ren"),
              read_start_wire(def, op->name));
          def->connect(def->sel(buf_name + "." + bundle_name + "_ctrl_vars"),
              read_start_control_vars(def, op->name));
        }
      }
    }
  }

  ub->setDef(def);

  ub->print();

  connect_signal("reset", ub);
  //connect_signal("rst_n", ub);
  context->runPasses({"rungenerators", "wireclocks-clk"});

  verilog_collateral.close();
  verilog_collateral_file = nullptr;

  return ub;
}

//void add_cgralib(CoreIR::Context* context) {
//
//}


typedef struct {
  vector<SelectPath> IO16;
  vector<SelectPath> IO16in;
  vector<SelectPath> IO1;
  vector<SelectPath> IO1in;
} IOpaths;

void getAllIOPaths(Wireable* w, IOpaths& paths) {
  Type* t = w->getType();
  if (auto at = dyn_cast<ArrayType>(t)) {
    if (at->getLen()==16 && isa<BitType>(at->getElemType())) {
      paths.IO16.push_back(w->getSelectPath());
    }
    else if (at->getLen() == 16 && isa<BitInType>(at->getElemType())) {
      paths.IO16in.push_back(w->getSelectPath());
    }
    else {
      for (auto selstr : t->getSelects()) {
        getAllIOPaths(w->sel(selstr),paths);
      }
    }
  }
  else if (isa<BitType>(t)) {
    paths.IO1.push_back(w->getSelectPath());
  }
  else if (isa<BitInType>(t)) {
    paths.IO1in.push_back(w->getSelectPath());
  }
  else {
    for (auto sw : w->getSelects()) {
      getAllIOPaths(sw.second,paths);
    }
  }

}

void addIOs(Context* c, Module* top) {
  ModuleDef* mdef = top->getDef();

  Values aWidth({{"width",Const::make(c,16)}});
  IOpaths iopaths;
  getAllIOPaths(mdef->getInterface(), iopaths);
  Instance* pt = addPassthrough(mdef->getInterface(),"_self");
  for (auto path : iopaths.IO16) {
    string ioname = "io16in_" + join(++path.begin(),path.end(),string("_"));
    mdef->addInstance(ioname,"cgralib.IO",aWidth,{{"mode",Const::make(c,"in")}});
    path[0] = "in";
    path.insert(path.begin(),"_self");
    mdef->connect({ioname,"out"},path);
  }
  for (auto path : iopaths.IO16in) {
    string ioname = "io16_" + join(++path.begin(),path.end(),string("_"));
    mdef->addInstance(ioname,"cgralib.IO",aWidth,{{"mode",Const::make(c,"out")}});
    path[0] = "in";
    path.insert(path.begin(),"_self");
    mdef->connect({ioname,"in"},path);
  }
  for (auto path : iopaths.IO1) {
    string ioname = "io1in_" + join(++path.begin(),path.end(),string("_"));
    mdef->addInstance(ioname,"cgralib.BitIO",{{"mode",Const::make(c,"in")}});
    path[0] = "in";
    path.insert(path.begin(),"_self");
    mdef->connect({ioname,"out"},path);
  }
  for (auto path : iopaths.IO1in) {
    string ioname = "io1_" + join(++path.begin(),path.end(),string("_"));
    mdef->addInstance(ioname,"cgralib.BitIO",{{"mode",Const::make(c,"out")}});
    path[0] = "in";
    path.insert(path.begin(),"_self");
    mdef->connect({ioname,"in"},path);
  }
  mdef->disconnect(mdef->getInterface());
  inlineInstance(pt);
}


class CustomFlatten : public CoreIR::InstanceGraphPass {
 public:
  static std::string ID;
  CustomFlatten() : InstanceGraphPass("customflatten", "Flattens everything except the new time!") {}
  bool runOnInstanceGraphNode(CoreIR::InstanceGraphNode& node) {
    bool changed = false;
    // int i = 0;
    for (auto inst : node.getInstanceList()) {
       //cout << "inlining " << inst->getName() << endl;
       Module* m = inst->getModuleRef();
       if (m->isGenerated()) {
         auto g = m->getGenerator();
         if (g->getName() == "raw_dual_port_sram_tile" ||
             g->getName() == "raw_quad_port_memtile" ||
             g->getName() == "rom2") {
           continue;
         }
       } else {
         if (m->getName() == "WrappedPE_wrapped") {
           continue;
         }
       }
      changed |= inlineInstance(inst);
    }
    return changed;
  }
};

namespace MapperPasses {
class MemConst : public CoreIR::InstanceVisitorPass {
  public :
    static std::string ID;
    MemConst() : InstanceVisitorPass(ID,"replace mem wen const with lut") {}
    void setVisitorInfo() override;
};

}

bool ConstReplace(Instance* cnst) {
  //cout << "cnstreplace" << endl;
  //cout << toString(cnst) << endl;
  Context* c = cnst->getContext();
  auto conns = cnst->sel("out")->getConnectedWireables();
  //cout << "Connections=" << conns.size() << endl;
  if (conns.size()==0) {
    return false;
  }
  ASSERT(conns.size()==1,"size: " + to_string(conns.size()));
  for (auto conn : conns) {
    if (auto conInst = dyn_cast<Instance>(conn->getTopParent())) {
      cout << "  coninst= " << toString(conInst) << endl;
      //cout << "  conn= " << toString(conn->getSelectPath()) << endl;
      //if (conInst->getModuleRef()->getRefName() != "cgralib.Mem" || conn->getSelectPath().back()!="wen") {
      if (conInst->getModuleRef()->getRefName() != "cgralib.Mem_jade") {
        return false;
      }
    }
  }
  cout << "REPLACING!" << endl;
  ModuleDef* def = cnst->getContainer();
  uint val = cnst->getModArgs().at("value")->get<bool>() ? 63 : 0;
  Values bitPEArgs({{"lut_value",Const::make(c,8,val)}});
  Instance* lut = def->addInstance(cnst->getInstname()+"_lutcnst","cgralib.PE",{{"op_kind",Const::make(c,"bit")}},bitPEArgs);
  for (auto conn : conns) {
    def->connect(lut->sel("bit")->sel("out"),conn);
  }
  def->removeInstance(cnst);
  return true;
}

std::string MapperPasses::MemConst::ID = "memconst";
void MapperPasses::MemConst::setVisitorInfo() {
  Context* c = this->getContext();
  if (c->hasModule("corebit.const")) {
    addVisitorFunction(c->getModule("corebit.const"),ConstReplace);
  }

}

namespace MapperPasses {
class MemSubstitute: public CoreIR::InstanceVisitorPass {
  public :
    static std::string ID;
    MemSubstitute() : InstanceVisitorPass(ID,"replace cgralib.Mem_amber to cgralib.Mem") {}
    void setVisitorInfo() override;
};

}

bool MemtileReplace(Instance* cnst) {
  cout << tab(2) << "memory syntax transformation!" << endl;
  cout << tab(2) << toString(cnst) << endl;
  Context* c = cnst->getContext();
  auto allSels = cnst->getSelects();
  for (auto itr: allSels) {
    cout << tab(2) << "Sel: " << itr.first << endl;
  }
  ModuleDef* def = cnst->getContainer();
  auto genargs = cnst->getModuleRef()->getGenArgs();
  auto config_file = cnst->getMetaData()["config"];
  CoreIR::Values modargs = {
      {"config", CoreIR::Const::make(c, config_file)},
      {"mode", CoreIR::Const::make(c, "lake")}
  };
  auto pt = addPassthrough(cnst, cnst->getInstname()+"_tmp");
  Instance* buf = def->addInstance(cnst->getInstname()+"_garnet",
          "cgralib.Mem", genargs, modargs);
  def->removeInstance(cnst);
  def->connect(pt->sel("in"), buf);
  inlineInstance(pt);
  inlineInstance(buf);
  return true;
}

std::string MapperPasses::MemSubstitute::ID = "memsubstitute";
void MapperPasses::MemSubstitute::setVisitorInfo() {
  Context* c = this->getContext();
  if (c->hasGenerator("cgralib.Mem_amber")) {
    addVisitorFunction(c->getGenerator("cgralib.Mem_amber"), MemtileReplace);
  }

}

namespace MapperPasses {
class ConstDuplication : public CoreIR::InstanceVisitorPass {
  public :
    static std::string ID;
    ConstDuplication() : InstanceVisitorPass(ID,"duplicate all constants") {}
    void setVisitorInfo() override;
};

}

bool ConstDup(Instance* cnst) {
  Module* modRef = cnst->getModuleRef();

  auto connSet = cnst->sel("out")->getConnectedWireables();
  if (connSet.size() < 1) {
    return false;
  }
  vector<Wireable*> conns(connSet.begin(),connSet.end());

  ModuleDef* def = cnst->getContainer();
  for (uint i=1; i< conns.size(); ++i) {
    Wireable* conn = conns[i];
    cout << "replacing connection to : " << conn->toString() << endl;
    Instance* newconst = def->addInstance(cnst->getInstname() + to_string(i),modRef,cnst->getModArgs());
    def->connect(newconst->sel("out"),conn);
    def->disconnect(cnst->sel("out"),conn);
  }
  return true;
}

std::string MapperPasses::ConstDuplication::ID = "constduplication";
void MapperPasses::ConstDuplication::setVisitorInfo() {
  Context* c = this->getContext();
  if (c->hasModule("corebit.const")) {
    addVisitorFunction(c->getModule("corebit.const"),ConstDup);
  }
  if (c->hasGenerator("coreir.const")) {
    addVisitorFunction(c->getGenerator("coreir.const"),ConstDup);
  }

}

void disconnect_input_enable(Module* top) {
  Context* c = top->getContext();
  ModuleDef* def = top->getDef();
  for (auto it: def->sel("self")->getSelects()) {
      string port = it.first;
      cout << "Find top interface: " << port << endl;
    if (contains(port, "read_en")) {
      auto conns = def->sel("self")->sel(port)->getConnectedWireables();
      for (auto conn: conns) {
        def->disconnect(def->sel("self")->sel(port), conn);
      }
    }
  }
}

void garnet_map_module(Module* top) {
  auto c = top->getContext();

  top->print();

  //load_cgramapping(c);
  LoadDefinition_cgralib(c);

  //A new pass to remove input enable signal affine controller
  disconnect_input_enable(top);
  c->runPasses({"deletedeadinstances"});

  c->runPasses({"cullgraph"});
  c->runPasses({"removewires"});
  //addIOs(c,top);
  c->runPasses({"cullgraph"});
  // c->addPass(new CustomFlatten);
  // c->runPasses({"customflatten"});
  // c->addPass(new MapperPasses::ConstDuplication);
  // c->runPasses({"constduplication"});
  // c->addPass(new MapperPasses::MemConst);
  // c->runPasses({"memconst"});
  c->addPass(new MapperPasses::MemSubstitute);
  c->runPasses({"memsubstitute"});

  if (c->getGlobal()->hasModule("WrappedPE")) {
    auto pe_mod = c->getGlobal()->getModules()["WrappedPE"];
    pe_mod->print();
    pe_mod->unlinkDef();
    cout << "Unlinked!" << endl;
    cout << "Flattening!" << endl;
    c->runPasses({"flatten"});
  }
  //c->runPassesOnAll({"cullgraph"});
  c->getPassManager()->printLog();
  cout << "Trying to save" << endl;
  cout << "test" << endl;
  //c->runPasses({"coreirjson"},{"global","commonlib","mantle"});
  c->runPasses({"coreirjson"},{"global"});

  auto jpass = static_cast<CoreIR::Passes::CoreIRJson*>(c->getPassManager()->getAnalysisPass("coreirjson"));
  string postmap = "after_mapping_" + top->getName() + ".json";
  ////Create file here.
  std::ofstream file(postmap);
  jpass->writeToStream(file,top->getRefName());
}


void generate_coreir(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap) {

  schedule_info info;
  generate_coreir(options, buffers, prg, schedmap, info);
}

//This is the top_level coreIR generation function
void generate_coreir(CodegenOptions& options,
    map<string, UBuffer>& buffers,
    prog& prg,
    umap* schedmap,
    schedule_info& hwinfo) {
  CoreIR::Context* context = CoreIR::newContext();
  CoreIRLoadLibrary_commonlib(context);
  CoreIRLoadLibrary_cgralib(context);
  CoreIRLoadLibrary_cwlib(context);
  add_delay_tile_generator(context);
  add_raw_quad_port_memtile_generator(context);
  add_tahoe_memory_generator(context);
  ram_module(context, DATAPATH_WIDTH, 2048);

  auto c = context;

  CoreIR::Module* prg_mod;
  std::cout << "prebuilt: " <<  options.rtl_options.use_prebuilt_memory << std::endl;
  if (options.rtl_options.use_prebuilt_memory) {
    prg_mod = generate_coreir_without_ctrl(options, buffers, prg, schedmap, context, hwinfo);
  } else {
    prg_mod = generate_coreir(options, buffers, prg, schedmap, context, hwinfo);
  }

  auto ns = context->getNamespace("global");
  if(!saveToFile(ns, options.dir + prg.name + ".json", prg_mod)) {
    cout << "Could not save ubuffer coreir" << endl;
    context->die();
  }

  garnet_map_module(prg_mod);
  context->runPasses({"rungenerators", "flatten", "removewires", "cullgraph"});

  auto ns_new = context->getNamespace("global");
  if(!saveToFile(ns_new,  options.dir + prg.name+ "_garnet.json", prg_mod)) {
    cout << "Could not save ubuffer coreir" << endl;
    context->die();
  }

  //garnet_map_module(prg_mod);
  //if(!saveToFile(ns, prg.name + "_post_mapping.json", prg_mod)) {
    //cout << "Could not save ubuffer coreir" << endl;
    //context->die();
  //}

  //prg_mod->print();
  //assert(false);

  deleteContext(context);
}

//CoreIR::Context* context = CoreIR::newContext();

CoreIR::Wireable* delaybit(CoreIR::ModuleDef* bdef,
    CoreIR::Wireable* w) {
  return delaybit(bdef, "delay_reg_" + bdef->getContext()->getUnique(), w);
}

CoreIR::Wireable* delaybit(CoreIR::ModuleDef* bdef,
    const std::string& name,
    CoreIR::Wireable* w) {
  auto c = bdef->getContext();
  auto r = bdef->addInstance(
      name,
      "corebit.reg");
  bdef->connect(r->sel("in"), w);
  return r->sel("out");
  }

  CoreIR::Wireable* delay_one(CoreIR::ModuleDef* bdef,
      CoreIR::Wireable* w) {
    assert(w != nullptr);

    auto tp = w->getType();
    if (isBit(tp)) {
      return delaybit(bdef, w);
    } else if (isa<ArrayType>(tp)) {
      cout << "Casting to array..." << endl;

      auto atp = static_cast<ArrayType*>(tp);
      auto elem_type = atp->getElemType();

      assert(isa<ArrayType>(elem_type));

      cout << "Getting array..." << endl;

      auto elem_arr =
        static_cast<ArrayType*>(elem_type);
      int elem_width = elem_arr->getLen();
      int len = atp->getLen();
      cout << "Width = " << elem_width << endl;
      cout << "Len   = " << len << endl;
      return delay_array(bdef, w, elem_width, len);
    } else {
      cout << "Unsupported type: " << tp->toString() << endl;
      assert(false);
    }
    assert(false);
  }

  CoreIR::Wireable* delay_by(CoreIR::ModuleDef* bdef,
      const std::string& out_name,
      CoreIR::Wireable* w,
      const int cycles) {
    auto context = bdef->getContext();
    auto ns = context->getNamespace("global");

    vector<pair<string, CoreIR::Type*> >
      ub_field{{"in", w->getType()->getFlipped()},
        {"out", w->getType()}};
    CoreIR::RecordType* utp = context->Record(ub_field);
    auto ub = ns->newModuleDecl(out_name + "_pt_" + context->getUnique(), utp);
    auto df = ub->newModuleDef();
    df->connect(df->sel("self.in"), df->sel("self.out"));
    ub->setDef(df);

    auto pt = bdef->addInstance(out_name, ub);

    auto delayed = delay_by(bdef, w, cycles);
    bdef->connect(pt->sel("in"), delayed);
    return pt->sel("out");
  }

  CoreIR::Wireable* delay_by(CoreIR::ModuleDef* bdef,
      CoreIR::Wireable* w,
      const int cycles) {
    assert(w != nullptr);

    Wireable* delayed = w;
    for (int i = 0; i < cycles; i++) {
      cout << "delaying " << i << ", " << delayed->toString() << endl;
      delayed = delay_one(bdef, delayed);
      assert(delayed != nullptr);
      cout << "done with delay" << endl;
    }
    cout << "Returning delayed..." << endl;
    return delayed;
  }

  CoreIR::Wireable* delay(CoreIR::ModuleDef* bdef,
      CoreIR::Wireable* w,
      const int width) {
    return delay(bdef, bdef->getContext()->getUnique(), w, width);
  }

CoreIR::Wireable* delay_array(ModuleDef* def,
    CoreIR::Wireable* input,
    int elem_width,
    int num_elems) {
  cout << "Delaying array " << endl;
  return delay_array(def, "arr_" + def->getContext()->getUnique(), input, elem_width, num_elems);
}

CoreIR::Wireable* delay_array(ModuleDef* def,
    const std::string& name,
    CoreIR::Wireable* input,
    int elem_width,
    int num_elems) {

  assert(input != nullptr);

  cout << "Starting delay with: " << input->toString() << endl;
  auto context = def->getContext();
  auto c = context;
  auto ns = context->getNamespace("global");
  vector<pair<string, CoreIR::Type*> > ub_field{{"in", input->getType()->getFlipped()},
    {"out", input->getType()}};
  CoreIR::RecordType* utp = context->Record(ub_field);
  auto ub = ns->newModuleDecl("array_delay" + c->getUnique(), utp);
  {
    auto def = ub->newModuleDef();
    for (int r = 0; r < num_elems; r++) {
      auto e = delay(def, def->sel("self")->sel("in")->sel(r), elem_width);
      def->connect(e, def->sel("self")->sel("out")->sel(r));
    }
    ub->setDef(def);
  }
  auto delay = def->addInstance(name, ub);
  def->connect(delay->sel("in"), input);

  cout << "Done delaying" << endl;
  auto out = delay->sel("out");
  cout << "out = " << out->toString() << endl;
  return out;
}

CoreIR::Wireable* delay(CoreIR::ModuleDef* bdef,
    const std::string name,
    CoreIR::Wireable* w,
    const int width) {
  auto c = bdef->getContext();
  auto r = bdef->addInstance(
      name,
      "mantle.reg",
      {{"width", CoreIR::Const::make(c, width)}, {"has_en", CoreIR::Const::make(c, false)}});
  bdef->connect(r->sel("in"), w);
  return r->sel("out");
}

CoreIR::Wireable* sum_term_numerators(ModuleDef* def, isl_aff* aff) {
  vector<CoreIR::Wireable*> terms;

  int width = CONTROLPATH_WIDTH;
  auto context = def->getContext();
  auto c = context;
  auto ns = c->getNamespace("global");

  int dims = num_in_dims(aff);
  for (int d = 0; d < dims; d++) {
    auto rcoeff = get_coeff(aff, d);
    int v;
    if (isl_val_is_int(rcoeff)) {
      v = to_int(rcoeff);
    } else {
      v = isl_val_get_num_si(rcoeff);
    }
    cout << "raw coeff: " << str(rcoeff) << endl;
    //int v = to_int(get_coeff(aff, d));
    //cout << "coeff: " << v << endl;
    auto constant = def->addInstance(
        "coeff_" + str(d) + context->getUnique(),
        "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, v))}});
    auto m = def->addInstance(
        "mul_d" + str(d) + "_" + context->getUnique(),
        "coreir.mul",
        {{"width", CoreIR::Const::make(c, width)}});
    def->connect(m->sel("in0"), constant->sel("out"));
    def->connect(m->sel("in1"), def->sel("self")->sel("d")->sel(d));
    terms.push_back(m->sel("out"));
  }
  int v;
  auto const_c = const_coeff(aff);
  if (isl_val_is_int(const_c)) {
    v = to_int(const_c);
  } else {
    v = isl_val_get_num_si(const_c);
  }
  cout << "coeff: " << v << endl;
  auto constant = def->addInstance(
      "const_term" + c->getUnique(),
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, v))}});
  terms.push_back(constant->sel("out"));
  auto out = addList(def, terms);
  return out;
}

CoreIR::Wireable* mul(ModuleDef* def, CoreIR::Wireable* a, const int val) {
  auto c = def->getContext();
  int width = wire_width(a);
  auto m = def->addInstance(
      "mul_" + c->getUnique(),
      "coreir.mul",
      {{"width", CoreIR::Const::make(c, width)}});
  def->connect(m->sel("in0"), a);
  def->connect(m->sel("in1"), mkConst(def, width, val));
  return m->sel("out");
}

CoreIR::Wireable* shiftr(ModuleDef* def, CoreIR::Wireable* a, const int val) {
  auto c = def->getContext();
  int width = wire_width(a);
  auto m = def->addInstance(
      "shift_" + c->getUnique(),
      "coreir.lshr",
      {{"width", CoreIR::Const::make(c, width)}});
  def->connect(m->sel("in0"), a);
  def->connect(m->sel("in1"), mkConst(def, width, val));
  return m->sel("out");
}

CoreIR::Module* coreir_for_aff(CoreIR::Context* context, isl_aff* aff) {

  auto ns = context->getNamespace("global");

  int width = CONTROLPATH_WIDTH;
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"out", context->Bit()->Arr(width)}};
  cout << "aff = " << str(aff) << endl;
  int dims = num_in_dims(aff);
  cout << "dims = " << dims << endl;
  ub_field.push_back({"d", context->BitIn()->Arr(16)->Arr(dims)});

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("aff_" + context->getUnique(), utp);
  auto def = m->newModuleDef();

  auto c = context;
  auto self = def->sel("self");


  vector<Wireable*> terms;
  for (int d = 0; d < num_div_dims(aff); d++) {
    auto a = isl_aff_get_div(aff, d);
    cout << tab(2) << "=== div: " << str(a) << endl;
    int denom = to_int(isl_aff_get_denominator_val(a));
    assert(denom == 2);
    cout << tab(3) << "denom = " << denom << endl;
    int coeff = to_int(isl_aff_get_coefficient_val(aff, isl_dim_div, d));
    auto res = sum_term_numerators(def, a);
    auto val = mul(def, shiftr(def, res, 1), coeff);
    terms.push_back(val);
    //if (coeff != 0) {
      //for (int k = 0; k < num_in_dims(a); k++) {
        //auto inner_coeff = get_coeff(a, k);
        //cout << tab(3) << str(inner_coeff) << endl;
      //}
      //cout << tab(3) << "coeff = " << coeff << endl;
      //auto term_aff = def->addInstance("div_aff_" + context->getUnique(), coreir_for_aff(context, a));
      //def->connect(term_aff->sel("d"), self->sel("d"));
      //// Replace with shift by 1
      ////terms.push_back(term_aff->sel("out"));
    //}
  }
  //assert(num_div_dims(aff) == 0);

  auto outr = sum_term_numerators(def, aff);
  terms.push_back(outr);
  auto out = addList(def, terms);
  //for (int d = 0; d < dims; d++) {
    //auto rcoeff = get_coeff(aff, d);
    //cout << "raw coeff: " << str(rcoeff) << endl;
    //int v = to_int(get_coeff(aff, d));
    //cout << "coeff: " << v << endl;
    //auto constant = def->addInstance(
        //"coeff_" + str(d),
        ////context->getUnique(),
        //"coreir.const",
      //{{"width", CoreIR::Const::make(c, width)}},
      //{{"value", CoreIR::Const::make(c, BitVector(width, v))}});
    //auto m = def->addInstance(
        //"mul_d" + str(d) + "_" + context->getUnique(),
        //"coreir.mul",
        //{{"width", CoreIR::Const::make(c, width)}});
    //def->connect(m->sel("in0"), constant->sel("out"));
    //def->connect(m->sel("in1"), def->sel("self")->sel("d")->sel(d));
    //terms.push_back(m->sel("out"));
  //}
  //int v = to_int(const_coeff(aff));
  //cout << "coeff: " << v << endl;
  //auto constant = def->addInstance(
      //"const_term",
      //"coreir.const",
      //{{"width", CoreIR::Const::make(c, width)}},
      //{{"value", CoreIR::Const::make(c, BitVector(width, v))}});
  //terms.push_back(constant->sel("out"));
  //auto out = addList(def, terms);
  def->connect(def->sel("self.out"), out);
  m->setDef(def);

  return m;
}

CoreIR::Module* coreir_for_multi_aff(CoreIR::Context* context, isl_multi_aff* aff) {
  auto ns = context->getNamespace("global");

  int width = CONTROLPATH_WIDTH;
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"out", context->Bit()->Arr(width)}};
  cout << "aff = " << str(aff) << endl;
  int dims = num_in_dims(aff);
  int out_dims = isl_multi_aff_dim(aff, isl_dim_set);
  cout << "dims = " << dims << endl;
  ub_field.push_back({"d", context->BitIn()->Arr(16)->Arr(dims)});
  ub_field.push_back({"out", context->BitIn()->Arr(16)->Arr(out_dims)});

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("aff_" + context->getUnique(), utp);
  auto def = m->newModuleDef();
  for (int i = 0; i < isl_multi_aff_dim(aff, isl_dim_set); i++) {
    auto iaff = isl_multi_aff_get_aff(aff, i);
    cout << tab(3) << i << ": " << str(iaff) << endl;

  }

  auto c = context;

  //vector<CoreIR::Wireable*> terms;
  //for (int d = 0; d < dims; d++) {
    //int v = to_int(get_coeff(aff, d));
    //cout << "coeff: " << v << endl;
    //auto constant = def->addInstance(context->getUnique(),
        //"coreir.const",
      //{{"width", CoreIR::Const::make(c, width)}},
      //{{"value", CoreIR::Const::make(c, BitVector(width, v))}});
    //auto m = def->addInstance(context->getUnique(),
        //"coreir.mul",
        //{{"width", CoreIR::Const::make(c, width)}});
    //def->connect(m->sel("in0"), constant->sel("out"));
    //def->connect(m->sel("in1"), def->sel("self")->sel("d")->sel(d));
    //terms.push_back(m->sel("out"));
  //}
  //int v = to_int(const_coeff(aff));
  //cout << "coeff: " << v << endl;
  //auto constant = def->addInstance(context->getUnique(),
      //"coreir.const",
      //{{"width", CoreIR::Const::make(c, width)}},
      //{{"value", CoreIR::Const::make(c, BitVector(width, v))}});
  //terms.push_back(constant->sel("out"));
  //auto out = addList(def, terms);
  //def->connect(def->sel("self.out"), out);
  m->setDef(def);

  return m;
}

CoreIR::Module* coreir_for_basic_set(CoreIR::Context* context, isl_basic_set* dom) {
  cout << tab(1) << "dom = " << str(dom) << endl;
  assert(num_div_dims(dom) == 0);
  assert(num_param_dims(dom) == 0);

  auto ns = context->getNamespace("global");
  auto c = context;

  int width = CONTROLPATH_WIDTH;
  int dims = num_dims(dom);
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"d", c->BitIn()->Arr(16)->Arr(dims)},
      {"valid", c->Bit()}};

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("basic_set_checker_" + context->getUnique(), utp);
  auto def = m->newModuleDef();

  vector<CoreIR::Wireable*> bset_outs;
  for (auto c : constraints(dom)) {
    auto caff = isl_constraint_get_aff(cpy(c));
    auto cs = coreir_for_aff(context, caff);
    auto csm = def->addInstance("bs" + context->getUnique(), cs);
    def->connect(csm->sel("d"), def->sel("self.d"));

    CoreIR::Instance* cmp = nullptr;
    auto zero = mkConst(def, 16, 0);
    if (isl_constraint_is_equality(c)) {
      cmp = def->addInstance("eq_" + context->getUnique(), "coreir.eq", {{"width", COREMK(context, width)}});
    } else {
      cmp = def->addInstance("geq_" + context->getUnique(), "coreir.sge", {{"width", COREMK(context, width)}});
    }
    assert(cmp != nullptr);
    def->connect(cmp->sel("in0"), csm->sel("out"));
    def->connect(cmp->sel("in1"), zero);
    bset_outs.push_back(cmp->sel("out"));
  }

  auto in_set = andList(def, bset_outs);
  def->connect(in_set, def->sel("self.valid"));
  m->setDef(def);
  return m;
}

CoreIR::Module* coreir_for_set(CoreIR::Context* context, isl_set* dom) {
  cout << tab(1) << "dom = " << str(dom) << endl;
  //assert(num_div_dims(dom) == 0);
  //assert(num_param_dims(dom) == 0);

  auto ns = context->getNamespace("global");
  auto c = context;

  int width = CONTROLPATH_WIDTH;
  int dims = num_dims(dom);
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"d", c->BitIn()->Arr(16)->Arr(dims)},
      {"valid", c->Bit()}};

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("set_checker_" + context->getUnique(), utp);
  auto def = m->newModuleDef();

  auto bs = get_basic_sets(dom);

  vector<CoreIR::Wireable*> bset_outs;
  for (auto basic_set : bs) {
    auto cs = coreir_for_basic_set(context, basic_set);
    auto csm = def->addInstance("bs" + context->getUnique(), cs);
    def->connect(csm->sel("d"), def->sel("self")->sel("d"));
    bset_outs.push_back(csm->sel("valid"));
  }

  auto in_set = orList(def, bset_outs);
  def->connect(in_set, def->sel("self.valid"));
  m->setDef(def);
  return m;
}

CoreIR::Module* affine_controller_primitive(CoreIR::Context* context, isl_set* dom, isl_aff* aff) {
  cout << tab(1) << "dom = " << str(dom) << endl;

  auto ns = context->getNamespace("global");
  auto c = context;

  int width = CONTROLPATH_WIDTH;
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", c->Named("coreir.clkIn")},
      {"valid", c->Bit()}};
  int dims = num_in_dims(aff);
  ub_field.push_back({"d", context->Bit()->Arr(16)->Arr(dims)});

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("affine_controller_" + context->getUnique(), utp);
  auto def = m->newModuleDef();
  auto aff_mod = coreir_for_aff(c, aff);
  auto aff_func = def->addInstance("affine_func", aff_mod);


  auto cycle_time_reg = def->addInstance("cycle_time", "mantle.reg",
      {{"width", CoreIR::Const::make(context, width)},
      {"has_en", CoreIR::Const::make(context, false)}});

  auto one = def->addInstance(context->getUnique(),
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, 1))}});

  auto inc_time = def->addInstance("inc_time", "coreir.add", {{"width", CoreIR::Const::make(c, width)}});
  def->connect(inc_time->sel("in0"), cycle_time_reg->sel("out"));
  def->connect(inc_time->sel("in1"), one->sel("out"));
  def->connect(inc_time->sel("out"), cycle_time_reg->sel("in"));

  auto diff = def->addInstance("time_diff", "coreir.sub", {{"width", CoreIR::Const::make(c, width)}});
  def->connect(cycle_time_reg->sel("out"), diff->sel("in1"));
  def->connect(aff_func->sel("out"), diff->sel("in0"));

  auto zero = def->addInstance(context->getUnique(),
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, 0))}});

  auto cmp = def->addInstance("cmp_time", "coreir.eq", {{"width", CoreIR::Const::make(c, width)}});
  def->connect(cmp->sel("in0"), diff->sel("out"));
  def->connect(cmp->sel("in1"), zero->sel("out"));
  def->connect(cmp->sel("out"), def->sel("self")->sel("valid"));

  vector<CoreIR::Instance*> domain_regs;
  vector<CoreIR::Wireable*> domain_at_max;
  for (int d = 0; d < num_dims(dom); d++) {
    auto dom_reg = def->addInstance("d_" + str(d) + "_reg",
        "mantle.reg",
      {{"width", CoreIR::Const::make(context, width)},
      {"has_en", CoreIR::Const::make(context, true)}});
    domain_regs.push_back(dom_reg);
    def->connect(def->sel("self")->sel("d")->sel(d), domain_regs.back()->sel("out"));
    def->connect(aff_func->sel("d")->sel(d), domain_regs.back()->sel("out"));
    def->connect(cmp->sel("out"), domain_regs.back()->sel("en"));

    int max_pt = to_int(lexmaxval(project_all_but(dom, d)));
    cout << "controller max point for dimension " << d << " = " << max_pt << endl;
    auto max_const = def->addInstance("d_" + str(d) + "_max",
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, max_pt))}});

    auto atmax =
      def->addInstance("d_" + str(d) + "_at_max", "coreir.eq", {{"width", CoreIR::Const::make(c, width)}});
    def->connect(atmax->sel("in0"), dom_reg->sel("out"));
    def->connect(atmax->sel("in1"), max_const->sel("out"));
    domain_at_max.push_back(atmax->sel("out"));
  }

  auto tinc = def->addInstance("true",
      "corebit.const",
      {{"value", CoreIR::Const::make(c, true)}});
  for (int d = 0; d < num_dims(dom); d++) {
    string df = "d_" + str(d);
    auto inc = def->addInstance(df + "_inc", "coreir.add", {{"width", CoreIR::Const::make(c, width)}});
    def->connect(inc->sel("in0"), domain_regs.at(d)->sel("out"));
    def->connect(inc->sel("in1"), one->sel("out"));
    int min_pt = to_int(lexminval(project_all_but(dom, d)));
    auto min_const = def->addInstance("d_" + str(d) + "_min",
      "coreir.const",
      {{"width", CoreIR::Const::make(c, width)}},
      {{"value", CoreIR::Const::make(c, BitVector(width, min_pt))}});

    CoreIR::Wireable* smaller_dims_at_max = tinc->sel("out");
    for (int de = d + 1; de < num_dims(dom); de++) {
      auto de_atmax = def->addInstance(df + "_am_" + context->getUnique(), "corebit.and");
      def->connect(de_atmax->sel("in0"), smaller_dims_at_max);
      def->connect(de_atmax->sel("in1"), domain_at_max.at(de));
      smaller_dims_at_max = de_atmax->sel("out");
    }

    auto next_val_atmax =
      def->addInstance(df + "_next_value_at_max", "coreir.mux", {{"width", CoreIR::Const::make(c, width)}});
    def->connect(next_val_atmax->sel("sel"), domain_at_max.at(d));
    def->connect(next_val_atmax->sel("in0"), inc->sel("out"));
    def->connect(next_val_atmax->sel("in1"), min_const->sel("out"));

    auto next_val = def->addInstance(df + "_next_value", "coreir.mux", {{"width", CoreIR::Const::make(c, width)}});
    def->connect(next_val->sel("sel"), smaller_dims_at_max);
    def->connect(next_val->sel("in0"), domain_regs.at(d)->sel("out"));
    //def->connect(next_val->sel("in1"), inc->sel("out"));
    def->connect(next_val->sel("in1"), next_val_atmax->sel("out"));
    def->connect(next_val->sel("out"), domain_regs.at(d)->sel("in"));
  }

  aff_mod->print();

  m->setDef(def);
  return m;
}

CoreIR::Module* affine_controller_lake(CoreIR::Context* context, isl_set* dom, isl_aff* aff) {
  auto ns = context->getNamespace("global");
  auto c = context;

  int width = CONTROLPATH_WIDTH;
  vector<pair<string, CoreIR::Type*> >
    ub_field{{"clk", c->Named("coreir.clkIn")},
      {"valid", c->Bit()}};
  ub_field.push_back({"rst_n", c->BitIn()});
  ub_field.push_back({"flush", c->BitIn()});
  int dims = num_in_dims(aff);
  ub_field.push_back({"d", context->Bit()->Arr(16)->Arr(dims)});

  CoreIR::RecordType* utp = context->Record(ub_field);
  auto m = ns->newModuleDecl("affine_controller_" + context->getUnique(), utp);
  generate_lake_collateral_affine_controller(m->getName(), *verilog_collateral_file, dom, aff);
  return m;
}


CoreIR::Instance*
addrgen(ModuleDef* def, isl_aff* acc_aff) {
  auto c = def->getContext();
  auto aff_gen_mod = coreir_for_aff(c, acc_aff);
  auto agen = def->addInstance("addrgen_" + c->getUnique(), aff_gen_mod);
  return agen;
}

CoreIR::Instance*
addrgen(ModuleDef* def, isl_set* rddom, isl_aff* acc_aff) {
  assert(acc_aff != nullptr);
  assert(rddom != nullptr);

  auto c = def->getContext();

  cout << "rddom : " << str(rddom) << endl;
  cout << "acc aff: " << str(acc_aff) << endl;
  auto reduce_map = linear_address_map((rddom));
  cout << "reduce map: " << str(reduce_map) << endl;
  auto addr_expr = dot(to_map(acc_aff), reduce_map);
  auto addr_expr_aff = get_aff(addr_expr);
  cout << tab(3) << "==== addr expr aff: " << str(addr_expr_aff) << endl;

  auto aff_gen_mod = coreir_for_aff(c, addr_expr_aff);
  auto agen = def->addInstance("addrgen_" + c->getUnique(), aff_gen_mod);
  return agen;
}

CoreIR::Module* affine_controller(CoreIR::Context* context, isl_set* dom, isl_aff* aff) {
  return affine_controller_primitive(context, dom, aff);
}

CoreIR::Instance* affine_controller(CoreIR::ModuleDef* def, isl_set* dom, isl_aff* aff) {
  auto c = def->getContext();
  auto ctrl = def->addInstance("ctrl_" + c->getUnique(), affine_controller(c, dom, aff));
  return ctrl;
}

void add_delay_tile_generator(CoreIR::Context* c) {
  auto cgralib = c->getNamespace("global");
  CoreIR::Params params = {{"delay",c->Int()}};

  Params reg_array_args = {{"type", CoreIRType::make(c)},
                           {"has_en", c->Bool()},
                           {"has_clr", c->Bool()},
                           {"has_rst", c->Bool()},
                           {"init", c->Int()}};
  TypeGen* ramTG = cgralib->newTypeGen(
    "delay_tile_TG",
    params,
    [](Context* c, Values args) {
    int width = 16;

  auto tp = c->Record({
      {"clk", c->Named("coreir.clkIn")},
      {"rst_n", c->BitIn()},
      {"flush", c->BitIn()},
      {"wdata", c->BitIn()->Arr(width)},
      {"rdata", c->Bit()->Arr(width)}});
  return tp;
    });
  Generator* ram = cgralib->newGeneratorDecl("delay_tile", ramTG, params);


  ram->setGeneratorDefFromFun(
    [](Context* c, Values args, ModuleDef* def) {

    int width = 16;
    int depth = args.at("delay")->get<int>();
    auto srinst = def->addInstance("delay_mod", reg_delay_module(c, width, {depth}));
    auto self = def->sel("self");
    def->connect(srinst->sel("wdata"), self->sel("wdata"));
    def->connect(srinst->sel("rdata"), self->sel("rdata"));

    def->connect(srinst->sel("rst_n"), self->sel("rst_n"));
    def->connect(srinst->sel("flush"), self->sel("flush"));
    });
}

void add_tahoe_memory_generator(CoreIR::Context* c) {
  auto cgralib = c->getNamespace("global");
  CoreIR::Params params = {{"depth",c->Int()}};

  Params reg_array_args = {{"type", CoreIRType::make(c)},
                           {"has_en", c->Bool()},
                           {"has_clr", c->Bool()},
                           {"has_rst", c->Bool()},
                           {"init", c->Int()}};
  TypeGen* ramTG = cgralib->newTypeGen(
    "tahoe_TG",
    params,
    [](Context* c, Values args) {
    int width = 16;

  auto tp = c->Record({
      {"clk", c->Named("coreir.clkIn")},
      {"wdata", c->BitIn()->Arr(width)->Arr(2)},
      {"waddr", c->BitIn()->Arr(width)->Arr(2)},
      {"wen", c->BitIn()->Arr(2)},
      {"rdata", c->Bit()->Arr(width)->Arr(2)},
      {"raddr", c->BitIn()->Arr(width)->Arr(2)},
      {"ren", c->BitIn()->Arr(2)}});
  return tp;
    });
  Generator* ram = cgralib->newGeneratorDecl("tahoe", ramTG, params);


  ram->setGeneratorDefFromFun(
    [](Context* c, Values args, ModuleDef* def) {

    int width = 16;
    int depth = args.at("depth")->get<int>();
    uint awidth = (uint)ceil(log2(depth));


    auto core_ram = def->addInstance("mem", "global.raw_dual_port_sram_tile", {{"depth", args.at("depth")}});

    auto self = def->sel("self");
    auto wen1 = self->sel("wen")->sel(1);
    auto ren1 = self->sel("ren")->sel(1);

    cmux(def, 16, core_ram->sel("wdata"), wen1, self->sel("wdata")->sel(0), self->sel("wdata")->sel(1));
    cmux(def, 16, core_ram->sel("waddr"), wen1, self->sel("waddr")->sel(0), self->sel("waddr")->sel(1));
    cmux(def, core_ram->sel("wen"), wen1, self->sel("wen")->sel(0), self->sel("wen")->sel(1));

    cmux(def, core_ram->sel("ren"), ren1, self->sel("ren")->sel(0), self->sel("ren")->sel(1));
    cmux(def, 16, core_ram->sel("raddr"), ren1, self->sel("raddr")->sel(0), self->sel("raddr")->sel(1));

    def->connect(self->sel("rdata")->sel(0), core_ram->sel("rdata"));
    def->connect(self->sel("rdata")->sel(1), core_ram->sel("rdata"));
    });
}

void add_raw_quad_port_memtile_generator(CoreIR::Context* c) {
  auto cgralib = c->getNamespace("global");
  CoreIR::Params params = {{"depth",c->Int()}};

  Params reg_array_args = {{"type", CoreIRType::make(c)},
                           {"has_en", c->Bool()},
                           {"has_clr", c->Bool()},
                           {"has_rst", c->Bool()},
                           {"init", c->Int()}};
  TypeGen* ramTG = cgralib->newTypeGen(
    "raw_quad_port_memtile_TG",
    params,
    [](Context* c, Values args) {
    int width = 16;

  auto tp = c->Record({
      {"clk", c->Named("coreir.clkIn")},
      {"wdata", c->BitIn()->Arr(width)->Arr(2)},
      {"waddr", c->BitIn()->Arr(width)->Arr(2)},
      {"wen", c->BitIn()->Arr(2)},
      {"rdata", c->Bit()->Arr(width)->Arr(2)},
      {"raddr", c->BitIn()->Arr(width)->Arr(2)},
      {"ren", c->BitIn()->Arr(2)}});
  return tp;
    });
  Generator* ram = cgralib->newGeneratorDecl("raw_quad_port_memtile", ramTG, params);


  ram->setGeneratorDefFromFun(
    [](Context* c, Values args, ModuleDef* def) {

    int width = 16;
    int depth = args.at("depth")->get<int>();
    uint awidth = (uint)ceil(log2(depth));


    auto core_ram = def->addInstance("mem", "global.raw_dual_port_sram_tile", {{"depth", args.at("depth")}});

    auto self = def->sel("self");
    auto wen1 = self->sel("wen")->sel(1);
    auto ren1 = self->sel("ren")->sel(1);

    cmux(def, 16, core_ram->sel("wdata"), wen1, self->sel("wdata")->sel(0), self->sel("wdata")->sel(1));
    cmux(def, 16, core_ram->sel("waddr"), wen1, self->sel("waddr")->sel(0), self->sel("waddr")->sel(1));
    cmux(def, core_ram->sel("wen"), wen1, self->sel("wen")->sel(0), self->sel("wen")->sel(1));

    cmux(def, core_ram->sel("ren"), ren1, self->sel("ren")->sel(0), self->sel("ren")->sel(1));
    cmux(def, 16, core_ram->sel("raddr"), ren1, self->sel("raddr")->sel(0), self->sel("raddr")->sel(1));

    def->connect(self->sel("rdata")->sel(0), core_ram->sel("rdata"));
    def->connect(self->sel("rdata")->sel(1), core_ram->sel("rdata"));
    });
}

void add_raw_dual_port_sram_generator(CoreIR::Context* c) {
  auto cgralib = c->getNamespace("global");
  CoreIR::Params params = {{"depth",c->Int()}};

  Params reg_array_args = {{"type", CoreIRType::make(c)},
                           {"has_en", c->Bool()},
                           {"has_clr", c->Bool()},
                           {"has_rst", c->Bool()},
                           {"init", c->Int()}};
  TypeGen* ramTG = cgralib->newTypeGen(
    "raw_dual_port_sram_TG",
    params,
    [](Context* c, Values args) {
    int width = 16;

  auto tp = c->Record({
      {"clk", c->Named("coreir.clkIn")},
      {"wdata", c->BitIn()->Arr(width)},
      {"waddr", c->BitIn()->Arr(width)},
      {"wen", c->BitIn()},
      {"rdata", c->Bit()->Arr(width)},
      {"raddr", c->BitIn()->Arr(width)},
      {"ren", c->BitIn()}});
  return tp;
    });
  Generator* ram = cgralib->newGeneratorDecl("raw_dual_port_sram_tile", ramTG, params);


  ram->setGeneratorDefFromFun(
    [](Context* c, Values args, ModuleDef* def) {

    int width = 16;
    int depth = args.at("depth")->get<int>();
  uint awidth = (uint)ceil(log2(depth));
  CoreIR::Values sliceArgs = {{"width", CoreIR::Const::make(c, width)},
    {"lo", CoreIR::Const::make(c, 0)},
    {"hi", CoreIR::Const::make(c, awidth)}};
  def->addInstance("raddr_slice", "coreir.slice", sliceArgs);
  def->addInstance("waddr_slice", "coreir.slice", sliceArgs);

  def->addInstance("mem",
      "coreir.mem",
      {{"width", CoreIR::Const::make(c, width)}, {"depth", CoreIR::Const::make(c, depth)}});

  def->addInstance(
      "readreg",
      "mantle.reg",
      {{"width", CoreIR::Const::make(c, width)}, {"has_en", CoreIR::Const::make(c, true)}});
  def->connect("self.clk", "readreg.clk");
  def->connect("self.clk", "mem.clk");
  def->connect("self.wdata", "mem.wdata");
  def->connect("self.waddr", "waddr_slice.in");
  def->connect("waddr_slice.out", "mem.waddr");
  def->connect("self.wen", "mem.wen");
  def->connect("mem.rdata", "readreg.in");
  def->connect("self.rdata", "readreg.out");
  def->connect("self.raddr", "raddr_slice.in");
  def->connect("raddr_slice.out", "mem.raddr");
  def->connect("self.ren", "readreg.en");
    });
}

CoreIR::Module* lake_raw_sram_wrapper(CoreIR::Context* c, const std::string& name) {
  auto ns = c->getNamespace("global");
  //if (ns->hasModule("lake_raw_sram_wrapper")) {
    //return ns->getModule("lake_raw_sram_wrapper");
  //}

  vector<pair<string, CoreIR::Type*> > rf_fields;
  rf_fields.push_back({"clk", c->Named("coreir.clkIn")});
  rf_fields.push_back({"rst_n", c->BitIn()});
  rf_fields.push_back({"flush", c->BitIn()});
  rf_fields.push_back({"ren_in", c->BitIn()});
  rf_fields.push_back({"wen_in", c->BitIn()});
  rf_fields.push_back({"waddr", c->BitIn()->Arr(16)});
  rf_fields.push_back({"raddr", c->BitIn()->Arr(16)});
  rf_fields.push_back({"rdata", c->Bit()->Arr(16)});
  rf_fields.push_back({"wdata", c->BitIn()->Arr(16)});
  //auto m = ns->newModuleDecl("lake_raw_sram_wrapper", c->Record(rf_fields));
  auto m = ns->newModuleDecl(name, c->Record(rf_fields));

  return m;
}

CoreIR::Module* lake_rf(CoreIR::Context* c, const int width, const int depth) {
  auto ns = c->getNamespace("global");
  if (ns->hasModule("register_file")) {
    return ns->getModule("register_file");
  }

  vector<pair<string, CoreIR::Type*> > rf_fields;
  auto m = ns->newModuleDecl("register_file", c->Record(rf_fields));

  return m;
}

CoreIR::Module* reg_delay_module(CoreIR::Context* c, const int width, const vector<int>& read_delays) {
  assert(read_delays.size() == 1);
  int D = read_delays.at(0);
  auto ns = c->getNamespace("global");
  vector<pair<string, Type*> > fields = {{"clk", c->Named("coreir.clkIn")},
    {"rst_n", c->BitIn()},
    {"flush", c->BitIn()},
    {"wdata", c->BitIn()->Arr(width)},
    {"rdata", c->Bit()->Arr(width)}};

  Module* mod = nullptr;

  mod = ns->newModuleDecl("delay_" + c->getUnique(), c->Record(fields));
  auto def = mod->newModuleDef();

  auto next = def->sel("self.wdata");
  for (int d = 0; d < D; d++) {
    next = delay(def, next, width);
  }
  def->connect(next, def->sel("self.rdata"));
  mod->setDef(def);

  assert(mod != nullptr);
  return mod;
}

CoreIR::Module* delay_module(CodegenOptions& options,
    CoreIR::Context* c, const int width, const vector<int>& read_delays) {
  assert(read_delays.size() == 1);
  int D = read_delays.at(0);
  auto ns = c->getNamespace("global");
  vector<pair<string, Type*> > fields = {{"clk", c->Named("coreir.clkIn")},
    {"wdata", c->BitIn()->Arr(width)},
    {"rdata", c->Bit()->Arr(width)}};

  fields.push_back({"rst_n", c->BitIn()});
  fields.push_back({"flush", c->BitIn()});

  Module* mod = nullptr;
  const int TILE_USE_THRESHOLD = 10;

  if (D <= TILE_USE_THRESHOLD) {
    mod = ns->newModuleDecl("delay_" + c->getUnique(), c->Record(fields));
    auto def = mod->newModuleDef();

    auto next = def->sel("self.wdata");
    for (int d = 0; d < D; d++) {
      next = delay(def, next, width);
    }
    def->connect(next, def->sel("self.rdata"));
    mod->setDef(def);
  } else {

    mod = ns->newModuleDecl("memtile_long_delay_" + c->getUnique(), c->Record(fields));
    assert(verilog_collateral_file != nullptr);

    if (options.rtl_options.target_tile == TARGET_TILE_DUAL_SRAM_WITH_ADDRGEN) {
      generate_lake_collateral_delay_wdata_wrapped(mod->getName(), *verilog_collateral_file, D);
    } else if (options.rtl_options.target_tile == TARGET_TILE_DUAL_SRAM_RAW) {
      auto def = mod->newModuleDef();

      int depth = D;
      const int TILE_READ_LATENCY = 1;

      assert(depth >= TILE_READ_LATENCY);
      isl_ctx* ctx = isl_ctx_alloc();
      int max_depth = (1 << 16) - 1;
      cout << "max depth = " << max_depth << endl;
      assert(max_depth >= 0);

      isl_aff* write_sched = rdaff(ctx, "{ wr[a] -> [(a)] }");
      isl_aff* write_addr = rdaff(ctx, "{ wr[a] -> [(a + " + str(depth - TILE_READ_LATENCY) + ")] }");
      assert(write_addr != nullptr);
      cout << "--- Write addr after construction: " << str(write_addr) << endl;
      isl_set* write_dom = isl_set_read_from_str(ctx, ("{ wr[a] : 0 <= a <= " + str(max_depth) + " }").c_str());

      auto write_ctrl = affine_controller(def, write_dom, write_sched);
      cout << "write addr before call: " << str(write_addr) << endl;
      auto write_addrgen = addrgen(def, write_addr);
      def->connect(write_addrgen->sel("d"), write_ctrl->sel("d"));

      isl_aff* read_sched = rdaff(ctx, ("{ rd[a] -> [(a)] }"));
      isl_aff* read_addr = rdaff(ctx, ("{ rd[a] -> [(a)] }"));
      isl_set* read_dom = isl_set_read_from_str(ctx, ("{ rd[a] : 0 <= a <= " + str(max_depth) + " }").c_str());
      auto read_ctrl = affine_controller(def, read_dom, read_sched);
      auto read_addrgen = addrgen(def, read_addr);
      def->connect(read_addrgen->sel("d"), read_ctrl->sel("d"));

      int capacity = 2048;
      int addr_width = 16;
      ram_module(c, width, capacity);
      string inner_sram_name = "inner_sram_" + c->getUnique();
      auto bnk = def->addInstance(
          inner_sram_name + "_bank",
          lake_raw_sram_wrapper(c, inner_sram_name));
          //"global.lake_raw_sram_wrapper");
      //auto bnk = def->addInstance(
          //inner_sram_name,
          //"global.raw_dual_port_sram_tile",
          //{{"depth", COREMK(c, capacity)}}
          //);
      generate_lake_collateral_dual_sram_raw(inner_sram_name, *verilog_collateral_file);

      def->connect(bnk->sel("rdata"), def->sel("self.rdata"));
      def->connect(bnk->sel("wdata"), def->sel("self.wdata"));
      def->connect(bnk->sel("wen_in"), write_ctrl->sel("valid"));
      def->connect(bnk->sel("waddr"), write_addrgen->sel("out"));
      def->connect(bnk->sel("raddr"), read_addrgen->sel("out"));
      def->connect(bnk->sel("ren_in"), read_ctrl->sel("valid"));
      def->connect(bnk->sel("rst_n"), def->sel("self.rst_n"));
      def->connect(bnk->sel("flush"), def->sel("self.flush"));
      mod->setDef(def);
    } else if (options.rtl_options.target_tile == TARGET_TILE_WIDE_FETCH_WITH_ADDRGEN) {
      generate_lake_collateral_delay_wide_fetch_tile_wrapped(mod->getName(), *verilog_collateral_file, D);
    } else {
      assert(options.rtl_options.target_tile == TARGET_TILE_REGISTERS);
      auto def = mod->newModuleDef();

      auto g = ns->getGenerator("delay_tile");
      auto t = def->addInstance("delay_tile_m", g, {{"delay", COREMK(c, D)}});
      def->connect(t->sel("rdata"), def->sel("self.rdata"));
      def->connect(t->sel("wdata"), def->sel("self.wdata"));
      def->connect(t->sel("rst_n"), def->sel("self.rst_n"));
      def->connect(t->sel("flush"), def->sel("self.flush"));

      mod->setDef(def);
    }

    //auto def = mod->newModuleDef();

    //assert(false);

    //auto t = def->addInstance("delay_tile_m", g, {{"delay", COREMK(c, D)}});
    //def->connect(t->sel("rdata"), def->sel("self.rdata"));
    //def->connect(t->sel("wdata"), def->sel("self.wdata"));

    //auto next = def->sel("self.wdata");
    //for (int d = 0; d < D; d++) {
    //next = delay(def, next, width);
    //}
    //def->connect(next, def->sel("self.rdata"));
    //mod->setDef(def);
  }

  assert(mod != nullptr);
  return mod;
}

void ram_module(CoreIR::Context* c, const int width, const int depth) {
  auto ns = c->getNamespace("global");

  if (!ns->hasGenerator("raw_dual_port_sram_tile")) {
    add_raw_dual_port_sram_generator(c);
    assert(ns->hasGenerator("raw_dual_port_sram_tile"));
  }
}


void mini_sram_garnet_test() {

  CoreIR::Context* context = CoreIR::newContext();
  CoreIRLoadLibrary_commonlib(context);
  CoreIRLoadLibrary_cgralib(context);
  auto c = context;

  auto ns = context->getNamespace("global");

  vector<pair<string, Type*> > fields = {{"clk", c->Named("coreir.clkIn")},
    {"in", c->BitIn()->Arr(16)},
    {"out", c->Bit()->Arr(16)}};

  auto prg_mod = ns->newModuleDecl("one_raw_sram_tile_probe", c->Record(fields));
  auto def = prg_mod->newModuleDef();
  prg_mod->setDef(def);

  ram_module(c, 16, 256);

  auto bnk = def->addInstance(
      "test_ram",
      "global.raw_dual_port_sram_tile",
      {{"depth", COREMK(c, 256)}}
      );

  auto self = def->sel("self");

  auto addr_zero = mkConst(def, 16, 0);
  auto one =
    def->addInstance("c1","corebit.const",{{"value",Const::make(c,true)}})->sel("out");
  //auto zero =
    //def->addInstance("c1","corebit.const",{{"value",Const::make(c,true)}});

  def->connect(bnk->sel("clk"), self->sel("clk"));
  def->connect(bnk->sel("wen"), one);
  def->connect(bnk->sel("waddr"), addr_zero);
  def->connect(bnk->sel("raddr"), addr_zero);
  def->connect(bnk->sel("ren"), one);
  def->connect(bnk->sel("wdata"), self->sel("in"));
  def->connect(bnk->sel("rdata"), self->sel("out"));

  if(!saveToFile(ns, "pre_mapped_" + prg_mod->getName() + ".json", prg_mod)) {
    cout << "Could not save ubuffer coreir" << endl;
    context->die();
  }


  garnet_map_module(prg_mod);

  context->runPasses({"rungenerators", "wireclocks-coreir"});
  if(!saveToFile(ns, prg_mod->getName() + ".json", prg_mod)) {
    cout << "Could not save ubuffer coreir" << endl;
    context->die();
  }

  deleteContext(context);

  assert(false);
}

CoreIR::Instance* cmux(ModuleDef* def,
    CoreIR::Wireable* out,
    CoreIR::Wireable* sel,
    CoreIR::Wireable* in0,
    CoreIR::Wireable* in1) {

  auto c = def->getContext();
  auto next_val = def->addInstance(def->getContext()->getUnique() + "_mux", "corebit.mux");
  def->connect(out, next_val->sel("out"));
  def->connect(in0, next_val->sel("in0"));
  def->connect(in1, next_val->sel("in1"));
  def->connect(sel, next_val->sel("sel"));
  return next_val;
}

CoreIR::Instance* cmux(CoreIR::ModuleDef* def,
    const int width,
    CoreIR::Wireable* out,
    CoreIR::Wireable* sel,
    CoreIR::Wireable* in0,
    CoreIR::Wireable* in1) {

  auto c = def->getContext();
  auto next_val = def->addInstance(def->getContext()->getUnique() + "_mux", "coreir.mux", {{"width", CoreIR::Const::make(c, width)}});
  def->connect(out, next_val->sel("out"));
  def->connect(in0, next_val->sel("in0"));
  def->connect(in1, next_val->sel("in1"));
  def->connect(sel, next_val->sel("sel"));
  return next_val;
}


//void generate_platonic_ubuffer(
//    CodegenOptions& options,
//    prog& prg,
//    UBuffer& buf,
//    schedule_info& hwinfo) {
//  ostream& out = *verilog_collateral_file;
//
//  prg.pretty_print();
//
//  vector<int> bank_factors = cyclic_banking(prg, buf, hwinfo);
//
//  auto shift_registered_outputs = determine_shift_reg_map(prg, buf,hwinfo);
//  auto shift_registered_outputs_to_outputs = determine_output_shift_reg_map(prg, buf,hwinfo);
//
//  if(buf.name == "hw_input_global_wrapper_stencil")
//  {
//          cout << buf;
//          cout << "Output to output srs..." << endl;
//          for (auto ent : shift_registered_outputs_to_outputs) {
//              cout << tab(1) << ent.first << " -> " << ent.second.first << ", " << ent.second.second << endl;
//          }
//  }
//
//
//  maybe<std::set<int> > embarassing_banking =
//    embarassing_partition(buf, hwinfo);
//  bool has_embarassing_partition = embarassing_banking.has_value();
//  //bool has_embarassing_partition = false;
//
//  if (has_embarassing_partition)  {
//    std::set<int> partition_dims = embarassing_banking.get_value();
//    vector<int> min_offsets = min_offsets_by_dimension(buf);
//    vector<int> max_offsets = max_offsets_by_dimension(buf);
//    vector<int> extents;
//    for (int i = 0; i < min_offsets.size(); i++) {
//      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
//    }
//    cout << "Extents in selected dimensions..." << endl;
//    map<int, int> partitioned_dimension_extents;
//    for (auto d : partition_dims) {
//      cout << tab(1) << extents.at(d) << endl;
//      partitioned_dimension_extents[d] = extents.at(d);
//    }
//
//    print_embarassing_banks_selector(out, partitioned_dimension_extents, buf);
//  }
//
//  print_cyclic_banks_selector(out, bank_factors, buf);
//  print_shift_registers(out, shift_registered_outputs, options, prg, buf, hwinfo);
//  print_shift_registers(out, shift_registered_outputs_to_outputs, options, prg, buf, hwinfo);
//
//  vector<string> port_decls = verilog_port_decls(options, buf);
//  out << "module " << buf.name << "_ub" << "(" << sep_list(port_decls, "\n\t", "", ",\n\t") << ");" << endl;
//  out << endl;
//
//  out << tab(1) << "// Storage capacity pre-banking: " << total_capacity(buf) << endl;
//
//  map<int, int> partitioned_dimension_extents;
//  if (has_embarassing_partition) {
//    std::set<int> partition_dims = embarassing_banking.get_value();
//    vector<int> min_offsets = min_offsets_by_dimension(buf);
//    vector<int> max_offsets = max_offsets_by_dimension(buf);
//    vector<int> extents;
//    for (int i = 0; i < min_offsets.size(); i++) {
//      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
//    }
//    cout << "Extents in selected dimensions..." << endl;
//    for (auto d : partition_dims) {
//      cout << tab(1) << extents.at(d) << endl;
//      partitioned_dimension_extents[d] = extents.at(d);
//    }
//
//    print_embarassing_banks(out, partitioned_dimension_extents, buf);
//  }
//
//
//  bank bnk = buf.compute_bank_info();
//
//  vector<int> capacities;
//  if (!has_embarassing_partition) {
//    capacities = print_cyclic_banks(out, bank_factors, bnk);
//  } else {
//    std::set<int> partition_dims = embarassing_banking.get_value();
//    vector<int> min_offsets = min_offsets_by_dimension(buf);
//    vector<int> max_offsets = max_offsets_by_dimension(buf);
//    vector<int> extents;
//    for (int i = 0; i < min_offsets.size(); i++) {
//      extents.push_back(max_offsets.at(i) - min_offsets.at(i) + 1);
//    }
//    cout << "Extents in selected dimensions..." << endl;
//    for (auto d : partition_dims) {
//      cout << tab(1) << extents.at(d) << endl;
//      partitioned_dimension_extents[d] = extents.at(d);
//    }
//    capacities = extents;
//  }
//
//  out << "// Capacities in " << buf.name << endl;
//  for (auto c : capacities) {
//    out << tab(1) << "// " << c << endl;
//  }
//  out << endl;
//
//  for (auto in : buf.get_all_ports()) {
//    auto comps_raw =
//      generate_verilog_addr_components(in, bnk, buf);
//
//    vector<string> comps;
//    int i = 0;
//    for (auto c : comps_raw) {
//      out << tab(1) << "logic [15:0] " << buf.name << "_" << in << "_" << i << ";" << endl;
//      out << tab(1) << "assign " << buf.name << "_" << in << "_" << i << " = " << c << ";" << endl;
//      comps.push_back(buf.name + "_" + in + "_" + str(i));
//      i++;
//    }
//    reverse(comps);
//    if (has_embarassing_partition) {
//      out << buf.name << "_embarassing_bank_selector " << buf.name << "_" << in << "_bank_selector(.d(" << sep_list(comps, "{", "}", ",") << "));" << endl;
//    } else {
//      out << buf.name << "_bank_selector " << buf.name << "_" << in << "_bank_selector(.d(" << sep_list(comps, "{", "}", ",") << "));" << endl;
//    }
//  }
//
//  out << endl;
//
//  vector<pair<string,pair<string,int>>> sorted_shift_registered_outputs_to_outputs = shift_registered_outputs_to_outputs;
//  sort_lt(sorted_shift_registered_outputs_to_outputs,[](const pair<string,pair<string,int>> &x) {return x.second.second;});
//
//  unordered_set<string> done_outpt;
//  for (auto pt : shift_registered_outputs_to_outputs) {
//
//        if(done_outpt.find(pt.first)!=done_outpt.end())
//        {
//            continue;
//        } else{
//            done_outpt.insert(pt.first);
//        }
//
//        string dst = buf.container_bundle(pt.first) + brackets(str(buf.bundle_offset(pt.first)));
//
//    string src = buf.container_bundle(pt.second.first) + brackets(str(buf.bundle_offset(pt.second.first)));
//      out << tab(2) << buf.name << "_" << pt.first << "_to_" << pt.second.first << "_sr " << pt.first << "_delay(.clk(clk), .rst_n(rst_n), .flush(flush), .in(" + src + "), .out(" + dst + "));" << endl << endl;
//
//  }
//  for (auto in : buf.get_in_ports()) {
//    string src = buf.container_bundle(in) + brackets(str(buf.bundle_offset(in)));
//    for (auto pt : shift_registered_outputs) {
//      string dst = buf.container_bundle(pt.first) + brackets(str(buf.bundle_offset(pt.first)));
//      if (pt.second.first == in) {
//        if(done_outpt.find(pt.first)!=done_outpt.end()) {
//          continue;
//        } else
//        {
//          done_outpt.insert(pt.first);
//          out << tab(2) << buf.name << "_" << pt.first << "_to_" << pt.second.first << "_sr " << pt.first << "_delay(.clk(clk), .rst_n(rst_n), .flush(flush), .in(" + src + "), .out(" + dst + "));" << endl << endl;
//        }
//      }
//    }
//  }
//
//
//  out << endl;
//  int num_banks = card(bank_factors);
//  if (has_embarassing_partition) {
//    num_banks = 1;
//    for (auto ent : partitioned_dimension_extents) {
//      num_banks *= ent.second;
//    }
//  }
//
//  out << tab(1) << "always @(posedge clk) begin" << endl;
//  for (auto in : buf.get_in_ports()) {
//    string addr = print_cyclic_banks_inner_bank_offset_func(buf,generate_verilog_addr_components(in,bnk,buf),capacities,bank_factors);
//    if (has_embarassing_partition) {
//      addr = print_embarassing_banks_inner_bank_offset_func(buf,generate_verilog_addr_components(in,bnk,buf),capacities, partitioned_dimension_extents);
//    }
//
//    string bundle_wen = buf.container_bundle(in) + "_wen";
//    out << tab(2) << "if (" << bundle_wen << ") begin" << endl;
//
//
//    out << tab(3) << "case( " << buf.name << "_" << in << "_bank_selector.out)" << endl;
//    for (int b = 0; b < num_banks; b++) {
//      string source_ram = "bank_" + str(b);
//      out << tab(4) << b << ":" << source_ram << "[" << addr << "]" << " <= " << buf.container_bundle(in) << "[" << buf.bundle_offset(in) << "]" << ";" << endl;
//    }
//    out << tab(4) << "default: $finish(-1);" << endl;
//    out << tab(3) << "endcase" << endl;
//    out << tab(2) << "end" << endl;
//  }
//  out << tab(1) << "end" << endl;
//
//
//  out << tab(1) << "always @(*) begin" << endl;
//  for (auto outpt : buf.get_out_ports()) {
//    if (done_outpt.find(outpt) == done_outpt.end()) {
//      string addr =
//        print_cyclic_banks_inner_bank_offset_func(buf, generate_verilog_addr_components(outpt, bnk, buf), capacities, bank_factors);
//
//      if (has_embarassing_partition) {
//        addr =
//          print_embarassing_banks_inner_bank_offset_func(buf, generate_verilog_addr_components(outpt, bnk, buf), capacities, partitioned_dimension_extents);
//      }
//
//
//      out << tab(3) << "case( " << buf.name << "_" << outpt << "_bank_selector.out)" << endl;
//      for (int b = 0; b < num_banks; b++) {
//        string source_ram = "bank_" + str(b);
//        out << tab(4) << b << ":" << buf.container_bundle(outpt) << "[" << buf.bundle_offset(outpt) << "]" << " = " << source_ram << "[" << addr << "]" << ";" << endl;
//      }
//      out << tab(4) << "default: $finish(-1);" << endl;
//      out << tab(3) << "endcase" << endl;
//    }
//  }
//
//  out << tab(1) << "end" << endl;
//
//  out << endl;
//
//  if (!has_embarassing_partition &&
//      done_outpt.size() < buf.get_out_ports().size()) {
//    cout << "BUFFER: " << buf.name << " cannot be fully optimized by shift registers and embarassing partitioning" << endl;
//    not_fully_optimizable++;
//  } else {
//    fully_optimizable++;
//  }
//  cout << "FULLY OPTIMIZABLE: " << fully_optimizable << " / " << (fully_optimizable + not_fully_optimizable) << endl;
//  out << "endmodule" << endl << endl;
//}

#endif


