<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META HTTP-EQUIV="Pragma" CONTENT="no-cache">
<TITLE>FutureSuite MCI Reference Manual</TITLE>
</HEAD>
<BODY BGCOLOR="#FFFFFF" TEXT="#000000" LINK="#0000FF" VLINK="#000080" ALINK="#FF0000">
<A HREF="mci_en_TOC.html">Table of Contents</A>
<DIV ALIGN=RIGHT>FutureSuite MCI Reference Manual</DIV>
<HR>
<A HREF="mci_en_SendMciTgFixedDelayEdge.html">[Up]</A>
<A HREF="mci_en_SendMciTgFixedDelayEdge.html">[Prev]</A>
<A HREF="mci_en_SendMciTgFixedDelayEdge_2.html">[Next]</A>
<HR>
<h1><a name="SendMciTgFixedDelayEdge_1">Objective</a></h1>

<p>
The MCIs described here are used to specify the Fixed Delay Edge function.
</p>
<p>
Fixed Delay Edge provides a clock that is output instead of CCLK in the RZO, RZZ, RZX, and DNRZ waveform modes (including inversion modes).
</p>
<p>
The clock is output according to the specified delay value relative to the reference clock (BCLK).
</p>
<p>
If Fixed Delay Edge is set, CCLK is masked and not output.
</p>
<p>
The following shows the Fixed Delay Edge diagram. (Fixed Delay Edge is set for TS1 and TS3 of pins 33 to 40.)
</p>
<p><center><a name="mci_ch7_MciTgFixedDelayEdge_01"><img src="../../image/mci_ch7_MciTgFixedDelayEdge_01.gif"></a><br>Fixed Delay Edge Diagram</center><p>
<center><p><a name="SendMciTgFixedDelayEdge_caution1"><table border="1" cellpadding="5" width="80%"><tr><td align="center" valign="middle" bgcolor="#CCCC99"><font color="RED">CAUTION</font></td></tr><tr><td valign="middle" bgcolor="#FFFF33"><strong>
<ul><li>
    <p>
    These MCIs can be used only for the following test system:
    </p>
    <ul><li>
        <p>
        T5833
        </p>
    </li></ul>
    </li><li><p>
    Do not set clock output prohibition in the cycle where Fixed Delay Edge is specified.
    </p>
    <p>
    If it is set, the following restrictions apply:
    </p>
    <ul><li>
        <p>
        If setting clock output prohibition to the reference clock (BCLK), it must also be set to CCLK in the identical cycle.
        </p>
        <p>
        If clock output prohibition is not set to CCLK, Fixed Delay Edge is generated at an unintended timing.
        </p>
        </li><li><p>
        If setting Fixed Delay Edge output prohibition, clock output prohibition must be set to CCLK in the identical cycle.
        </p>
    </li></ul>
</li></ul>
</strong></td></tr></table></a></p></center>
<HR>
<A HREF="mci_en_SendMciTgFixedDelayEdge.html">[Up]</A>
<A HREF="mci_en_SendMciTgFixedDelayEdge.html">[Prev]</A>
<A HREF="mci_en_SendMciTgFixedDelayEdge_2.html">[Next]</A>
<HR>
<A HREF="mci_en_TOC.html">Table of Contents</A>
<DIV ALIGN=RIGHT>FutureSuite MCI Reference Manual</DIV>
</BODY>
</HTML>
