Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 18 11:52:13 2021
| Host         : DESKTOP-DAU7E46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_system_control_sets_placed.rpt
| Design       : calculator_system
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  baud          | display_system/display_output/bit_out         | display_system/display_output/bit_out0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                               |                                         |                1 |              1 |         1.00 |
|  baud          | display_system/data_in[5]_i_1_n_0             |                                         |                3 |              6 |         2.00 |
|  baud          | display_system/display_output/temp[5]_i_1_n_0 |                                         |                1 |              6 |         6.00 |
|  baud          |                                               | display_system/display_output/data0     |                2 |              8 |         4.00 |
|  baud          |                                               |                                         |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                               | display_system/baudrate_generator/clear |                8 |             32 |         4.00 |
+----------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


